###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 17:00:15 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [25]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                 10.113
= Slack Time                   -6.833
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.833 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -6.610 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.375 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -6.128 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.912 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.785 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.702 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.570 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.333 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2] | CLK ^ -> Q v           | DFFSR   | 0.193 | 0.420 |   1.920 |   -4.913 | 
     | tx_core/dma_reg_tx/U3409         | A v -> Y ^             | INVX2   | 0.085 | 0.094 |   2.014 |   -4.820 | 
     | tx_core/dma_reg_tx/U1813         | A ^ -> Y v             | NOR2X1  | 0.096 | 0.094 |   2.108 |   -4.726 | 
     | tx_core/dma_reg_tx/U1814         | A v -> Y ^             | NAND2X1 | 7.905 | 5.728 |   7.836 |    1.002 | 
     | tx_core/dma_reg_tx/U3236         | D ^ -> Y v             | OAI22X1 | 0.977 | 1.359 |   9.194 |    2.361 | 
     | tx_core/dma_reg_tx/U3243         | B v -> Y ^             | NOR2X1  | 0.212 | 0.226 |   9.420 |    2.587 | 
     | tx_core/dma_reg_tx/U3318         | A ^ -> Y v             | AOI22X1 | 0.182 | 0.181 |   9.601 |    2.767 | 
     | tx_core/dma_reg_tx/U3591         | A v -> Y ^             | INVX2   | 0.142 | 0.158 |   9.759 |    2.926 | 
     | tx_core/axi_master/U54           | A ^ -> Y v             | AOI22X1 | 0.303 | 0.095 |   9.854 |    3.021 | 
     | tx_core/axi_master/U52           | A v -> Y ^             | NAND2X1 | 0.216 | 0.254 |  10.109 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [25] ^ |         | 0.216 | 0.005 |  10.113 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [26]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                 10.053
= Slack Time                   -6.773
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.773 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -6.549 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.314 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -6.068 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.851 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.725 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.641 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.509 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.273 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2] | CLK ^ -> Q v           | DFFSR   | 0.193 | 0.420 |   1.920 |   -4.853 | 
     | tx_core/dma_reg_tx/U3409         | A v -> Y ^             | INVX2   | 0.085 | 0.094 |   2.014 |   -4.759 | 
     | tx_core/dma_reg_tx/U1813         | A ^ -> Y v             | NOR2X1  | 0.096 | 0.094 |   2.108 |   -4.665 | 
     | tx_core/dma_reg_tx/U1814         | A v -> Y ^             | NAND2X1 | 7.905 | 5.728 |   7.836 |    1.063 | 
     | tx_core/dma_reg_tx/U3320         | D ^ -> Y v             | OAI22X1 | 0.940 | 1.328 |   9.163 |    2.391 | 
     | tx_core/dma_reg_tx/U3321         | B v -> Y ^             | NOR2X1  | 0.180 | 0.187 |   9.350 |    2.577 | 
     | tx_core/dma_reg_tx/U3333         | A ^ -> Y v             | AOI22X1 | 0.183 | 0.179 |   9.529 |    2.756 | 
     | tx_core/dma_reg_tx/U3593         | A v -> Y ^             | INVX2   | 0.145 | 0.160 |   9.689 |    2.916 | 
     | tx_core/axi_master/U51           | A ^ -> Y v             | AOI22X1 | 0.315 | 0.101 |   9.791 |    3.018 | 
     | tx_core/axi_master/U49           | A v -> Y ^             | NAND2X1 | 0.217 | 0.257 |  10.048 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [26] ^ |         | 0.217 | 0.005 |  10.053 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [27]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                 10.049
= Slack Time                   -6.769
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.768 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.545 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.310 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -6.063 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.847 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.720 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.637 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.505 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.268 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.789 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v             | INVX2   | 0.119 | 0.119 |   2.099 |   -4.670 | 
     | tx_core/dma_reg_tx/U1822         | B v -> Y ^             | NAND2X1 | 7.980 | 5.817 |   7.915 |    1.147 | 
     | tx_core/dma_reg_tx/U3339         | D ^ -> Y v             | OAI22X1 | 0.955 | 1.232 |   9.148 |    2.379 | 
     | tx_core/dma_reg_tx/U3340         | B v -> Y ^             | NOR2X1  | 0.187 | 0.195 |   9.342 |    2.574 | 
     | tx_core/dma_reg_tx/U3348         | B ^ -> Y v             | AOI22X1 | 0.180 | 0.188 |   9.531 |    2.762 | 
     | tx_core/dma_reg_tx/U3595         | A v -> Y ^             | INVX2   | 0.131 | 0.150 |   9.681 |    2.913 | 
     | tx_core/axi_master/U48           | A ^ -> Y v             | AOI22X1 | 0.307 | 0.096 |   9.777 |    3.009 | 
     | tx_core/axi_master/U46           | A v -> Y ^             | NAND2X1 | 0.230 | 0.266 |  10.043 |    3.274 | 
     |                                  | \m_r_ach.ARADDR [27] ^ |         | 0.230 | 0.006 |  10.049 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[2] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                 10.046
= Slack Time                   -6.766
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.766 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.223 |   -6.542 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.307 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -6.061 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.844 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.718 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.634 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.502 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.266 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[2] | CLK ^ -> Q v           | DFFSR   | 0.193 | 0.420 |   1.920 |   -4.846 | 
     | tx_core/dma_reg_tx/U3409         | A v -> Y ^             | INVX2   | 0.085 | 0.094 |   2.014 |   -4.752 | 
     | tx_core/dma_reg_tx/U1813         | A ^ -> Y v             | NOR2X1  | 0.096 | 0.094 |   2.108 |   -4.658 | 
     | tx_core/dma_reg_tx/U1814         | A v -> Y ^             | NAND2X1 | 7.905 | 5.728 |   7.836 |    1.070 | 
     | tx_core/dma_reg_tx/U3357         | D ^ -> Y v             | OAI22X1 | 0.966 | 1.335 |   9.170 |    2.405 | 
     | tx_core/dma_reg_tx/U3358         | B v -> Y ^             | NOR2X1  | 0.194 | 0.204 |   9.374 |    2.608 | 
     | tx_core/dma_reg_tx/U3363         | C ^ -> Y v             | AOI22X1 | 0.184 | 0.163 |   9.537 |    2.771 | 
     | tx_core/dma_reg_tx/U3597         | A v -> Y ^             | INVX2   | 0.125 | 0.146 |   9.683 |    2.917 | 
     | tx_core/axi_master/U45           | A ^ -> Y v             | AOI22X1 | 0.312 | 0.097 |   9.780 |    3.014 | 
     | tx_core/axi_master/U43           | A v -> Y ^             | NAND2X1 | 0.224 | 0.260 |  10.041 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [28] ^ |         | 0.224 | 0.005 |  10.046 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [23]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                 10.029
= Slack Time                   -6.749
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.749 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.525 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.290 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -6.044 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.827 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.701 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.617 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.485 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.249 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.769 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v             | INVX2   | 0.119 | 0.119 |   2.099 |   -4.650 | 
     | tx_core/dma_reg_tx/U1822         | B v -> Y ^             | NAND2X1 | 7.980 | 5.817 |   7.915 |    1.167 | 
     | tx_core/dma_reg_tx/U3192         | D ^ -> Y v             | OAI22X1 | 0.983 | 1.256 |   9.172 |    2.423 | 
     | tx_core/dma_reg_tx/U3193         | B v -> Y ^             | NOR2X1  | 0.182 | 0.187 |   9.359 |    2.610 | 
     | tx_core/dma_reg_tx/U3207         | B ^ -> Y v             | AOI22X1 | 0.185 | 0.193 |   9.551 |    2.802 | 
     | tx_core/dma_reg_tx/U3587         | A v -> Y ^             | INVX2   | 0.107 | 0.129 |   9.680 |    2.931 | 
     | tx_core/axi_master/U60           | A ^ -> Y v             | AOI22X1 | 0.306 | 0.089 |   9.769 |    3.021 | 
     | tx_core/axi_master/U58           | A v -> Y ^             | NAND2X1 | 0.216 | 0.255 |  10.024 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [23] ^ |         | 0.216 | 0.005 |  10.029 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [31]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.992
= Slack Time                   -6.712
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.712 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.489 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.254 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -6.007 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.791 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.664 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.581 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.449 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.212 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.732 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v             | INVX2   | 0.119 | 0.119 |   2.099 |   -4.614 | 
     | tx_core/dma_reg_tx/U1822         | B v -> Y ^             | NAND2X1 | 7.980 | 5.817 |   7.915 |    1.203 | 
     | tx_core/dma_reg_tx/U3406         | D ^ -> Y v             | OAI22X1 | 0.953 | 1.214 |   9.129 |    2.417 | 
     | tx_core/dma_reg_tx/U3407         | B v -> Y ^             | NOR2X1  | 0.184 | 0.191 |   9.320 |    2.608 | 
     | tx_core/dma_reg_tx/U3408         | D ^ -> Y v             | AOI22X1 | 0.166 | 0.160 |   9.480 |    2.767 | 
     | tx_core/dma_reg_tx/U3603         | A v -> Y ^             | INVX2   | 0.138 | 0.150 |   9.630 |    2.917 | 
     | tx_core/axi_master/U33           | A ^ -> Y v             | AOI22X1 | 0.308 | 0.098 |   9.728 |    3.016 | 
     | tx_core/axi_master/U31           | A v -> Y ^             | NAND2X1 | 0.223 | 0.259 |   9.987 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [31] ^ |         | 0.223 | 0.005 |   9.992 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [9]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.983
= Slack Time                   -6.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.703 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.479 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.245 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.998 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.782 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.655 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.572 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.439 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.203 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.723 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v            | INVX2   | 0.119 | 0.119 |   2.099 |   -4.604 | 
     | tx_core/dma_reg_tx/U1822         | B v -> Y ^            | NAND2X1 | 7.980 | 5.817 |   7.915 |    1.212 | 
     | tx_core/dma_reg_tx/U2544         | D ^ -> Y v            | OAI22X1 | 0.947 | 1.217 |   9.132 |    2.429 | 
     | tx_core/dma_reg_tx/U2547         | B v -> Y ^            | NOR2X1  | 0.181 | 0.188 |   9.320 |    2.617 | 
     | tx_core/dma_reg_tx/U2561         | B ^ -> Y v            | AOI22X1 | 0.136 | 0.149 |   9.468 |    2.765 | 
     | tx_core/dma_reg_tx/U3559         | A v -> Y ^            | INVX2   | 0.137 | 0.140 |   9.608 |    2.905 | 
     | tx_core/axi_master/U12           | A ^ -> Y v            | AOI22X1 | 0.368 | 0.132 |   9.740 |    3.037 | 
     | tx_core/axi_master/U10           | A v -> Y ^            | NAND2X1 | 0.188 | 0.240 |   9.980 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [9] ^ |         | 0.188 | 0.003 |   9.983 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [30]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.982
= Slack Time                   -6.702
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.702 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.478 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.244 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.997 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.781 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.654 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.571 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.438 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.202 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.722 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v             | INVX2   | 0.119 | 0.119 |   2.099 |   -4.603 | 
     | tx_core/dma_reg_tx/U1822         | B v -> Y ^             | NAND2X1 | 7.980 | 5.817 |   7.915 |    1.213 | 
     | tx_core/dma_reg_tx/U3384         | D ^ -> Y v             | OAI22X1 | 0.941 | 1.214 |   9.129 |    2.427 | 
     | tx_core/dma_reg_tx/U3385         | B v -> Y ^             | NOR2X1  | 0.183 | 0.190 |   9.319 |    2.618 | 
     | tx_core/dma_reg_tx/U3393         | B ^ -> Y v             | AOI22X1 | 0.154 | 0.167 |   9.487 |    2.785 | 
     | tx_core/dma_reg_tx/U3601         | A v -> Y ^             | INVX2   | 0.125 | 0.138 |   9.624 |    2.922 | 
     | tx_core/axi_master/U36           | A ^ -> Y v             | AOI22X1 | 0.303 | 0.093 |   9.717 |    3.016 | 
     | tx_core/axi_master/U34           | A v -> Y ^             | NAND2X1 | 0.224 | 0.259 |   9.977 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [30] ^ |         | 0.224 | 0.005 |   9.982 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [29]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.981
= Slack Time                   -6.701
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.701 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.478 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.243 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.996 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.780 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.653 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.570 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.438 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -5.201 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^           | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.721 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v             | INVX2   | 0.119 | 0.119 |   2.099 |   -4.603 | 
     | tx_core/dma_reg_tx/U1822         | B v -> Y ^             | NAND2X1 | 7.980 | 5.817 |   7.915 |    1.214 | 
     | tx_core/dma_reg_tx/U3376         | D ^ -> Y v             | OAI22X1 | 0.941 | 1.217 |   9.132 |    2.431 | 
     | tx_core/dma_reg_tx/U3377         | B v -> Y ^             | NOR2X1  | 0.198 | 0.209 |   9.342 |    2.641 | 
     | tx_core/dma_reg_tx/U3378         | D ^ -> Y v             | AOI22X1 | 0.165 | 0.161 |   9.503 |    2.802 | 
     | tx_core/dma_reg_tx/U3599         | A v -> Y ^             | INVX2   | 0.113 | 0.130 |   9.633 |    2.932 | 
     | tx_core/axi_master/U42           | A ^ -> Y v             | AOI22X1 | 0.302 | 0.090 |   9.723 |    3.022 | 
     | tx_core/axi_master/U40           | A v -> Y ^             | NAND2X1 | 0.218 | 0.255 |   9.979 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [29] ^ |         | 0.218 | 0.003 |   9.981 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [0]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.766
= Slack Time                   -6.486
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.486 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.263 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.028 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.781 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.565 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.438 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.355 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.222 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.986 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.587 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.479 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.382 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.341 | 
     | tx_core/dma_reg_tx/U2298         | B ^ -> Y v            | OAI22X1 | 0.942 | 1.112 |   8.939 |    2.453 | 
     | tx_core/dma_reg_tx/U2300         | A v -> Y ^            | NOR2X1  | 0.193 | 0.149 |   9.088 |    2.602 | 
     | tx_core/dma_reg_tx/U2312         | A ^ -> Y v            | AOI22X1 | 0.147 | 0.148 |   9.236 |    2.750 | 
     | tx_core/dma_reg_tx/U3541         | A v -> Y ^            | INVX2   | 0.137 | 0.141 |   9.377 |    2.891 | 
     | tx_core/axi_master/U107          | A ^ -> Y v            | AOI22X1 | 0.350 | 0.125 |   9.502 |    3.016 | 
     | tx_core/axi_master/U103          | A v -> Y ^            | NAND2X1 | 0.211 | 0.260 |   9.762 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [0] ^ |         | 0.211 | 0.004 |   9.766 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.753
= Slack Time                   -6.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.473 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.250 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.015 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.768 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.552 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.425 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.342 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.209 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.973 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.574 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.466 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.369 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.354 | 
     | tx_core/dma_reg_tx/U2362         | B ^ -> Y v            | OAI22X1 | 0.945 | 1.146 |   8.973 |    2.500 | 
     | tx_core/dma_reg_tx/U2366         | A v -> Y ^            | NOR2X1  | 0.199 | 0.159 |   9.133 |    2.659 | 
     | tx_core/dma_reg_tx/U2416         | A ^ -> Y v            | AOI22X1 | 0.123 | 0.126 |   9.259 |    2.785 | 
     | tx_core/dma_reg_tx/U3549         | A v -> Y ^            | INVX2   | 0.102 | 0.110 |   9.368 |    2.895 | 
     | tx_core/axi_master/U27           | A ^ -> Y v            | AOI22X1 | 0.350 | 0.114 |   9.482 |    3.009 | 
     | tx_core/axi_master/U25           | A v -> Y ^            | NAND2X1 | 0.218 | 0.266 |   9.749 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [4] ^ |         | 0.218 | 0.005 |   9.753 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [2]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.753
= Slack Time                   -6.473
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.473 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.249 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.014 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.767 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.551 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.424 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.341 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.209 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.972 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.573 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.465 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.368 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.355 | 
     | tx_core/dma_reg_tx/U2335         | B ^ -> Y v            | OAI22X1 | 0.935 | 1.129 |   8.956 |    2.484 | 
     | tx_core/dma_reg_tx/U2337         | A v -> Y ^            | NOR2X1  | 0.207 | 0.169 |   9.126 |    2.653 | 
     | tx_core/dma_reg_tx/U2342         | C ^ -> Y v            | AOI22X1 | 0.127 | 0.111 |   9.237 |    2.765 | 
     | tx_core/dma_reg_tx/U3545         | A v -> Y ^            | INVX2   | 0.127 | 0.129 |   9.366 |    2.893 | 
     | tx_core/axi_master/U39           | A ^ -> Y v            | AOI22X1 | 0.344 | 0.118 |   9.484 |    3.011 | 
     | tx_core/axi_master/U37           | A v -> Y ^            | NAND2X1 | 0.217 | 0.264 |   9.748 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [2] ^ |         | 0.217 | 0.005 |   9.753 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [3]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.748
= Slack Time                   -6.468
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.468 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.244 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.009 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.762 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.546 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.419 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.336 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.204 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.967 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.568 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.460 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.363 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.360 | 
     | tx_core/dma_reg_tx/U2350         | B ^ -> Y v            | OAI22X1 | 0.964 | 1.145 |   8.972 |    2.504 | 
     | tx_core/dma_reg_tx/U2352         | A v -> Y ^            | NOR2X1  | 0.206 | 0.171 |   9.143 |    2.675 | 
     | tx_core/dma_reg_tx/U2361         | C ^ -> Y v            | AOI22X1 | 0.121 | 0.106 |   9.248 |    2.781 | 
     | tx_core/dma_reg_tx/U3547         | A v -> Y ^            | INVX2   | 0.113 | 0.118 |   9.367 |    2.899 | 
     | tx_core/axi_master/U30           | A ^ -> Y v            | AOI22X1 | 0.343 | 0.113 |   9.480 |    3.012 | 
     | tx_core/axi_master/U28           | A v -> Y ^            | NAND2X1 | 0.216 | 0.263 |   9.743 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [3] ^ |         | 0.216 | 0.005 |   9.748 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.743
= Slack Time                   -6.463
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.463 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.239 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.005 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.758 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.542 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.415 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.332 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.199 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.963 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v           | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.564 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^             | INVX2   | 0.094 | 0.108 |   2.007 |   -4.456 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v             | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.359 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^             | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.364 | 
     | tx_core/dma_reg_tx/U2600         | B ^ -> Y v             | OAI22X1 | 0.964 | 1.159 |   8.986 |    2.523 | 
     | tx_core/dma_reg_tx/U2604         | A v -> Y ^             | NOR2X1  | 0.201 | 0.163 |   9.149 |    2.686 | 
     | tx_core/dma_reg_tx/U2613         | C ^ -> Y v             | AOI22X1 | 0.107 | 0.091 |   9.240 |    2.777 | 
     | tx_core/dma_reg_tx/U3563         | A v -> Y ^             | INVX2   | 0.132 | 0.127 |   9.367 |    2.904 | 
     | tx_core/axi_master/U99           | A ^ -> Y v             | AOI22X1 | 0.353 | 0.122 |   9.489 |    3.026 | 
     | tx_core/axi_master/U97           | A v -> Y ^             | NAND2X1 | 0.201 | 0.250 |   9.739 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [11] ^ |         | 0.201 | 0.004 |   9.743 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [1]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.742
= Slack Time                   -6.462
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.462 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.239 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.004 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.757 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.541 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.414 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.331 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.199 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.962 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.563 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.455 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.358 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.365 | 
     | tx_core/dma_reg_tx/U2320         | B ^ -> Y v            | OAI22X1 | 0.952 | 1.138 |   8.965 |    2.503 | 
     | tx_core/dma_reg_tx/U2322         | A v -> Y ^            | NOR2X1  | 0.202 | 0.166 |   9.131 |    2.669 | 
     | tx_core/dma_reg_tx/U2327         | C ^ -> Y v            | AOI22X1 | 0.113 | 0.097 |   9.228 |    2.766 | 
     | tx_core/dma_reg_tx/U3543         | A v -> Y ^            | INVX2   | 0.139 | 0.132 |   9.360 |    2.898 | 
     | tx_core/axi_master/U72           | A ^ -> Y v            | AOI22X1 | 0.328 | 0.113 |   9.473 |    3.011 | 
     | tx_core/axi_master/U70           | A v -> Y ^            | NAND2X1 | 0.221 | 0.264 |   9.737 |    3.275 | 
     |                                  | \m_r_ach.ARADDR [1] ^ |         | 0.221 | 0.005 |   9.742 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [5]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.739
= Slack Time                   -6.459
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.459 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.236 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -6.001 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.754 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.538 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.411 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.328 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.195 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.959 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.560 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.452 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.355 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.368 | 
     | tx_core/dma_reg_tx/U2417         | B ^ -> Y v            | OAI22X1 | 0.964 | 1.149 |   8.976 |    2.517 | 
     | tx_core/dma_reg_tx/U2421         | A v -> Y ^            | NOR2X1  | 0.184 | 0.144 |   9.120 |    2.661 | 
     | tx_core/dma_reg_tx/U2443         | A ^ -> Y v            | AOI22X1 | 0.131 | 0.132 |   9.252 |    2.793 | 
     | tx_core/dma_reg_tx/U3551         | A v -> Y ^            | INVX2   | 0.099 | 0.109 |   9.361 |    2.902 | 
     | tx_core/axi_master/U24           | A ^ -> Y v            | AOI22X1 | 0.343 | 0.109 |   9.470 |    3.011 | 
     | tx_core/axi_master/U22           | A v -> Y ^            | NAND2X1 | 0.219 | 0.267 |   9.737 |    3.278 | 
     |                                  | \m_r_ach.ARADDR [5] ^ |         | 0.219 | 0.002 |   9.739 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [15]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.715
= Slack Time                   -6.435
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.435 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.212 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.977 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.730 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.514 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.387 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.304 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.171 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.935 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v           | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.536 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^             | INVX2   | 0.094 | 0.108 |   2.007 |   -4.428 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v             | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.331 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^             | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.392 | 
     | tx_core/dma_reg_tx/U2709         | B ^ -> Y v             | OAI22X1 | 0.947 | 1.165 |   8.993 |    2.558 | 
     | tx_core/dma_reg_tx/U2711         | A v -> Y ^             | NOR2X1  | 0.191 | 0.151 |   9.143 |    2.708 | 
     | tx_core/dma_reg_tx/U2731         | A ^ -> Y v             | AOI22X1 | 0.107 | 0.110 |   9.253 |    2.818 | 
     | tx_core/dma_reg_tx/U3571         | A v -> Y ^             | INVX2   | 0.127 | 0.123 |   9.376 |    2.941 | 
     | tx_core/axi_master/U87           | A ^ -> Y v             | AOI22X1 | 0.337 | 0.111 |   9.487 |    3.052 | 
     | tx_core/axi_master/U85           | A v -> Y ^             | NAND2X1 | 0.180 | 0.226 |   9.712 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [15] ^ |         | 0.180 | 0.003 |   9.715 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [6]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.713
= Slack Time                   -6.433
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.433 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.210 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.975 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.728 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.512 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.385 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.302 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.170 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.933 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v          | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.534 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^            | INVX2   | 0.094 | 0.108 |   2.007 |   -4.426 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v            | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.329 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^            | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.394 | 
     | tx_core/dma_reg_tx/U2457         | B ^ -> Y v            | OAI22X1 | 0.939 | 1.149 |   8.976 |    2.543 | 
     | tx_core/dma_reg_tx/U2459         | A v -> Y ^            | NOR2X1  | 0.206 | 0.167 |   9.143 |    2.709 | 
     | tx_core/dma_reg_tx/U2466         | C ^ -> Y v            | AOI22X1 | 0.110 | 0.095 |   9.237 |    2.804 | 
     | tx_core/dma_reg_tx/U3553         | A v -> Y ^            | INVX2   | 0.098 | 0.104 |   9.341 |    2.908 | 
     | tx_core/axi_master/U21           | A ^ -> Y v            | AOI22X1 | 0.344 | 0.110 |   9.451 |    3.017 | 
     | tx_core/axi_master/U19           | A v -> Y ^            | NAND2X1 | 0.211 | 0.258 |   9.709 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [6] ^ |         | 0.211 | 0.004 |   9.713 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.712
= Slack Time                   -6.432
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.432 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.209 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.974 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.727 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.511 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.384 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.301 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.168 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.932 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v           | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.533 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^             | INVX2   | 0.094 | 0.108 |   2.007 |   -4.425 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v             | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.328 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^             | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.395 | 
     | tx_core/dma_reg_tx/U2614         | B ^ -> Y v             | OAI22X1 | 0.941 | 1.163 |   8.991 |    2.559 | 
     | tx_core/dma_reg_tx/U2618         | A v -> Y ^             | NOR2X1  | 0.184 | 0.145 |   9.135 |    2.703 | 
     | tx_core/dma_reg_tx/U2654         | A ^ -> Y v             | AOI22X1 | 0.105 | 0.108 |   9.243 |    2.811 | 
     | tx_core/dma_reg_tx/U3565         | A v -> Y ^             | INVX2   | 0.095 | 0.100 |   9.343 |    2.911 | 
     | tx_core/axi_master/U96           | A ^ -> Y v             | AOI22X1 | 0.380 | 0.129 |   9.472 |    3.040 | 
     | tx_core/axi_master/U94           | A v -> Y ^             | NAND2X1 | 0.184 | 0.238 |   9.710 |    3.278 | 
     |                                  | \m_r_ach.ARADDR [12] ^ |         | 0.184 | 0.002 |   9.712 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.711
= Slack Time                   -6.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.431 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.207 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.973 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.726 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.510 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.383 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.300 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.167 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.931 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v           | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.532 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^             | INVX2   | 0.094 | 0.108 |   2.007 |   -4.424 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v             | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.327 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^             | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.396 | 
     | tx_core/dma_reg_tx/U2655         | B ^ -> Y v             | OAI22X1 | 0.942 | 1.164 |   8.991 |    2.560 | 
     | tx_core/dma_reg_tx/U2659         | A v -> Y ^             | NOR2X1  | 0.184 | 0.142 |   9.133 |    2.702 | 
     | tx_core/dma_reg_tx/U2681         | A ^ -> Y v             | AOI22X1 | 0.107 | 0.108 |   9.242 |    2.811 | 
     | tx_core/dma_reg_tx/U3567         | A v -> Y ^             | INVX2   | 0.093 | 0.099 |   9.341 |    2.910 | 
     | tx_core/axi_master/U93           | A ^ -> Y v             | AOI22X1 | 0.356 | 0.115 |   9.455 |    3.024 | 
     | tx_core/axi_master/U91           | A v -> Y ^             | NAND2X1 | 0.202 | 0.252 |   9.707 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [13] ^ |         | 0.202 | 0.004 |   9.711 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.711
= Slack Time                   -6.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.431 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.207 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.972 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.726 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.509 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.383 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.299 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.167 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.931 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[1] | CLK ^ -> Q v           | DFFSR   | 0.168 | 0.399 |   1.899 |   -4.532 | 
     | tx_core/dma_reg_tx/U3410         | A v -> Y ^             | INVX2   | 0.094 | 0.108 |   2.007 |   -4.424 | 
     | tx_core/dma_reg_tx/U1806         | A ^ -> Y v             | NOR2X1  | 0.102 | 0.097 |   2.104 |   -4.327 | 
     | tx_core/dma_reg_tx/U1807         | A v -> Y ^             | NAND2X1 | 7.889 | 5.723 |   7.827 |    1.396 | 
     | tx_core/dma_reg_tx/U2682         | B ^ -> Y v             | OAI22X1 | 0.940 | 1.162 |   8.989 |    2.558 | 
     | tx_core/dma_reg_tx/U2684         | A v -> Y ^             | NOR2X1  | 0.178 | 0.138 |   9.127 |    2.697 | 
     | tx_core/dma_reg_tx/U2704         | A ^ -> Y v             | AOI22X1 | 0.107 | 0.107 |   9.234 |    2.803 | 
     | tx_core/dma_reg_tx/U3569         | A v -> Y ^             | INVX2   | 0.126 | 0.125 |   9.359 |    2.928 | 
     | tx_core/axi_master/U90           | A ^ -> Y v             | AOI22X1 | 0.349 | 0.119 |   9.478 |    3.047 | 
     | tx_core/axi_master/U88           | A v -> Y ^             | NAND2X1 | 0.182 | 0.230 |   9.708 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [14] ^ |         | 0.182 | 0.003 |   9.711 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [24]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.629
= Slack Time                   -6.349
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.349 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.125 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.890 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.644 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.427 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.301 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.217 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.085 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.848 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.289 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.606 | 
     | tx_core/dma_reg_tx/U3228         | C v -> Y ^             | OAI21X1 | 0.553 | 0.782 |   8.737 |    2.388 | 
     | tx_core/dma_reg_tx/U3588         | A ^ -> Y v             | INVX2   | 0.104 | 0.057 |   8.794 |    2.445 | 
     | tx_core/dma_reg_tx/U3229         | C v -> Y ^             | OAI21X1 | 0.562 | 0.091 |   8.885 |    2.536 | 
     | tx_core/dma_reg_tx/U3233         | A ^ -> Y v             | NOR2X1  | 0.149 | 0.163 |   9.048 |    2.700 | 
     | tx_core/dma_reg_tx/U3234         | D v -> Y ^             | AOI22X1 | 0.196 | 0.182 |   9.231 |    2.882 | 
     | tx_core/dma_reg_tx/U3589         | A ^ -> Y v             | INVX2   | 0.132 | 0.141 |   9.372 |    3.023 | 
     | tx_core/axi_master/U57           | A v -> Y ^             | AOI22X1 | 0.204 | 0.114 |   9.486 |    3.137 | 
     | tx_core/axi_master/U55           | A ^ -> Y v             | NAND2X1 | 0.148 | 0.140 |   9.626 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [24] v |         | 0.148 | 0.003 |   9.629 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [7]                 (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.599
= Slack Time                   -6.319
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.319 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.096 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.861 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.614 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.398 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.271 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.188 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.056 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.819 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^          | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.260 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v            | INVX2   | 2.993 | 3.895 |   7.955 |    1.635 | 
     | tx_core/dma_reg_tx/U2501         | C v -> Y ^            | OAI21X1 | 0.548 | 0.781 |   8.735 |    2.416 | 
     | tx_core/dma_reg_tx/U3554         | A ^ -> Y v            | INVX2   | 0.103 | 0.056 |   8.792 |    2.472 | 
     | tx_core/dma_reg_tx/U2502         | C v -> Y ^            | OAI21X1 | 0.544 | 0.086 |   8.878 |    2.558 | 
     | tx_core/dma_reg_tx/U2506         | A ^ -> Y v            | NOR2X1  | 0.159 | 0.178 |   9.056 |    2.736 | 
     | tx_core/dma_reg_tx/U2507         | D v -> Y ^            | AOI22X1 | 0.158 | 0.159 |   9.215 |    2.895 | 
     | tx_core/dma_reg_tx/U3555         | A ^ -> Y v            | INVX2   | 0.097 | 0.104 |   9.318 |    2.999 | 
     | tx_core/axi_master/U18           | A v -> Y ^            | AOI22X1 | 0.258 | 0.144 |   9.462 |    3.143 | 
     | tx_core/axi_master/U16           | A ^ -> Y v            | NAND2X1 | 0.138 | 0.133 |   9.595 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [7] v |         | 0.138 | 0.004 |   9.599 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [10]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.596
= Slack Time                   -6.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.316 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.093 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.858 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.611 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.395 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.268 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.185 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.052 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.816 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.257 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.639 | 
     | tx_core/dma_reg_tx/U2578         | C v -> Y ^             | OAI21X1 | 0.554 | 0.776 |   8.731 |    2.415 | 
     | tx_core/dma_reg_tx/U3560         | A ^ -> Y v             | INVX2   | 0.104 | 0.057 |   8.788 |    2.472 | 
     | tx_core/dma_reg_tx/U2583         | C v -> Y ^             | OAI21X1 | 0.549 | 0.088 |   8.876 |    2.559 | 
     | tx_core/dma_reg_tx/U2585         | A ^ -> Y v             | NOR2X1  | 0.159 | 0.177 |   9.053 |    2.737 | 
     | tx_core/dma_reg_tx/U2586         | D v -> Y ^             | AOI22X1 | 0.147 | 0.150 |   9.203 |    2.887 | 
     | tx_core/dma_reg_tx/U3561         | A ^ -> Y v             | INVX2   | 0.111 | 0.118 |   9.321 |    3.005 | 
     | tx_core/axi_master/U102          | A v -> Y ^             | AOI22X1 | 0.251 | 0.144 |   9.465 |    3.149 | 
     | tx_core/axi_master/U100          | A ^ -> Y v             | NAND2X1 | 0.134 | 0.128 |   9.593 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [10] v |         | 0.134 | 0.003 |   9.596 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [21]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.590
= Slack Time                   -6.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.310 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.087 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.852 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.605 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.389 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.262 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.179 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.047 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.810 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.251 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.644 | 
     | tx_core/dma_reg_tx/U2897         | C v -> Y ^             | OAI21X1 | 0.564 | 0.792 |   8.747 |    2.436 | 
     | tx_core/dma_reg_tx/U3582         | A ^ -> Y v             | INVX2   | 0.109 | 0.064 |   8.811 |    2.500 | 
     | tx_core/dma_reg_tx/U2898         | C v -> Y ^             | OAI21X1 | 0.543 | 0.088 |   8.899 |    2.588 | 
     | tx_core/dma_reg_tx/U2900         | A ^ -> Y v             | NOR2X1  | 0.145 | 0.159 |   9.058 |    2.747 | 
     | tx_core/dma_reg_tx/U3157         | D v -> Y ^             | AOI22X1 | 0.185 | 0.175 |   9.233 |    2.923 | 
     | tx_core/dma_reg_tx/U3583         | A ^ -> Y v             | INVX2   | 0.100 | 0.108 |   9.341 |    3.030 | 
     | tx_core/axi_master/U66           | A v -> Y ^             | AOI22X1 | 0.222 | 0.117 |   9.458 |    3.148 | 
     | tx_core/axi_master/U64           | A ^ -> Y v             | NAND2X1 | 0.133 | 0.128 |   9.587 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [21] v |         | 0.133 | 0.004 |   9.590 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.569
= Slack Time                   -6.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.289 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.066 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.831 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.584 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.368 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.241 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.158 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.025 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.789 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.230 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.666 | 
     | tx_core/dma_reg_tx/U3174         | C v -> Y ^             | OAI21X1 | 0.553 | 0.781 |   8.736 |    2.446 | 
     | tx_core/dma_reg_tx/U3584         | A ^ -> Y v             | INVX2   | 0.104 | 0.057 |   8.792 |    2.503 | 
     | tx_core/dma_reg_tx/U3177         | C v -> Y ^             | OAI21X1 | 0.561 | 0.091 |   8.883 |    2.594 | 
     | tx_core/dma_reg_tx/U3179         | A ^ -> Y v             | NOR2X1  | 0.147 | 0.161 |   9.044 |    2.755 | 
     | tx_core/dma_reg_tx/U3180         | D v -> Y ^             | AOI22X1 | 0.184 | 0.175 |   9.219 |    2.930 | 
     | tx_core/dma_reg_tx/U3585         | A ^ -> Y v             | INVX2   | 0.105 | 0.113 |   9.332 |    3.043 | 
     | tx_core/axi_master/U63           | A v -> Y ^             | AOI22X1 | 0.206 | 0.106 |   9.438 |    3.149 | 
     | tx_core/axi_master/U61           | A ^ -> Y v             | NAND2X1 | 0.134 | 0.127 |   9.565 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [22] v |         | 0.134 | 0.004 |   9.569 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [8]                 (^) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[0] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.551
= Slack Time                   -6.271
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                       |         |       |       |  Time   |   Time   | 
     |----------------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^          |         | 0.000 |       |   0.000 |   -6.271 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^            | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.047 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^            | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.812 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^            | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.566 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^            | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.349 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^            | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.222 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^            | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.139 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^            | BUFX2   | 0.097 | 0.132 |   1.264 |   -5.007 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^            | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.770 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[0] | CLK ^ -> Q ^          | DFFSR   | 0.313 | 0.480 |   1.980 |   -4.291 | 
     | tx_core/dma_reg_tx/U3411         | A ^ -> Y v            | INVX2   | 0.119 | 0.119 |   2.099 |   -4.172 | 
     | tx_core/dma_reg_tx/U1818         | B v -> Y ^            | NAND2X1 | 7.491 | 5.471 |   7.569 |    1.299 | 
     | tx_core/dma_reg_tx/U2515         | A ^ -> Y v            | OAI21X1 | 0.936 | 0.928 |   8.497 |    2.226 | 
     | tx_core/dma_reg_tx/U3452         | A v -> Y ^            | INVX2   | 0.128 | 0.142 |   8.639 |    2.368 | 
     | tx_core/dma_reg_tx/U2516         | C ^ -> Y v            | OAI21X1 | 0.848 | 0.060 |   8.699 |    2.428 | 
     | tx_core/dma_reg_tx/U2520         | A v -> Y ^            | NOR2X1  | 0.195 | 0.151 |   8.850 |    2.579 | 
     | tx_core/dma_reg_tx/U2534         | B ^ -> Y v            | AOI22X1 | 0.159 | 0.173 |   9.022 |    2.752 | 
     | tx_core/dma_reg_tx/U3557         | A v -> Y ^            | INVX2   | 0.139 | 0.148 |   9.171 |    2.900 | 
     | tx_core/axi_master/U15           | A ^ -> Y v            | AOI22X1 | 0.375 | 0.137 |   9.307 |    3.036 | 
     | tx_core/axi_master/U13           | A v -> Y ^            | NAND2X1 | 0.188 | 0.241 |   9.548 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [8] ^ |         | 0.188 | 0.003 |   9.551 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [20]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.538
= Slack Time                   -6.258
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.258 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.034 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.799 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.553 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.336 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.209 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.126 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -4.994 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.757 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.198 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.697 | 
     | tx_core/dma_reg_tx/U2870         | C v -> Y ^             | OAI21X1 | 0.546 | 0.753 |   8.708 |    2.450 | 
     | tx_core/dma_reg_tx/U3580         | A ^ -> Y v             | INVX2   | 0.103 | 0.056 |   8.764 |    2.507 | 
     | tx_core/dma_reg_tx/U2871         | C v -> Y ^             | OAI21X1 | 0.549 | 0.087 |   8.851 |    2.594 | 
     | tx_core/dma_reg_tx/U2877         | A ^ -> Y v             | NOR2X1  | 0.145 | 0.160 |   9.011 |    2.753 | 
     | tx_core/dma_reg_tx/U2878         | D v -> Y ^             | AOI22X1 | 0.161 | 0.156 |   9.167 |    2.910 | 
     | tx_core/dma_reg_tx/U3581         | A ^ -> Y v             | INVX2   | 0.096 | 0.102 |   9.270 |    3.012 | 
     | tx_core/axi_master/U69           | A v -> Y ^             | AOI22X1 | 0.241 | 0.130 |   9.400 |    3.142 | 
     | tx_core/axi_master/U67           | A ^ -> Y v             | NAND2X1 | 0.138 | 0.134 |   9.534 |    3.276 | 
     |                                  | \m_r_ach.ARADDR [20] v |         | 0.138 | 0.004 |   9.538 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [18]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.534
= Slack Time                   -6.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.254 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.030 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.795 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.549 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.332 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.205 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.122 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -4.990 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.753 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.194 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.701 | 
     | tx_core/dma_reg_tx/U2816         | C v -> Y ^             | OAI21X1 | 0.549 | 0.772 |   8.726 |    2.473 | 
     | tx_core/dma_reg_tx/U3576         | A ^ -> Y v             | INVX2   | 0.104 | 0.057 |   8.783 |    2.530 | 
     | tx_core/dma_reg_tx/U2821         | C v -> Y ^             | OAI21X1 | 0.519 | 0.080 |   8.863 |    2.609 | 
     | tx_core/dma_reg_tx/U2823         | A ^ -> Y v             | NOR2X1  | 0.160 | 0.174 |   9.037 |    2.783 | 
     | tx_core/dma_reg_tx/U2824         | D v -> Y ^             | AOI22X1 | 0.139 | 0.144 |   9.181 |    2.928 | 
     | tx_core/dma_reg_tx/U3577         | A ^ -> Y v             | INVX2   | 0.095 | 0.101 |   9.282 |    3.028 | 
     | tx_core/axi_master/U78           | A v -> Y ^             | AOI22X1 | 0.246 | 0.134 |   9.416 |    3.162 | 
     | tx_core/axi_master/U76           | A ^ -> Y v             | NAND2X1 | 0.123 | 0.115 |   9.531 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [18] v |         | 0.123 | 0.003 |   9.534 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [19]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.532
= Slack Time                   -6.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.252 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.028 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.793 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.547 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.330 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.204 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.120 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -4.988 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.752 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.192 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.703 | 
     | tx_core/dma_reg_tx/U2843         | C v -> Y ^             | OAI21X1 | 0.544 | 0.763 |   8.718 |    2.466 | 
     | tx_core/dma_reg_tx/U3578         | A ^ -> Y v             | INVX2   | 0.104 | 0.057 |   8.775 |    2.523 | 
     | tx_core/dma_reg_tx/U2844         | C v -> Y ^             | OAI21X1 | 0.548 | 0.087 |   8.862 |    2.611 | 
     | tx_core/dma_reg_tx/U2850         | A ^ -> Y v             | NOR2X1  | 0.145 | 0.159 |   9.022 |    2.770 | 
     | tx_core/dma_reg_tx/U2851         | D v -> Y ^             | AOI22X1 | 0.163 | 0.158 |   9.179 |    2.928 | 
     | tx_core/dma_reg_tx/U3579         | A ^ -> Y v             | INVX2   | 0.102 | 0.110 |   9.289 |    3.037 | 
     | tx_core/axi_master/U75           | A v -> Y ^             | AOI22X1 | 0.229 | 0.122 |   9.411 |    3.160 | 
     | tx_core/axi_master/U73           | A ^ -> Y v             | NAND2X1 | 0.124 | 0.117 |   9.529 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [19] v |         | 0.124 | 0.003 |   9.532 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [17]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.528
= Slack Time                   -6.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.248 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.025 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.790 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.543 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.327 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.200 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.117 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -4.985 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.748 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.189 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.706 | 
     | tx_core/dma_reg_tx/U2793         | C v -> Y ^             | OAI21X1 | 0.556 | 0.774 |   8.728 |    2.480 | 
     | tx_core/dma_reg_tx/U3574         | A ^ -> Y v             | INVX2   | 0.111 | 0.067 |   8.796 |    2.547 | 
     | tx_core/dma_reg_tx/U2794         | C v -> Y ^             | OAI21X1 | 0.548 | 0.090 |   8.885 |    2.637 | 
     | tx_core/dma_reg_tx/U2796         | A ^ -> Y v             | NOR2X1  | 0.164 | 0.184 |   9.069 |    2.821 | 
     | tx_core/dma_reg_tx/U2799         | D v -> Y ^             | AOI22X1 | 0.105 | 0.115 |   9.184 |    2.936 | 
     | tx_core/dma_reg_tx/U3575         | A ^ -> Y v             | INVX2   | 0.106 | 0.106 |   9.290 |    3.041 | 
     | tx_core/axi_master/U81           | A v -> Y ^             | AOI22X1 | 0.217 | 0.117 |   9.406 |    3.158 | 
     | tx_core/axi_master/U79           | A ^ -> Y v             | NAND2X1 | 0.124 | 0.119 |   9.525 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [17] v |         | 0.124 | 0.003 |   9.528 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [16]                (v) checked with  leading edge 
of 'clk'
Beginpoint: tx_core/dma_reg_tx/\r_ptr_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  9.525
= Slack Time                   -6.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |             Instance             |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                        |         |       |       |  Time   |   Time   | 
     |----------------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^           |         | 0.000 |       |   0.000 |   -6.245 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^             | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -6.021 | 
     | FECTS_clks_clk___L2_I2           | A ^ -> Y ^             | CLKBUF1 | 0.097 | 0.235 |   0.458 |   -5.786 | 
     | FECTS_clks_clk___L3_I6           | A ^ -> Y ^             | CLKBUF1 | 0.202 | 0.247 |   0.705 |   -5.540 | 
     | FECTS_clks_clk___L4_I16          | A ^ -> Y ^             | CLKBUF1 | 0.108 | 0.216 |   0.921 |   -5.323 | 
     | tx_core/dma_reg_tx/U1720         | A ^ -> Y ^             | BUFX2   | 0.073 | 0.127 |   1.048 |   -5.197 | 
     | tx_core/dma_reg_tx/U1597         | A ^ -> Y ^             | BUFX2   | 0.036 | 0.083 |   1.131 |   -5.113 | 
     | tx_core/dma_reg_tx/U1596         | A ^ -> Y ^             | BUFX2   | 0.097 | 0.132 |   1.264 |   -4.981 | 
     | tx_core/dma_reg_tx/n3590__L1_I0  | A ^ -> Y ^             | CLKBUF1 | 0.189 | 0.237 |   1.500 |   -4.745 | 
     | tx_core/dma_reg_tx/\r_ptr_reg[3] | CLK ^ -> Q ^           | DFFSR   | 3.582 | 2.559 |   4.059 |   -2.185 | 
     | tx_core/dma_reg_tx/U1539         | A ^ -> Y v             | INVX2   | 2.993 | 3.895 |   7.955 |    1.710 | 
     | tx_core/dma_reg_tx/U2752         | C v -> Y ^             | OAI21X1 | 0.549 | 0.767 |   8.722 |    2.477 | 
     | tx_core/dma_reg_tx/U3572         | A ^ -> Y v             | INVX2   | 0.106 | 0.061 |   8.783 |    2.538 | 
     | tx_core/dma_reg_tx/U2753         | C v -> Y ^             | OAI21X1 | 0.553 | 0.089 |   8.872 |    2.627 | 
     | tx_core/dma_reg_tx/U2757         | A ^ -> Y v             | NOR2X1  | 0.159 | 0.176 |   9.048 |    2.803 | 
     | tx_core/dma_reg_tx/U2758         | D v -> Y ^             | AOI22X1 | 0.123 | 0.131 |   9.179 |    2.934 | 
     | tx_core/dma_reg_tx/U3573         | A ^ -> Y v             | INVX2   | 0.102 | 0.106 |   9.285 |    3.040 | 
     | tx_core/axi_master/U84           | A v -> Y ^             | AOI22X1 | 0.229 | 0.123 |   9.408 |    3.164 | 
     | tx_core/axi_master/U82           | A ^ -> Y v             | NAND2X1 | 0.121 | 0.114 |   9.522 |    3.277 | 
     |                                  | \m_r_ach.ARADDR [16] v |         | 0.121 | 0.003 |   9.525 |    3.280 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [40]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  6.003
= Slack Time                   -2.723
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.723 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.499 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.288 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.056 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.799 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.600 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.415 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.221 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.843 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.686 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.503 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.429 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.305 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.196 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.073 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.030 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.135 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.209 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.322 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.436 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.626 | 
     | tx_core/axi_master/U491                         | A ^ -> Y v                     | OAI22X1 | 0.642 | 0.648 |   5.996 |    3.274 | 
     |                                                 | \memif_pdfifo1.f0_wdata [40] v |         | 0.642 | 0.006 |   6.003 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [50]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  6.002
= Slack Time                   -2.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.722 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.498 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.288 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.055 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.798 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.599 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.414 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.220 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.842 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.685 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.502 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.428 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.304 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.195 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.072 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.031 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.136 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.210 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.322 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.436 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.626 | 
     | tx_core/axi_master/U511                         | A ^ -> Y v                     | OAI22X1 | 0.650 | 0.646 |   5.994 |    3.272 | 
     |                                                 | \memif_pdfifo1.f0_wdata [50] v |         | 0.650 | 0.008 |   6.002 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [35]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.993
= Slack Time                   -2.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.713 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.490 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.279 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.046 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.789 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.590 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.405 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.212 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.833 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.677 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.494 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.420 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.295 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.186 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.064 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.040 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.145 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.218 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.331 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.445 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.635 | 
     | tx_core/axi_master/U481                         | A ^ -> Y v                     | OAI22X1 | 0.646 | 0.638 |   5.986 |    3.273 | 
     |                                                 | \memif_pdfifo1.f0_wdata [35] v |         | 0.646 | 0.007 |   5.993 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [36]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.990
= Slack Time                   -2.710
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.710 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.487 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.276 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.043 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.786 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.587 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.402 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.209 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.830 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.674 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.491 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.417 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.292 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.183 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.060 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.043 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.148 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.222 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.334 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.448 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.638 | 
     | tx_core/axi_master/U483                         | A ^ -> Y v                     | OAI22X1 | 0.636 | 0.636 |   5.984 |    3.274 | 
     |                                                 | \memif_pdfifo1.f0_wdata [36] v |         | 0.636 | 0.006 |   5.990 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [32]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.984
= Slack Time                   -2.704
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.704 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.481 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.270 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.037 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.780 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.581 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.396 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.203 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.824 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.668 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.485 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.411 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.286 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.177 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.054 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.049 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.154 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.228 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.340 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.454 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.644 | 
     | tx_core/axi_master/U475                         | A ^ -> Y v                     | OAI22X1 | 0.629 | 0.630 |   5.979 |    3.275 | 
     |                                                 | \memif_pdfifo1.f0_wdata [32] v |         | 0.629 | 0.005 |   5.984 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [33]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.980
= Slack Time                   -2.700
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.700 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.477 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.266 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.033 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.776 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.577 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.392 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.199 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.820 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.664 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.481 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.407 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.282 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.173 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.050 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.053 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.158 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.232 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.344 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.458 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.648 | 
     | tx_core/axi_master/U477                         | A ^ -> Y v                     | OAI22X1 | 0.630 | 0.626 |   5.975 |    3.274 | 
     |                                                 | \memif_pdfifo1.f0_wdata [33] v |         | 0.630 | 0.006 |   5.980 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [37]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.978
= Slack Time                   -2.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.698 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.474 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.264 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.031 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.774 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.575 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.390 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.196 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.818 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.661 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.478 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.404 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.280 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.171 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.048 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.055 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.160 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.234 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.346 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.460 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.650 | 
     | tx_core/axi_master/U485                         | A ^ -> Y v                     | OAI22X1 | 0.625 | 0.624 |   5.972 |    3.275 | 
     |                                                 | \memif_pdfifo1.f0_wdata [37] v |         | 0.625 | 0.005 |   5.978 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [63]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.978
= Slack Time                   -2.698
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.698 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.474 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.264 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.031 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.774 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.575 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.390 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.196 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.818 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.661 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.478 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.404 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.280 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.171 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.048 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.055 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.160 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.234 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.346 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.460 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.650 | 
     | tx_core/axi_master/U537                         | A ^ -> Y v                     | OAI22X1 | 0.621 | 0.625 |   5.973 |    3.275 | 
     |                                                 | \memif_pdfifo1.f0_wdata [63] v |         | 0.621 | 0.005 |   5.978 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [44]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.975
= Slack Time                   -2.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.695 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.471 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.261 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.028 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.771 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.572 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.387 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.193 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.815 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.659 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.475 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.402 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.277 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.168 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.045 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.058 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.163 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.237 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.349 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.463 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.653 | 
     | tx_core/axi_master/U499                         | A ^ -> Y v                     | OAI22X1 | 0.632 | 0.621 |   5.969 |    3.274 | 
     |                                                 | \memif_pdfifo1.f0_wdata [44] v |         | 0.632 | 0.006 |   5.975 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [45]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.975
= Slack Time                   -2.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.695 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.471 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.261 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.028 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.771 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.572 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.387 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.193 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.815 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.659 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.475 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.402 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.277 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.168 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.045 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.058 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.163 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.237 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.349 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.463 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.653 | 
     | tx_core/axi_master/U501                         | A ^ -> Y v                     | OAI22X1 | 0.636 | 0.620 |   5.968 |    3.274 | 
     |                                                 | \memif_pdfifo1.f0_wdata [45] v |         | 0.636 | 0.006 |   5.975 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [58]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.975
= Slack Time                   -2.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.695 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.471 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.261 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.028 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.771 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.572 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.387 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.193 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.815 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.659 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.475 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.402 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.277 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.168 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.045 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.058 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.163 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.237 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.349 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.463 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.653 | 
     | tx_core/axi_master/U527                         | A ^ -> Y v                     | OAI22X1 | 0.617 | 0.622 |   5.970 |    3.276 | 
     |                                                 | \memif_pdfifo1.f0_wdata [58] v |         | 0.617 | 0.004 |   5.975 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [38]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.975
= Slack Time                   -2.695
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.695 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.471 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.260 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.028 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.771 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.572 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.387 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.193 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.815 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.658 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.475 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.401 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.277 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.168 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.045 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.058 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.163 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.237 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.349 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.464 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.653 | 
     | tx_core/axi_master/U487                         | A ^ -> Y v                     | OAI22X1 | 0.628 | 0.621 |   5.969 |    3.274 | 
     |                                                 | \memif_pdfifo1.f0_wdata [38] v |         | 0.628 | 0.006 |   5.975 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [55]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.974
= Slack Time                   -2.694
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.694 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.471 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.260 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.028 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.771 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.572 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.386 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.193 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.814 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.658 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.475 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.401 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.276 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.168 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.045 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.059 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.164 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.237 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.350 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.464 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.654 | 
     | tx_core/axi_master/U521                         | A ^ -> Y v                     | OAI22X1 | 0.618 | 0.622 |   5.970 |    3.275 | 
     |                                                 | \memif_pdfifo1.f0_wdata [55] v |         | 0.618 | 0.005 |   5.974 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [52]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.973
= Slack Time                   -2.693
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.693 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.470 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.259 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.026 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.769 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.570 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.385 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.192 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.813 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.657 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.474 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.400 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.275 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.166 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.043 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.060 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.165 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.239 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.351 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.465 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.655 | 
     | tx_core/axi_master/U515                         | A ^ -> Y v                     | OAI22X1 | 0.634 | 0.619 |   5.967 |    3.274 | 
     |                                                 | \memif_pdfifo1.f0_wdata [52] v |         | 0.634 | 0.006 |   5.973 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [57]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.972
= Slack Time                   -2.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.692 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.468 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.258 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.025 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.768 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.569 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.384 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.190 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.812 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.656 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.472 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.399 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.274 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.165 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.042 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.061 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.166 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.240 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.352 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.466 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.656 | 
     | tx_core/axi_master/U525                         | A ^ -> Y v                     | OAI22X1 | 0.632 | 0.618 |   5.966 |    3.274 | 
     |                                                 | \memif_pdfifo1.f0_wdata [57] v |         | 0.632 | 0.006 |   5.972 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [49]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.972
= Slack Time                   -2.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.692 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.468 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.258 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.025 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.768 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.569 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.384 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.190 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.812 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.655 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.472 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.399 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.274 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.165 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.042 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.061 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.166 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.240 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.352 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.466 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.656 | 
     | tx_core/axi_master/U509                         | A ^ -> Y v                     | OAI22X1 | 0.624 | 0.618 |   5.967 |    3.275 | 
     |                                                 | \memif_pdfifo1.f0_wdata [49] v |         | 0.624 | 0.005 |   5.972 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [34]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.972
= Slack Time                   -2.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.692 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.468 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.257 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.025 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.768 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.569 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.384 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.190 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.812 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.655 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.472 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.398 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.274 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.165 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.042 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.061 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.166 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.240 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.353 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.467 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.657 | 
     | tx_core/axi_master/U479                         | A ^ -> Y v                     | OAI22X1 | 0.631 | 0.618 |   5.966 |    3.274 | 
     |                                                 | \memif_pdfifo1.f0_wdata [34] v |         | 0.631 | 0.006 |   5.972 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [62]                       (v) checked with 
leading edge of 'clk'
Beginpoint: tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] /Q (^) triggered by 
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 3.280
- Arrival Time                  5.970
= Slack Time                   -2.690
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                 |                                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                 | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -2.690 | 
     | FECTS_clks_clk___L1_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.195 | 0.223 |   0.224 |   -2.467 | 
     | FECTS_clks_clk___L2_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.148 | 0.211 |   0.434 |   -2.256 | 
     | FECTS_clks_clk___L3_I0                          | A ^ -> Y ^                     | CLKBUF1 | 0.092 | 0.233 |   0.667 |   -2.024 | 
     | FECTS_clks_clk___L4_I1                          | A ^ -> Y ^                     | CLKBUF1 | 0.210 | 0.257 |   0.924 |   -1.767 | 
     | tx_core/axi_master/U244                         | A ^ -> Y ^                     | BUFX2   | 0.115 | 0.199 |   1.123 |   -1.568 | 
     | tx_core/axi_master/n200__L1_I1                  | A ^ -> Y ^                     | CLKBUF1 | 0.091 | 0.185 |   1.308 |   -1.382 | 
     | tx_core/axi_master/n200__L2_I5                  | A ^ -> Y ^                     | CLKBUF1 | 0.117 | 0.193 |   1.502 |   -1.189 | 
     | tx_core/axi_master/pkt0_fifo/\depth_left_reg[0] | CLK ^ -> Q ^                   | DFFSR   | 0.210 | 0.378 |   1.880 |   -0.810 | 
     | tx_core/axi_master/pkt0_fifo/U24                | A ^ -> Y v                     | NOR2X1  | 0.132 | 0.156 |   2.036 |   -0.654 | 
     | tx_core/axi_master/pkt0_fifo/U42                | A v -> Y ^                     | NAND3X1 | 0.169 | 0.183 |   2.220 |   -0.471 | 
     | tx_core/axi_master/pkt0_fifo/U43                | A ^ -> Y v                     | INVX2   | 0.079 | 0.074 |   2.293 |   -0.397 | 
     | tx_core/axi_master/pkt0_fifo/U46                | A v -> Y ^                     | NAND3X1 | 0.113 | 0.125 |   2.418 |   -0.273 | 
     | tx_core/axi_master/pkt0_fifo/U28                | A ^ -> Y v                     | NOR2X1  | 0.111 | 0.109 |   2.527 |   -0.164 | 
     | tx_core/axi_master/U258                         | C v -> Y ^                     | NAND3X1 | 0.124 | 0.123 |   2.650 |   -0.041 | 
     | tx_core/axi_master/U261                         | A ^ -> Y v                     | NAND3X1 | 0.109 | 0.103 |   2.753 |    0.062 | 
     | tx_core/axi_master/U154                         | B v -> Y ^                     | NOR2X1  | 0.101 | 0.105 |   2.858 |    0.168 | 
     | tx_core/axi_master/U262                         | B ^ -> Y v                     | NAND2X1 | 0.075 | 0.074 |   2.932 |    0.241 | 
     | tx_core/axi_master/U236                         | A v -> Y ^                     | INVX1   | 0.119 | 0.112 |   3.044 |    0.354 | 
     | tx_core/axi_master/U408                         | B ^ -> Y v                     | NAND2X1 | 0.116 | 0.114 |   3.158 |    0.468 | 
     | tx_core/axi_master/U132                         | A v -> Y ^                     | INVX1   | 3.276 | 2.190 |   5.348 |    2.658 | 
     | tx_core/axi_master/U535                         | A ^ -> Y v                     | OAI22X1 | 0.627 | 0.617 |   5.965 |    3.275 | 
     |                                                 | \memif_pdfifo1.f0_wdata [62] v |         | 0.627 | 0.005 |   5.970 |    3.280 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 

