# compile vhdl design source files
vhdl xil_defaultlib  "../../../Homework3_DBenusovich.srcs/sources_1/new/Sequence_Detector.vhd"
vhdl xil_defaultlib  "../../../Homework3_DBenusovich.srcs/sim_Sequence_detector/new/Sequence_Detector_tb.vhd"

# Do not sort compile order
nosort
