Analysis & Synthesis report for HELLO_FPGA2
Sat Mar 14 08:49:53 2020
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |HELLO_FPGA2|placement:p1|next_state
 10. State Machine - |HELLO_FPGA2|placement:p1|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Added for RAM Pass-Through Logic
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for placement:p1|memoryRAM:pos_X|altsyncram:memRAM_rtl_0|altsyncram_a4m1:auto_generated
 19. Source assignments for placement:p1|memoryROM:offset_x|altsyncram:memROM_rtl_0|altsyncram_2a81:auto_generated
 20. Source assignments for placement:p1|memoryROM:offset_y|altsyncram:memROM_rtl_0|altsyncram_p981:auto_generated
 21. Source assignments for placement:p1|memoryRAM:pos_Y|altsyncram:memRAM_rtl_0|altsyncram_a4m1:auto_generated
 22. Source assignments for placement:p1|memoryRAM:grid|altsyncram:memRAM_rtl_0|altsyncram_l7m1:auto_generated
 23. Source assignments for placement:p1|memoryROM:eb|altsyncram:memROM_rtl_0|altsyncram_6d81:auto_generated
 24. Source assignments for placement:p1|memoryROM:ea|altsyncram:memROM_rtl_0|altsyncram_2d81:auto_generated
 25. Parameter Settings for User Entity Instance: placement:p1
 26. Parameter Settings for User Entity Instance: placement:p1|memoryROM:ea
 27. Parameter Settings for User Entity Instance: placement:p1|memoryROM:eb
 28. Parameter Settings for User Entity Instance: placement:p1|memoryROM:offset_x
 29. Parameter Settings for User Entity Instance: placement:p1|memoryROM:offset_y
 30. Parameter Settings for User Entity Instance: placement:p1|memoryRAM:pos_X
 31. Parameter Settings for User Entity Instance: placement:p1|memoryRAM:pos_Y
 32. Parameter Settings for User Entity Instance: placement:p1|memoryRAM:grid
 33. Parameter Settings for Inferred Entity Instance: placement:p1|memoryRAM:pos_X|altsyncram:memRAM_rtl_0
 34. Parameter Settings for Inferred Entity Instance: placement:p1|memoryROM:offset_x|altsyncram:memROM_rtl_0
 35. Parameter Settings for Inferred Entity Instance: placement:p1|memoryROM:offset_y|altsyncram:memROM_rtl_0
 36. Parameter Settings for Inferred Entity Instance: placement:p1|memoryRAM:pos_Y|altsyncram:memRAM_rtl_0
 37. Parameter Settings for Inferred Entity Instance: placement:p1|memoryRAM:grid|altsyncram:memRAM_rtl_0
 38. Parameter Settings for Inferred Entity Instance: placement:p1|memoryROM:eb|altsyncram:memROM_rtl_0
 39. Parameter Settings for Inferred Entity Instance: placement:p1|memoryROM:ea|altsyncram:memROM_rtl_0
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "placement:p1"
 42. Post-Synthesis Netlist Statistics for Top Partition
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages
 45. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 14 08:49:53 2020      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; HELLO_FPGA2                                ;
; Top-level Entity Name              ; HELLO_FPGA2                                ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 1,608                                      ;
;     Total combinational functions  ; 1,384                                      ;
;     Dedicated logic registers      ; 1,024                                      ;
; Total registers                    ; 1024                                       ;
; Total pins                         ; 525                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 18,432                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; HELLO_FPGA2        ; HELLO_FPGA2        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                         ; Library ;
+------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+
; memorias/memoryROM.v                           ; yes             ; User Verilog HDL File                                 ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryROM.v                           ;         ;
; memorias/memoryRAM.v                           ; yes             ; User Verilog HDL File                                 ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/memorias/memoryRAM.v                           ;         ;
; placement.v                                    ; yes             ; User Verilog HDL File                                 ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/placement.v                                    ;         ;
; Decoder.v                                      ; yes             ; User Verilog HDL File                                 ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/Decoder.v                                      ;         ;
; HELLO_FPGA2.v                                  ; yes             ; User Verilog HDL File                                 ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.v                                  ;         ;
; altsyncram.tdf                                 ; yes             ; Megafunction                                          ; /home/dalila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                              ;         ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                                          ; /home/dalila/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                       ;         ;
; lpm_mux.inc                                    ; yes             ; Megafunction                                          ; /home/dalila/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                                 ;         ;
; lpm_decode.inc                                 ; yes             ; Megafunction                                          ; /home/dalila/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                              ;         ;
; aglobal140.inc                                 ; yes             ; Megafunction                                          ; /home/dalila/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                              ;         ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                                          ; /home/dalila/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                               ;         ;
; altrom.inc                                     ; yes             ; Megafunction                                          ; /home/dalila/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                                  ;         ;
; altram.inc                                     ; yes             ; Megafunction                                          ; /home/dalila/altera/14.0/quartus/libraries/megafunctions/altram.inc                                                  ;         ;
; altdpram.inc                                   ; yes             ; Megafunction                                          ; /home/dalila/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                                ;         ;
; db/altsyncram_a4m1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/altsyncram_a4m1.tdf                         ;         ;
; db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif ;         ;
; db/altsyncram_2a81.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/altsyncram_2a81.tdf                         ;         ;
; db/HELLO_FPGA2.ram0_memoryROM_d5d0368c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/HELLO_FPGA2.ram0_memoryROM_d5d0368c.hdl.mif ;         ;
; db/altsyncram_p981.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/altsyncram_p981.tdf                         ;         ;
; db/HELLO_FPGA2.ram0_memoryROM_2eb4801b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/HELLO_FPGA2.ram0_memoryROM_2eb4801b.hdl.mif ;         ;
; db/altsyncram_l7m1.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/altsyncram_l7m1.tdf                         ;         ;
; db/HELLO_FPGA2.ram0_memoryRAM_e2df741c.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/HELLO_FPGA2.ram0_memoryRAM_e2df741c.hdl.mif ;         ;
; db/altsyncram_6d81.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/altsyncram_6d81.tdf                         ;         ;
; db/HELLO_FPGA2.ram0_memoryROM_5fb6bcd3.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/HELLO_FPGA2.ram0_memoryROM_5fb6bcd3.hdl.mif ;         ;
; db/altsyncram_2d81.tdf                         ; yes             ; Auto-Generated Megafunction                           ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/altsyncram_2d81.tdf                         ;         ;
; db/HELLO_FPGA2.ram0_memoryROM_30b9adbf.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/HELLO_FPGA2.ram0_memoryROM_30b9adbf.hdl.mif ;         ;
+------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 1,608 ;
;                                             ;       ;
; Total combinational functions               ; 1384  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 440   ;
;     -- 3 input functions                    ; 603   ;
;     -- <=2 input functions                  ; 341   ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 888   ;
;     -- arithmetic mode                      ; 496   ;
;                                             ;       ;
; Total registers                             ; 1024  ;
;     -- Dedicated logic registers            ; 1024  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 525   ;
; Total memory bits                           ; 18432 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1217  ;
; Total fan-out                               ; 10365 ;
; Average fan-out                             ; 2.66  ;
+---------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |HELLO_FPGA2                                 ; 1384 (79)         ; 1024 (33)    ; 18432       ; 0            ; 0       ; 0         ; 525  ; 0            ; |HELLO_FPGA2                                                                                        ; work         ;
;    |mDecoder:display0|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|mDecoder:display0                                                                      ; work         ;
;    |mDecoder:display1|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|mDecoder:display1                                                                      ; work         ;
;    |mDecoder:display2|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|mDecoder:display2                                                                      ; work         ;
;    |mDecoder:display3|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|mDecoder:display3                                                                      ; work         ;
;    |mDecoder:display4|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|mDecoder:display4                                                                      ; work         ;
;    |mDecoder:display5|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|mDecoder:display5                                                                      ; work         ;
;    |mDecoder:display6|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|mDecoder:display6                                                                      ; work         ;
;    |mDecoder:display7|                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|mDecoder:display7                                                                      ; work         ;
;    |placement:p1|                            ; 1249 (1043)       ; 991 (660)    ; 18432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1                                                                           ; work         ;
;       |memoryRAM:grid|                       ; 70 (70)           ; 113 (113)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryRAM:grid                                                            ; work         ;
;          |altsyncram:memRAM_rtl_0|           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryRAM:grid|altsyncram:memRAM_rtl_0                                    ; work         ;
;             |altsyncram_l7m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryRAM:grid|altsyncram:memRAM_rtl_0|altsyncram_l7m1:auto_generated     ; work         ;
;       |memoryRAM:pos_X|                      ; 68 (68)           ; 109 (109)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryRAM:pos_X                                                           ; work         ;
;          |altsyncram:memRAM_rtl_0|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryRAM:pos_X|altsyncram:memRAM_rtl_0                                   ; work         ;
;             |altsyncram_a4m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryRAM:pos_X|altsyncram:memRAM_rtl_0|altsyncram_a4m1:auto_generated    ; work         ;
;       |memoryRAM:pos_Y|                      ; 68 (68)           ; 109 (109)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryRAM:pos_Y                                                           ; work         ;
;          |altsyncram:memRAM_rtl_0|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryRAM:pos_Y|altsyncram:memRAM_rtl_0                                   ; work         ;
;             |altsyncram_a4m1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryRAM:pos_Y|altsyncram:memRAM_rtl_0|altsyncram_a4m1:auto_generated    ; work         ;
;       |memoryROM:ea|                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryROM:ea                                                              ; work         ;
;          |altsyncram:memROM_rtl_0|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryROM:ea|altsyncram:memROM_rtl_0                                      ; work         ;
;             |altsyncram_2d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryROM:ea|altsyncram:memROM_rtl_0|altsyncram_2d81:auto_generated       ; work         ;
;       |memoryROM:eb|                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryROM:eb                                                              ; work         ;
;          |altsyncram:memROM_rtl_0|           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryROM:eb|altsyncram:memROM_rtl_0                                      ; work         ;
;             |altsyncram_6d81:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryROM:eb|altsyncram:memROM_rtl_0|altsyncram_6d81:auto_generated       ; work         ;
;       |memoryROM:offset_x|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryROM:offset_x                                                        ; work         ;
;          |altsyncram:memROM_rtl_0|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryROM:offset_x|altsyncram:memROM_rtl_0                                ; work         ;
;             |altsyncram_2a81:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryROM:offset_x|altsyncram:memROM_rtl_0|altsyncram_2a81:auto_generated ; work         ;
;       |memoryROM:offset_y|                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryROM:offset_y                                                        ; work         ;
;          |altsyncram:memROM_rtl_0|           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryROM:offset_y|altsyncram:memROM_rtl_0                                ; work         ;
;             |altsyncram_p981:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |HELLO_FPGA2|placement:p1|memoryROM:offset_y|altsyncram:memROM_rtl_0|altsyncram_p981:auto_generated ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                            ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+
; placement:p1|memoryRAM:grid|altsyncram:memRAM_rtl_0|altsyncram_l7m1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 256          ; 32           ; 256          ; 32           ; 8192 ; db/HELLO_FPGA2.ram0_memoryRAM_e2df741c.hdl.mif ;
; placement:p1|memoryRAM:pos_X|altsyncram:memRAM_rtl_0|altsyncram_a4m1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif ;
; placement:p1|memoryRAM:pos_Y|altsyncram:memRAM_rtl_0|altsyncram_a4m1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif ;
; placement:p1|memoryROM:ea|altsyncram:memROM_rtl_0|altsyncram_2d81:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 64           ; 32           ; --           ; --           ; 2048 ; db/HELLO_FPGA2.ram0_memoryROM_30b9adbf.hdl.mif ;
; placement:p1|memoryROM:eb|altsyncram:memROM_rtl_0|altsyncram_6d81:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 64           ; 32           ; --           ; --           ; 2048 ; db/HELLO_FPGA2.ram0_memoryROM_5fb6bcd3.hdl.mif ;
; placement:p1|memoryROM:offset_x|altsyncram:memROM_rtl_0|altsyncram_2a81:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 32           ; 32           ; --           ; --           ; 1024 ; db/HELLO_FPGA2.ram0_memoryROM_d5d0368c.hdl.mif ;
; placement:p1|memoryROM:offset_y|altsyncram:memROM_rtl_0|altsyncram_p981:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 32           ; 32           ; --           ; --           ; 1024 ; db/HELLO_FPGA2.ram0_memoryROM_2eb4801b.hdl.mif ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HELLO_FPGA2|placement:p1|next_state                                                                                                                                                                                                                                                                             ;
+---------------------------------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+------------------+---------------------------------------------+
; Name                                        ; next_state.eval3 ; next_state.eval2 ; next_state.eval1 ; next_state.posB4 ; next_state.posB1 ; next_state.posA6 ; next_state.posA4 ; next_state.posA1 ; next_state.reMem4 ; next_state.reMem2 ; next_state.reMem1 ; next_state.init3 ; next_state.00000000000000000000000000000000 ;
+---------------------------------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+------------------+---------------------------------------------+
; next_state.00000000000000000000000000000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 0                                           ;
; next_state.init3                            ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                ; 1                                           ;
; next_state.reMem1                           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                ; 1                                           ;
; next_state.reMem2                           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                ; 1                                           ;
; next_state.reMem4                           ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                ; 1                                           ;
; next_state.posA1                            ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                ; 1                                           ;
; next_state.posA4                            ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 1                                           ;
; next_state.posA6                            ; 0                ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 1                                           ;
; next_state.posB1                            ; 0                ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 1                                           ;
; next_state.posB4                            ; 0                ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 1                                           ;
; next_state.eval1                            ; 0                ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 1                                           ;
; next_state.eval2                            ; 0                ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 1                                           ;
; next_state.eval3                            ; 1                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                ; 1                                           ;
+---------------------------------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+-------------------+------------------+---------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HELLO_FPGA2|placement:p1|state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+----------------------------------------+-----------------+
; Name                                   ; state.exit ; state.eval7 ; state.eval6 ; state.eval5 ; state.eval4 ; state.eval3 ; state.eval2 ; state.eval1 ; state.eval0 ; state.posB5 ; state.posB4 ; state.posB3 ; state.posB2 ; state.posB1 ; state.posB0 ; state.posA7 ; state.posA6 ; state.posA5 ; state.posA4 ; state.posA3 ; state.posA2 ; state.posA1 ; state.posA0 ; state.reMem4 ; state.reMem3 ; state.reMem2 ; state.reMem1 ; state.reMem0 ; state.init3 ; state.init2 ; state.init1 ; state.00000000000000000000000000000000 ; state.waitState ;
+----------------------------------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+----------------------------------------+-----------------+
; state.00000000000000000000000000000000 ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 0                                      ; 0               ;
; state.init1                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 1           ; 1                                      ; 0               ;
; state.init2                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 1           ; 0           ; 1                                      ; 0               ;
; state.init3                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 1           ; 0           ; 0           ; 1                                      ; 0               ;
; state.reMem0                           ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 1            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.reMem1                           ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 1            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.reMem2                           ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 1            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.reMem3                           ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 1            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.reMem4                           ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posA0                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posA1                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posA2                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posA3                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posA4                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posA5                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posA6                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posA7                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posB0                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posB1                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posB2                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posB3                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posB4                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.posB5                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.eval0                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.eval1                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.eval2                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.eval3                            ; 0          ; 0           ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.eval4                            ; 0          ; 0           ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.eval5                            ; 0          ; 0           ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.eval6                            ; 0          ; 0           ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.eval7                            ; 0          ; 1           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.exit                             ; 1          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 0               ;
; state.waitState                        ; 0          ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0           ; 0           ; 0           ; 1                                      ; 1               ;
+----------------------------------------+------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+--------------+--------------+--------------+--------------+--------------+-------------+-------------+-------------+----------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; displays_in[0][0]                                   ; displays_in[0][0]   ; yes                    ;
; displays_in[0][1]                                   ; SW[1]               ; yes                    ;
; displays_in[0][2]                                   ; SW[1]               ; yes                    ;
; displays_in[0][3]                                   ; SW[1]               ; yes                    ;
; displays_in[1][0]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[1][1]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[1][2]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[1][3]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[2][0]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[2][1]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[2][2]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[2][3]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[3][0]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[3][1]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[3][2]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[3][3]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[4][0]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[4][1]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[4][2]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[4][3]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[5][0]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[5][1]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[5][2]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[5][3]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[6][0]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[6][1]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[6][2]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[6][3]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[7][0]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[7][1]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[7][2]                                   ; displays_in[1][0]   ; yes                    ;
; displays_in[7][3]                                   ; displays_in[1][0]   ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------+
; Registers Removed During Synthesis                                          ;
+----------------------------------------+------------------------------------+
; Register name                          ; Reason for Removal                 ;
+----------------------------------------+------------------------------------+
; placement:p1|wePX                      ; Merged with placement:p1|wePY      ;
; placement:p1|rePX                      ; Merged with placement:p1|rePY      ;
; placement:p1|reOX                      ; Merged with placement:p1|reOY      ;
; placement:p1|addrPY[0]                 ; Merged with placement:p1|addrPX[0] ;
; placement:p1|addrPY[1]                 ; Merged with placement:p1|addrPX[1] ;
; placement:p1|addrPY[2]                 ; Merged with placement:p1|addrPX[2] ;
; placement:p1|addrPY[3]                 ; Merged with placement:p1|addrPX[3] ;
; placement:p1|addrPY[4]                 ; Merged with placement:p1|addrPX[4] ;
; placement:p1|addrPY[5]                 ; Merged with placement:p1|addrPX[5] ;
; placement:p1|addrOY[0]                 ; Merged with placement:p1|addrOX[0] ;
; placement:p1|addrOY[1]                 ; Merged with placement:p1|addrOX[1] ;
; placement:p1|addrOY[2]                 ; Merged with placement:p1|addrOX[2] ;
; placement:p1|addrOY[3]                 ; Merged with placement:p1|addrOX[3] ;
; placement:p1|addrOY[4]                 ; Merged with placement:p1|addrOX[4] ;
; placement:p1|next_state~15             ; Lost fanout                        ;
; placement:p1|next_state~16             ; Lost fanout                        ;
; placement:p1|next_state~17             ; Lost fanout                        ;
; placement:p1|next_state~18             ; Lost fanout                        ;
; placement:p1|next_state~19             ; Lost fanout                        ;
; placement:p1|next_state~20             ; Lost fanout                        ;
; placement:p1|next_state~21             ; Lost fanout                        ;
; placement:p1|next_state~22             ; Lost fanout                        ;
; placement:p1|next_state~23             ; Lost fanout                        ;
; placement:p1|next_state~24             ; Lost fanout                        ;
; placement:p1|next_state~25             ; Lost fanout                        ;
; placement:p1|next_state~26             ; Lost fanout                        ;
; placement:p1|next_state~27             ; Lost fanout                        ;
; placement:p1|next_state~28             ; Lost fanout                        ;
; placement:p1|next_state~29             ; Lost fanout                        ;
; placement:p1|next_state~30             ; Lost fanout                        ;
; placement:p1|next_state~31             ; Lost fanout                        ;
; placement:p1|next_state~32             ; Lost fanout                        ;
; placement:p1|next_state~33             ; Lost fanout                        ;
; placement:p1|next_state~34             ; Lost fanout                        ;
; placement:p1|next_state~35             ; Lost fanout                        ;
; placement:p1|next_state~36             ; Lost fanout                        ;
; placement:p1|next_state~37             ; Lost fanout                        ;
; placement:p1|next_state~38             ; Lost fanout                        ;
; placement:p1|next_state~39             ; Lost fanout                        ;
; placement:p1|next_state~40             ; Lost fanout                        ;
; placement:p1|next_state~41             ; Lost fanout                        ;
; placement:p1|next_state~42             ; Lost fanout                        ;
; placement:p1|next_state~43             ; Lost fanout                        ;
; placement:p1|next_state~44             ; Lost fanout                        ;
; placement:p1|next_state~45             ; Lost fanout                        ;
; placement:p1|next_state~46             ; Lost fanout                        ;
; placement:p1|state~35                  ; Lost fanout                        ;
; placement:p1|state~36                  ; Lost fanout                        ;
; placement:p1|state~37                  ; Lost fanout                        ;
; placement:p1|state~38                  ; Lost fanout                        ;
; placement:p1|state~39                  ; Lost fanout                        ;
; placement:p1|state~41                  ; Lost fanout                        ;
; placement:p1|state~42                  ; Lost fanout                        ;
; placement:p1|state~43                  ; Lost fanout                        ;
; placement:p1|state~44                  ; Lost fanout                        ;
; placement:p1|state~45                  ; Lost fanout                        ;
; placement:p1|state~46                  ; Lost fanout                        ;
; placement:p1|state~47                  ; Lost fanout                        ;
; placement:p1|state~48                  ; Lost fanout                        ;
; placement:p1|state~49                  ; Lost fanout                        ;
; placement:p1|state~50                  ; Lost fanout                        ;
; placement:p1|state~51                  ; Lost fanout                        ;
; placement:p1|state~52                  ; Lost fanout                        ;
; placement:p1|state~53                  ; Lost fanout                        ;
; placement:p1|state~54                  ; Lost fanout                        ;
; placement:p1|state~55                  ; Lost fanout                        ;
; placement:p1|state~56                  ; Lost fanout                        ;
; placement:p1|state~57                  ; Lost fanout                        ;
; placement:p1|state~58                  ; Lost fanout                        ;
; placement:p1|state~59                  ; Lost fanout                        ;
; placement:p1|state~60                  ; Lost fanout                        ;
; placement:p1|state~61                  ; Lost fanout                        ;
; placement:p1|state~62                  ; Lost fanout                        ;
; placement:p1|state~63                  ; Lost fanout                        ;
; placement:p1|state~64                  ; Lost fanout                        ;
; placement:p1|state~65                  ; Lost fanout                        ;
; placement:p1|state~66                  ; Lost fanout                        ;
; Total Number of Removed Registers = 77 ;                                    ;
+----------------------------------------+------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1024  ;
; Number of registers using Synchronous Clear  ; 160   ;
; Number of registers using Synchronous Load   ; 98    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 589   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------+
; Inverted Register Statistics                                   ;
+------------------------------------------------------+---------+
; Inverted Register                                    ; Fan out ;
+------------------------------------------------------+---------+
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[14] ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[13] ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[18]  ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[17]  ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[14] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[13] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[16] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[15] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[18] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[17] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[20] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[19] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[22] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[21] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[24] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[23] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[26] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[25] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[28] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[27] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[30] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[29] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[32] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[31] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[34] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[33] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[36] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[35] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[38] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[37] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[40] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[39] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[42] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[41] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[44] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[43] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[46] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[45] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[48] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[47] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[50] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[49] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[52] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[51] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[54] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[53] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[56] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[55] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[58] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[57] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[60] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[59] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[62] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[61] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[64] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[63] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[66] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[65] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[68] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[67] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[70] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[69] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[72] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[71] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[74] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[73] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[76] ; 1       ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[75] ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[16] ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[15] ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[20]  ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[19]  ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[18] ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[17] ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[22]  ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[21]  ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[20] ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[19] ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[24]  ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[23]  ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[22] ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[21] ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[26]  ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[25]  ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[24] ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[23] ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[28]  ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[27]  ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[26] ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[25] ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[30]  ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[29]  ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[28] ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[27] ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[32]  ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[31]  ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[30] ; 1       ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[29] ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[34]  ; 1       ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[33]  ; 1       ;
; Total number of inverted registers = 192*            ;         ;
+------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                       ;
+------------------------------------------------------+-------------------------------------------+
; Register Name                                        ; RAM Name                                  ;
+------------------------------------------------------+-------------------------------------------+
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[0]  ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[1]  ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[2]  ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[3]  ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[4]  ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[5]  ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[6]  ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[7]  ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[8]  ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[9]  ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[10] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[11] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[12] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[13] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[14] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[15] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[16] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[17] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[18] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[19] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[20] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[21] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[22] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[23] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[24] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[25] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[26] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[27] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[28] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[29] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[30] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[31] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[32] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[33] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[34] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[35] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[36] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[37] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[38] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[39] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[40] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[41] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[42] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[43] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[44] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[45] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[46] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[47] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[48] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[49] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[50] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[51] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[52] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[53] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[54] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[55] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[56] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[57] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[58] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[59] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[60] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[61] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[62] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[63] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[64] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[65] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[66] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[67] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[68] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[69] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[70] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[71] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[72] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[73] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[74] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[75] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_X|memRAM_rtl_0_bypass[76] ; placement:p1|memoryRAM:pos_X|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[0]  ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[1]  ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[2]  ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[3]  ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[4]  ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[5]  ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[6]  ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[7]  ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[8]  ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[9]  ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[10] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[11] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[12] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[13] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[14] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[15] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[16] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[17] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[18] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[19] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[20] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[21] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[22] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[23] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[24] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[25] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[26] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[27] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[28] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[29] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[30] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[31] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[32] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[33] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[34] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[35] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[36] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[37] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[38] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[39] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[40] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[41] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[42] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[43] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[44] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[45] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[46] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[47] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[48] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[49] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[50] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[51] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[52] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[53] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[54] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[55] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[56] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[57] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[58] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[59] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[60] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[61] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[62] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[63] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[64] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[65] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[66] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[67] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[68] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[69] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[70] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[71] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[72] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[73] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[74] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[75] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0_bypass[76] ; placement:p1|memoryRAM:pos_Y|memRAM_rtl_0 ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[0]   ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[1]   ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[2]   ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[3]   ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[4]   ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[5]   ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[6]   ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[7]   ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[8]   ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[9]   ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[10]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[11]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[12]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[13]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[14]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[15]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[16]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[17]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[18]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[19]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[20]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[21]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[22]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[23]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[24]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[25]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[26]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[27]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[28]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[29]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[30]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[31]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[32]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[33]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[34]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[35]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[36]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[37]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[38]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[39]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[40]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[41]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[42]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[43]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[44]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[45]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[46]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[47]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[48]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[49]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[50]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[51]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[52]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[53]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[54]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[55]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[56]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[57]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[58]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[59]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[60]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[61]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[62]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[63]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[64]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[65]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[66]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[67]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[68]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[69]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[70]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[71]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[72]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[73]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[74]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[75]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[76]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[77]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[78]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[79]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
; placement:p1|memoryRAM:grid|memRAM_rtl_0_bypass[80]  ; placement:p1|memoryRAM:grid|memRAM_rtl_0  ;
+------------------------------------------------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                      ;
+---------------------------------------------+----------------------------------------------+------+
; Register Name                               ; Megafunction                                 ; Type ;
+---------------------------------------------+----------------------------------------------+------+
; placement:p1|memoryROM:offset_x|data[0..31] ; placement:p1|memoryROM:offset_x|memROM_rtl_0 ; RAM  ;
; placement:p1|memoryROM:offset_y|data[0..31] ; placement:p1|memoryROM:offset_y|memROM_rtl_0 ; RAM  ;
; placement:p1|memoryROM:eb|data[0..31]       ; placement:p1|memoryROM:eb|memROM_rtl_0       ; RAM  ;
; placement:p1|memoryROM:ea|data[0..31]       ; placement:p1|memoryROM:ea|memROM_rtl_0       ; RAM  ;
+---------------------------------------------+----------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |HELLO_FPGA2|placement:p1|addrEB[0]      ;
; 3:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |HELLO_FPGA2|placement:p1|xj[11]         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |HELLO_FPGA2|placement:p1|aux2[23]       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |HELLO_FPGA2|placement:p1|aux3[0]        ;
; 4:1                ; 64 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |HELLO_FPGA2|placement:p1|pos_a_Y[8]     ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |HELLO_FPGA2|placement:p1|pos_b_X[20]    ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |HELLO_FPGA2|placement:p1|diff_pos_y[15] ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |HELLO_FPGA2|placement:p1|diff_pos_x[1]  ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |HELLO_FPGA2|placement:p1|aux1[28]       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |HELLO_FPGA2|placement:p1|addrEA[2]      ;
; 5:1                ; 64 bits   ; 192 LEs       ; 128 LEs              ; 64 LEs                 ; Yes        ; |HELLO_FPGA2|placement:p1|dinPX[3]       ;
; 5:1                ; 5 bits    ; 15 LEs        ; 0 LEs                ; 15 LEs                 ; Yes        ; |HELLO_FPGA2|placement:p1|addrOX[2]      ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |HELLO_FPGA2|placement:p1|dinGrid[6]     ;
; 9:1                ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |HELLO_FPGA2|placement:p1|i[20]          ;
; 10:1               ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |HELLO_FPGA2|placement:p1|j[21]          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |HELLO_FPGA2|placement:p1|Selector300    ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |HELLO_FPGA2|placement:p1|Selector97     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |HELLO_FPGA2|placement:p1|Selector260    ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |HELLO_FPGA2|placement:p1|Selector262    ;
; 11:1               ; 13 bits   ; 91 LEs        ; 26 LEs               ; 65 LEs                 ; No         ; |HELLO_FPGA2|placement:p1|Selector36     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for placement:p1|memoryRAM:pos_X|altsyncram:memRAM_rtl_0|altsyncram_a4m1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for placement:p1|memoryROM:offset_x|altsyncram:memROM_rtl_0|altsyncram_2a81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for placement:p1|memoryROM:offset_y|altsyncram:memROM_rtl_0|altsyncram_p981:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for placement:p1|memoryRAM:pos_Y|altsyncram:memRAM_rtl_0|altsyncram_a4m1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for placement:p1|memoryRAM:grid|altsyncram:memRAM_rtl_0|altsyncram_l7m1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for placement:p1|memoryROM:eb|altsyncram:memROM_rtl_0|altsyncram_6d81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for placement:p1|memoryROM:ea|altsyncram:memROM_rtl_0|altsyncram_2d81:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: placement:p1 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; init0          ; 0     ; Signed Integer                   ;
; init1          ; 1     ; Signed Integer                   ;
; init2          ; 2     ; Signed Integer                   ;
; init3          ; 3     ; Signed Integer                   ;
; reMem0         ; 4     ; Signed Integer                   ;
; reMem1         ; 5     ; Signed Integer                   ;
; reMem2         ; 6     ; Signed Integer                   ;
; reMem3         ; 7     ; Signed Integer                   ;
; reMem4         ; 8     ; Signed Integer                   ;
; posA0          ; 9     ; Signed Integer                   ;
; posA1          ; 10    ; Signed Integer                   ;
; posA2          ; 11    ; Signed Integer                   ;
; posA3          ; 12    ; Signed Integer                   ;
; posA4          ; 13    ; Signed Integer                   ;
; posA5          ; 14    ; Signed Integer                   ;
; posA6          ; 15    ; Signed Integer                   ;
; posA7          ; 16    ; Signed Integer                   ;
; posB0          ; 17    ; Signed Integer                   ;
; posB1          ; 18    ; Signed Integer                   ;
; posB2          ; 19    ; Signed Integer                   ;
; posB3          ; 20    ; Signed Integer                   ;
; posB4          ; 21    ; Signed Integer                   ;
; posB5          ; 22    ; Signed Integer                   ;
; eval0          ; 23    ; Signed Integer                   ;
; eval1          ; 24    ; Signed Integer                   ;
; eval2          ; 25    ; Signed Integer                   ;
; eval3          ; 26    ; Signed Integer                   ;
; eval4          ; 27    ; Signed Integer                   ;
; eval5          ; 28    ; Signed Integer                   ;
; eval6          ; 29    ; Signed Integer                   ;
; eval7          ; 30    ; Signed Integer                   ;
; exit           ; 31    ; Signed Integer                   ;
; waitState      ; 32    ; Signed Integer                   ;
; n              ; 4     ; Signed Integer                   ;
; n_edge         ; 11    ; Signed Integer                   ;
; size_offset    ; 28    ; Signed Integer                   ;
; v              ; 6     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: placement:p1|memoryROM:ea ;
+----------------+---------------------------------+---------------------+
; Parameter Name ; Value                           ; Type                ;
+----------------+---------------------------------+---------------------+
; init_file      ; dados/benchmarks/mac/eaData.txt ; String              ;
; data_depth     ; 6                               ; Signed Integer      ;
+----------------+---------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: placement:p1|memoryROM:eb ;
+----------------+---------------------------------+---------------------+
; Parameter Name ; Value                           ; Type                ;
+----------------+---------------------------------+---------------------+
; init_file      ; dados/benchmarks/mac/ebData.txt ; String              ;
; data_depth     ; 6                               ; Signed Integer      ;
+----------------+---------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: placement:p1|memoryROM:offset_x ;
+----------------+---------------------------------------+---------------------+
; Parameter Name ; Value                                 ; Type                ;
+----------------+---------------------------------------+---------------------+
; init_file      ; dados/offset_original/offsetXData.txt ; String              ;
; data_depth     ; 5                                     ; Signed Integer      ;
+----------------+---------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: placement:p1|memoryROM:offset_y ;
+----------------+---------------------------------------+---------------------+
; Parameter Name ; Value                                 ; Type                ;
+----------------+---------------------------------------+---------------------+
; init_file      ; dados/offset_original/offsetYData.txt ; String              ;
; data_depth     ; 5                                     ; Signed Integer      ;
+----------------+---------------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: placement:p1|memoryRAM:pos_X ;
+----------------+----------------------------------+-----------------------+
; Parameter Name ; Value                            ; Type                  ;
+----------------+----------------------------------+-----------------------+
; init_file      ; dados/benchmarks/mac/posData.txt ; String                ;
; data_depth     ; 6                                ; Signed Integer        ;
+----------------+----------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: placement:p1|memoryRAM:pos_Y ;
+----------------+----------------------------------+-----------------------+
; Parameter Name ; Value                            ; Type                  ;
+----------------+----------------------------------+-----------------------+
; init_file      ; dados/benchmarks/mac/posData.txt ; String                ;
; data_depth     ; 6                                ; Signed Integer        ;
+----------------+----------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: placement:p1|memoryRAM:grid ;
+----------------+--------------------+------------------------------------+
; Parameter Name ; Value              ; Type                               ;
+----------------+--------------------+------------------------------------+
; init_file      ; dados/gridData.txt ; String                             ;
; data_depth     ; 8                  ; Signed Integer                     ;
+----------------+--------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: placement:p1|memoryRAM:pos_X|altsyncram:memRAM_rtl_0 ;
+------------------------------------+------------------------------------------------+-----------------+
; Parameter Name                     ; Value                                          ; Type            ;
+------------------------------------+------------------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped         ;
; WIDTH_A                            ; 32                                             ; Untyped         ;
; WIDTHAD_A                          ; 6                                              ; Untyped         ;
; NUMWORDS_A                         ; 64                                             ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped         ;
; WIDTH_B                            ; 32                                             ; Untyped         ;
; WIDTHAD_B                          ; 6                                              ; Untyped         ;
; NUMWORDS_B                         ; 64                                             ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped         ;
; BYTE_SIZE                          ; 8                                              ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped         ;
; INIT_FILE                          ; db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_a4m1                                ; Untyped         ;
+------------------------------------+------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: placement:p1|memoryROM:offset_x|altsyncram:memROM_rtl_0 ;
+------------------------------------+------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                          ; Type               ;
+------------------------------------+------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped            ;
; OPERATION_MODE                     ; ROM                                            ; Untyped            ;
; WIDTH_A                            ; 32                                             ; Untyped            ;
; WIDTHAD_A                          ; 5                                              ; Untyped            ;
; NUMWORDS_A                         ; 32                                             ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WIDTH_B                            ; 1                                              ; Untyped            ;
; WIDTHAD_B                          ; 1                                              ; Untyped            ;
; NUMWORDS_B                         ; 1                                              ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped            ;
; BYTE_SIZE                          ; 8                                              ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; INIT_FILE                          ; db/HELLO_FPGA2.ram0_memoryROM_d5d0368c.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_2a81                                ; Untyped            ;
+------------------------------------+------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: placement:p1|memoryROM:offset_y|altsyncram:memROM_rtl_0 ;
+------------------------------------+------------------------------------------------+--------------------+
; Parameter Name                     ; Value                                          ; Type               ;
+------------------------------------+------------------------------------------------+--------------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped            ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE     ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped            ;
; OPERATION_MODE                     ; ROM                                            ; Untyped            ;
; WIDTH_A                            ; 32                                             ; Untyped            ;
; WIDTHAD_A                          ; 5                                              ; Untyped            ;
; NUMWORDS_A                         ; 32                                             ; Untyped            ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped            ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped            ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped            ;
; WIDTH_B                            ; 1                                              ; Untyped            ;
; WIDTHAD_B                          ; 1                                              ; Untyped            ;
; NUMWORDS_B                         ; 1                                              ; Untyped            ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped            ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped            ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped            ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped            ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped            ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped            ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped            ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped            ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped            ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped            ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped            ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped            ;
; BYTE_SIZE                          ; 8                                              ; Untyped            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped            ;
; INIT_FILE                          ; db/HELLO_FPGA2.ram0_memoryROM_2eb4801b.hdl.mif ; Untyped            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped            ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped            ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped            ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped            ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped            ;
; CBXI_PARAMETER                     ; altsyncram_p981                                ; Untyped            ;
+------------------------------------+------------------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: placement:p1|memoryRAM:pos_Y|altsyncram:memRAM_rtl_0 ;
+------------------------------------+------------------------------------------------+-----------------+
; Parameter Name                     ; Value                                          ; Type            ;
+------------------------------------+------------------------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped         ;
; WIDTH_A                            ; 32                                             ; Untyped         ;
; WIDTHAD_A                          ; 6                                              ; Untyped         ;
; NUMWORDS_A                         ; 64                                             ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped         ;
; WIDTH_B                            ; 32                                             ; Untyped         ;
; WIDTHAD_B                          ; 6                                              ; Untyped         ;
; NUMWORDS_B                         ; 64                                             ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped         ;
; BYTE_SIZE                          ; 8                                              ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped         ;
; INIT_FILE                          ; db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped         ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_a4m1                                ; Untyped         ;
+------------------------------------+------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: placement:p1|memoryRAM:grid|altsyncram:memRAM_rtl_0 ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                      ; Untyped        ;
; WIDTH_A                            ; 32                                             ; Untyped        ;
; WIDTHAD_A                          ; 8                                              ; Untyped        ;
; NUMWORDS_A                         ; 256                                            ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 32                                             ; Untyped        ;
; WIDTHAD_B                          ; 8                                              ; Untyped        ;
; NUMWORDS_B                         ; 256                                            ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                       ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/HELLO_FPGA2.ram0_memoryRAM_e2df741c.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_l7m1                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: placement:p1|memoryROM:eb|altsyncram:memROM_rtl_0   ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; ROM                                            ; Untyped        ;
; WIDTH_A                            ; 32                                             ; Untyped        ;
; WIDTHAD_A                          ; 6                                              ; Untyped        ;
; NUMWORDS_A                         ; 64                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 1                                              ; Untyped        ;
; WIDTHAD_B                          ; 1                                              ; Untyped        ;
; NUMWORDS_B                         ; 1                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/HELLO_FPGA2.ram0_memoryROM_5fb6bcd3.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_6d81                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: placement:p1|memoryROM:ea|altsyncram:memROM_rtl_0   ;
+------------------------------------+------------------------------------------------+----------------+
; Parameter Name                     ; Value                                          ; Type           ;
+------------------------------------+------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                              ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                             ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                            ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                             ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                            ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                              ; Untyped        ;
; OPERATION_MODE                     ; ROM                                            ; Untyped        ;
; WIDTH_A                            ; 32                                             ; Untyped        ;
; WIDTHAD_A                          ; 6                                              ; Untyped        ;
; NUMWORDS_A                         ; 64                                             ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                           ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                           ; Untyped        ;
; WIDTH_B                            ; 1                                              ; Untyped        ;
; WIDTHAD_B                          ; 1                                              ; Untyped        ;
; NUMWORDS_B                         ; 1                                              ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                         ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                         ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                         ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1                                         ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                         ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                           ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                           ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                           ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                           ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                           ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                              ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                              ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                           ; Untyped        ;
; BYTE_SIZE                          ; 8                                              ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                           ; Untyped        ;
; INIT_FILE                          ; db/HELLO_FPGA2.ram0_memoryROM_30b9adbf.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                         ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                         ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                          ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                          ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                              ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                   ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_2d81                                ; Untyped        ;
+------------------------------------+------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 7                                                       ;
; Entity Instance                           ; placement:p1|memoryRAM:pos_X|altsyncram:memRAM_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 64                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 64                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; placement:p1|memoryROM:offset_x|altsyncram:memROM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 32                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; placement:p1|memoryROM:offset_y|altsyncram:memROM_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 32                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; placement:p1|memoryRAM:pos_Y|altsyncram:memRAM_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 64                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 64                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; placement:p1|memoryRAM:grid|altsyncram:memRAM_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 256                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 32                                                      ;
;     -- NUMWORDS_B                         ; 256                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; placement:p1|memoryROM:eb|altsyncram:memROM_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 64                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; placement:p1|memoryROM:ea|altsyncram:memROM_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 32                                                      ;
;     -- NUMWORDS_A                         ; 64                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "placement:p1"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 525                         ;
; cycloneiii_ff         ; 1024                        ;
;     ENA               ; 429                         ;
;     ENA SCLR          ; 64                          ;
;     ENA SLD           ; 96                          ;
;     SCLR              ; 96                          ;
;     SLD               ; 2                           ;
;     plain             ; 337                         ;
; cycloneiii_io_obuf    ; 213                         ;
; cycloneiii_lcell_comb ; 1394                        ;
;     arith             ; 496                         ;
;         2 data inputs ; 183                         ;
;         3 data inputs ; 313                         ;
;     normal            ; 898                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 113                         ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 290                         ;
;         4 data inputs ; 440                         ;
; cycloneiii_ram_block  ; 224                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.16                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Sat Mar 14 08:49:46 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HELLO_FPGA2 -c HELLO_FPGA2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file memorias/memoryROM.v
    Info (12023): Found entity 1: memoryROM
Info (12021): Found 1 design units, including 1 entities, in source file memorias/memoryRAM.v
    Info (12023): Found entity 1: memoryRAM
Info (12021): Found 1 design units, including 1 entities, in source file placement.v
    Info (12023): Found entity 1: placement
Info (12021): Found 1 design units, including 1 entities, in source file Decoder.v
    Info (12023): Found entity 1: mDecoder
Info (12021): Found 1 design units, including 1 entities, in source file HELLO_FPGA2.v
    Info (12023): Found entity 1: HELLO_FPGA2
Info (12127): Elaborating entity "HELLO_FPGA2" for the top level hierarchy
Warning (10858): Verilog HDL warning at HELLO_FPGA2.v(412): object ledg used but never assigned
Warning (10235): Verilog HDL Always Construct warning at HELLO_FPGA2.v(451): variable "SW" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at HELLO_FPGA2.v(454): variable "SW" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at HELLO_FPGA2.v(455): variable "evalResult" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at HELLO_FPGA2.v(456): variable "evalResult" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at HELLO_FPGA2.v(457): variable "evalResult" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at HELLO_FPGA2.v(458): variable "evalResult" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at HELLO_FPGA2.v(459): variable "evalResult" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at HELLO_FPGA2.v(460): variable "evalResult" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at HELLO_FPGA2.v(461): variable "evalResult" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at HELLO_FPGA2.v(462): variable "evalResult" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10030): Net "ledg" at HELLO_FPGA2.v(412) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDG[7..0]" at HELLO_FPGA2.v(223) has no driver
Warning (10034): Output port "LEDR[17..9]" at HELLO_FPGA2.v(224) has no driver
Warning (10034): Output port "VGA_B" at HELLO_FPGA2.v(272) has no driver
Warning (10034): Output port "VGA_G" at HELLO_FPGA2.v(275) has no driver
Warning (10034): Output port "VGA_R" at HELLO_FPGA2.v(277) has no driver
Warning (10034): Output port "ENET0_TX_DATA" at HELLO_FPGA2.v(311) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at HELLO_FPGA2.v(330) has no driver
Warning (10034): Output port "OTG_ADDR" at HELLO_FPGA2.v(342) has no driver
Warning (10034): Output port "OTG_DACK_N" at HELLO_FPGA2.v(344) has no driver
Warning (10034): Output port "DRAM_ADDR" at HELLO_FPGA2.v(358) has no driver
Warning (10034): Output port "DRAM_BA" at HELLO_FPGA2.v(359) has no driver
Warning (10034): Output port "DRAM_DQM" at HELLO_FPGA2.v(365) has no driver
Warning (10034): Output port "SRAM_ADDR" at HELLO_FPGA2.v(370) has no driver
Warning (10034): Output port "FL_ADDR" at HELLO_FPGA2.v(379) has no driver
Warning (10034): Output port "SMA_CLKOUT" at HELLO_FPGA2.v(220) has no driver
Warning (10034): Output port "LCD_BLON" at HELLO_FPGA2.v(246) has no driver
Warning (10034): Output port "LCD_EN" at HELLO_FPGA2.v(248) has no driver
Warning (10034): Output port "LCD_ON" at HELLO_FPGA2.v(249) has no driver
Warning (10034): Output port "LCD_RS" at HELLO_FPGA2.v(250) has no driver
Warning (10034): Output port "LCD_RW" at HELLO_FPGA2.v(251) has no driver
Warning (10034): Output port "UART_CTS" at HELLO_FPGA2.v(254) has no driver
Warning (10034): Output port "UART_TXD" at HELLO_FPGA2.v(257) has no driver
Warning (10034): Output port "SD_CLK" at HELLO_FPGA2.v(266) has no driver
Warning (10034): Output port "VGA_BLANK_N" at HELLO_FPGA2.v(273) has no driver
Warning (10034): Output port "VGA_CLK" at HELLO_FPGA2.v(274) has no driver
Warning (10034): Output port "VGA_HS" at HELLO_FPGA2.v(276) has no driver
Warning (10034): Output port "VGA_SYNC_N" at HELLO_FPGA2.v(278) has no driver
Warning (10034): Output port "VGA_VS" at HELLO_FPGA2.v(279) has no driver
Warning (10034): Output port "AUD_DACDAT" at HELLO_FPGA2.v(285) has no driver
Warning (10034): Output port "AUD_XCK" at HELLO_FPGA2.v(287) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at HELLO_FPGA2.v(290) has no driver
Warning (10034): Output port "I2C_SCLK" at HELLO_FPGA2.v(294) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at HELLO_FPGA2.v(298) has no driver
Warning (10034): Output port "ENET0_MDC" at HELLO_FPGA2.v(301) has no driver
Warning (10034): Output port "ENET0_RST_N" at HELLO_FPGA2.v(303) has no driver
Warning (10034): Output port "ENET0_TX_EN" at HELLO_FPGA2.v(312) has no driver
Warning (10034): Output port "ENET0_TX_ER" at HELLO_FPGA2.v(313) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at HELLO_FPGA2.v(317) has no driver
Warning (10034): Output port "ENET1_MDC" at HELLO_FPGA2.v(320) has no driver
Warning (10034): Output port "ENET1_RST_N" at HELLO_FPGA2.v(322) has no driver
Warning (10034): Output port "ENET1_TX_EN" at HELLO_FPGA2.v(331) has no driver
Warning (10034): Output port "ENET1_TX_ER" at HELLO_FPGA2.v(332) has no driver
Warning (10034): Output port "TD_RESET_N" at HELLO_FPGA2.v(338) has no driver
Warning (10034): Output port "OTG_CS_N" at HELLO_FPGA2.v(343) has no driver
Warning (10034): Output port "OTG_RD_N" at HELLO_FPGA2.v(350) has no driver
Warning (10034): Output port "OTG_RST_N" at HELLO_FPGA2.v(351) has no driver
Warning (10034): Output port "OTG_WE_N" at HELLO_FPGA2.v(352) has no driver
Warning (10034): Output port "DRAM_CAS_N" at HELLO_FPGA2.v(360) has no driver
Warning (10034): Output port "DRAM_CKE" at HELLO_FPGA2.v(361) has no driver
Warning (10034): Output port "DRAM_CLK" at HELLO_FPGA2.v(362) has no driver
Warning (10034): Output port "DRAM_CS_N" at HELLO_FPGA2.v(363) has no driver
Warning (10034): Output port "DRAM_RAS_N" at HELLO_FPGA2.v(366) has no driver
Warning (10034): Output port "DRAM_WE_N" at HELLO_FPGA2.v(367) has no driver
Warning (10034): Output port "SRAM_CE_N" at HELLO_FPGA2.v(371) has no driver
Warning (10034): Output port "SRAM_LB_N" at HELLO_FPGA2.v(373) has no driver
Warning (10034): Output port "SRAM_OE_N" at HELLO_FPGA2.v(374) has no driver
Warning (10034): Output port "SRAM_UB_N" at HELLO_FPGA2.v(375) has no driver
Warning (10034): Output port "SRAM_WE_N" at HELLO_FPGA2.v(376) has no driver
Warning (10034): Output port "FL_CE_N" at HELLO_FPGA2.v(380) has no driver
Warning (10034): Output port "FL_OE_N" at HELLO_FPGA2.v(382) has no driver
Warning (10034): Output port "FL_RST_N" at HELLO_FPGA2.v(383) has no driver
Warning (10034): Output port "FL_WE_N" at HELLO_FPGA2.v(385) has no driver
Warning (10034): Output port "FL_WP_N" at HELLO_FPGA2.v(386) has no driver
Warning (10034): Output port "hsmcCLKOUT_N1" at HELLO_FPGA2.v(397) has no driver
Warning (10034): Output port "hsmcCLKOUT_N2" at HELLO_FPGA2.v(398) has no driver
Warning (10034): Output port "hsmcCLKOUT_P1" at HELLO_FPGA2.v(399) has no driver
Warning (10034): Output port "hsmcCLKOUT_P2" at HELLO_FPGA2.v(400) has no driver
Warning (10034): Output port "hsmcCLKOUT0" at HELLO_FPGA2.v(401) has no driver
Info (10041): Inferred latch for "displays_in[0][0]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[0][1]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[0][2]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[0][3]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[1][0]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[1][1]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[1][2]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[1][3]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[2][0]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[2][1]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[2][2]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[2][3]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[3][0]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[3][1]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[3][2]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[3][3]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[4][0]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[4][1]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[4][2]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[4][3]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[5][0]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[5][1]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[5][2]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[5][3]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[6][0]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[6][1]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[6][2]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[6][3]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[7][0]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[7][1]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[7][2]" at HELLO_FPGA2.v(448)
Info (10041): Inferred latch for "displays_in[7][3]" at HELLO_FPGA2.v(448)
Info (12128): Elaborating entity "mDecoder" for hierarchy "mDecoder:display0"
Info (12128): Elaborating entity "placement" for hierarchy "placement:p1"
Warning (10036): Verilog HDL or VHDL warning at placement.v(28): object "pos_b_Y" assigned a value but never read
Info (12128): Elaborating entity "memoryROM" for hierarchy "placement:p1|memoryROM:ea"
Warning (10850): Verilog HDL warning at memoryROM.v(18): number of words (15) in memory file does not match the number of elements in the address range [0:63]
Warning (10030): Net "memROM.data_a" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memROM.waddr_a" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memROM.we_a" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "memoryROM" for hierarchy "placement:p1|memoryROM:eb"
Warning (10850): Verilog HDL warning at memoryROM.v(18): number of words (15) in memory file does not match the number of elements in the address range [0:63]
Warning (10030): Net "memROM.data_a" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memROM.waddr_a" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memROM.we_a" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "memoryROM" for hierarchy "placement:p1|memoryROM:offset_x"
Warning (10230): Verilog HDL assignment warning at offsetXData.txt(4): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetXData.txt(5): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetXData.txt(8): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetXData.txt(12): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetXData.txt(13): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetXData.txt(16): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetXData.txt(17): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetXData.txt(20): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetXData.txt(24): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetXData.txt(27): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetXData.txt(28): truncated value with size 128 to match size of target (32)
Warning (10030): Net "memROM.data_a" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memROM.waddr_a" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memROM.we_a" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "memoryROM" for hierarchy "placement:p1|memoryROM:offset_y"
Warning (10230): Verilog HDL assignment warning at offsetYData.txt(3): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetYData.txt(7): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetYData.txt(8): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetYData.txt(11): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetYData.txt(15): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetYData.txt(16): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetYData.txt(19): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetYData.txt(20): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetYData.txt(23): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetYData.txt(26): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at offsetYData.txt(27): truncated value with size 128 to match size of target (32)
Warning (10030): Net "memROM.data_a" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memROM.waddr_a" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "memROM.we_a" at memoryROM.v(10) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "memoryRAM" for hierarchy "placement:p1|memoryRAM:pos_X"
Warning (10850): Verilog HDL warning at memoryRAM.v(29): number of words (16) in memory file does not match the number of elements in the address range [0:63]
Warning (10230): Verilog HDL assignment warning at posData.txt(1): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at posData.txt(2): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at posData.txt(3): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at posData.txt(4): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at posData.txt(5): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at posData.txt(6): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at posData.txt(7): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at posData.txt(8): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at posData.txt(9): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at posData.txt(10): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at posData.txt(11): truncated value with size 128 to match size of target (32)
Info (12128): Elaborating entity "memoryRAM" for hierarchy "placement:p1|memoryRAM:grid"
Warning (10850): Verilog HDL warning at memoryRAM.v(29): number of words (64) in memory file does not match the number of elements in the address range [0:255]
Warning (10230): Verilog HDL assignment warning at gridData.txt(1): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at gridData.txt(2): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at gridData.txt(3): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at gridData.txt(4): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at gridData.txt(5): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at gridData.txt(6): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at gridData.txt(7): truncated value with size 128 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at gridData.txt(8): truncated value with size 128 to match size of target (32)
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "placement:p1|memoryRAM:pos_X|memRAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "placement:p1|memoryRAM:pos_Y|memRAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/db/HELLO_FPGA2.ram0_memoryRAM_e2df741c.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "placement:p1|memoryRAM:grid|memRAM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "placement:p1|memoryRAM:pos_X|memRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "placement:p1|memoryROM:offset_x|memROM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HELLO_FPGA2.ram0_memoryROM_d5d0368c.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "placement:p1|memoryROM:offset_y|memROM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HELLO_FPGA2.ram0_memoryROM_2eb4801b.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "placement:p1|memoryRAM:pos_Y|memRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "placement:p1|memoryRAM:grid|memRAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HELLO_FPGA2.ram0_memoryRAM_e2df741c.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "placement:p1|memoryROM:eb|memROM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HELLO_FPGA2.ram0_memoryROM_5fb6bcd3.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "placement:p1|memoryROM:ea|memROM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/HELLO_FPGA2.ram0_memoryROM_30b9adbf.hdl.mif
Info (12130): Elaborated megafunction instantiation "placement:p1|memoryRAM:pos_X|altsyncram:memRAM_rtl_0"
Info (12133): Instantiated megafunction "placement:p1|memoryRAM:pos_X|altsyncram:memRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HELLO_FPGA2.ram0_memoryRAM_b59ba6f0.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a4m1.tdf
    Info (12023): Found entity 1: altsyncram_a4m1
Info (12130): Elaborated megafunction instantiation "placement:p1|memoryROM:offset_x|altsyncram:memROM_rtl_0"
Info (12133): Instantiated megafunction "placement:p1|memoryROM:offset_x|altsyncram:memROM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HELLO_FPGA2.ram0_memoryROM_d5d0368c.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2a81.tdf
    Info (12023): Found entity 1: altsyncram_2a81
Info (12130): Elaborated megafunction instantiation "placement:p1|memoryROM:offset_y|altsyncram:memROM_rtl_0"
Info (12133): Instantiated megafunction "placement:p1|memoryROM:offset_y|altsyncram:memROM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HELLO_FPGA2.ram0_memoryROM_2eb4801b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p981.tdf
    Info (12023): Found entity 1: altsyncram_p981
Info (12130): Elaborated megafunction instantiation "placement:p1|memoryRAM:grid|altsyncram:memRAM_rtl_0"
Info (12133): Instantiated megafunction "placement:p1|memoryRAM:grid|altsyncram:memRAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HELLO_FPGA2.ram0_memoryRAM_e2df741c.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l7m1.tdf
    Info (12023): Found entity 1: altsyncram_l7m1
Info (12130): Elaborated megafunction instantiation "placement:p1|memoryROM:eb|altsyncram:memROM_rtl_0"
Info (12133): Instantiated megafunction "placement:p1|memoryROM:eb|altsyncram:memROM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HELLO_FPGA2.ram0_memoryROM_5fb6bcd3.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6d81.tdf
    Info (12023): Found entity 1: altsyncram_6d81
Info (12130): Elaborated megafunction instantiation "placement:p1|memoryROM:ea|altsyncram:memROM_rtl_0"
Info (12133): Instantiated megafunction "placement:p1|memoryROM:ea|altsyncram:memROM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/HELLO_FPGA2.ram0_memoryROM_30b9adbf.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2d81.tdf
    Info (12023): Found entity 1: altsyncram_2d81
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET0_MDIO" has no driver
    Warning (13040): Bidir "ENET1_MDIO" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "OTG_FSPEED" has no driver
    Warning (13040): Bidir "OTG_LSPEED" has no driver
    Warning (13040): Bidir "DRAM_DQ[0]" has no driver
    Warning (13040): Bidir "DRAM_DQ[1]" has no driver
    Warning (13040): Bidir "DRAM_DQ[2]" has no driver
    Warning (13040): Bidir "DRAM_DQ[3]" has no driver
    Warning (13040): Bidir "DRAM_DQ[4]" has no driver
    Warning (13040): Bidir "DRAM_DQ[5]" has no driver
    Warning (13040): Bidir "DRAM_DQ[6]" has no driver
    Warning (13040): Bidir "DRAM_DQ[7]" has no driver
    Warning (13040): Bidir "DRAM_DQ[8]" has no driver
    Warning (13040): Bidir "DRAM_DQ[9]" has no driver
    Warning (13040): Bidir "DRAM_DQ[10]" has no driver
    Warning (13040): Bidir "DRAM_DQ[11]" has no driver
    Warning (13040): Bidir "DRAM_DQ[12]" has no driver
    Warning (13040): Bidir "DRAM_DQ[13]" has no driver
    Warning (13040): Bidir "DRAM_DQ[14]" has no driver
    Warning (13040): Bidir "DRAM_DQ[15]" has no driver
    Warning (13040): Bidir "DRAM_DQ[16]" has no driver
    Warning (13040): Bidir "DRAM_DQ[17]" has no driver
    Warning (13040): Bidir "DRAM_DQ[18]" has no driver
    Warning (13040): Bidir "DRAM_DQ[19]" has no driver
    Warning (13040): Bidir "DRAM_DQ[20]" has no driver
    Warning (13040): Bidir "DRAM_DQ[21]" has no driver
    Warning (13040): Bidir "DRAM_DQ[22]" has no driver
    Warning (13040): Bidir "DRAM_DQ[23]" has no driver
    Warning (13040): Bidir "DRAM_DQ[24]" has no driver
    Warning (13040): Bidir "DRAM_DQ[25]" has no driver
    Warning (13040): Bidir "DRAM_DQ[26]" has no driver
    Warning (13040): Bidir "DRAM_DQ[27]" has no driver
    Warning (13040): Bidir "DRAM_DQ[28]" has no driver
    Warning (13040): Bidir "DRAM_DQ[29]" has no driver
    Warning (13040): Bidir "DRAM_DQ[30]" has no driver
    Warning (13040): Bidir "DRAM_DQ[31]" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
    Warning (13040): Bidir "gpioGPIO[0]" has no driver
    Warning (13040): Bidir "gpioGPIO[1]" has no driver
    Warning (13040): Bidir "gpioGPIO[2]" has no driver
    Warning (13040): Bidir "gpioGPIO[3]" has no driver
    Warning (13040): Bidir "gpioGPIO[4]" has no driver
    Warning (13040): Bidir "gpioGPIO[5]" has no driver
    Warning (13040): Bidir "gpioGPIO[6]" has no driver
    Warning (13040): Bidir "gpioGPIO[7]" has no driver
    Warning (13040): Bidir "gpioGPIO[8]" has no driver
    Warning (13040): Bidir "gpioGPIO[9]" has no driver
    Warning (13040): Bidir "gpioGPIO[10]" has no driver
    Warning (13040): Bidir "gpioGPIO[11]" has no driver
    Warning (13040): Bidir "gpioGPIO[12]" has no driver
    Warning (13040): Bidir "gpioGPIO[13]" has no driver
    Warning (13040): Bidir "gpioGPIO[14]" has no driver
    Warning (13040): Bidir "gpioGPIO[15]" has no driver
    Warning (13040): Bidir "gpioGPIO[16]" has no driver
    Warning (13040): Bidir "gpioGPIO[17]" has no driver
    Warning (13040): Bidir "gpioGPIO[18]" has no driver
    Warning (13040): Bidir "gpioGPIO[19]" has no driver
    Warning (13040): Bidir "gpioGPIO[20]" has no driver
    Warning (13040): Bidir "gpioGPIO[21]" has no driver
    Warning (13040): Bidir "gpioGPIO[22]" has no driver
    Warning (13040): Bidir "gpioGPIO[23]" has no driver
    Warning (13040): Bidir "gpioGPIO[24]" has no driver
    Warning (13040): Bidir "gpioGPIO[25]" has no driver
    Warning (13040): Bidir "gpioGPIO[26]" has no driver
    Warning (13040): Bidir "gpioGPIO[27]" has no driver
    Warning (13040): Bidir "gpioGPIO[28]" has no driver
    Warning (13040): Bidir "gpioGPIO[29]" has no driver
    Warning (13040): Bidir "gpioGPIO[30]" has no driver
    Warning (13040): Bidir "gpioGPIO[31]" has no driver
    Warning (13040): Bidir "gpioGPIO[32]" has no driver
    Warning (13040): Bidir "gpioGPIO[33]" has no driver
    Warning (13040): Bidir "gpioGPIO[34]" has no driver
    Warning (13040): Bidir "gpioGPIO[35]" has no driver
    Warning (13040): Bidir "hsmcD[0]" has no driver
    Warning (13040): Bidir "hsmcD[1]" has no driver
    Warning (13040): Bidir "hsmcD[2]" has no driver
    Warning (13040): Bidir "hsmcD[3]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[0]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[1]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[2]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[3]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[4]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[5]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[6]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[7]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[8]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[9]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[10]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[11]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[12]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[13]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[14]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[15]" has no driver
    Warning (13040): Bidir "hsmcRX_D_N[16]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[0]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[1]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[2]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[3]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[4]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[5]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[6]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[7]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[8]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[9]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[10]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[11]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[12]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[13]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[14]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[15]" has no driver
    Warning (13040): Bidir "hsmcRX_D_P[16]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[0]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[1]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[2]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[3]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[4]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[5]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[6]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[7]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[8]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[9]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[10]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[11]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[12]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[13]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[14]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[15]" has no driver
    Warning (13040): Bidir "hsmcTX_D_N[16]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[0]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[1]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[2]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[3]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[4]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[5]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[6]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[7]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[8]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[9]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[10]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[11]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[12]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[13]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[14]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[15]" has no driver
    Warning (13040): Bidir "hsmcTX_D_P[16]" has no driver
Warning (13012): Latch displays_in[0][0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[0]
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at VCC
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND
    Warning (13410): Pin "VGA_CLK" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[2]" is stuck at GND
    Warning (13410): Pin "DRAM_DQM[3]" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "hsmcCLKOUT_N1" is stuck at GND
    Warning (13410): Pin "hsmcCLKOUT_N2" is stuck at GND
    Warning (13410): Pin "hsmcCLKOUT_P1" is stuck at GND
    Warning (13410): Pin "hsmcCLKOUT_P2" is stuck at GND
    Warning (13410): Pin "hsmcCLKOUT0" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 63 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 74 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK2_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "hsmcCLKIN_N1"
    Warning (15610): No output dependent on input pin "hsmcCLKIN_N2"
    Warning (15610): No output dependent on input pin "hsmcCLKIN_P1"
    Warning (15610): No output dependent on input pin "hsmcCLKIN_P2"
    Warning (15610): No output dependent on input pin "hsmcCLKIN0"
Info (21057): Implemented 2374 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 77 input pins
    Info (21059): Implemented 235 output pins
    Info (21060): Implemented 213 bidirectional pins
    Info (21061): Implemented 1625 logic cells
    Info (21064): Implemented 224 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 616 warnings
    Info: Peak virtual memory: 1010 megabytes
    Info: Processing ended: Sat Mar 14 08:49:53 2020
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/dalila/CDC/LESC/CAE/Josue/SDAccel/placement/verilog/synth/SYNTH/HELLO_FPGA2.map.smsg.


