{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "SP_unit.qsys SP_unit.BAK.qsys " "Backing up file \"SP_unit.qsys\" to \"SP_unit.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1715116367442 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "SP_unit/synthesis/SP_unit.v SP_unit.BAK.v " "Backing up file \"SP_unit/synthesis/SP_unit.v\" to \"SP_unit.BAK.v\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1715116367443 ""}
{ "Info" "IIPMAN_IPRGEN_START" "altera_in_system_sources_probes SP_unit.qsys " "Started upgrading IP component altera_in_system_sources_probes with file \"SP_unit.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1715116367443 ""}
{ "Info" "" "" "2024.05.08.01:12:50 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.05.08.01:12:50 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1715116370876 ""}
{ "Info" "" "" "2024.05.08.01:12:50 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.05.08.01:12:50 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1715116370884 ""}
{ "Info" "SP_unit_generation.rpt" "" "2024.05.08.01:12:54 Info: Saving generation log to D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit" {  } {  } 0 0 "2024.05.08.01:12:54 Info: Saving generation log to D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit" 0 0 "Shell" 0 -1 1715116374287 ""}
{ "Info" "" "" "2024.05.08.01:12:54 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.05.08.01:12:54 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1715116374287 ""}
{ "Info" "" "" "2024.05.08.01:12:54 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit\\simulation\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2024.05.08.01:12:54 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit.qsys\" --simulation=VERILOG --allow-mixed-language-simulation --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit\\simulation\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1715116374290 ""}
{ "Info" "SP_unit.qsys" "" "2024.05.08.01:12:54 Info: Loading impl_CR_1" {  } {  } 0 0 "2024.05.08.01:12:54 Info: Loading impl_CR_1" 0 0 "Shell" 0 -1 1715116374312 ""}
{ "Info" "" "" "2024.05.08.01:12:54 Info: Reading input file" {  } {  } 0 0 "2024.05.08.01:12:54 Info: Reading input file" 0 0 "Shell" 0 -1 1715116374586 ""}
{ "Info" "" "" "2024.05.08.01:12:54 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 0 "2024.05.08.01:12:54 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" 0 0 "Shell" 0 -1 1715116374587 ""}
{ "Info" "" "" "2024.05.08.01:12:54 Info: Parameterizing module in_system_sources_probes_0" {  } {  } 0 0 "2024.05.08.01:12:54 Info: Parameterizing module in_system_sources_probes_0" 0 0 "Shell" 0 -1 1715116374588 ""}
{ "Info" "" "" "2024.05.08.01:12:54 Info: Building connections" {  } {  } 0 0 "2024.05.08.01:12:54 Info: Building connections" 0 0 "Shell" 0 -1 1715116374589 ""}
{ "Info" "" "" "2024.05.08.01:12:54 Info: Parameterizing connections" {  } {  } 0 0 "2024.05.08.01:12:54 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1715116374589 ""}
{ "Info" "" "" "2024.05.08.01:12:54 Info: Validating" {  } {  } 0 0 "2024.05.08.01:12:54 Info: Validating" 0 0 "Shell" 0 -1 1715116374599 ""}
{ "Info" "" "" "2024.05.08.01:12:54 Info: Done reading input file" {  } {  } 0 0 "2024.05.08.01:12:54 Info: Done reading input file" 0 0 "Shell" 0 -1 1715116374611 ""}
{ "Info" "" "" "2024.05.08.01:12:54 Info: SP_unit: Generating SP_unit \"SP_unit\" for SIM_VERILOG" {  } {  } 0 0 "2024.05.08.01:12:54 Info: SP_unit: Generating SP_unit \"SP_unit\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1715116374973 ""}
{ "Info" "" "" "2024.05.08.01:12:55 Info: in_system_sources_probes_0: \"SP_unit\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 0 "2024.05.08.01:12:55 Info: in_system_sources_probes_0: \"SP_unit\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" 0 0 "Shell" 0 -1 1715116375623 ""}
{ "Info" "" "" "2024.05.08.01:12:55 Info: SP_unit: Done \"SP_unit\" with 2 modules, 2 files" {  } {  } 0 0 "2024.05.08.01:12:55 Info: SP_unit: Done \"SP_unit\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1715116375623 ""}
{ "Info" "" "" "2024.05.08.01:12:55 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.05.08.01:12:55 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1715116375632 ""}
{ "Info" "" "" "2024.05.08.01:12:55 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.05.08.01:12:55 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1715116375632 ""}
{ "Info" "" "" "2024.05.08.01:12:55 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.05.08.01:12:55 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1715116375632 ""}
{ "Info" "" --use-relative-paths=true" "" "2024.05.08.01:12:55 Info: sim-script-gen --spd=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit\\SP_unit.spd\" --output-directory=\"D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" {  } {  } 0 0 "2024.05.08.01:12:55 Info: sim-script-gen --spd=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit\\SP_unit.spd\" --output-directory=\"D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" 0 0 "Shell" 0 -1 1715116375632 ""}
{ "Info" " --use-relative-paths=true" "" "2024.05.08.01:12:55 Info: Doing: ip-make-simscript --spd=D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit\\SP_unit.spd --output-directory=D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" {  } {  } 0 0 "2024.05.08.01:12:55 Info: Doing: ip-make-simscript --spd=D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit\\SP_unit.spd --output-directory=D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" 0 0 "Shell" 0 -1 1715116375634 ""}
{ "Info" " directory:" "" "2024.05.08.01:12:56 Info: Generating the following file(s) for MODELSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Generating the following file(s) for MODELSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" 0 0 "Shell" 0 -1 1715116376087 ""}
{ "Info" "msim_setup.tcl" "" "2024.05.08.01:12:56 Info:     mentor" {  } {  } 0 0 "2024.05.08.01:12:56 Info:     mentor" 0 0 "Shell" 0 -1 1715116376088 ""}
{ "Info" " directory:" "" "2024.05.08.01:12:56 Info: Generating the following file(s) for VCS simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Generating the following file(s) for VCS simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" 0 0 "Shell" 0 -1 1715116376092 ""}
{ "Info" "vcs_setup.sh" "" "2024.05.08.01:12:56 Info:     synopsys/vcs" {  } {  } 0 0 "2024.05.08.01:12:56 Info:     synopsys/vcs" 0 0 "Shell" 0 -1 1715116376094 ""}
{ "Info" " directory:" "" "2024.05.08.01:12:56 Info: Generating the following file(s) for VCSMX simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Generating the following file(s) for VCSMX simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" 0 0 "Shell" 0 -1 1715116376096 ""}
{ "Info" "synopsys_sim.setup" "" "2024.05.08.01:12:56 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.05.08.01:12:56 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1715116376097 ""}
{ "Info" "vcsmx_setup.sh" "" "2024.05.08.01:12:56 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.05.08.01:12:56 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1715116376098 ""}
{ "Info" " directory:" "" "2024.05.08.01:12:56 Info: Generating the following file(s) for NCSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Generating the following file(s) for NCSIM simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" 0 0 "Shell" 0 -1 1715116376101 ""}
{ "Info" "cds.lib" "" "2024.05.08.01:12:56 Info:     cadence" {  } {  } 0 0 "2024.05.08.01:12:56 Info:     cadence" 0 0 "Shell" 0 -1 1715116376103 ""}
{ "Info" "hdl.var" "" "2024.05.08.01:12:56 Info:     cadence" {  } {  } 0 0 "2024.05.08.01:12:56 Info:     cadence" 0 0 "Shell" 0 -1 1715116376104 ""}
{ "Info" "ncsim_setup.sh" "" "2024.05.08.01:12:56 Info:     cadence" {  } {  } 0 0 "2024.05.08.01:12:56 Info:     cadence" 0 0 "Shell" 0 -1 1715116376105 ""}
{ "Info" " directory" "" "2024.05.08.01:12:56 Info:     1 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2024.05.08.01:12:56 Info:     1 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1715116376105 ""}
{ "Info" " directory:" "" "2024.05.08.01:12:56 Info: Generating the following file(s) for RIVIERA simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Generating the following file(s) for RIVIERA simulator in D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" 0 0 "Shell" 0 -1 1715116376107 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.05.08.01:12:56 Info:     aldec" {  } {  } 0 0 "2024.05.08.01:12:56 Info:     aldec" 0 0 "Shell" 0 -1 1715116376107 ""}
{ "Info" "." "" "2024.05.08.01:12:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" {  } {  } 0 0 "2024.05.08.01:12:56 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/Course project/Part 1/CR_1/impl_CR_1/SP_unit/simulation" 0 0 "Shell" 0 -1 1715116376107 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.05.08.01:12:56 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1715116376107 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.05.08.01:12:56 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1715116376107 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1715116376107 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit.qsys\" --block-symbol-file --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2024.05.08.01:12:56 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit.qsys\" --block-symbol-file --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1715116376107 ""}
{ "Info" "SP_unit.qsys" "" "2024.05.08.01:12:56 Info: Loading impl_CR_1" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Loading impl_CR_1" 0 0 "Shell" 0 -1 1715116376110 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: Reading input file" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Reading input file" 0 0 "Shell" 0 -1 1715116376376 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" 0 0 "Shell" 0 -1 1715116376377 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: Parameterizing module in_system_sources_probes_0" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Parameterizing module in_system_sources_probes_0" 0 0 "Shell" 0 -1 1715116376378 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: Building connections" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Building connections" 0 0 "Shell" 0 -1 1715116376378 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: Parameterizing connections" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1715116376378 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: Validating" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Validating" 0 0 "Shell" 0 -1 1715116376379 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: Done reading input file" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Done reading input file" 0 0 "Shell" 0 -1 1715116376386 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.05.08.01:12:56 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1715116376833 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1715116376833 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info:" {  } {  } 0 0 "2024.05.08.01:12:56 Info:" 0 0 "Shell" 0 -1 1715116376833 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1715116376833 ""}
{ "Info" "" "" "2024.05.08.01:12:56 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit.qsys\" --synthesis=VERILOG --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit\\synthesis\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" {  } {  } 0 0 "2024.05.08.01:12:56 Info: qsys-generate \"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit.qsys\" --synthesis=VERILOG --output-directory=\"D:\\Users\\Legion\\Quartus and Verilog\\Verilog\\Third year\\6th semester\\labs\\Course project\\Part 1\\CR_1\\impl_CR_1\\SP_unit\\synthesis\" --family=\"Cyclone IV E\" --part=EP4CE6E22C8" 0 0 "Shell" 0 -1 1715116376833 ""}
{ "Info" "SP_unit.qsys" "" "2024.05.08.01:12:56 Info: Loading impl_CR_1" {  } {  } 0 0 "2024.05.08.01:12:56 Info: Loading impl_CR_1" 0 0 "Shell" 0 -1 1715116376836 ""}
{ "Info" "" "" "2024.05.08.01:12:57 Info: Reading input file" {  } {  } 0 0 "2024.05.08.01:12:57 Info: Reading input file" 0 0 "Shell" 0 -1 1715116377105 ""}
{ "Info" "" "" "2024.05.08.01:12:57 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 0 "2024.05.08.01:12:57 Info: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" 0 0 "Shell" 0 -1 1715116377107 ""}
{ "Info" "" "" "2024.05.08.01:12:57 Info: Parameterizing module in_system_sources_probes_0" {  } {  } 0 0 "2024.05.08.01:12:57 Info: Parameterizing module in_system_sources_probes_0" 0 0 "Shell" 0 -1 1715116377107 ""}
{ "Info" "" "" "2024.05.08.01:12:57 Info: Building connections" {  } {  } 0 0 "2024.05.08.01:12:57 Info: Building connections" 0 0 "Shell" 0 -1 1715116377107 ""}
{ "Info" "" "" "2024.05.08.01:12:57 Info: Parameterizing connections" {  } {  } 0 0 "2024.05.08.01:12:57 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1715116377108 ""}
{ "Info" "" "" "2024.05.08.01:12:57 Info: Validating" {  } {  } 0 0 "2024.05.08.01:12:57 Info: Validating" 0 0 "Shell" 0 -1 1715116377108 ""}
{ "Info" "" "" "2024.05.08.01:12:57 Info: Done reading input file" {  } {  } 0 0 "2024.05.08.01:12:57 Info: Done reading input file" 0 0 "Shell" 0 -1 1715116377114 ""}
{ "Info" "" "" "2024.05.08.01:12:57 Info: SP_unit: Generating SP_unit \"SP_unit\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.05.08.01:12:57 Info: SP_unit: Generating SP_unit \"SP_unit\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1715116377439 ""}
{ "Info" "" "" "2024.05.08.01:12:57 Info: in_system_sources_probes_0: \"SP_unit\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 0 "2024.05.08.01:12:57 Info: in_system_sources_probes_0: \"SP_unit\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" 0 0 "Shell" 0 -1 1715116377995 ""}
{ "Info" "" "" "2024.05.08.01:12:57 Info: SP_unit: Done \"SP_unit\" with 2 modules, 2 files" {  } {  } 0 0 "2024.05.08.01:12:57 Info: SP_unit: Done \"SP_unit\" with 2 modules, 2 files" 0 0 "Shell" 0 -1 1715116377996 ""}
{ "Info" "" "" "2024.05.08.01:12:58 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.05.08.01:12:58 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1715116378012 ""}
{ "Info" "" "" "2024.05.08.01:12:58 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.05.08.01:12:58 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1715116378012 ""}
{ "Info" "IIPMAN_IPRGEN_SUCCESSFUL" "altera_in_system_sources_probes SP_unit.qsys " "Completed upgrading IP component altera_in_system_sources_probes with file \"SP_unit.qsys\"" {  } {  } 0 11131 "Completed upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1715116378063 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga/18.1/quartuslitesetup/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/intelfpga/18.1/quartuslitesetup/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1715116378083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715116378083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 00:12:58 2024 " "Processing ended: Wed May 08 00:12:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715116378083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715116378083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715116378083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1715116378083 ""}
