=====
SETUP
0.010
18.279
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.378
8.895
u_v9958/u_v9958_core/u_vdp_command/n312_s2
9.594
10.047
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.961
11.516
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.711
13.260
u_v9958/u_v9958_core/u_vdp_command/n705_s0
13.260
13.295
u_v9958/u_v9958_core/u_vdp_command/n706_s0
13.295
13.330
u_v9958/u_v9958_core/u_vdp_command/n707_s0
13.330
13.365
u_v9958/u_v9958_core/u_vdp_command/n708_s0
13.365
13.401
u_v9958/u_v9958_core/u_vdp_command/n709_s0
13.401
13.436
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.562
14.933
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.184
15.754
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.756
16.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.219
16.736
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s5
17.137
17.707
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
18.279
=====
SETUP
0.063
18.226
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.378
8.895
u_v9958/u_v9958_core/u_vdp_command/n312_s2
9.594
10.047
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.961
11.516
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.711
13.260
u_v9958/u_v9958_core/u_vdp_command/n705_s0
13.260
13.295
u_v9958/u_v9958_core/u_vdp_command/n706_s0
13.295
13.330
u_v9958/u_v9958_core/u_vdp_command/n707_s0
13.330
13.365
u_v9958/u_v9958_core/u_vdp_command/n708_s0
13.365
13.401
u_v9958/u_v9958_core/u_vdp_command/n709_s0
13.401
13.436
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.562
14.933
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.184
15.754
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.756
16.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.219
16.768
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.942
17.491
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
18.226
=====
SETUP
0.063
18.226
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.378
8.895
u_v9958/u_v9958_core/u_vdp_command/n312_s2
9.594
10.047
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.961
11.516
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.711
13.260
u_v9958/u_v9958_core/u_vdp_command/n705_s0
13.260
13.295
u_v9958/u_v9958_core/u_vdp_command/n706_s0
13.295
13.330
u_v9958/u_v9958_core/u_vdp_command/n707_s0
13.330
13.365
u_v9958/u_v9958_core/u_vdp_command/n708_s0
13.365
13.401
u_v9958/u_v9958_core/u_vdp_command/n709_s0
13.401
13.436
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.562
14.933
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.184
15.754
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.756
16.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.219
16.768
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.942
17.491
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
18.226
=====
SETUP
0.068
18.221
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.378
8.895
u_v9958/u_v9958_core/u_vdp_command/n312_s2
9.594
10.047
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.961
11.516
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.711
13.260
u_v9958/u_v9958_core/u_vdp_command/n705_s0
13.260
13.295
u_v9958/u_v9958_core/u_vdp_command/n706_s0
13.295
13.330
u_v9958/u_v9958_core/u_vdp_command/n707_s0
13.330
13.365
u_v9958/u_v9958_core/u_vdp_command/n708_s0
13.365
13.401
u_v9958/u_v9958_core/u_vdp_command/n709_s0
13.401
13.436
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.562
14.933
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.184
15.754
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.756
16.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.219
16.768
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.942
17.491
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
18.221
=====
SETUP
0.081
18.208
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.378
8.895
u_v9958/u_v9958_core/u_vdp_command/n312_s2
9.594
10.047
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.961
11.516
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.711
13.260
u_v9958/u_v9958_core/u_vdp_command/n705_s0
13.260
13.295
u_v9958/u_v9958_core/u_vdp_command/n706_s0
13.295
13.330
u_v9958/u_v9958_core/u_vdp_command/n707_s0
13.330
13.365
u_v9958/u_v9958_core/u_vdp_command/n708_s0
13.365
13.401
u_v9958/u_v9958_core/u_vdp_command/n709_s0
13.401
13.436
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.562
14.933
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.184
15.754
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.756
16.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.219
16.768
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.942
17.491
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
18.208
=====
SETUP
0.081
18.208
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.378
8.895
u_v9958/u_v9958_core/u_vdp_command/n312_s2
9.594
10.047
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.961
11.516
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.711
13.260
u_v9958/u_v9958_core/u_vdp_command/n705_s0
13.260
13.295
u_v9958/u_v9958_core/u_vdp_command/n706_s0
13.295
13.330
u_v9958/u_v9958_core/u_vdp_command/n707_s0
13.330
13.365
u_v9958/u_v9958_core/u_vdp_command/n708_s0
13.365
13.401
u_v9958/u_v9958_core/u_vdp_command/n709_s0
13.401
13.436
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.562
14.933
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.184
15.754
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.756
16.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.219
16.768
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.942
17.491
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
18.208
=====
SETUP
0.224
18.065
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.378
8.895
u_v9958/u_v9958_core/u_vdp_command/n312_s2
9.594
10.047
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.961
11.516
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.711
13.260
u_v9958/u_v9958_core/u_vdp_command/n705_s0
13.260
13.295
u_v9958/u_v9958_core/u_vdp_command/n706_s0
13.295
13.330
u_v9958/u_v9958_core/u_vdp_command/n707_s0
13.330
13.365
u_v9958/u_v9958_core/u_vdp_command/n708_s0
13.365
13.401
u_v9958/u_v9958_core/u_vdp_command/n709_s0
13.401
13.436
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.562
14.933
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.184
15.754
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.756
16.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.219
16.768
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.942
17.491
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
18.065
=====
SETUP
0.224
18.065
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.378
8.895
u_v9958/u_v9958_core/u_vdp_command/n312_s2
9.594
10.047
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.961
11.516
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.711
13.260
u_v9958/u_v9958_core/u_vdp_command/n705_s0
13.260
13.295
u_v9958/u_v9958_core/u_vdp_command/n706_s0
13.295
13.330
u_v9958/u_v9958_core/u_vdp_command/n707_s0
13.330
13.365
u_v9958/u_v9958_core/u_vdp_command/n708_s0
13.365
13.401
u_v9958/u_v9958_core/u_vdp_command/n709_s0
13.401
13.436
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.562
14.933
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.184
15.754
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.756
16.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.219
16.768
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.942
17.491
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
18.065
=====
SETUP
0.247
18.043
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.378
8.895
u_v9958/u_v9958_core/u_vdp_command/n312_s2
9.594
10.047
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.961
11.516
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.711
13.260
u_v9958/u_v9958_core/u_vdp_command/n705_s0
13.260
13.295
u_v9958/u_v9958_core/u_vdp_command/n706_s0
13.295
13.330
u_v9958/u_v9958_core/u_vdp_command/n707_s0
13.330
13.365
u_v9958/u_v9958_core/u_vdp_command/n708_s0
13.365
13.401
u_v9958/u_v9958_core/u_vdp_command/n709_s0
13.401
13.436
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.562
14.933
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.184
15.754
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.756
16.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.219
16.768
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.942
17.491
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
18.043
=====
SETUP
0.390
17.900
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.378
8.895
u_v9958/u_v9958_core/u_vdp_command/n312_s2
9.594
10.047
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.961
11.516
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.711
13.260
u_v9958/u_v9958_core/u_vdp_command/n705_s0
13.260
13.295
u_v9958/u_v9958_core/u_vdp_command/n706_s0
13.295
13.330
u_v9958/u_v9958_core/u_vdp_command/n707_s0
13.330
13.365
u_v9958/u_v9958_core/u_vdp_command/n708_s0
13.365
13.401
u_v9958/u_v9958_core/u_vdp_command/n709_s0
13.401
13.436
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.562
14.933
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.184
15.754
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.756
16.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.219
16.768
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.942
17.491
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
17.900
=====
SETUP
0.390
17.900
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.378
8.895
u_v9958/u_v9958_core/u_vdp_command/n312_s2
9.594
10.047
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.961
11.516
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.711
13.260
u_v9958/u_v9958_core/u_vdp_command/n705_s0
13.260
13.295
u_v9958/u_v9958_core/u_vdp_command/n706_s0
13.295
13.330
u_v9958/u_v9958_core/u_vdp_command/n707_s0
13.330
13.365
u_v9958/u_v9958_core/u_vdp_command/n708_s0
13.365
13.401
u_v9958/u_v9958_core/u_vdp_command/n709_s0
13.401
13.436
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.562
14.933
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
15.184
15.754
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s9
15.756
16.218
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s6
16.219
16.768
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
16.942
17.491
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
17.900
=====
SETUP
1.300
16.989
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n190_s3
8.378
8.895
u_v9958/u_v9958_core/u_vdp_command/n312_s2
9.594
10.047
u_v9958/u_v9958_core/u_vdp_command/n312_s0
10.961
11.516
u_v9958/u_v9958_core/u_vdp_command/n704_s0
12.711
13.260
u_v9958/u_v9958_core/u_vdp_command/n705_s0
13.260
13.295
u_v9958/u_v9958_core/u_vdp_command/n706_s0
13.295
13.330
u_v9958/u_v9958_core/u_vdp_command/n707_s0
13.330
13.365
u_v9958/u_v9958_core/u_vdp_command/n708_s0
13.365
13.401
u_v9958/u_v9958_core/u_vdp_command/n709_s0
13.401
13.436
u_v9958/u_v9958_core/u_vdp_command/n1790_s11
14.562
14.933
u_v9958/u_v9958_core/u_vdp_command/n1790_s10
15.350
15.721
u_v9958/u_v9958_core/u_vdp_command/n1790_s9
15.726
16.275
u_v9958/u_v9958_core/u_vdp_command/n1790_s7
16.419
16.989
u_v9958/u_v9958_core/u_vdp_command/ff_state_0_s0
16.989
=====
SETUP
1.646
16.643
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6
8.446
8.817
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.956
10.505
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
10.683
11.054
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
11.071
11.524
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
11.537
12.092
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
12.092
12.195
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s9
13.399
13.770
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3
13.774
14.329
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s5
14.756
15.209
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s1
15.631
16.180
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s0
16.181
16.643
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_1_s0
16.643
=====
SETUP
1.884
16.406
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6
8.446
8.817
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.956
10.505
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
10.683
11.054
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
11.071
11.524
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s0
11.537
12.092
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_2_s
12.092
12.195
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s9
13.399
13.770
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s3
13.774
14.329
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s5
14.756
15.218
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s1
15.393
15.942
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s0
15.944
16.406
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_0_s0
16.406
=====
SETUP
2.009
16.280
18.289
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_text12/n1017_s3
10.241
10.796
u_v9958/u_v9958_core/u_vdp_graphic4567/n110_s2
13.542
14.059
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s2
15.403
15.952
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_en_s0
16.280
=====
SETUP
2.228
16.061
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.045
8.600
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.821
10.192
u_v9958/u_v9958_core/u_vdp_command/n189_s2
11.021
11.576
u_v9958/u_v9958_core/u_vdp_command/n216_s0
12.236
12.689
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.377
13.748
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.748
13.784
u_v9958/u_v9958_core/u_vdp_command/n721_s
13.784
13.819
u_v9958/u_v9958_core/u_vdp_command/n720_s
13.819
13.854
u_v9958/u_v9958_core/u_vdp_command/n719_s
13.854
13.889
u_v9958/u_v9958_core/u_vdp_command/n718_s
13.889
13.924
u_v9958/u_v9958_core/u_vdp_command/n717_s
13.924
14.394
u_v9958/u_v9958_core/u_vdp_command/n1555_s28
14.791
15.244
u_v9958/u_v9958_core/u_vdp_command/n1555_s26
15.491
16.061
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
16.061
=====
SETUP
2.242
16.047
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.045
8.600
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.821
10.192
u_v9958/u_v9958_core/u_vdp_command/n190_s0
10.944
11.499
u_v9958/u_v9958_core/u_vdp_command/n217_s0
12.161
12.614
u_v9958/u_v9958_core/u_vdp_command/n724_s
13.136
13.507
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.507
13.977
u_v9958/u_v9958_core/u_vdp_command/n1561_s27
14.224
14.779
u_v9958/u_v9958_core/u_vdp_command/n1561_s25
15.585
16.047
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
16.047
=====
SETUP
2.262
16.027
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6
8.446
8.817
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.956
10.505
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
10.683
11.054
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
11.071
11.524
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
11.955
12.408
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
12.408
12.511
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s6
13.743
14.205
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s4
14.207
14.660
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s8
14.912
15.482
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s2
15.656
16.027
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_2_s0
16.027
=====
SETUP
2.343
15.947
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/n293_s6
8.446
8.817
u_v9958/u_v9958_core/u_vdp_text12/n74_s1
9.956
10.505
u_v9958/u_v9958_core/u_vdp_text12/n74_s0
10.683
11.054
u_v9958/u_v9958_core/u_vdp_text12/n967_s0
11.071
11.524
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s0
11.955
12.408
u_v9958/u_v9958_core/u_vdp_text12/w_color_code_text12_1_s
12.408
12.511
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s6
13.743
14.205
u_v9958/u_v9958_core/u_vdp_color_decoder/n218_s4
14.207
14.660
u_v9958/u_v9958_core/u_vdp_color_decoder/n217_s8
14.912
15.482
u_v9958/u_v9958_core/u_vdp_color_decoder/n216_s2
15.485
15.947
u_v9958/u_v9958_core/u_vdp_color_decoder/ff_palette_address_3_s0
15.947
=====
SETUP
2.412
15.878
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.045
8.600
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.821
10.192
u_v9958/u_v9958_core/u_vdp_command/n189_s2
11.021
11.576
u_v9958/u_v9958_core/u_vdp_command/n216_s0
12.236
12.689
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.377
13.748
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.748
14.218
u_v9958/u_v9958_core/u_vdp_command/n1560_s27
14.632
15.003
u_v9958/u_v9958_core/u_vdp_command/n1560_s25
15.416
15.878
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
15.878
=====
SETUP
2.437
15.852
18.289
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_6_s
9.949
10.504
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
11.215
11.586
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_7_s
11.586
12.056
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s5
12.061
12.631
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s6
12.806
13.376
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s3
13.379
13.934
u_v9958/u_v9958_core/u_vdp_sprite/n3191_s0
14.616
15.165
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[5]_3_s0
15.852
=====
SETUP
2.448
15.841
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_command/n1786_s2
8.456
9.011
u_v9958/u_v9958_core/u_vdp_color_bus/n1472_s1
9.713
10.230
u_v9958/u_v9958_core/u_vdp_color_bus/n1431_s1
11.195
11.712
u_v9958/u_v9958_core/u_vdp_color_bus/n802_s11
12.921
13.438
u_v9958/u_v9958_core/u_vdp_color_bus/n802_s5
14.098
14.615
u_v9958/u_v9958_core/u_vdp_color_bus/n802_s2
15.271
15.841
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
15.841
=====
SETUP
2.562
15.728
18.289
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_6_s
9.949
10.504
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
11.215
11.586
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_7_s
11.586
12.056
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s5
12.061
12.631
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s6
12.806
13.376
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s3
13.379
13.934
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s0
14.438
15.008
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_3_s0
15.728
=====
SETUP
2.562
15.728
18.289
u_v9958/u_v9958_core/u_vdp_color_bus/ff_dram_address_16_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_color_bus/w_vram_data_Z_6_s
9.949
10.504
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_6_s
11.215
11.586
u_v9958/u_v9958_core/u_vdp_sprite/w_listup_y_7_s
11.586
12.056
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s5
12.061
12.631
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s6
12.806
13.376
u_v9958/u_v9958_core/u_vdp_sprite/n3141_s3
13.379
13.934
u_v9958/u_v9958_core/u_vdp_sprite/n3211_s0
14.438
15.008
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[7]_4_s0
15.728
=====
SETUP
2.574
15.715
18.289
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_0_s0
6.928
7.160
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
8.045
8.600
u_v9958/u_v9958_core/u_vdp_color_decoder/n219_s4
9.821
10.192
u_v9958/u_v9958_core/u_vdp_command/n189_s2
11.021
11.576
u_v9958/u_v9958_core/u_vdp_command/n216_s0
12.236
12.689
u_v9958/u_v9958_core/u_vdp_command/n723_s
13.377
13.748
u_v9958/u_v9958_core/u_vdp_command/n722_s
13.748
13.784
u_v9958/u_v9958_core/u_vdp_command/n721_s
13.784
14.254
u_v9958/u_v9958_core/u_vdp_command/n1559_s27
14.424
14.973
u_v9958/u_v9958_core/u_vdp_command/n1559_s25
15.145
15.715
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
15.715
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_odd/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.060
6.369
6.309
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
6.369
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_g_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_r_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.213
6.631
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.631
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_1_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
6.491
=====
HOLD
0.313
6.491
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_0_s0
6.168
6.369
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_5_s
6.491
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_6_s
6.493
=====
HOLD
0.315
6.493
6.178
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_pattern_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_1_s
6.493
=====
HOLD
0.324
6.741
6.417
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
6.741
=====
HOLD
0.325
6.743
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_14_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.743
=====
HOLD
0.347
6.765
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.765
=====
HOLD
0.347
6.765
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.765
=====
HOLD
0.347
6.765
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.765
=====
HOLD
0.347
6.765
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_4_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.765
=====
HOLD
0.347
6.765
6.417
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_d_1_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
6.765
=====
HOLD
0.349
6.766
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_2_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.766
=====
HOLD
0.349
6.766
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_0_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.766
=====
HOLD
0.353
6.770
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_8_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.770
=====
HOLD
0.353
6.770
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_6_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.770
=====
HOLD
0.353
6.770
6.417
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_d_3_s0
6.168
6.370
u_v9958/u_v9958_core/u_vdp_lcd/dbuf/u_buf_even/ff_imem_ff_imem_0_0_s
6.770
