

================================================================
== Vitis HLS Report for 'encryfinal_Pipeline_VITIS_LOOP_86_1'
================================================================
* Date:           Thu Feb 13 18:45:46 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        encrymodify
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_86_1  |       24|       24|        10|          1|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     29|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   11|     342|    218|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     285|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|   11|     627|    315|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    4|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_7_max_dsp_1_U17  |dmul_64ns_64ns_64_7_max_dsp_1  |        0|  11|  342|  218|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|  11|  342|  218|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                              Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |chaoticSequence_U  |encryfinal_Pipeline_VITIS_LOOP_86_1_chaoticSequence_ROM_AUTO_1R  |        2|  0|   0|    0|    16|   64|     1|         1024|
    +-------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                                                 |        2|  0|   0|    0|    16|   64|     1|         1024|
    +-------------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln86_fu_93_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln86_fu_87_p2  |      icmp|   0|  0|  14|           5|           6|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  29|          11|           9|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_32                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |chaoticSequence_load_reg_141      |  64|   0|   64|          0|
    |i_fu_32                           |   5|   0|    5|          0|
    |mul_i_reg_146                     |  64|   0|   64|          0|
    |transformedSignal_load_reg_136    |  64|   0|   64|          0|
    |zext_ln86_reg_121                 |   5|   0|   64|         59|
    |zext_ln86_reg_121                 |  64|  32|   64|         59|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 285|  32|  344|        118|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_86_1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_86_1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_86_1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_86_1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_86_1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  encryfinal_Pipeline_VITIS_LOOP_86_1|  return value|
|transformedSignal_address0  |  out|    4|   ap_memory|                    transformedSignal|         array|
|transformedSignal_ce0       |  out|    1|   ap_memory|                    transformedSignal|         array|
|transformedSignal_q0        |   in|   64|   ap_memory|                    transformedSignal|         array|
|multipliedSignal_address0   |  out|    4|   ap_memory|                     multipliedSignal|         array|
|multipliedSignal_ce0        |  out|    1|   ap_memory|                     multipliedSignal|         array|
|multipliedSignal_we0        |  out|    1|   ap_memory|                     multipliedSignal|         array|
|multipliedSignal_d0         |  out|   64|   ap_memory|                     multipliedSignal|         array|
+----------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.08>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [encrymodify/encryfinal.cpp:86->encrymodify/encryfinal.cpp:113]   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%store_ln86 = store i5 0, i5 %i" [encrymodify/encryfinal.cpp:86->encrymodify/encryfinal.cpp:113]   --->   Operation 14 'store' 'store_ln86' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i5"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [encrymodify/encryfinal.cpp:86->encrymodify/encryfinal.cpp:113]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.86ns)   --->   "%icmp_ln86 = icmp_eq  i5 %i_1, i5 16" [encrymodify/encryfinal.cpp:86->encrymodify/encryfinal.cpp:113]   --->   Operation 17 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (1.86ns)   --->   "%add_ln86 = add i5 %i_1, i5 1" [encrymodify/encryfinal.cpp:86->encrymodify/encryfinal.cpp:113]   --->   Operation 18 'add' 'add_ln86' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln86 = br i1 %icmp_ln86, void %for.inc.i5.split, void %for.inc.i11.preheader.exitStub" [encrymodify/encryfinal.cpp:86->encrymodify/encryfinal.cpp:113]   --->   Operation 19 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i5 %i_1" [encrymodify/encryfinal.cpp:86->encrymodify/encryfinal.cpp:113]   --->   Operation 20 'zext' 'zext_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%transformedSignal_addr = getelementptr i64 %transformedSignal, i64 0, i64 %zext_ln86" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 21 'getelementptr' 'transformedSignal_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%transformedSignal_load = load i4 %transformedSignal_addr" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 22 'load' 'transformedSignal_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%chaoticSequence_addr = getelementptr i64 %chaoticSequence, i64 0, i64 %zext_ln86" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 23 'getelementptr' 'chaoticSequence_addr' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%chaoticSequence_load = load i4 %chaoticSequence_addr" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 24 'load' 'chaoticSequence_load' <Predicate = (!icmp_ln86)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 16> <ROM>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln86 = store i5 %add_ln86, i5 %i" [encrymodify/encryfinal.cpp:86->encrymodify/encryfinal.cpp:113]   --->   Operation 25 'store' 'store_ln86' <Predicate = (!icmp_ln86)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%transformedSignal_load = load i4 %transformedSignal_addr" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 26 'load' 'transformedSignal_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%chaoticSequence_load = load i4 %chaoticSequence_addr" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 27 'load' 'chaoticSequence_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 6.82>
ST_3 : Operation 28 [7/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 28 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.82>
ST_4 : Operation 29 [6/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 29 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.82>
ST_5 : Operation 30 [5/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 30 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.82>
ST_6 : Operation 31 [4/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 31 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.82>
ST_7 : Operation 32 [3/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 32 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.82>
ST_8 : Operation 33 [2/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 33 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.82>
ST_9 : Operation 34 [1/7] (6.82ns)   --->   "%mul_i = dmul i64 %transformedSignal_load, i64 %chaoticSequence_load" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 34 'dmul' 'mul_i' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 41 'ret' 'ret_ln0' <Predicate = (icmp_ln86)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [encrymodify/encryfinal.cpp:86->encrymodify/encryfinal.cpp:113]   --->   Operation 35 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 36 [1/1] (0.00ns)   --->   "%speclooptripcount_ln86 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [encrymodify/encryfinal.cpp:86->encrymodify/encryfinal.cpp:113]   --->   Operation 36 'speclooptripcount' 'speclooptripcount_ln86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln86 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [encrymodify/encryfinal.cpp:86->encrymodify/encryfinal.cpp:113]   --->   Operation 37 'specloopname' 'specloopname_ln86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 38 [1/1] (0.00ns)   --->   "%multipliedSignal_addr = getelementptr i64 %multipliedSignal, i64 0, i64 %zext_ln86" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 38 'getelementptr' 'multipliedSignal_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 39 [1/1] (3.25ns)   --->   "%store_ln87 = store i64 %mul_i, i4 %multipliedSignal_addr" [encrymodify/encryfinal.cpp:87->encrymodify/encryfinal.cpp:113]   --->   Operation 39 'store' 'store_ln87' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln86 = br void %for.inc.i5" [encrymodify/encryfinal.cpp:86->encrymodify/encryfinal.cpp:113]   --->   Operation 40 'br' 'br_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ transformedSignal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ multipliedSignal]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ chaoticSequence]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01000000000]
store_ln86             (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
i_1                    (load             ) [ 00000000000]
icmp_ln86              (icmp             ) [ 01111111110]
add_ln86               (add              ) [ 00000000000]
br_ln86                (br               ) [ 00000000000]
zext_ln86              (zext             ) [ 01111111111]
transformedSignal_addr (getelementptr    ) [ 01100000000]
chaoticSequence_addr   (getelementptr    ) [ 01100000000]
store_ln86             (store            ) [ 00000000000]
transformedSignal_load (load             ) [ 01011111110]
chaoticSequence_load   (load             ) [ 01011111110]
mul_i                  (dmul             ) [ 01000000001]
specpipeline_ln86      (specpipeline     ) [ 00000000000]
speclooptripcount_ln86 (speclooptripcount) [ 00000000000]
specloopname_ln86      (specloopname     ) [ 00000000000]
multipliedSignal_addr  (getelementptr    ) [ 00000000000]
store_ln87             (store            ) [ 00000000000]
br_ln86                (br               ) [ 00000000000]
ret_ln0                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="transformedSignal">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transformedSignal"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="multipliedSignal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="multipliedSignal"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="chaoticSequence">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="chaoticSequence"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="i_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="1" slack="0"/>
<pin id="34" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="transformedSignal_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="64" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="5" slack="0"/>
<pin id="40" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="transformedSignal_addr/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="grp_access_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="4" slack="0"/>
<pin id="45" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="46" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="47" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="transformedSignal_load/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="chaoticSequence_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="64" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="5" slack="0"/>
<pin id="53" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="chaoticSequence_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="chaoticSequence_load/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="multipliedSignal_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="5" slack="9"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="multipliedSignal_addr/10 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln87_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="64" slack="1"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/10 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="1"/>
<pin id="77" dir="0" index="1" bw="64" slack="1"/>
<pin id="78" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln86_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="5" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_1_load_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="icmp_ln86_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="5" slack="0"/>
<pin id="90" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln86/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="add_ln86_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="5" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="zext_ln86_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="0"/>
<pin id="101" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln86_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="5" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="117" class="1005" name="icmp_ln86_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="8"/>
<pin id="119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln86 "/>
</bind>
</comp>

<comp id="121" class="1005" name="zext_ln86_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="9"/>
<pin id="123" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln86 "/>
</bind>
</comp>

<comp id="126" class="1005" name="transformedSignal_addr_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="transformedSignal_addr "/>
</bind>
</comp>

<comp id="131" class="1005" name="chaoticSequence_addr_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="4" slack="1"/>
<pin id="133" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="chaoticSequence_addr "/>
</bind>
</comp>

<comp id="136" class="1005" name="transformedSignal_load_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="1"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="transformedSignal_load "/>
</bind>
</comp>

<comp id="141" class="1005" name="chaoticSequence_load_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="64" slack="1"/>
<pin id="143" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="chaoticSequence_load "/>
</bind>
</comp>

<comp id="146" class="1005" name="mul_i_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="1"/>
<pin id="148" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="35"><net_src comp="6" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="14" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="48"><net_src comp="36" pin="3"/><net_sink comp="43" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="14" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="49" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="84" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="97"><net_src comp="84" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="84" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="36" pin=2"/></net>

<net id="104"><net_src comp="99" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="109"><net_src comp="93" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="32" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="115"><net_src comp="110" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="116"><net_src comp="110" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="120"><net_src comp="87" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="124"><net_src comp="99" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="129"><net_src comp="36" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="134"><net_src comp="49" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="139"><net_src comp="43" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="144"><net_src comp="56" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="149"><net_src comp="75" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="69" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: multipliedSignal | {10 }
	Port: chaoticSequence | {}
 - Input state : 
	Port: encryfinal_Pipeline_VITIS_LOOP_86_1 : transformedSignal | {1 2 }
	Port: encryfinal_Pipeline_VITIS_LOOP_86_1 : chaoticSequence | {1 2 }
  - Chain level:
	State 1
		store_ln86 : 1
		i_1 : 1
		icmp_ln86 : 2
		add_ln86 : 2
		br_ln86 : 3
		zext_ln86 : 2
		transformedSignal_addr : 3
		transformedSignal_load : 4
		chaoticSequence_addr : 3
		chaoticSequence_load : 4
		store_ln86 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln87 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|---------|
| Operation| Functional Unit |   DSP   |    FF   |   LUT   |
|----------|-----------------|---------|---------|---------|
|   dmul   |    grp_fu_75    |    11   |   342   |   218   |
|----------|-----------------|---------|---------|---------|
|   icmp   | icmp_ln86_fu_87 |    0    |    0    |    13   |
|----------|-----------------|---------|---------|---------|
|    add   |  add_ln86_fu_93 |    0    |    0    |    13   |
|----------|-----------------|---------|---------|---------|
|   zext   | zext_ln86_fu_99 |    0    |    0    |    0    |
|----------|-----------------|---------|---------|---------|
|   Total  |                 |    11   |   342   |   244   |
|----------|-----------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
| chaoticSequence_addr_reg_131 |    4   |
| chaoticSequence_load_reg_141 |   64   |
|           i_reg_110          |    5   |
|       icmp_ln86_reg_117      |    1   |
|         mul_i_reg_146        |   64   |
|transformedSignal_addr_reg_126|    4   |
|transformedSignal_load_reg_136|   64   |
|       zext_ln86_reg_121      |   64   |
+------------------------------+--------+
|             Total            |   270  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_43 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_56 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||   3.22  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   342  |   244  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   270  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    3   |   612  |   262  |
+-----------+--------+--------+--------+--------+
