<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p496" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_496{left:69px;bottom:1141px;letter-spacing:-0.2px;}
#t2_496{left:69px;bottom:68px;letter-spacing:0.1px;}
#t3_496{left:130px;bottom:68px;letter-spacing:0.09px;}
#t4_496{left:87px;bottom:1088px;letter-spacing:-0.11px;}
#t5_496{left:221px;bottom:1088px;}
#t6_496{left:229px;bottom:1088px;letter-spacing:0.13px;}
#t7_496{left:87px;bottom:1072px;letter-spacing:-0.12px;}
#t8_496{left:200px;bottom:1072px;}
#t9_496{left:207px;bottom:1073px;letter-spacing:0.13px;}
#ta_496{left:87px;bottom:1057px;letter-spacing:-0.13px;}
#tb_496{left:113px;bottom:1057px;}
#tc_496{left:121px;bottom:1058px;letter-spacing:0.12px;}
#td_496{left:69px;bottom:1042px;letter-spacing:-0.11px;}
#te_496{left:280px;bottom:1042px;}
#tf_496{left:288px;bottom:1043px;letter-spacing:0.09px;}
#tg_496{left:69px;bottom:1027px;letter-spacing:-0.11px;}
#th_496{left:226px;bottom:1027px;}
#ti_496{left:234px;bottom:1027px;letter-spacing:0.12px;}
#tj_496{left:69px;bottom:1011px;letter-spacing:-0.12px;}
#tk_496{left:279px;bottom:1011px;}
#tl_496{left:287px;bottom:1012px;letter-spacing:0.1px;}
#tm_496{left:69px;bottom:996px;letter-spacing:-0.12px;}
#tn_496{left:87px;bottom:981px;letter-spacing:-0.12px;}
#to_496{left:282px;bottom:981px;}
#tp_496{left:289px;bottom:981px;letter-spacing:0.12px;}
#tq_496{left:87px;bottom:965px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_496{left:198px;bottom:965px;}
#ts_496{left:206px;bottom:966px;letter-spacing:0.12px;}
#tt_496{left:87px;bottom:950px;letter-spacing:-0.12px;}
#tu_496{left:207px;bottom:950px;}
#tv_496{left:215px;bottom:951px;letter-spacing:0.12px;}
#tw_496{left:87px;bottom:935px;letter-spacing:-0.12px;}
#tx_496{left:198px;bottom:935px;}
#ty_496{left:205px;bottom:936px;letter-spacing:0.13px;}
#tz_496{left:87px;bottom:920px;letter-spacing:-0.11px;}
#t10_496{left:256px;bottom:920px;}
#t11_496{left:263px;bottom:920px;letter-spacing:0.12px;}
#t12_496{left:87px;bottom:904px;letter-spacing:-0.11px;}
#t13_496{left:268px;bottom:904px;}
#t14_496{left:276px;bottom:905px;letter-spacing:0.12px;}
#t15_496{left:87px;bottom:889px;letter-spacing:-0.09px;}
#t16_496{left:120px;bottom:889px;}
#t17_496{left:128px;bottom:890px;letter-spacing:0.12px;}
#t18_496{left:87px;bottom:874px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t19_496{left:279px;bottom:874px;}
#t1a_496{left:287px;bottom:875px;letter-spacing:0.12px;}
#t1b_496{left:87px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_496{left:286px;bottom:859px;}
#t1d_496{left:294px;bottom:859px;letter-spacing:0.12px;}
#t1e_496{left:87px;bottom:843px;letter-spacing:-0.12px;}
#t1f_496{left:228px;bottom:843px;}
#t1g_496{left:235px;bottom:844px;letter-spacing:0.12px;}
#t1h_496{left:87px;bottom:828px;letter-spacing:-0.12px;}
#t1i_496{left:193px;bottom:828px;}
#t1j_496{left:200px;bottom:829px;letter-spacing:0.12px;}
#t1k_496{left:87px;bottom:813px;letter-spacing:-0.13px;}
#t1l_496{left:157px;bottom:813px;}
#t1m_496{left:164px;bottom:813px;letter-spacing:0.09px;}
#t1n_496{left:87px;bottom:797px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1o_496{left:263px;bottom:797px;}
#t1p_496{left:271px;bottom:798px;letter-spacing:0.13px;}
#t1q_496{left:69px;bottom:782px;letter-spacing:-0.11px;}
#t1r_496{left:230px;bottom:782px;}
#t1s_496{left:238px;bottom:783px;letter-spacing:0.12px;}
#t1t_496{left:69px;bottom:767px;letter-spacing:-0.11px;}
#t1u_496{left:238px;bottom:767px;}
#t1v_496{left:246px;bottom:768px;letter-spacing:0.09px;}
#t1w_496{left:69px;bottom:752px;letter-spacing:-0.11px;}
#t1x_496{left:307px;bottom:752px;}
#t1y_496{left:315px;bottom:752px;letter-spacing:0.12px;}
#t1z_496{left:69px;bottom:736px;letter-spacing:-0.11px;}
#t20_496{left:87px;bottom:721px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t21_496{left:183px;bottom:721px;}
#t22_496{left:191px;bottom:722px;letter-spacing:0.08px;}
#t23_496{left:209px;bottom:721px;}
#t24_496{left:216px;bottom:722px;letter-spacing:0.08px;}
#t25_496{left:87px;bottom:706px;letter-spacing:-0.11px;}
#t26_496{left:156px;bottom:706px;}
#t27_496{left:163px;bottom:706px;letter-spacing:0.09px;}
#t28_496{left:188px;bottom:706px;}
#t29_496{left:196px;bottom:706px;letter-spacing:0.09px;}
#t2a_496{left:220px;bottom:706px;}
#t2b_496{left:228px;bottom:706px;letter-spacing:0.09px;}
#t2c_496{left:87px;bottom:690px;letter-spacing:-0.12px;}
#t2d_496{left:188px;bottom:690px;}
#t2e_496{left:196px;bottom:691px;letter-spacing:0.12px;}
#t2f_496{left:87px;bottom:675px;letter-spacing:-0.11px;word-spacing:-0.47px;}
#t2g_496{left:106px;bottom:660px;}
#t2h_496{left:113px;bottom:661px;letter-spacing:0.12px;}
#t2i_496{left:87px;bottom:645px;letter-spacing:-0.11px;word-spacing:-0.83px;}
#t2j_496{left:443px;bottom:645px;}
#t2k_496{left:106px;bottom:630px;letter-spacing:0.09px;}
#t2l_496{left:87px;bottom:614px;letter-spacing:-0.12px;}
#t2m_496{left:193px;bottom:614px;}
#t2n_496{left:201px;bottom:615px;letter-spacing:0.13px;}
#t2o_496{left:87px;bottom:599px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2p_496{left:181px;bottom:599px;}
#t2q_496{left:189px;bottom:600px;letter-spacing:0.09px;}
#t2r_496{left:87px;bottom:584px;letter-spacing:-0.11px;}
#t2s_496{left:189px;bottom:584px;}
#t2t_496{left:197px;bottom:584px;letter-spacing:0.12px;}
#t2u_496{left:221px;bottom:584px;}
#t2v_496{left:229px;bottom:584px;letter-spacing:0.12px;}
#t2w_496{left:253px;bottom:584px;}
#t2x_496{left:261px;bottom:584px;letter-spacing:0.12px;}
#t2y_496{left:69px;bottom:568px;letter-spacing:-0.12px;}
#t2z_496{left:210px;bottom:568px;}
#t30_496{left:217px;bottom:569px;letter-spacing:0.09px;}
#t31_496{left:69px;bottom:553px;letter-spacing:-0.11px;}
#t32_496{left:285px;bottom:553px;}
#t33_496{left:293px;bottom:554px;letter-spacing:0.08px;}
#t34_496{left:69px;bottom:538px;letter-spacing:-0.14px;}
#t35_496{left:101px;bottom:538px;}
#t36_496{left:108px;bottom:538px;letter-spacing:0.13px;}
#t37_496{left:69px;bottom:522px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t38_496{left:140px;bottom:522px;}
#t39_496{left:148px;bottom:523px;letter-spacing:0.08px;}
#t3a_496{left:69px;bottom:507px;letter-spacing:-0.13px;}
#t3b_496{left:196px;bottom:507px;}
#t3c_496{left:204px;bottom:508px;letter-spacing:0.09px;}
#t3d_496{left:69px;bottom:492px;letter-spacing:-0.13px;}
#t3e_496{left:195px;bottom:492px;}
#t3f_496{left:203px;bottom:493px;letter-spacing:0.08px;}
#t3g_496{left:69px;bottom:477px;letter-spacing:-0.18px;}
#t3h_496{left:87px;bottom:461px;letter-spacing:-0.14px;}
#t3i_496{left:205px;bottom:461px;}
#t3j_496{left:212px;bottom:462px;letter-spacing:0.08px;}
#t3k_496{left:87px;bottom:446px;letter-spacing:-0.13px;}
#t3l_496{left:142px;bottom:446px;}
#t3m_496{left:149px;bottom:447px;letter-spacing:0.08px;}
#t3n_496{left:69px;bottom:431px;letter-spacing:-0.14px;}
#t3o_496{left:87px;bottom:415px;letter-spacing:-0.11px;}
#t3p_496{left:167px;bottom:415px;}
#t3q_496{left:175px;bottom:416px;letter-spacing:0.09px;}
#t3r_496{left:87px;bottom:400px;letter-spacing:-0.13px;}
#t3s_496{left:271px;bottom:400px;}
#t3t_496{left:278px;bottom:401px;letter-spacing:0.12px;}
#t3u_496{left:87px;bottom:385px;letter-spacing:-0.12px;}
#t3v_496{left:146px;bottom:385px;}
#t3w_496{left:153px;bottom:386px;letter-spacing:0.08px;}
#t3x_496{left:87px;bottom:370px;letter-spacing:-0.12px;}
#t3y_496{left:161px;bottom:370px;}
#t3z_496{left:169px;bottom:370px;letter-spacing:0.09px;}
#t40_496{left:87px;bottom:354px;letter-spacing:-0.11px;}
#t41_496{left:171px;bottom:354px;}
#t42_496{left:179px;bottom:355px;letter-spacing:0.09px;}
#t43_496{left:87px;bottom:339px;letter-spacing:-0.11px;}
#t44_496{left:204px;bottom:339px;}
#t45_496{left:211px;bottom:340px;letter-spacing:0.09px;}
#t46_496{left:69px;bottom:324px;letter-spacing:-0.12px;}
#t47_496{left:201px;bottom:324px;}
#t48_496{left:208px;bottom:325px;letter-spacing:0.08px;}
#t49_496{left:69px;bottom:309px;letter-spacing:-0.11px;}
#t4a_496{left:133px;bottom:309px;}
#t4b_496{left:141px;bottom:309px;letter-spacing:0.09px;}
#t4c_496{left:69px;bottom:293px;letter-spacing:-0.12px;}
#t4d_496{left:197px;bottom:293px;}
#t4e_496{left:205px;bottom:294px;letter-spacing:0.13px;}
#t4f_496{left:222px;bottom:293px;}
#t4g_496{left:230px;bottom:294px;letter-spacing:0.13px;}
#t4h_496{left:69px;bottom:278px;letter-spacing:-0.12px;}
#t4i_496{left:87px;bottom:263px;letter-spacing:-0.12px;}
#t4j_496{left:302px;bottom:263px;}
#t4k_496{left:310px;bottom:263px;letter-spacing:0.12px;}
#t4l_496{left:69px;bottom:247px;letter-spacing:-0.12px;}
#t4m_496{left:183px;bottom:247px;}
#t4n_496{left:191px;bottom:248px;letter-spacing:0.12px;}
#t4o_496{left:69px;bottom:232px;letter-spacing:-0.12px;}
#t4p_496{left:182px;bottom:232px;}
#t4q_496{left:190px;bottom:233px;letter-spacing:0.09px;}
#t4r_496{left:69px;bottom:217px;letter-spacing:-0.12px;}
#t4s_496{left:183px;bottom:217px;}
#t4t_496{left:190px;bottom:218px;letter-spacing:0.09px;}
#t4u_496{left:69px;bottom:202px;letter-spacing:-0.12px;}
#t4v_496{left:182px;bottom:202px;}
#t4w_496{left:189px;bottom:202px;letter-spacing:0.12px;}
#t4x_496{left:69px;bottom:186px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t4y_496{left:133px;bottom:186px;}
#t4z_496{left:140px;bottom:187px;letter-spacing:0.12px;}
#t50_496{left:165px;bottom:186px;}
#t51_496{left:172px;bottom:187px;letter-spacing:0.12px;}
#t52_496{left:197px;bottom:186px;}
#t53_496{left:204px;bottom:187px;letter-spacing:0.08px;}
#t54_496{left:69px;bottom:171px;letter-spacing:-0.12px;}
#t55_496{left:87px;bottom:156px;letter-spacing:-0.11px;}
#t56_496{left:328px;bottom:156px;}
#t57_496{left:335px;bottom:156px;letter-spacing:0.12px;}
#t58_496{left:87px;bottom:140px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t59_496{left:158px;bottom:140px;}
#t5a_496{left:166px;bottom:141px;letter-spacing:0.12px;}
#t5b_496{left:87px;bottom:125px;letter-spacing:-0.11px;}
#t5c_496{left:273px;bottom:125px;}
#t5d_496{left:280px;bottom:126px;letter-spacing:0.1px;}
#t5e_496{left:87px;bottom:110px;letter-spacing:-0.11px;}
#t5f_496{left:290px;bottom:110px;}
#t5g_496{left:298px;bottom:111px;letter-spacing:0.1px;}
#t5h_496{left:490px;bottom:1088px;letter-spacing:-0.11px;}
#t5i_496{left:674px;bottom:1088px;}
#t5j_496{left:682px;bottom:1088px;letter-spacing:0.1px;}
#t5k_496{left:490px;bottom:1072px;letter-spacing:-0.11px;}
#t5l_496{left:656px;bottom:1072px;}
#t5m_496{left:664px;bottom:1073px;letter-spacing:0.12px;}
#t5n_496{left:490px;bottom:1057px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t5o_496{left:814px;bottom:1057px;}
#t5p_496{left:821px;bottom:1058px;letter-spacing:0.12px;}
#t5q_496{left:490px;bottom:1042px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5r_496{left:692px;bottom:1042px;}
#t5s_496{left:700px;bottom:1043px;letter-spacing:0.12px;}
#t5t_496{left:490px;bottom:1027px;letter-spacing:-0.12px;}
#t5u_496{left:628px;bottom:1027px;}
#t5v_496{left:636px;bottom:1027px;letter-spacing:0.09px;}
#t5w_496{left:490px;bottom:1011px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t5x_496{left:600px;bottom:1011px;}
#t5y_496{left:607px;bottom:1012px;letter-spacing:0.12px;}
#t5z_496{left:490px;bottom:996px;letter-spacing:-0.12px;}
#t60_496{left:838px;bottom:996px;}
#t61_496{left:508px;bottom:981px;letter-spacing:0.1px;}
#t62_496{left:490px;bottom:965px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t63_496{left:625px;bottom:965px;}
#t64_496{left:633px;bottom:966px;letter-spacing:0.12px;}
#t65_496{left:490px;bottom:950px;letter-spacing:-0.12px;}
#t66_496{left:654px;bottom:950px;}
#t67_496{left:661px;bottom:951px;letter-spacing:0.12px;}
#t68_496{left:490px;bottom:935px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t69_496{left:552px;bottom:935px;}
#t6a_496{left:560px;bottom:936px;letter-spacing:0.09px;}
#t6b_496{left:584px;bottom:935px;}
#t6c_496{left:592px;bottom:936px;letter-spacing:0.12px;}
#t6d_496{left:490px;bottom:920px;letter-spacing:-0.12px;}
#t6e_496{left:685px;bottom:920px;}
#t6f_496{left:692px;bottom:920px;letter-spacing:0.12px;}
#t6g_496{left:490px;bottom:904px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6h_496{left:645px;bottom:904px;}
#t6i_496{left:653px;bottom:905px;letter-spacing:0.12px;}
#t6j_496{left:490px;bottom:889px;letter-spacing:-0.11px;}
#t6k_496{left:660px;bottom:889px;}
#t6l_496{left:668px;bottom:890px;letter-spacing:0.12px;}
#t6m_496{left:490px;bottom:874px;letter-spacing:-0.13px;}
#t6n_496{left:554px;bottom:874px;}
#t6o_496{left:561px;bottom:875px;letter-spacing:0.12px;}
#t6p_496{left:490px;bottom:859px;letter-spacing:-0.12px;}
#t6q_496{left:612px;bottom:859px;}
#t6r_496{left:620px;bottom:859px;letter-spacing:0.09px;}
#t6s_496{left:490px;bottom:843px;letter-spacing:-0.12px;}
#t6t_496{left:601px;bottom:843px;}
#t6u_496{left:609px;bottom:844px;letter-spacing:0.09px;}
#t6v_496{left:490px;bottom:828px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t6w_496{left:671px;bottom:828px;}
#t6x_496{left:679px;bottom:829px;letter-spacing:0.1px;}
#t6y_496{left:490px;bottom:813px;letter-spacing:-0.12px;}
#t6z_496{left:836px;bottom:813px;}
#t70_496{left:508px;bottom:798px;letter-spacing:0.1px;}
#t71_496{left:490px;bottom:782px;letter-spacing:-0.12px;}
#t72_496{left:654px;bottom:782px;}
#t73_496{left:661px;bottom:783px;letter-spacing:0.12px;}
#t74_496{left:490px;bottom:767px;letter-spacing:-0.11px;}
#t75_496{left:790px;bottom:767px;}
#t76_496{left:798px;bottom:768px;letter-spacing:0.12px;}
#t77_496{left:490px;bottom:752px;letter-spacing:-0.12px;}
#t78_496{left:668px;bottom:752px;}
#t79_496{left:676px;bottom:752px;letter-spacing:0.12px;}
#t7a_496{left:490px;bottom:736px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t7b_496{left:659px;bottom:736px;}
#t7c_496{left:666px;bottom:737px;letter-spacing:0.12px;}
#t7d_496{left:490px;bottom:721px;letter-spacing:-0.11px;word-spacing:-0.65px;}
#t7e_496{left:814px;bottom:721px;}
#t7f_496{left:821px;bottom:722px;letter-spacing:0.12px;}
#t7g_496{left:490px;bottom:706px;letter-spacing:-0.11px;}
#t7h_496{left:574px;bottom:706px;}
#t7i_496{left:582px;bottom:706px;letter-spacing:0.12px;}
#t7j_496{left:606px;bottom:706px;}
#t7k_496{left:614px;bottom:706px;letter-spacing:0.12px;}
#t7l_496{left:490px;bottom:690px;letter-spacing:-0.11px;}
#t7m_496{left:829px;bottom:690px;}
#t7n_496{left:508px;bottom:676px;letter-spacing:0.1px;}
#t7o_496{left:490px;bottom:660px;letter-spacing:-0.11px;}
#t7p_496{left:508px;bottom:645px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t7q_496{left:609px;bottom:645px;}
#t7r_496{left:617px;bottom:645px;letter-spacing:0.1px;}
#t7s_496{left:490px;bottom:629px;letter-spacing:-0.12px;word-spacing:-0.36px;}
#t7t_496{left:814px;bottom:629px;}
#t7u_496{left:821px;bottom:630px;letter-spacing:0.12px;}
#t7v_496{left:490px;bottom:614px;letter-spacing:-0.11px;}
#t7w_496{left:508px;bottom:601px;letter-spacing:0.09px;}
#t7x_496{left:554px;bottom:587px;letter-spacing:0.1px;}
#t7y_496{left:602px;bottom:586px;}
#t7z_496{left:609px;bottom:587px;letter-spacing:0.1px;}
#t80_496{left:490px;bottom:570px;letter-spacing:-0.12px;}
#t81_496{left:561px;bottom:570px;}
#t82_496{left:568px;bottom:570px;letter-spacing:0.13px;}
#t83_496{left:490px;bottom:554px;letter-spacing:-0.11px;}
#t84_496{left:671px;bottom:554px;}
#t85_496{left:678px;bottom:555px;letter-spacing:0.1px;}
#t86_496{left:490px;bottom:539px;letter-spacing:-0.1px;}
#t87_496{left:598px;bottom:539px;}
#t88_496{left:606px;bottom:540px;letter-spacing:0.09px;}
#t89_496{left:490px;bottom:524px;letter-spacing:-0.12px;}
#t8a_496{left:781px;bottom:524px;}
#t8b_496{left:789px;bottom:525px;letter-spacing:0.1px;}
#t8c_496{left:490px;bottom:509px;letter-spacing:-0.12px;}
#t8d_496{left:656px;bottom:509px;}
#t8e_496{left:663px;bottom:509px;letter-spacing:0.1px;}
#t8f_496{left:490px;bottom:493px;letter-spacing:-0.12px;}
#t8g_496{left:664px;bottom:493px;}
#t8h_496{left:672px;bottom:494px;letter-spacing:0.12px;}
#t8i_496{left:490px;bottom:478px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t8j_496{left:581px;bottom:478px;}
#t8k_496{left:588px;bottom:479px;letter-spacing:0.12px;}
#t8l_496{left:490px;bottom:463px;letter-spacing:-0.12px;}
#t8m_496{left:717px;bottom:463px;}
#t8n_496{left:724px;bottom:463px;letter-spacing:0.12px;}
#t8o_496{left:490px;bottom:448px;letter-spacing:-0.12px;}
#t8p_496{left:677px;bottom:448px;}
#t8q_496{left:685px;bottom:448px;letter-spacing:0.12px;}
#t8r_496{left:490px;bottom:432px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8s_496{left:682px;bottom:432px;}
#t8t_496{left:689px;bottom:433px;letter-spacing:0.1px;}
#t8u_496{left:490px;bottom:417px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t8v_496{left:689px;bottom:417px;}
#t8w_496{left:697px;bottom:418px;letter-spacing:0.1px;}
#t8x_496{left:490px;bottom:402px;letter-spacing:-0.12px;}
#t8y_496{left:677px;bottom:402px;}
#t8z_496{left:684px;bottom:402px;letter-spacing:0.13px;}
#t90_496{left:490px;bottom:386px;letter-spacing:-0.11px;}
#t91_496{left:746px;bottom:386px;}
#t92_496{left:754px;bottom:387px;letter-spacing:0.09px;}
#t93_496{left:490px;bottom:371px;letter-spacing:-0.13px;}
#t94_496{left:645px;bottom:371px;}
#t95_496{left:652px;bottom:372px;letter-spacing:0.12px;}
#t96_496{left:490px;bottom:356px;letter-spacing:-0.12px;}
#t97_496{left:664px;bottom:356px;}
#t98_496{left:672px;bottom:357px;letter-spacing:0.12px;}
#t99_496{left:490px;bottom:341px;letter-spacing:-0.12px;}
#t9a_496{left:660px;bottom:341px;}
#t9b_496{left:668px;bottom:341px;letter-spacing:0.12px;}
#t9c_496{left:490px;bottom:325px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t9d_496{left:565px;bottom:325px;}
#t9e_496{left:573px;bottom:326px;letter-spacing:0.09px;}
#t9f_496{left:490px;bottom:310px;letter-spacing:-0.12px;}
#t9g_496{left:644px;bottom:310px;}
#t9h_496{left:652px;bottom:311px;letter-spacing:0.12px;}
#t9i_496{left:490px;bottom:295px;letter-spacing:-0.11px;}
#t9j_496{left:822px;bottom:295px;}
#t9k_496{left:508px;bottom:280px;letter-spacing:0.1px;}
#t9l_496{left:490px;bottom:264px;letter-spacing:-0.11px;}
#t9m_496{left:603px;bottom:264px;}
#t9n_496{left:611px;bottom:265px;letter-spacing:0.12px;}
#t9o_496{left:490px;bottom:249px;letter-spacing:-0.11px;}
#t9p_496{left:725px;bottom:249px;}
#t9q_496{left:732px;bottom:250px;letter-spacing:0.12px;}
#t9r_496{left:490px;bottom:234px;letter-spacing:-0.11px;}
#t9s_496{left:756px;bottom:234px;}
#t9t_496{left:764px;bottom:234px;letter-spacing:0.09px;}
#t9u_496{left:490px;bottom:218px;letter-spacing:-0.12px;}
#t9v_496{left:701px;bottom:218px;}
#t9w_496{left:708px;bottom:219px;letter-spacing:0.12px;}
#t9x_496{left:490px;bottom:203px;letter-spacing:-0.12px;}
#t9y_496{left:668px;bottom:203px;}
#t9z_496{left:676px;bottom:204px;letter-spacing:0.12px;}
#ta0_496{left:490px;bottom:188px;letter-spacing:-0.11px;}
#ta1_496{left:709px;bottom:188px;}
#ta2_496{left:717px;bottom:188px;letter-spacing:0.09px;}
#ta3_496{left:490px;bottom:172px;letter-spacing:-0.11px;}
#ta4_496{left:729px;bottom:172px;}
#ta5_496{left:736px;bottom:173px;letter-spacing:0.12px;}
#ta6_496{left:490px;bottom:157px;letter-spacing:-0.12px;}
#ta7_496{left:736px;bottom:157px;}
#ta8_496{left:743px;bottom:158px;letter-spacing:0.09px;}
#ta9_496{left:490px;bottom:142px;letter-spacing:-0.11px;}
#taa_496{left:692px;bottom:142px;}
#tab_496{left:699px;bottom:143px;letter-spacing:0.12px;}
#tac_496{left:490px;bottom:127px;letter-spacing:-0.12px;}
#tad_496{left:597px;bottom:127px;}
#tae_496{left:605px;bottom:127px;letter-spacing:0.12px;}
#taf_496{left:490px;bottom:111px;letter-spacing:-0.13px;}
#tag_496{left:613px;bottom:111px;}
#tah_496{left:620px;bottom:112px;letter-spacing:0.1px;}

.s1_496{font-size:14px;font-family:Verdana-Bold_pgt;color:#0860A8;}
.s2_496{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s3_496{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s4_496{font-size:14px;font-family:Arial_141;color:#000;}
.s5_496{font-size:12px;font-family:Arial_141;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts496" type="text/css" >

@font-face {
	font-family: Arial_141;
	src: url("fonts/Arial_141.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_pgt;
	src: url("fonts/Verdana-Bold_pgt.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg496Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg496" style="-webkit-user-select: none;"><object width="935" height="1210" data="496/496.svg" type="image/svg+xml" id="pdf496" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_496" class="t s1_496">INDEX </span>
<span id="t2_496" class="t s2_496">INDEX-12 </span><span id="t3_496" class="t s2_496">Vol. 1 </span>
<span id="t4_496" class="t s3_496">integers, description of</span><span id="t5_496" class="t s4_496">, </span><span id="t6_496" class="t s5_496">4-4 </span>
<span id="t7_496" class="t s3_496">integers, encodings</span><span id="t8_496" class="t s4_496">, </span><span id="t9_496" class="t s5_496">4-4 </span>
<span id="ta_496" class="t s3_496">zero</span><span id="tb_496" class="t s4_496">, </span><span id="tc_496" class="t s5_496">4-14 </span>
<span id="td_496" class="t s3_496">Significand, of floating-point number</span><span id="te_496" class="t s4_496">, </span><span id="tf_496" class="t s5_496">4-11 </span>
<span id="tg_496" class="t s3_496">Sign, floating-point number</span><span id="th_496" class="t s4_496">, </span><span id="ti_496" class="t s5_496">4-11 </span>
<span id="tj_496" class="t s3_496">SIMD floating-point exception (#XM)</span><span id="tk_496" class="t s4_496">, </span><span id="tl_496" class="t s5_496">11-18 </span>
<span id="tm_496" class="t s3_496">SIMD floating-point exceptions </span>
<span id="tn_496" class="t s3_496">denormal operand exception (#D)</span><span id="to_496" class="t s4_496">, </span><span id="tp_496" class="t s5_496">11-15 </span>
<span id="tq_496" class="t s3_496">divide-by-zero (#Z)</span><span id="tr_496" class="t s4_496">, </span><span id="ts_496" class="t s5_496">11-15 </span>
<span id="tt_496" class="t s3_496">exception conditions</span><span id="tu_496" class="t s4_496">, </span><span id="tv_496" class="t s5_496">11-14 </span>
<span id="tw_496" class="t s3_496">exception handlers</span><span id="tx_496" class="t s4_496">, </span><span id="ty_496" class="t s5_496">D-1 </span>
<span id="tz_496" class="t s3_496">inexact result exception (#P)</span><span id="t10_496" class="t s4_496">, </span><span id="t11_496" class="t s5_496">11-16 </span>
<span id="t12_496" class="t s3_496">invalid operation exception (#I)</span><span id="t13_496" class="t s4_496">, </span><span id="t14_496" class="t s5_496">11-14 </span>
<span id="t15_496" class="t s3_496">list of</span><span id="t16_496" class="t s4_496">, </span><span id="t17_496" class="t s5_496">11-13 </span>
<span id="t18_496" class="t s3_496">numeric overflow exception (#O)</span><span id="t19_496" class="t s4_496">, </span><span id="t1a_496" class="t s5_496">11-15 </span>
<span id="t1b_496" class="t s3_496">numeric underflow exception (#U)</span><span id="t1c_496" class="t s4_496">, </span><span id="t1d_496" class="t s5_496">11-16 </span>
<span id="t1e_496" class="t s3_496">precision exception (#P)</span><span id="t1f_496" class="t s4_496">, </span><span id="t1g_496" class="t s5_496">11-16 </span>
<span id="t1h_496" class="t s3_496">software handling</span><span id="t1i_496" class="t s4_496">, </span><span id="t1j_496" class="t s5_496">11-18 </span>
<span id="t1k_496" class="t s3_496">summary of</span><span id="t1l_496" class="t s4_496">, </span><span id="t1m_496" class="t s5_496">C-1 </span>
<span id="t1n_496" class="t s3_496">writing exception handlers for</span><span id="t1o_496" class="t s4_496">, </span><span id="t1p_496" class="t s5_496">D-1 </span>
<span id="t1q_496" class="t s3_496">SIMD floating-point flag bits</span><span id="t1r_496" class="t s4_496">, </span><span id="t1s_496" class="t s5_496">10-4 </span>
<span id="t1t_496" class="t s3_496">SIMD floating-point mask bits</span><span id="t1u_496" class="t s4_496">, </span><span id="t1v_496" class="t s5_496">10-4 </span>
<span id="t1w_496" class="t s3_496">SIMD floating-point rounding control field</span><span id="t1x_496" class="t s4_496">, </span><span id="t1y_496" class="t s5_496">10-4 </span>
<span id="t1z_496" class="t s3_496">SIMD (single-instruction, multiple-data) </span>
<span id="t20_496" class="t s3_496">execution model</span><span id="t21_496" class="t s4_496">, </span><span id="t22_496" class="t s5_496">2-2</span><span id="t23_496" class="t s4_496">, </span><span id="t24_496" class="t s5_496">9-4 </span>
<span id="t25_496" class="t s3_496">instructions</span><span id="t26_496" class="t s4_496">, </span><span id="t27_496" class="t s5_496">2-14</span><span id="t28_496" class="t s4_496">, </span><span id="t29_496" class="t s5_496">5-19</span><span id="t2a_496" class="t s4_496">, </span><span id="t2b_496" class="t s5_496">10-7 </span>
<span id="t2c_496" class="t s3_496">MMX instructions</span><span id="t2d_496" class="t s4_496">, </span><span id="t2e_496" class="t s5_496">5-15 </span>
<span id="t2f_496" class="t s3_496">operations, on packed double-precision floating-point operands </span>
<span id="t2g_496" class="t s4_496">, </span><span id="t2h_496" class="t s5_496">11-4 </span>
<span id="t2i_496" class="t s3_496">operations, on packed single-precision floating-point operands</span><span id="t2j_496" class="t s4_496">, </span>
<span id="t2k_496" class="t s5_496">10-6 </span>
<span id="t2l_496" class="t s3_496">packed data types</span><span id="t2m_496" class="t s4_496">, </span><span id="t2n_496" class="t s5_496">4-8 </span>
<span id="t2o_496" class="t s3_496">SSE instructions</span><span id="t2p_496" class="t s4_496">, </span><span id="t2q_496" class="t s5_496">5-17 </span>
<span id="t2r_496" class="t s3_496">SSE2 instructions</span><span id="t2s_496" class="t s4_496">, </span><span id="t2t_496" class="t s5_496">11-4</span><span id="t2u_496" class="t s4_496">, </span><span id="t2v_496" class="t s5_496">12-2</span><span id="t2w_496" class="t s4_496">, </span><span id="t2x_496" class="t s5_496">12-6 </span>
<span id="t2y_496" class="t s3_496">Sine, x87 FPU operation</span><span id="t2z_496" class="t s4_496">, </span><span id="t30_496" class="t s5_496">8-20 </span>
<span id="t31_496" class="t s3_496">Single-precision floating-point format</span><span id="t32_496" class="t s4_496">, </span><span id="t33_496" class="t s5_496">4-4 </span>
<span id="t34_496" class="t s3_496">Sleep</span><span id="t35_496" class="t s4_496">, </span><span id="t36_496" class="t s5_496">2-4 </span>
<span id="t37_496" class="t s3_496">Smart cache</span><span id="t38_496" class="t s4_496">, </span><span id="t39_496" class="t s5_496">2-4 </span>
<span id="t3a_496" class="t s3_496">Smart memory access</span><span id="t3b_496" class="t s4_496">, </span><span id="t3c_496" class="t s5_496">2-11 </span>
<span id="t3d_496" class="t s3_496">smart memory access</span><span id="t3e_496" class="t s4_496">, </span><span id="t3f_496" class="t s5_496">2-4 </span>
<span id="t3g_496" class="t s3_496">SMM </span>
<span id="t3h_496" class="t s3_496">memory model used</span><span id="t3i_496" class="t s4_496">, </span><span id="t3j_496" class="t s5_496">3-9 </span>
<span id="t3k_496" class="t s3_496">overview</span><span id="t3l_496" class="t s4_496">, </span><span id="t3m_496" class="t s5_496">3-1 </span>
<span id="t3n_496" class="t s3_496">SNaNs </span>
<span id="t3o_496" class="t s3_496">description of</span><span id="t3p_496" class="t s4_496">, </span><span id="t3q_496" class="t s5_496">4-15 </span>
<span id="t3r_496" class="t s3_496">effect on COMISD and UCOMISD</span><span id="t3s_496" class="t s4_496">, </span><span id="t3t_496" class="t s5_496">11-7 </span>
<span id="t3u_496" class="t s3_496">encodings</span><span id="t3v_496" class="t s4_496">, </span><span id="t3w_496" class="t s5_496">4-5 </span>
<span id="t3x_496" class="t s3_496">operating on</span><span id="t3y_496" class="t s4_496">, </span><span id="t3z_496" class="t s5_496">4-16 </span>
<span id="t40_496" class="t s3_496">typical uses of</span><span id="t41_496" class="t s4_496">, </span><span id="t42_496" class="t s5_496">4-15 </span>
<span id="t43_496" class="t s3_496">using in applications</span><span id="t44_496" class="t s4_496">, </span><span id="t45_496" class="t s5_496">4-16 </span>
<span id="t46_496" class="t s3_496">Software compatibility</span><span id="t47_496" class="t s4_496">, </span><span id="t48_496" class="t s5_496">1-6 </span>
<span id="t49_496" class="t s3_496">SP register</span><span id="t4a_496" class="t s4_496">, </span><span id="t4b_496" class="t s5_496">3-12 </span>
<span id="t4c_496" class="t s3_496">Speculative execution</span><span id="t4d_496" class="t s4_496">, </span><span id="t4e_496" class="t s5_496">2-7</span><span id="t4f_496" class="t s4_496">, </span><span id="t4g_496" class="t s5_496">2-9 </span>
<span id="t4h_496" class="t s3_496">Spin-wait loops </span>
<span id="t4i_496" class="t s3_496">programming with PAUSE instruction</span><span id="t4j_496" class="t s4_496">, </span><span id="t4k_496" class="t s5_496">11-12 </span>
<span id="t4l_496" class="t s3_496">SQRTPD instruction</span><span id="t4m_496" class="t s4_496">, </span><span id="t4n_496" class="t s5_496">11-6 </span>
<span id="t4o_496" class="t s3_496">SQRTPS instruction</span><span id="t4p_496" class="t s4_496">, </span><span id="t4q_496" class="t s5_496">10-8 </span>
<span id="t4r_496" class="t s3_496">SQRTSD instruction</span><span id="t4s_496" class="t s4_496">, </span><span id="t4t_496" class="t s5_496">11-6 </span>
<span id="t4u_496" class="t s3_496">SQRTSS instruction</span><span id="t4v_496" class="t s4_496">, </span><span id="t4w_496" class="t s5_496">10-8 </span>
<span id="t4x_496" class="t s3_496">SS register</span><span id="t4y_496" class="t s4_496">, </span><span id="t4z_496" class="t s5_496">3-13</span><span id="t50_496" class="t s4_496">, </span><span id="t51_496" class="t s5_496">3-14</span><span id="t52_496" class="t s4_496">, </span><span id="t53_496" class="t s5_496">6-1 </span>
<span id="t54_496" class="t s3_496">SSE extensions </span>
<span id="t55_496" class="t s3_496">128-bit packed single-precision data type</span><span id="t56_496" class="t s4_496">, </span><span id="t57_496" class="t s5_496">10-5 </span>
<span id="t58_496" class="t s3_496">64-bit mode</span><span id="t59_496" class="t s4_496">, </span><span id="t5a_496" class="t s5_496">10-3 </span>
<span id="t5b_496" class="t s3_496">64-bit SIMD integer instructions</span><span id="t5c_496" class="t s4_496">, </span><span id="t5d_496" class="t s5_496">10-11 </span>
<span id="t5e_496" class="t s3_496">branching on arithmetic operations</span><span id="t5f_496" class="t s4_496">, </span><span id="t5g_496" class="t s5_496">11-24 </span>
<span id="t5h_496" class="t s3_496">cacheability control instructions</span><span id="t5i_496" class="t s4_496">, </span><span id="t5j_496" class="t s5_496">10-12 </span>
<span id="t5k_496" class="t s3_496">cacheability hint instructions</span><span id="t5l_496" class="t s4_496">, </span><span id="t5m_496" class="t s5_496">11-25 </span>
<span id="t5n_496" class="t s3_496">caller-save requirement for procedure and function calls</span><span id="t5o_496" class="t s4_496">, </span><span id="t5p_496" class="t s5_496">11-24 </span>
<span id="t5q_496" class="t s3_496">checking for SSE and SSE2 support</span><span id="t5r_496" class="t s4_496">, </span><span id="t5s_496" class="t s5_496">11-19 </span>
<span id="t5t_496" class="t s3_496">comparison instructions</span><span id="t5u_496" class="t s4_496">, </span><span id="t5v_496" class="t s5_496">10-9 </span>
<span id="t5w_496" class="t s3_496">compatibility mode</span><span id="t5x_496" class="t s4_496">, </span><span id="t5y_496" class="t s5_496">10-3 </span>
<span id="t5z_496" class="t s3_496">compatibility of SIMD and x87 FPU floating-point data types</span><span id="t60_496" class="t s4_496">, </span>
<span id="t61_496" class="t s5_496">11-22 </span>
<span id="t62_496" class="t s3_496">conversion instructions</span><span id="t63_496" class="t s4_496">, </span><span id="t64_496" class="t s5_496">10-11 </span>
<span id="t65_496" class="t s3_496">data movement instructions</span><span id="t66_496" class="t s4_496">, </span><span id="t67_496" class="t s5_496">10-7 </span>
<span id="t68_496" class="t s3_496">data types</span><span id="t69_496" class="t s4_496">, </span><span id="t6a_496" class="t s5_496">10-5</span><span id="t6b_496" class="t s4_496">, </span><span id="t6c_496" class="t s5_496">12-1 </span>
<span id="t6d_496" class="t s3_496">denormal operand exception (#D)</span><span id="t6e_496" class="t s4_496">, </span><span id="t6f_496" class="t s5_496">11-15 </span>
<span id="t6g_496" class="t s3_496">denormals-are-zeros mode</span><span id="t6h_496" class="t s4_496">, </span><span id="t6i_496" class="t s5_496">10-5 </span>
<span id="t6j_496" class="t s3_496">divide by zero exception (#Z)</span><span id="t6k_496" class="t s4_496">, </span><span id="t6l_496" class="t s5_496">11-15 </span>
<span id="t6m_496" class="t s3_496">exceptions</span><span id="t6n_496" class="t s4_496">, </span><span id="t6o_496" class="t s5_496">11-13 </span>
<span id="t6p_496" class="t s3_496">floating-point format</span><span id="t6q_496" class="t s4_496">, </span><span id="t6r_496" class="t s5_496">4-11 </span>
<span id="t6s_496" class="t s3_496">flush-to-zero mode</span><span id="t6t_496" class="t s4_496">, </span><span id="t6u_496" class="t s5_496">10-4 </span>
<span id="t6v_496" class="t s3_496">generating SIMD FP exceptions</span><span id="t6w_496" class="t s4_496">, </span><span id="t6x_496" class="t s5_496">11-16 </span>
<span id="t6y_496" class="t s3_496">handling combinations of masked and unmasked exceptions</span><span id="t6z_496" class="t s4_496">, </span>
<span id="t70_496" class="t s5_496">11-18 </span>
<span id="t71_496" class="t s3_496">handling masked exceptions</span><span id="t72_496" class="t s4_496">, </span><span id="t73_496" class="t s5_496">11-17 </span>
<span id="t74_496" class="t s3_496">handling SIMD floating-point exceptions in software</span><span id="t75_496" class="t s4_496">, </span><span id="t76_496" class="t s5_496">11-18 </span>
<span id="t77_496" class="t s3_496">handling unmasked exceptions</span><span id="t78_496" class="t s4_496">, </span><span id="t79_496" class="t s5_496">11-18 </span>
<span id="t7a_496" class="t s3_496">inexact result exception (#P)</span><span id="t7b_496" class="t s4_496">, </span><span id="t7c_496" class="t s5_496">11-16 </span>
<span id="t7d_496" class="t s3_496">instruction prefixes, effect on SSE and SSE2 instructions</span><span id="t7e_496" class="t s4_496">, </span><span id="t7f_496" class="t s5_496">11-25 </span>
<span id="t7g_496" class="t s3_496">instruction set</span><span id="t7h_496" class="t s4_496">, </span><span id="t7i_496" class="t s5_496">5-17</span><span id="t7j_496" class="t s4_496">, </span><span id="t7k_496" class="t s5_496">10-6 </span>
<span id="t7l_496" class="t s3_496">interaction of SIMD and x87 FPU floating-point exceptions</span><span id="t7m_496" class="t s4_496">, </span>
<span id="t7n_496" class="t s5_496">11-18 </span>
<span id="t7o_496" class="t s3_496">interaction of SSE and SSE2 instructions with x87 FPU and </span>
<span id="t7p_496" class="t s3_496">MMX instructions</span><span id="t7q_496" class="t s4_496">, </span><span id="t7r_496" class="t s5_496">11-22 </span>
<span id="t7s_496" class="t s3_496">interfacing with SSE and SSE2 procedures and functions</span><span id="t7t_496" class="t s4_496">, </span><span id="t7u_496" class="t s5_496">11-23 </span>
<span id="t7v_496" class="t s3_496">intermixing packed and scalar floating-point </span>
<span id="t7w_496" class="t s2_496">and 128-bit SIMD integer instructions </span>
<span id="t7x_496" class="t s5_496">and data</span><span id="t7y_496" class="t s4_496">, </span><span id="t7z_496" class="t s5_496">11-22 </span>
<span id="t80_496" class="t s3_496">introduction</span><span id="t81_496" class="t s4_496">, </span><span id="t82_496" class="t s5_496">2-2 </span>
<span id="t83_496" class="t s3_496">invalid operation exception (#I)</span><span id="t84_496" class="t s4_496">, </span><span id="t85_496" class="t s5_496">11-14 </span>
<span id="t86_496" class="t s3_496">logical instructions</span><span id="t87_496" class="t s4_496">, </span><span id="t88_496" class="t s5_496">10-9 </span>
<span id="t89_496" class="t s3_496">masked responses to invalid arithmetic operations</span><span id="t8a_496" class="t s4_496">, </span><span id="t8b_496" class="t s5_496">11-14 </span>
<span id="t8c_496" class="t s3_496">memory ordering instruction</span><span id="t8d_496" class="t s4_496">, </span><span id="t8e_496" class="t s5_496">10-14 </span>
<span id="t8f_496" class="t s3_496">MMX technology compatibility</span><span id="t8g_496" class="t s4_496">, </span><span id="t8h_496" class="t s5_496">10-5 </span>
<span id="t8i_496" class="t s3_496">MXCSR register</span><span id="t8j_496" class="t s4_496">, </span><span id="t8k_496" class="t s5_496">10-3 </span>
<span id="t8l_496" class="t s3_496">MXCSR state management instructions</span><span id="t8m_496" class="t s4_496">, </span><span id="t8n_496" class="t s5_496">10-12 </span>
<span id="t8o_496" class="t s3_496">non-temporal data, operating on</span><span id="t8p_496" class="t s4_496">, </span><span id="t8q_496" class="t s5_496">10-12 </span>
<span id="t8r_496" class="t s3_496">numeric overflow exception (#O)</span><span id="t8s_496" class="t s4_496">, </span><span id="t8t_496" class="t s5_496">11-15 </span>
<span id="t8u_496" class="t s3_496">numeric underflow exception (#U)</span><span id="t8v_496" class="t s4_496">, </span><span id="t8w_496" class="t s5_496">11-16 </span>
<span id="t8x_496" class="t s3_496">packed 128-Bit SIMD data types</span><span id="t8y_496" class="t s4_496">, </span><span id="t8z_496" class="t s5_496">4-8 </span>
<span id="t90_496" class="t s3_496">packed and scalar floating-point instructions</span><span id="t91_496" class="t s4_496">, </span><span id="t92_496" class="t s5_496">10-6 </span>
<span id="t93_496" class="t s3_496">programming environment</span><span id="t94_496" class="t s4_496">, </span><span id="t95_496" class="t s5_496">10-2 </span>
<span id="t96_496" class="t s3_496">QNaN floating-point indefinite</span><span id="t97_496" class="t s4_496">, </span><span id="t98_496" class="t s5_496">4-17 </span>
<span id="t99_496" class="t s3_496">restoring SSE and SSE2 state</span><span id="t9a_496" class="t s4_496">, </span><span id="t9b_496" class="t s5_496">11-21 </span>
<span id="t9c_496" class="t s3_496">REX prefixes</span><span id="t9d_496" class="t s4_496">, </span><span id="t9e_496" class="t s5_496">10-3 </span>
<span id="t9f_496" class="t s3_496">saving SSE and SSE2 state</span><span id="t9g_496" class="t s4_496">, </span><span id="t9h_496" class="t s5_496">11-21 </span>
<span id="t9i_496" class="t s3_496">saving XMM register state on a procedure or function call</span><span id="t9j_496" class="t s4_496">, </span>
<span id="t9k_496" class="t s5_496">11-23 </span>
<span id="t9l_496" class="t s3_496">shuffle instructions</span><span id="t9m_496" class="t s4_496">, </span><span id="t9n_496" class="t s5_496">10-9 </span>
<span id="t9o_496" class="t s3_496">SIMD floating-point exception conditions</span><span id="t9p_496" class="t s4_496">, </span><span id="t9q_496" class="t s5_496">11-14 </span>
<span id="t9r_496" class="t s3_496">SIMD floating-point exception cross reference</span><span id="t9s_496" class="t s4_496">, </span><span id="t9t_496" class="t s5_496">C-3 </span>
<span id="t9u_496" class="t s3_496">SIMD floating-point exception (#XM)</span><span id="t9v_496" class="t s4_496">, </span><span id="t9w_496" class="t s5_496">11-18 </span>
<span id="t9x_496" class="t s3_496">SIMD floating-point exceptions</span><span id="t9y_496" class="t s4_496">, </span><span id="t9z_496" class="t s5_496">11-13 </span>
<span id="ta0_496" class="t s3_496">SIMD floating-point mask and flag bits</span><span id="ta1_496" class="t s4_496">, </span><span id="ta2_496" class="t s5_496">10-4 </span>
<span id="ta3_496" class="t s3_496">SIMD floating-point rounding control field</span><span id="ta4_496" class="t s4_496">, </span><span id="ta5_496" class="t s5_496">10-4 </span>
<span id="ta6_496" class="t s3_496">SSE and SSE2 conversion instruction chart</span><span id="ta7_496" class="t s4_496">, </span><span id="ta8_496" class="t s5_496">11-9 </span>
<span id="ta9_496" class="t s3_496">SSE feature flag, CPUID instruction</span><span id="taa_496" class="t s4_496">, </span><span id="tab_496" class="t s5_496">11-20 </span>
<span id="tac_496" class="t s3_496">SSE2 compatibility</span><span id="tad_496" class="t s4_496">, </span><span id="tae_496" class="t s5_496">10-5 </span>
<span id="taf_496" class="t s3_496">system programming</span><span id="tag_496" class="t s4_496">, </span><span id="tah_496" class="t s5_496">13-23 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
