$date
	Sat Nov 04 23:06:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_8bitCounter $end
$var wire 8 ! count [7:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var reg 8 $ count [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
0#
0"
b0 !
$end
#5
1"
#10
0"
1#
#15
b1 !
b1 $
1"
#20
0"
#25
b10 !
b10 $
1"
#30
b0 !
b0 $
0"
0#
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
b1 !
b1 $
1"
1#
#70
0"
#75
b0 !
b0 $
1"
0#
#80
0"
#85
1"
