INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Lab_2/Lab_2.srcs/sources_1/new/Decoder_structural.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Decoder_structural
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Justin/Lab_2/Lab_2.srcs/sim_1/new/tb_Decoder_structural.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Decoder_structural
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [C:/Users/Justin/Lab_2/Lab_2.srcs/sim_1/new/tb_Decoder_structural.v:22]
ERROR: [VRFC 10-1040] module tb_Decoder_structural ignored due to previous errors [C:/Users/Justin/Lab_2/Lab_2.srcs/sim_1/new/tb_Decoder_structural.v:3]
