CORE_VERSION_MAJOR_MASK	,	V_185
sdhci_priv	,	F_3
CORE_DDR_DLL_LOCK	,	V_85
"%s: Setting clock at rate %lu at timing %d\n"	,	L_2
writel_relaxed	,	F_17
ios	,	V_4
DDR_CONFIG_POR_VAL	,	V_112
"Request IRQ failed (%d)\n"	,	L_32
dev	,	V_170
pm_runtime_set_suspended	,	F_72
row_index	,	V_46
pm_runtime_put_autosuspend	,	F_71
sdhci_msm_execute_tuning	,	F_32
phases_0	,	V_56
ARRAY_SIZE	,	F_36
phase_0_found	,	V_54
CORE_VERSION_MINOR_MASK	,	V_187
sdhci_pltfm_host	,	V_12
CORE_FREQ_100MHZ	,	V_120
MSM_MMC_AUTOSUSPEND_DELAY_MS	,	V_194
sdhci_msm_runtime_suspend	,	F_80
FF_CLK_SW_RST_DIS	,	V_180
SDHCI_CLOCK_CONTROL	,	V_156
MMC_TIMING_MMC_HS400	,	V_9
EIO	,	V_124
core_version	,	V_163
"core"	,	L_22
rc	,	V_17
selected_row_index	,	V_48
pr_err	,	F_6
device	,	V_200
CORE_PWRSAVE_DLL	,	V_74
uhs	,	V_125
CORE_PWRCTL_CLEAR	,	V_142
sdhci_msm_runtime_resume	,	F_82
use_cdclp533	,	V_72
enhanced_strobe	,	V_82
CDR_SELEXT_SHIFT	,	V_38
CORE_CMDIN_RCLK_EN	,	V_114
CORE_CDC_SWITCH_RC_EN	,	V_94
sdhci_msm_set_clock	,	F_48
"%s: Unable to get DLL_LOCK/DDR_DLL_LOCK, dll_status: 0x%08x\n"	,	L_8
CORE_PWRCTL_IO_HIGH	,	V_147
dead	,	V_198
CORE_MCI_VERSION	,	V_184
wmb	,	F_25
pm_runtime_mark_last_busy	,	F_70
MMC_TIMING_UHS_DDR50	,	V_7
CORE_DLL_RST	,	V_66
"core clock boost failed\n"	,	L_26
MMC_TIMING_UHS_SDR25	,	V_131
SDHCI_CTRL_UHS_SDR50	,	V_134
saved_tuning_phase	,	V_88
core_major	,	V_164
devm_ioremap_resource	,	F_59
u8	,	T_1
CORE_DDR_CAL_EN	,	V_115
SDHCI_INT_STATUS	,	V_199
i	,	V_50
irq	,	V_150
core_minor	,	V_162
CORE_PWRCTL_BUS_SUCCESS	,	V_145
pm_runtime_get_sync	,	F_79
CORE_PWRCTL_BUS_ON	,	V_143
INVALID_TUNING_PHASE	,	V_168
"%s: Invalid argument: total_phases=%d\n"	,	L_5
IS_ERR_OR_NULL	,	F_22
sdhci_msm_pwr_irq	,	F_42
"Host Version: 0x%x Vendor Version 0x%x\n"	,	L_28
"%s: clock=%u uhs=%u ctrl_2=0x%x\n"	,	L_18
sdhci_remove_host	,	F_78
SDHCI_MSM_MIN_CLOCK	,	V_154
IRQF_ONESHOT	,	V_193
config	,	V_30
platform_device	,	V_157
mmc_host_ops	,	V_195
CORE_DLL_STATUS	,	V_70
MMC_TIMING_UHS_SDR12	,	V_129
sdhci_msm_remove	,	F_76
pclk	,	V_172
core_memres	,	V_160
dev_dbg	,	F_35
opcode	,	V_116
HC_MODE_EN	,	V_178
irq_status	,	V_137
actual_clock	,	V_155
"%s: Failed to set DLL phase: %d\n"	,	L_4
ret	,	V_42
pm_runtime_get_noresume	,	F_64
CORE_VERSION_MAJOR_SHIFT	,	V_186
pm_runtime_set_autosuspend_delay	,	F_67
err_out	,	V_36
CORE_CALIBRATION_DONE	,	V_109
bus_clk	,	V_169
phase_15_raw_index	,	V_53
MMC_TIMING_MMC_HS200	,	V_121
grey_coded_phase_table	,	V_29
msm_get_clock_rate_for_bus_mode	,	F_1
clk_get_rate	,	F_9
CORE_DLL_CONFIG_2	,	V_64
ETIMEDOUT	,	V_27
spin_unlock_irqrestore	,	F_18
SDHCI_HOST_CONTROL2	,	V_127
readl_relaxed	,	F_11
phase_15_found	,	V_55
readw_relaxed	,	F_60
"iface"	,	L_20
"xo"	,	L_24
SDHCI_HOST_VERSION	,	V_181
mclk_freq	,	V_58
platform_get_resource	,	F_58
"%s: No tuning point found\n"	,	L_16
mmc	,	V_5
SDHCI_CTRL_UHS_SDR12	,	V_130
tuning_done	,	V_81
ranges	,	V_43
CORE_CSR_CDC_CTLR_CFG0	,	V_96
curr_ios	,	V_16
CORE_CSR_CDC_CTLR_CFG1	,	V_97
"bus"	,	L_19
CORE_CLK_PWRSAVE	,	V_62
CORE_HC_MODE	,	V_179
SDHCI_CAN_DO_8BIT	,	V_190
msm_find_most_appropriate_phase	,	F_19
dev_err	,	F_12
"%s: DLL failed to LOCK\n"	,	L_7
xo_clk	,	V_68
sdhci_msm_cdclp533_calibration	,	F_29
pm_runtime_put_noidle	,	F_73
msm_host	,	V_15
ctrl_2	,	V_126
retry	,	V_123
sdhci_writew	,	F_40
sdhci_pltfm_init	,	F_50
SDHCI_CTRL_UHS_SDR25	,	V_132
devm_clk_get	,	F_55
msm_dll_poll_ck_out_en	,	F_10
mmc_of_parse	,	F_53
clk_rate	,	V_19
mmc_host	,	V_23
"clk_enable failed for core_clk: %d\n"	,	L_33
phase_0_raw_index	,	V_52
clk_disable_unprepare	,	F_74
CORE_HC_MCLK_SEL_MASK	,	V_75
SDHCI_CAN_VDD_300	,	V_189
"SDC MMC clk setup failed (%d)\n"	,	L_23
clk_disable	,	V_176
pr_debug	,	F_8
col_index	,	V_47
dev_get_drvdata	,	F_81
MMC_TIMING_UHS_SDR104	,	V_122
CORE_HW_AUTOCAL_ENA	,	V_106
"TCXO clk not present (%d)\n"	,	L_25
"%s: Failed to set clock at rate %u at timing %d\n"	,	L_1
CORE_HC_MCLK_SEL_HS400	,	V_80
CORE_PWRCTL_CTL	,	V_149
"MCI Version: 0x%08x, major: 0x%04x, minor: 0x%02x\n"	,	L_29
devm_request_threaded_irq	,	F_62
CORE_HC_SELECT_IN_EN	,	V_77
CORE_CSR_CDC_DELAY_CFG	,	V_102
CORE_PWRCTL_IO_SUCCESS	,	V_148
pltfm_host	,	V_13
lock	,	V_32
core_mem	,	V_139
"Failed to remap registers\n"	,	L_27
sdhci_host	,	V_1
phase	,	V_28
msm_init_cm_dll	,	F_21
sdhci_pltfm_priv	,	F_4
clk	,	V_18
sdhci_msm_hs400	,	F_37
"clk_enable failed for iface_clk: %d\n"	,	L_34
msm_cm_dll_set_freq	,	F_20
sdhci_msm_host	,	V_14
sdhci_msm_get_min_clock	,	F_45
CORE_PWRCTL_STATUS	,	V_140
IRQ_HANDLED	,	V_152
CORE_START_CDC_TRAFFIC	,	V_95
mmc_ios	,	V_3
__func__	,	V_87
CORE_PWRCTL_BUS_OFF	,	V_144
CORE_DLL_CONFIG	,	V_25
wait_cnt	,	V_21
calib_done	,	V_86
CORE_VENDOR_SPEC_CAPABILITIES0	,	V_191
mmc_dev	,	F_13
"%s: CK_OUT_EN bit is not %d\n"	,	L_3
sdma_boundary	,	V_166
CORE_DDR_CONFIG	,	V_113
flags	,	V_10
CORE_CSR_CDC_GEN_CFG	,	V_92
CORE_DLL_EN	,	V_35
pwr_irq	,	V_192
CORE_HC_MCLK_SEL_DFLT	,	V_76
CORE_CK_OUT_EN	,	V_26
CORE_DLL_CLOCK_DISABLE	,	V_65
INT_MASK	,	V_141
sdhci_msm_hs400_dll_calibration	,	F_31
CORE_PWRCTL_IO_LOW	,	V_146
out	,	V_39
MAX_PHASES	,	V_44
"%s: Invalid phase selected=%d\n"	,	L_6
"%s: %s: Exit, ret %d\n"	,	L_12
clk_round_rate	,	F_44
INT_MAX	,	V_171
pm_runtime_disable	,	V_197
u16	,	T_3
"%s: %s: CDC calibration was not completed\n"	,	L_10
mmc_send_tuning	,	F_34
execute_tuning	,	V_196
clk_prepare_enable	,	F_56
CORE_FLL_CYCLE_CNT	,	V_69
calibration_done	,	V_83
ioaddr	,	V_24
CORE_TIMER_ENA	,	V_107
CORE_CDC_ERROR_CODE_MASK	,	V_110
sdhci_get_of_property	,	F_54
CORE_VENDOR_SPEC_POR_VAL	,	V_177
sdhci_pltfm_free	,	F_75
SDHCI_VENDOR_VER_SHIFT	,	V_183
msm_set_clock_rate_for_bus_mode	,	F_2
dll_status	,	V_111
platform_get_irq_byname	,	F_61
cnt	,	V_51
dll_lock	,	V_79
irq_ack	,	V_138
"Peripheral clk setup failed (%d)\n"	,	L_21
CMUX_SHIFT_PHASE_MASK	,	V_59
EINVAL	,	V_31
phase_table	,	V_40
use_14lpp_dll_reset	,	V_63
tuned_phases	,	V_118
sdhci_msm_pdata	,	V_165
udelay	,	F_14
CORE_VENDOR_SPEC	,	V_61
CDR_SELEXT_MASK	,	V_37
CORE_CDR_EXT_EN	,	V_34
data	,	V_151
__sdhci_msm_set_clock	,	F_46
sdhci_msm_cm_dll_sdc4_calibration	,	F_30
poll	,	V_20
CORE_CDC_OFFSET_CFG	,	V_103
pdev	,	V_158
sdhci_enable_clk	,	F_47
u32	,	T_2
"%s: Found good phase = %d\n"	,	L_14
host	,	V_2
CORE_CDC_T4_DLY_SEL	,	V_91
host_version	,	V_161
sdhci_msm_get_max_clock	,	F_43
ULONG_MAX	,	V_153
curr_max	,	V_49
CORE_CSR_CDC_STATUS0	,	V_108
CORE_DLL_LOCK	,	V_71
readl_relaxed_poll_timeout	,	F_27
"%s: Setting the tuning phase to %d\n"	,	L_15
SDHCI_CTRL_UHS_MASK	,	V_128
SDHCI_CTRL_UHS_SDR104	,	V_135
resource	,	V_159
timing	,	V_6
"%s: %s: Enter\n"	,	L_9
tuning_seq_cnt	,	V_117
PTR_ERR	,	F_52
CORE_DDR_200_CFG	,	V_90
spin_lock_irqsave	,	F_16
pclk_disable	,	V_174
CORE_HC_SELECT_IN_HS400	,	V_84
"Get pwr_irq failed (%d)\n"	,	L_31
MMC_TIMING_MMC_DDR52	,	V_8
CORE_CMD_DAT_TRACK_SEL	,	V_89
clk_set_rate	,	F_5
sdhci_msm_hc_select_mode	,	F_28
phases_15	,	V_57
pltfm_free	,	V_167
platform_get_drvdata	,	F_77
"pwr_irq"	,	L_30
"%s: Failed to calibrate DLL for hs400 mode (%d)\n"	,	L_17
SDHCI_HS400_TUNING	,	V_11
SDHCI_CAPABILITIES	,	V_188
CORE_CDC_SWITCH_BYPASS_OFF	,	V_93
CORE_CSR_CDC_CAL_TIMER_CFG1	,	V_99
CORE_CSR_CDC_CAL_TIMER_CFG0	,	V_98
phases_per_row	,	V_45
CORE_CSR_CDC_COARSE_CAL_CFG	,	V_101
pm_runtime_set_active	,	F_65
msm_config_cm_dll_phase	,	F_15
CORE_CDC_SLAVE_DDA_CFG	,	V_104
msm_hc_select_hs400	,	F_26
bus_clk_disable	,	V_173
sdhci_msm_voltage_switch	,	F_41
CORE_VENDOR_SPEC3	,	V_73
CORE_HC_SELECT_IN_MASK	,	V_78
sdhci_msm_set_uhs_signaling	,	F_38
"%s: %s: CM_DLL_SDC4 calibration was not completed\n"	,	L_13
IORESOURCE_MEM	,	V_175
mmc_hostname	,	F_7
pm_runtime_enable	,	F_66
total_phases	,	V_41
dev_name	,	F_63
ck_out_en	,	V_22
CMUX_SHIFT_PHASE_SHIFT	,	V_60
irqreturn_t	,	T_4
dev_warn	,	F_57
sdhci_add_host	,	F_69
CORE_SW_TRIG_FULL_CALIB	,	V_105
sdhci_msm_probe	,	F_49
SDHCI_VENDOR_VER_MASK	,	V_182
mmc_priv	,	F_33
pm_runtime_use_autosuspend	,	F_68
msm_hc_select_default	,	F_24
DIV_ROUND_CLOSEST_ULL	,	F_23
CORE_CSR_CDC_REFCOUNT_CFG	,	V_100
MMC_TIMING_UHS_SDR50	,	V_133
"%s: %s: CDC error code %d\n"	,	L_11
tuned_phase_cnt	,	V_119
sdhci_readw	,	F_39
CORE_DLL_PDN	,	V_67
SDHCI_CTRL_UHS_DDR50	,	V_136
CORE_CDR_EN	,	V_33
IS_ERR	,	F_51
