<profile>

<section name = "Vivado HLS Report for 'matrix_mult'" level="0">
<item name = "Date">Tue Sep 18 11:26:21 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">matrix_mult_prj</item>
<item name = "Solution">solution3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">5.00</item>
<item name = "Clock uncertainty (ns)">0.62</item>
<item name = "Estimated clock period (ns)">4.170</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">83, 83, 83, 83, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_Col">81, 81, 10, 3, 1, 25, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 3, -, -</column>
<column name="Expression">-, 0, 0, 330</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 204</column>
<column name="Register">0, -, 256, 32</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="matrix_mult_mac_mbkb_U1">matrix_mult_mac_mbkb, i0 + i1 * i2</column>
<column name="matrix_mult_mac_mbkb_U2">matrix_mult_mac_mbkb, i0 + i1 * i2</column>
<column name="matrix_mult_mac_mcud_U3">matrix_mult_mac_mcud, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_7_4_fu_421_p2">*, 0, 0, 41, 8, 8</column>
<column name="tmp_7_fu_434_p2">*, 0, 0, 41, 8, 8</column>
<column name="i_1_fu_239_p2">+, 0, 0, 12, 3, 1</column>
<column name="indvar_flatten_next_fu_233_p2">+, 0, 0, 15, 5, 1</column>
<column name="j_1_fu_355_p2">+, 0, 0, 12, 3, 1</column>
<column name="tmp_10_fu_344_p2">+, 0, 0, 13, 4, 3</column>
<column name="tmp_11_fu_383_p2">+, 0, 0, 15, 5, 4</column>
<column name="tmp_12_fu_295_p2">+, 0, 0, 15, 5, 4</column>
<column name="tmp_13_fu_306_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_14_fu_393_p2">+, 0, 0, 15, 6, 6</column>
<column name="tmp_1_fu_281_p2">+, 0, 0, 15, 6, 6</column>
<column name="tmp_4_fu_360_p2">+, 0, 0, 15, 6, 1</column>
<column name="tmp_8_4_fu_448_p2">+, 0, 0, 23, 16, 16</column>
<column name="tmp_8_fu_370_p2">+, 0, 0, 15, 6, 2</column>
<column name="tmp_9_fu_317_p2">+, 0, 0, 15, 6, 2</column>
<column name="tmp_s_fu_327_p2">+, 0, 0, 15, 6, 3</column>
<column name="ap_condition_154">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_170">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_72">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_92">and, 0, 0, 2, 1, 1</column>
<column name="exitcond_flatten_fu_227_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="exitcond_fu_245_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="j_mid2_fu_251_p3">select, 0, 0, 3, 1, 1</column>
<column name="tmp_mid2_v_fu_259_p3">select, 0, 0, 3, 1, 3</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="a_address0">21, 4, 5, 20</column>
<column name="a_address1">15, 3, 5, 15</column>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_194_p4">9, 2, 3, 6</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_183_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_j_phi_fu_205_p4">9, 2, 3, 6</column>
<column name="b_address0">21, 4, 5, 20</column>
<column name="b_address1">15, 3, 5, 15</column>
<column name="i_reg_190">9, 2, 3, 6</column>
<column name="indvar_flatten_reg_179">9, 2, 5, 10</column>
<column name="j_reg_201">9, 2, 3, 6</column>
<column name="reg_212">9, 2, 8, 16</column>
<column name="reg_217">9, 2, 8, 16</column>
<column name="reg_222">9, 2, 8, 16</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_load_reg_551">8, 0, 8, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="b_load_1_reg_581">8, 0, 8, 0</column>
<column name="exitcond_flatten_reg_477">1, 0, 1, 0</column>
<column name="i_reg_190">3, 0, 3, 0</column>
<column name="indvar_flatten_next_reg_481">5, 0, 5, 0</column>
<column name="indvar_flatten_reg_179">5, 0, 5, 0</column>
<column name="j_1_reg_556">3, 0, 3, 0</column>
<column name="j_mid2_reg_486">3, 0, 3, 0</column>
<column name="j_reg_201">3, 0, 3, 0</column>
<column name="reg_212">8, 0, 8, 0</column>
<column name="reg_217">8, 0, 8, 0</column>
<column name="reg_222">8, 0, 8, 0</column>
<column name="tmp1_reg_631">16, 0, 16, 0</column>
<column name="tmp2_reg_636">16, 0, 16, 0</column>
<column name="tmp3_reg_626">16, 0, 16, 0</column>
<column name="tmp_14_reg_576">6, 0, 6, 0</column>
<column name="tmp_14_reg_576_pp0_iter2_reg">6, 0, 6, 0</column>
<column name="tmp_1_reg_502">6, 0, 6, 0</column>
<column name="tmp_2_cast3_reg_516">3, 0, 5, 2</column>
<column name="tmp_7_4_reg_606">16, 0, 16, 0</column>
<column name="tmp_7_reg_611">16, 0, 16, 0</column>
<column name="tmp_8_4_reg_641">16, 0, 16, 0</column>
<column name="tmp_mid2_v_reg_495">3, 0, 3, 0</column>
<column name="exitcond_flatten_reg_477">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_mult, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_mult, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_mult, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_mult, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_mult, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_mult, return value</column>
<column name="a_address0">out, 5, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 8, ap_memory, a, array</column>
<column name="a_address1">out, 5, ap_memory, a, array</column>
<column name="a_ce1">out, 1, ap_memory, a, array</column>
<column name="a_q1">in, 8, ap_memory, a, array</column>
<column name="b_address0">out, 5, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 8, ap_memory, b, array</column>
<column name="b_address1">out, 5, ap_memory, b, array</column>
<column name="b_ce1">out, 1, ap_memory, b, array</column>
<column name="b_q1">in, 8, ap_memory, b, array</column>
<column name="prod_address0">out, 5, ap_memory, prod, array</column>
<column name="prod_ce0">out, 1, ap_memory, prod, array</column>
<column name="prod_we0">out, 1, ap_memory, prod, array</column>
<column name="prod_d0">out, 16, ap_memory, prod, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">4.17</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_5_4', matrix_mult.cpp:16">sext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_7_4', matrix_mult.cpp:16">mul, 4.17, 4.17, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
