// Seed: 2336809124
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
  assign module_2.id_46 = 0;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply1 id_3,
    input wire id_4
);
  assign id_6 = 1;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
endmodule
module module_2 #(
    parameter id_47 = 32'd94,
    parameter id_48 = 32'd73
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43
);
  input wire id_43;
  input wire id_42;
  inout wire id_41;
  inout wire id_40;
  output wire id_39;
  output wire id_38;
  inout wire id_37;
  inout wire id_36;
  inout wire id_35;
  inout wire id_34;
  inout wire id_33;
  inout wire id_32;
  input wire id_31;
  inout wire id_30;
  input wire id_29;
  output wire id_28;
  inout wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_44;
  wire id_45;
  always @(posedge id_36) begin : LABEL_0
    id_32 = 1;
    if (id_11 / id_6) begin : LABEL_0
      if (1) assert (1) $display(~(1), 1);
    end
  end
  module_0 modCall_1 (
      id_41,
      id_25,
      id_36
  );
  supply0 id_46 = id_11;
  defparam id_47.id_48 = id_37 - 1'b0;
endmodule
