# VHDL Shift Register Bug: Overwriting Instead of Shifting

This repository demonstrates a common error in VHDL when implementing a shift register.  The provided code attempts to create a shift register but instead simply overwrites the register's contents with the input data on each clock cycle. The solution shows the corrected implementation.