TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += ../../rtl/vga/vga_pixel_id.sv
TOPLEVEL = vga_pixel_id
MODULE = test_vga_pixel_id

include $(shell cocotb-config --makefiles)/Makefile.sim
