
*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 50644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 357.527 ; gain = 101.020
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:3]
	Parameter SUP_IDLE bound to: 2'b00 
	Parameter SUP_WAIT_MD bound to: 2'b01 
	Parameter SUP_PASS_PM bound to: 2'b10 
	Parameter MODE_NONE bound to: 2'b00 
	Parameter MODE_ADD bound to: 2'b01 
	Parameter MODE_MD bound to: 2'b10 
	Parameter MODE_TRIG bound to: 2'b11 
	Parameter G_IDLE bound to: 3'b000 
	Parameter G_WAIT_EQ bound to: 3'b001 
	Parameter G_ENTER_A bound to: 3'b010 
	Parameter G_ENTER_B bound to: 3'b011 
	Parameter G_ENTER_C bound to: 3'b100 
	Parameter G_ENTER_D bound to: 3'b101 
	Parameter G_PLOT bound to: 3'b110 
	Parameter CODE_E bound to: 5'b11100 
	Parameter CODE_R bound to: 5'b11110 
	Parameter SYM_EQ bound to: 5'b01110 
	Parameter SYM_SP bound to: 5'b11111 
	Parameter SYM_PLUS bound to: 5'b01010 
	Parameter SYM_MINUS bound to: 5'b01011 
	Parameter SYM_a bound to: 5'b11000 
	Parameter SYM_b bound to: 5'b11001 
	Parameter SYM_c bound to: 5'b11010 
	Parameter SYM_d bound to: 5'b11011 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter GREY bound to: 16'b1010110101010101 
	Parameter WHITE bound to: 16'b1111111111111111 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Clock_divider.v:24]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (1#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Clock_divider.v:24]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (2#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Oled_Display.v:36]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:156' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:374]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (3#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Ps2Interface.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:455]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:525]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (4#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/imports/Desktop/Mouse_Control.vhd:212]
INFO: [Synth 8-6157] synthesizing module 'keypad_ui' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:3]
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter GREY bound to: 16'b1010110101010101 
	Parameter BLUE bound to: 16'b0000000000011111 
	Parameter LIGHTBLUE bound to: 16'b0101111100111111 
	Parameter YELLOW bound to: 16'b1111111111100000 
	Parameter GREEN bound to: 16'b0000011111100000 
	Parameter RED bound to: 16'b1111100000000000 
	Parameter TRANSITION_DURATION bound to: 6'b011110 
	Parameter FLASH_DURATION bound to: 6'b001010 
	Parameter SPARK_MAX bound to: 6'b111100 
	Parameter SPARK_STEP bound to: 3'b001 
	Parameter SPARK bound to: 16'b1101001000100010 
INFO: [Synth 8-226] default block is never used [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:79]
INFO: [Synth 8-226] default block is never used [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:590]
WARNING: [Synth 8-6014] Unused sequential element mouse_l_d_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:467]
WARNING: [Synth 8-6014] Unused sequential element click_x_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:474]
WARNING: [Synth 8-6014] Unused sequential element click_y_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:475]
WARNING: [Synth 8-6014] Unused sequential element xi_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:484]
WARNING: [Synth 8-6014] Unused sequential element yi_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:484]
WARNING: [Synth 8-6014] Unused sequential element x_l_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:485]
WARNING: [Synth 8-6014] Unused sequential element y_l_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:485]
WARNING: [Synth 8-6014] Unused sequential element cx_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:587]
WARNING: [Synth 8-6014] Unused sequential element cy_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:588]
WARNING: [Synth 8-6014] Unused sequential element sym_clicked_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:591]
INFO: [Synth 8-6155] done synthesizing module 'keypad_ui' (5#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/keypad_ui.v:3]
INFO: [Synth 8-6157] synthesizing module 'sym_input_buffer' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/sym_input_buffer.v:3]
	Parameter MAX_LEN bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sym_input_buffer' (6#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/sym_input_buffer.v:3]
INFO: [Synth 8-6157] synthesizing module 'addsub_function' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:4]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter MAX_SCALE bound to: 9 - type: integer 
	Parameter WACC bound to: 80 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element result_emitted_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:95]
WARNING: [Synth 8-6014] Unused sequential element S_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:157]
WARNING: [Synth 8-6014] Unused sequential element a_al_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:159]
WARNING: [Synth 8-6014] Unused sequential element k_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:161]
WARNING: [Synth 8-6014] Unused sequential element t_al_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:165]
WARNING: [Synth 8-6014] Unused sequential element final_w_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:182]
WARNING: [Synth 8-6014] Unused sequential element S2_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:187]
WARNING: [Synth 8-6014] Unused sequential element a2_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:189]
WARNING: [Synth 8-6014] Unused sequential element k2_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:191]
WARNING: [Synth 8-6014] Unused sequential element t2_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:193]
WARNING: [Synth 8-6014] Unused sequential element trunc_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:204]
WARNING: [Synth 8-6014] Unused sequential element sext_trunc_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:205]
INFO: [Synth 8-6155] done synthesizing module 'addsub_function' (7#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:4]
INFO: [Synth 8-6157] synthesizing module 'muldiv_function' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/muldiv_function.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEC_PLACES bound to: 3 - type: integer 
	Parameter SUPPRESS_NEG_ZERO bound to: 1 - type: integer 
	Parameter SCALE_K bound to: 1000 - type: integer 
	Parameter WBIG bound to: 64 - type: integer 
	Parameter WN_DIV bound to: 64 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_PREP bound to: 3'b001 
	Parameter S_DIV_WAIT bound to: 3'b010 
	Parameter S_COMMIT bound to: 3'b011 
	Parameter S_EMIT bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'seq_udiv_64' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/seq_udiv.v:3]
	Parameter WN bound to: 64 - type: integer 
	Parameter WD bound to: 32 - type: integer 
	Parameter WQ bound to: 64 - type: integer 
	Parameter CNTW bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'seq_udiv_64' (8#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/seq_udiv.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/muldiv_function.v:244]
WARNING: [Synth 8-6014] Unused sequential element result_emitted_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/muldiv_function.v:152]
WARNING: [Synth 8-6014] Unused sequential element trunc_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/muldiv_function.v:286]
WARNING: [Synth 8-6014] Unused sequential element sext_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/muldiv_function.v:287]
WARNING: [Synth 8-5788] Register d_dividend_reg in module muldiv_function is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/muldiv_function.v:125]
WARNING: [Synth 8-5788] Register d_divisor_reg in module muldiv_function is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/muldiv_function.v:125]
INFO: [Synth 8-6155] done synthesizing module 'muldiv_function' (9#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/muldiv_function.v:3]
INFO: [Synth 8-6157] synthesizing module 'trig_unit_simple' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/trig_unit_simple.v:9]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEC_PLACES bound to: 4 - type: integer 
	Parameter TAN_EPS bound to: 64 - type: integer 
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_DIV bound to: 2'b01 
	Parameter ST_OUT bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'cordic16_deg' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/cordic16_deg.v:8]
	Parameter ANG_SCALE bound to: 14 - type: integer 
	Parameter XY_FRAC bound to: 16 - type: integer 
	Parameter DEG2Z bound to: 286 - type: integer 
	Parameter X0_INIT bound to: 39797 - type: integer 
	Parameter Z_EPS bound to: 16'sb0000000000000010 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_ITER bound to: 2'b01 
	Parameter S_OUT bound to: 2'b10 
WARNING: [Synth 8-6014] Unused sequential element x_next_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/cordic16_deg.v:100]
WARNING: [Synth 8-6014] Unused sequential element y_next_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/cordic16_deg.v:101]
WARNING: [Synth 8-6014] Unused sequential element z_next_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/cordic16_deg.v:102]
INFO: [Synth 8-6155] done synthesizing module 'cordic16_deg' (10#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/cordic16_deg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'trig_unit_simple' (11#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/trig_unit_simple.v:9]
INFO: [Synth 8-6157] synthesizing module 'dec_streamer_scaled' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:5]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter MAX_DIG bound to: 12 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_DIV bound to: 3'b001 
	Parameter S_PACK_SIGN bound to: 3'b010 
	Parameter S_PACK_PRED bound to: 3'b011 
	Parameter S_PACK_DOT bound to: 3'b100 
	Parameter S_PACK_ZEROS bound to: 3'b101 
	Parameter S_PACK_POST bound to: 3'b110 
	Parameter S_PACK_LEAD_ZERO bound to: 3'b111 
WARNING: [Synth 8-6014] Unused sequential element q_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:115]
WARNING: [Synth 8-6014] Unused sequential element t_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:116]
WARNING: [Synth 8-5788] Register tmp_reg[0] in module dec_streamer_scaled is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:105]
WARNING: [Synth 8-5788] Register tmp_reg[1] in module dec_streamer_scaled is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:105]
WARNING: [Synth 8-5788] Register tmp_reg[2] in module dec_streamer_scaled is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:105]
WARNING: [Synth 8-5788] Register tmp_reg[3] in module dec_streamer_scaled is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:105]
WARNING: [Synth 8-5788] Register tmp_reg[4] in module dec_streamer_scaled is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:105]
WARNING: [Synth 8-5788] Register tmp_reg[5] in module dec_streamer_scaled is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:105]
WARNING: [Synth 8-5788] Register tmp_reg[6] in module dec_streamer_scaled is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:105]
WARNING: [Synth 8-5788] Register tmp_reg[7] in module dec_streamer_scaled is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:105]
WARNING: [Synth 8-5788] Register tmp_reg[8] in module dec_streamer_scaled is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:105]
WARNING: [Synth 8-5788] Register tmp_reg[9] in module dec_streamer_scaled is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:105]
WARNING: [Synth 8-5788] Register tmp_reg[10] in module dec_streamer_scaled is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:105]
WARNING: [Synth 8-5788] Register tmp_reg[11] in module dec_streamer_scaled is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:105]
INFO: [Synth 8-6155] done synthesizing module 'dec_streamer_scaled' (12#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:5]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/seven_seg.v:4]
	Parameter b bound to: 7'b0000011 
	Parameter c bound to: 7'b1000110 
	Parameter d bound to: 7'b0100001 
	Parameter e bound to: 7'b0000110 
	Parameter h bound to: 7'b0001011 
	Parameter i bound to: 7'b1111001 
	Parameter n bound to: 7'b0101011 
	Parameter o bound to: 7'b0100011 
	Parameter t bound to: 7'b0000111 
	Parameter x bound to: 7'b0001001 
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (13#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/seven_seg.v:4]
INFO: [Synth 8-6157] synthesizing module 'sequential_radix_streamer' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:5]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter MAX_RES bound to: 12 - type: integer 
	Parameter FRAC_DIGS bound to: 8 - type: integer 
	Parameter S_IDLE bound to: 3'b000 
	Parameter S_DIV_INT bound to: 3'b001 
	Parameter S_INT_DIG bound to: 3'b010 
	Parameter S_FRAC bound to: 3'b011 
	Parameter S_FRAC_WAIT bound to: 3'b100 
	Parameter S_BUILD bound to: 3'b101 
	Parameter S_DONE bound to: 3'b110 
WARNING: [Synth 8-324] index 8 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 9 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 10 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 11 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 12 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 13 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 14 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 15 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 16 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 17 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 18 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 19 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 20 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 21 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 22 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 23 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 24 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 25 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 26 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 27 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 28 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 29 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 30 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 32 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 33 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 34 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 35 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 36 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 37 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 38 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 39 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 40 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 41 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 42 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 43 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 44 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 45 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 46 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 47 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 48 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 49 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 50 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 51 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 52 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 53 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 54 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 55 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 56 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 57 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 58 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 59 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 60 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 61 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-324] index 62 out of range [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:317]
WARNING: [Synth 8-6014] Unused sequential element mag_l_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:142]
WARNING: [Synth 8-6014] Unused sequential element int_part32_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:144]
WARNING: [Synth 8-6014] Unused sequential element base_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:194]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:194]
WARNING: [Synth 8-6014] Unused sequential element spare_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:248]
WARNING: [Synth 8-6014] Unused sequential element max_frac_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:249]
WARNING: [Synth 8-6014] Unused sequential element digit32_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:279]
WARNING: [Synth 8-6014] Unused sequential element pos_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:297]
WARNING: [Synth 8-6014] Unused sequential element idx_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:305]
WARNING: [Synth 8-6014] Unused sequential element spare_after_int_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:312]
WARNING: [Synth 8-5788] Register div_dividend_reg in module sequential_radix_streamer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:47]
WARNING: [Synth 8-5788] Register div_divisor_reg in module sequential_radix_streamer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:47]
WARNING: [Synth 8-5788] Register working_int_reg in module sequential_radix_streamer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:186]
WARNING: [Synth 8-5788] Register int_use_reg in module sequential_radix_streamer is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:218]
INFO: [Synth 8-6155] done synthesizing module 'sequential_radix_streamer' (14#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:5]
INFO: [Synth 8-6157] synthesizing module 'scale_control' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/scale_control.v:24]
INFO: [Synth 8-6155] done synthesizing module 'scale_control' (15#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/scale_control.v:24]
WARNING: [Synth 8-689] width (4) of port connection 'X_SCALE' does not match port width (5) of module 'scale_control' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:597]
WARNING: [Synth 8-689] width (4) of port connection 'Y_SCALE' does not match port width (5) of module 'scale_control' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:598]
INFO: [Synth 8-6157] synthesizing module 'Graph_Plot' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Graph_Plot.v:190]
	Parameter FRAC bound to: 8 - type: integer 
	Parameter Q025 bound to: 64 - type: integer 
	Parameter EPS0 bound to: 1 - type: integer 
	Parameter MARK_HALF_XINT bound to: 1 - type: integer 
	Parameter MARK_HALF_YINT bound to: 1 - type: integer 
	Parameter COL_BG bound to: 16'b0000000000000000 
	Parameter COL_AXIS bound to: 16'b1111111111111111 
	Parameter COL_CURVE bound to: 16'b1111100000000000 
	Parameter COL_XINT bound to: 16'b0000011111100000 
	Parameter COL_YINT bound to: 16'b1111111111100000 
INFO: [Synth 8-6155] done synthesizing module 'Graph_Plot' (16#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Graph_Plot.v:190]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:675]
INFO: [Synth 8-6157] synthesizing module 'Output_strip' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Output_strip.v:6]
	Parameter DISP_W bound to: 96 - type: integer 
	Parameter DISP_H bound to: 64 - type: integer 
	Parameter TOP_GAP bound to: 2 - type: integer 
	Parameter CELL_W bound to: 10 - type: integer 
	Parameter CELL_H bound to: 14 - type: integer 
	Parameter PAD_L bound to: 2 - type: integer 
	Parameter PAD_T bound to: 1 - type: integer 
	Parameter PAD_B bound to: 1 - type: integer 
	Parameter MAX_LEN bound to: 32 - type: integer 
	Parameter MAX_RES bound to: 12 - type: integer 
	Parameter CARET_W_PX bound to: 2 - type: integer 
	Parameter STRIP_H bound to: 16 - type: integer 
	Parameter YBOT_TOP bound to: 48 - type: integer 
	Parameter VCAP bound to: 9 - type: integer 
	Parameter VCAP_TOP bound to: 7 - type: integer 
	Parameter PITCH_TOP bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Output_strip' (17#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Output_strip.v:6]
WARNING: [Synth 8-6014] Unused sequential element stored_a_buf_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:660]
WARNING: [Synth 8-6014] Unused sequential element stored_a_len_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:660]
WARNING: [Synth 8-6014] Unused sequential element stored_b_buf_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:661]
WARNING: [Synth 8-6014] Unused sequential element stored_b_len_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:661]
WARNING: [Synth 8-6014] Unused sequential element stored_c_buf_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:662]
WARNING: [Synth 8-6014] Unused sequential element stored_c_len_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:662]
WARNING: [Synth 8-6014] Unused sequential element stored_d_buf_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:663]
WARNING: [Synth 8-6014] Unused sequential element stored_d_len_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:663]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (18#1) [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:3]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JXADC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 489.820 ; gain = 233.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 489.820 ; gain = 233.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 489.820 ; gain = 233.312
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/constrs_1/new/basys_3.xdc]
Finished Parsing XDC File [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/constrs_1/new/basys_3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/constrs_1/new/basys_3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 863.270 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 863.270 ; gain = 606.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 863.270 ; gain = 606.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 863.270 ; gain = 606.762
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "desired_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sym" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sym_clicked" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/sym_input_buffer.v:23]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:171]
INFO: [Synth 8-5546] ROM "term_scale" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "term_frac_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "have_acc" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "have_acc" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "d_start" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div0_latch" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "res_neg0" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/muldiv_function.v:95]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/muldiv_function.v:111]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/cordic16_deg.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/cordic16_deg.v:99]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/cordic16_deg.v:99]
INFO: [Synth 8-5546] ROM "st" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'st_reg' in module 'cordic16_deg'
INFO: [Synth 8-4471] merging register 'sign_en_reg' into 'neg_l_reg' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:82]
WARNING: [Synth 8-6014] Unused sequential element sign_en_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:82]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:87]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:54]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/dec_streamer.v:87]
INFO: [Synth 8-5544] ROM "tmp" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "tmp_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "n" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "base" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "int_digits_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_digits_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_digits_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_digits_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_digits_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_digits_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_digits_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_digits_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_digits_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_digits_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_digits_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "int_digits_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frac_digits_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frac_digits_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frac_digits_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frac_digits_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frac_digits_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frac_digits_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frac_digits_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "frac_digits_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "glyph_map" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map62" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map63" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map64" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map65" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map66" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map4" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map67" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map5" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map68" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map6" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map69" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map7" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map8" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map9" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map10" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map11" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map12" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "glyph_map14" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/scale_control.v:50]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/scale_control.v:54]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Output_strip.v:381]
INFO: [Synth 8-5546] ROM "tok_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w4" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w6" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w7" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w8" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w9" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w11" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w12" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w13" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w15" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w16" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w17" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w18" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w19" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w20" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w21" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w22" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w25" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w26" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w27" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w28" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tok_w29" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'sety_reg' into 'setx_reg' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:89]
INFO: [Synth 8-4471] merging register 'seed_valid_r_reg' into 'sup_to_add_pulse_reg' [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:310]
WARNING: [Synth 8-6014] Unused sequential element sety_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:89]
WARNING: [Synth 8-6014] Unused sequential element seed_valid_r_reg was removed.  [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:310]
INFO: [Synth 8-802] inferred FSM for state register 'sup_state_reg' in module 'Top_Student'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                               00 |                               00
                  S_ITER |                               01 |                               01
                   S_OUT |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'st_reg' using encoding 'sequential' in module 'cordic16_deg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SUP_IDLE |                              001 |                               00
             SUP_WAIT_MD |                              010 |                               01
             SUP_PASS_PM |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sup_state_reg' using encoding 'one-hot' in module 'Top_Student'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 863.270 ; gain = 606.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |sequential_radix_streamer__GB0 |           1|     39904|
|2     |sequential_radix_streamer__GB1 |           1|     15723|
|3     |sequential_radix_streamer__GB2 |           1|     27906|
|4     |sequential_radix_streamer__GB3 |           1|     10582|
|5     |sequential_radix_streamer__GB4 |           1|     14264|
|6     |Top_Student__GCB0              |           1|     27377|
|7     |Top_Student__GCB1              |           1|     13873|
|8     |Top_Student__GCB2              |           1|     15710|
|9     |Top_Student__GCB3              |           1|     17830|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     80 Bit       Adders := 2     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 4     
	   2 Input     64 Bit       Adders := 17    
	   2 Input     46 Bit       Adders := 3     
	   3 Input     33 Bit       Adders := 4     
	   2 Input     32 Bit       Adders := 93    
	   3 Input     32 Bit       Adders := 12    
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 7     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 40    
	   3 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 22    
	   2 Input      6 Bit       Adders := 20    
	   7 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 27    
	   3 Input      4 Bit       Adders := 7     
	   2 Input      3 Bit       Adders := 5     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	              160 Bit    Registers := 2     
	               80 Bit    Registers := 1     
	               64 Bit    Registers := 11    
	               60 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 24    
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 5     
	               12 Bit    Registers := 10    
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 15    
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 51    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 131   
+---Multipliers : 
	                31x80  Multipliers := 1     
	                32x32  Multipliers := 1     
	                32x64  Multipliers := 3     
	                64x64  Multipliers := 6     
	                31x33  Multipliers := 1     
	                11x64  Multipliers := 1     
	                14x32  Multipliers := 2     
	                 4x32  Multipliers := 72    
+---Muxes : 
	   2 Input    160 Bit        Muxes := 9     
	   2 Input     80 Bit        Muxes := 9     
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 15    
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 134   
	   2 Input     40 Bit        Muxes := 6     
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 180   
	   8 Input     32 Bit        Muxes := 3     
	   3 Input     32 Bit        Muxes := 6     
	  32 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	  12 Input     30 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 20    
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 2     
	   3 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 14    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 4     
	  37 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 21    
	   8 Input      6 Bit        Muxes := 3     
	  32 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 24    
	   2 Input      5 Bit        Muxes := 53    
	  32 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 10    
	   2 Input      4 Bit        Muxes := 41    
	   4 Input      4 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   3 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 37    
	   4 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 61    
	   2 Input      1 Bit        Muxes := 248   
	   7 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 22    
	   4 Input      1 Bit        Muxes := 8     
	   6 Input      1 Bit        Muxes := 13    
	  23 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   2 Input     13 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Multipliers : 
	                 4x32  Multipliers := 7     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 3     
	   2 Input     60 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 25    
	   2 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 49    
	   7 Input      1 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 10    
Module seq_udiv_64__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sequential_radix_streamer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 68    
	   3 Input     32 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 17    
	   2 Input      6 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                32x32  Multipliers := 1     
	                 4x32  Multipliers := 65    
+---Muxes : 
	   8 Input     64 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 127   
	   2 Input     32 Bit        Muxes := 129   
	   8 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   8 Input      6 Bit        Muxes := 2     
	   8 Input      5 Bit        Muxes := 24    
	   2 Input      5 Bit        Muxes := 24    
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 36    
	   2 Input      1 Bit        Muxes := 23    
Module clock_divider__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module sym_input_buffer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module sym_input_buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              160 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input    160 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module scale_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Graph_Plot 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 3     
	   2 Input     64 Bit       Adders := 11    
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
+---Multipliers : 
	                32x64  Multipliers := 3     
	                64x64  Multipliers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 2     
Module Output_strip 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 36    
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   4 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 36    
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 35    
	   5 Input      1 Bit        Muxes := 1     
Module dec_streamer_scaled 
Detailed RTL Component Info : 
+---Adders : 
	   7 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 7     
	   3 Input      4 Bit       Adders := 3     
+---Registers : 
	               60 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 20    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     60 Bit        Muxes := 4     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   8 Input      4 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   8 Input      1 Bit        Muxes := 25    
Module cordic16_deg 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 5     
Module seq_udiv_64__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module trig_unit_simple 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     46 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Multipliers : 
	                14x32  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
Module addsub_function 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     80 Bit       Adders := 2     
	   3 Input     80 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      4 Bit       Adders := 2     
+---Registers : 
	               80 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Multipliers : 
	                31x80  Multipliers := 1     
	                31x33  Multipliers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 9     
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 29    
Module clock_divider__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module seven_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 3     
	   4 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module seq_udiv_64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module muldiv_function 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 6     
	   3 Input     64 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 4     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Multipliers : 
	                11x64  Multipliers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 6     
	   6 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 5     
	  12 Input     30 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 13    
Module keypad_ui 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 6     
	   6 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 19    
	  23 Input      1 Bit        Muxes := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JXADC[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[15]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[5]
INFO: [Synth 8-5544] ROM "base" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/bin_streamer.v:262]
DSP Report: Generating DSP div_dividend0, operation Mode is: A*B.
DSP Report: operator div_dividend0 is absorbed into DSP div_dividend0.
DSP Report: operator div_dividend0 is absorbed into DSP div_dividend0.
DSP Report: Generating DSP div_dividend0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator div_dividend0 is absorbed into DSP div_dividend0.
DSP Report: operator div_dividend0 is absorbed into DSP div_dividend0.
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[38]' (FDE) to 'div_dividend_reg[39]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[39]' (FDE) to 'div_dividend_reg[40]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[40]' (FDE) to 'div_dividend_reg[41]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[41]' (FDE) to 'div_dividend_reg[42]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[42]' (FDE) to 'div_dividend_reg[43]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[43]' (FDE) to 'div_dividend_reg[44]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[44]' (FDE) to 'div_dividend_reg[45]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[45]' (FDE) to 'div_dividend_reg[46]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[46]' (FDE) to 'div_dividend_reg[47]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[47]' (FDE) to 'div_dividend_reg[48]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[48]' (FDE) to 'div_dividend_reg[49]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[49]' (FDE) to 'div_dividend_reg[50]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[50]' (FDE) to 'div_dividend_reg[51]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[51]' (FDE) to 'div_dividend_reg[52]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[52]' (FDE) to 'div_dividend_reg[53]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[53]' (FDE) to 'div_dividend_reg[54]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[54]' (FDE) to 'div_dividend_reg[55]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[55]' (FDE) to 'div_dividend_reg[56]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[56]' (FDE) to 'div_dividend_reg[57]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[57]' (FDE) to 'div_dividend_reg[58]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[58]' (FDE) to 'div_dividend_reg[59]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[59]' (FDE) to 'div_dividend_reg[60]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[60]' (FDE) to 'div_dividend_reg[61]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[61]' (FDE) to 'div_dividend_reg[62]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[62]' (FDE) to 'div_dividend_reg[63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_dividend_reg[63] )
INFO: [Synth 8-3886] merging instance 'pow10_l_reg[20]' (FDCE) to 'pow10_l_reg[23]'
INFO: [Synth 8-3886] merging instance 'pow10_l_reg[21]' (FDCE) to 'pow10_l_reg[22]'
INFO: [Synth 8-3886] merging instance 'pow10_l_reg[25]' (FDCE) to 'pow10_l_reg[29]'
INFO: [Synth 8-3886] merging instance 'pow10_l_reg[27]' (FDCE) to 'pow10_l_reg[29]'
INFO: [Synth 8-3886] merging instance 'pow10_l_reg[28]' (FDCE) to 'pow10_l_reg[29]'
INFO: [Synth 8-3886] merging instance 'pow10_l_reg[30]' (FDCE) to 'pow10_l_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\pow10_l_reg[31] )
INFO: [Synth 8-3886] merging instance 'pow10_l_reg[11]' (FDCE) to 'pow10_l_reg[29]'
INFO: [Synth 8-3886] merging instance 'pow10_l_reg[22]' (FDCE) to 'pow10_l_reg[26]'
INFO: [Synth 8-3886] merging instance 'div_divisor_reg[20]' (FDE) to 'div_divisor_reg[23]'
INFO: [Synth 8-3886] merging instance 'div_divisor_reg[21]' (FDE) to 'div_divisor_reg[22]'
INFO: [Synth 8-3886] merging instance 'div_divisor_reg[25]' (FDE) to 'div_divisor_reg[29]'
INFO: [Synth 8-3886] merging instance 'div_divisor_reg[27]' (FDE) to 'div_divisor_reg[29]'
INFO: [Synth 8-3886] merging instance 'div_divisor_reg[28]' (FDE) to 'div_divisor_reg[29]'
INFO: [Synth 8-3886] merging instance 'div_dividend_reg[63]' (FDE) to 'div_divisor_reg[30]'
INFO: [Synth 8-3886] merging instance 'div_divisor_reg[30]' (FDE) to 'div_divisor_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\div_divisor_reg[31] )
INFO: [Synth 8-3886] merging instance 'div_divisor_reg[11]' (FDE) to 'div_divisor_reg[29]'
INFO: [Synth 8-3886] merging instance 'div_divisor_reg[22]' (FDE) to 'div_divisor_reg[26]'
INFO: [Synth 8-3886] merging instance 'u_div/divs_reg_reg[20]' (FDCE) to 'u_div/divs_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'u_div/divs_reg_reg[21]' (FDCE) to 'u_div/divs_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'u_div/divs_reg_reg[25]' (FDCE) to 'u_div/divs_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'u_div/divs_reg_reg[27]' (FDCE) to 'u_div/divs_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'u_div/divs_reg_reg[28]' (FDCE) to 'u_div/divs_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_div/divs_reg_reg[11]' (FDCE) to 'u_div/divs_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'u_div/divs_reg_reg[22]' (FDCE) to 'u_div/divs_reg_reg[26]'
WARNING: [Synth 8-3332] Sequential element (divs_reg_reg[31]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (divs_reg_reg[30]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (rem_reg[32]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[63]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[62]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[61]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[60]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[59]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[58]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[57]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[56]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[55]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[54]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[53]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[52]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[51]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[50]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[49]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[48]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[47]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[46]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[45]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[44]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[43]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[42]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[41]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[40]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[39]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[38]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[37]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[36]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[35]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[34]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[33]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3332] Sequential element (quotient_reg[32]) is unused and will be removed from module seq_udiv_64__1.
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port P[5] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O28[5] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O28[1] driven by constant 1
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O29[5] driven by constant 1
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O29[4] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O29[3] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O29[1] driven by constant 1
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O30[5] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O30[4] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O30[3] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O30[1] driven by constant 1
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O31[5] driven by constant 1
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O31[4] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O33[5] driven by constant 1
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O33[4] driven by constant 1
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O33[1] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O34[5] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O34[4] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O34[3] driven by constant 1
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O34[1] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O35[5] driven by constant 0
WARNING: [Synth 8-3917] design sequential_radix_streamer__GB4 has port O40[1] driven by constant 0
INFO: [Synth 8-3886] merging instance 'slots_allowed_reg[0]' (FDCE) to 'slots_allowed_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\slots_allowed_reg[3] )
INFO: [Synth 8-3886] merging instance 'slots_allowed_reg[4]' (FDCE) to 'slots_allowed_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\slots_allowed_reg[5] )
INFO: [Synth 8-3886] merging instance 'int_use_reg[4]' (FDE) to 'int_use_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\int_use_reg[5] )
INFO: [Synth 8-5545] ROM "div1k/desired_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "divSlow/desired_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Graph_Plot.v:223]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Graph_Plot.v:225]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Graph_Plot.v:227]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Graph_Plot.v:223]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Graph_Plot.v:225]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Graph_Plot.v:227]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Graph_Plot.v:223]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Graph_Plot.v:225]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Graph_Plot.v:227]
DSP Report: Generating DSP poly_q_return7, operation Mode is: A*B.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: Generating DSP poly_q_return7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: Generating DSP poly_q_return7, operation Mode is: A*B.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: Generating DSP poly_q_return7, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: Generating DSP poly_q_return7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: Generating DSP poly_q_return7, operation Mode is: A*B.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: Generating DSP poly_q_return7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: Generating DSP poly_q_return7, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: Generating DSP poly_q_return4, operation Mode is: A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return1, operation Mode is: A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q0_return7, operation Mode is: A*B.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: Generating DSP poly_q0_return7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: Generating DSP poly_q0_return7, operation Mode is: A*B.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: Generating DSP poly_q0_return7, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: Generating DSP poly_q0_return7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: Generating DSP poly_q0_return7, operation Mode is: A*B.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: Generating DSP poly_q0_return7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: Generating DSP poly_q0_return7, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q1_return7, operation Mode is: A*B.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: Generating DSP poly_q1_return7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: Generating DSP poly_q1_return7, operation Mode is: A*B.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: Generating DSP poly_q1_return7, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: Generating DSP poly_q1_return7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: Generating DSP poly_q1_return7, operation Mode is: A*B.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: Generating DSP poly_q1_return7, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: Generating DSP poly_q1_return7, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: PCIN+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
INFO: [Synth 8-5545] ROM "divSlow/desired_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div1k/desired_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (buffer_bus_reg[159]) is unused and will be removed from module sym_input_buffer.
WARNING: [Synth 8-3332] Sequential element (buffer_bus_reg[158]) is unused and will be removed from module sym_input_buffer.
WARNING: [Synth 8-3332] Sequential element (buffer_bus_reg[157]) is unused and will be removed from module sym_input_buffer.
WARNING: [Synth 8-3332] Sequential element (buffer_bus_reg[156]) is unused and will be removed from module sym_input_buffer.
WARNING: [Synth 8-3332] Sequential element (buffer_bus_reg[155]) is unused and will be removed from module sym_input_buffer.
WARNING: [Synth 8-3332] Sequential element (buffer_bus_reg[154]) is unused and will be removed from module sym_input_buffer.
WARNING: [Synth 8-3332] Sequential element (buffer_bus_reg[153]) is unused and will be removed from module sym_input_buffer.
WARNING: [Synth 8-3332] Sequential element (buffer_bus_reg[152]) is unused and will be removed from module sym_input_buffer.
WARNING: [Synth 8-3332] Sequential element (buffer_bus_reg[151]) is unused and will be removed from module sym_input_buffer.
WARNING: [Synth 8-3332] Sequential element (buffer_bus_reg[150]) is unused and will be removed from module sym_input_buffer.
INFO: [Synth 8-5545] ROM "n" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "cnt" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[0][2]' (FDC) to 'u_strip/vpref_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[0][3]' (FDC) to 'u_strip/vpref_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[0][4]' (FDC) to 'u_strip/vpref_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[0][5]' (FDC) to 'u_strip/vpref_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[0][7]' (FDC) to 'u_strip/vpref_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[0][6]' (FDC) to 'u_strip/vpref_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_stream/out_idx_reg[4]' (FDCE) to 'u_stream/out_idx_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_stream/\out_idx_reg[5] )
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[0][0]' (FDC) to 'u_strip/vpref_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_strip/\vpref_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[1][7]' (FDC) to 'u_strip/vpref_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[1][6]' (FDC) to 'u_strip/vpref_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[1][5]' (FDC) to 'u_strip/vpref_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[1][4]' (FDC) to 'u_strip/vpref_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[1][3]' (FDC) to 'u_strip/vpref_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[1][2]' (FDC) to 'u_strip/vpref_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[0][1]' (FDC) to 'u_strip/vpref_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[2][3]' (FDC) to 'u_strip/vpref_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[2][4]' (FDC) to 'u_strip/vpref_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[2][5]' (FDC) to 'u_strip/vpref_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[2][6]' (FDC) to 'u_strip/vpref_reg[2][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_strip/\vpref_reg[2][7] )
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[3][7]' (FDC) to 'u_strip/vpref_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[3][6]' (FDC) to 'u_strip/vpref_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[3][5]' (FDC) to 'u_strip/vpref_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[3][4]' (FDC) to 'u_strip/vpref_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[2][7]' (FDC) to 'u_strip/vpref_reg[4][5]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[4][5]' (FDC) to 'u_strip/vpref_reg[4][6]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[4][6]' (FDC) to 'u_strip/vpref_reg[4][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_strip/\vpref_reg[4][7] )
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[5][7]' (FDC) to 'u_strip/vpref_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[5][6]' (FDC) to 'u_strip/vpref_reg[6][7]'
INFO: [Synth 8-3886] merging instance 'u_strip/vpref_reg[4][7]' (FDC) to 'u_strip/vpref_reg[6][7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_strip/\vpref_reg[6][7] )
WARNING: [Synth 8-3332] Sequential element (vpref_reg[6][7]) is unused and will be removed from module Output_strip.
WARNING: [Synth 8-3332] Sequential element (done_reg) is unused and will be removed from module dec_streamer_scaled.
WARNING: [Synth 8-3332] Sequential element (out_idx_reg[5]) is unused and will be removed from module dec_streamer_scaled.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_stream/\len_reg[5] )
WARNING: [Synth 8-3332] Sequential element (len_reg[5]) is unused and will be removed from module dec_streamer_scaled.
DSP Report: Generating DSP z_tmp, operation Mode is: A*(B:0x11e).
DSP Report: operator z_tmp is absorbed into DSP z_tmp.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:162]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:168]
DSP Report: Generating DSP a_al0, operation Mode is: A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: Generating DSP a_al0, operation Mode is: A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: Generating DSP a_al0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: Generating DSP a_al0, operation Mode is: PCIN+A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: Generating DSP a_al0, operation Mode is: A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: Generating DSP a_al0, operation Mode is: PCIN+A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: Generating DSP a_al0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: Generating DSP a_al0, operation Mode is: A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: Generating DSP a_al0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: Generating DSP a_al0, operation Mode is: PCIN+A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: Generating DSP t_al0, operation Mode is: A*B.
DSP Report: operator t_al0 is absorbed into DSP t_al0.
DSP Report: operator t_al0 is absorbed into DSP t_al0.
DSP Report: Generating DSP t_al0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator t_al0 is absorbed into DSP t_al0.
DSP Report: operator t_al0 is absorbed into DSP t_al0.
DSP Report: Generating DSP t_al0, operation Mode is: A*B.
DSP Report: operator t_al0 is absorbed into DSP t_al0.
DSP Report: operator t_al0 is absorbed into DSP t_al0.
DSP Report: Generating DSP t_al0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator t_al0 is absorbed into DSP t_al0.
DSP Report: operator t_al0 is absorbed into DSP t_al0.
INFO: [Synth 8-3886] merging instance 'u_trig_simple/angle_value_reg[10]' (FDCE) to 'u_trig_simple/angle_value_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_trig_simple/\angle_value_reg[11] )
WARNING: [Synth 8-3332] Sequential element (u_cordic/busy_reg) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/rem_reg[32]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[63]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[62]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[61]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[60]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[59]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[58]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[57]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[56]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[55]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[54]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[53]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[52]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[51]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[50]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[49]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[48]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[47]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[46]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[45]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[44]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[43]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[42]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[41]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[40]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[39]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[38]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[37]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[36]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[35]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[34]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[33]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (tan_div/quotient_reg[32]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (angle_value_reg[11]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[15]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[14]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[13]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[12]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[11]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[10]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[9]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[8]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[7]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[6]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[5]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[4]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[3]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[2]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[1]) is unused and will be removed from module trig_unit_simple.
WARNING: [Synth 8-3332] Sequential element (res_low16_reg[0]) is unused and will be removed from module trig_unit_simple.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "u_1khz/desired_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "have_acc" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "have_acc" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "res_neg0" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "div0_latch" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "d_start" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
DSP Report: Generating DSP w1, operation Mode is: A*B.
DSP Report: operator w1 is absorbed into DSP w1.
DSP Report: operator w1 is absorbed into DSP w1.
DSP Report: Generating DSP w1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w1 is absorbed into DSP w1.
DSP Report: operator w1 is absorbed into DSP w1.
DSP Report: Generating DSP w1, operation Mode is: A*B.
DSP Report: operator w1 is absorbed into DSP w1.
DSP Report: operator w1 is absorbed into DSP w1.
DSP Report: Generating DSP w1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator w1 is absorbed into DSP w1.
DSP Report: operator w1 is absorbed into DSP w1.
DSP Report: Generating DSP prod_mul, operation Mode is: A*B.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: Generating DSP prod_mul, operation Mode is: A*B.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: Generating DSP prod_mul, operation Mode is: PCIN+A*B.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: Generating DSP prod_mul, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: Generating DSP prod_mul, operation Mode is: A*B.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: Generating DSP prod_mul, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: Generating DSP prod_mul, operation Mode is: PCIN+A*B.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
DSP Report: operator prod_mul is absorbed into DSP prod_mul.
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "desired_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'init_state_reg[0]' (FDCE) to 'value_reg[6]'
INFO: [Synth 8-3886] merging instance 'init_state_reg[1]' (FDCE) to 'value_reg[5]'
INFO: [Synth 8-3886] merging instance 'value_reg[0]' (FDCE) to 'value_reg[4]'
INFO: [Synth 8-3886] merging instance 'value_reg[1]' (FDCE) to 'value_reg[4]'
INFO: [Synth 8-3886] merging instance 'value_reg[2]' (FDCE) to 'value_reg[4]'
INFO: [Synth 8-3886] merging instance 'value_reg[3]' (FDCE) to 'value_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_mouse/x_max_reg[0]' (FDRE) to 'u_mouse/x_max_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_mouse/x_max_reg[1]' (FDRE) to 'u_mouse/x_max_reg[2]'
INFO: [Synth 8-3886] merging instance 'u_mouse/x_max_reg[2]' (FDRE) to 'u_mouse/x_max_reg[3]'
INFO: [Synth 8-3886] merging instance 'u_mouse/x_max_reg[3]' (FDRE) to 'u_mouse/x_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'value_reg[7]' (FDCE) to 'value_reg[11]'
INFO: [Synth 8-3886] merging instance 'value_reg[8]' (FDCE) to 'value_reg[11]'
INFO: [Synth 8-3886] merging instance 'value_reg[9]' (FDCE) to 'value_reg[11]'
INFO: [Synth 8-3886] merging instance 'value_reg[11]' (FDCE) to 'value_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\value_reg[10] )
INFO: [Synth 8-3886] merging instance 'u_mouse/y_max_reg[0]' (FDRE) to 'u_mouse/y_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_mouse/y_max_reg[1]' (FDRE) to 'u_mouse/y_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_mouse/y_max_reg[2]' (FDRE) to 'u_mouse/y_max_reg[4]'
INFO: [Synth 8-3886] merging instance 'u_mouse/y_max_reg[3]' (FDRE) to 'u_mouse/y_max_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_keypad/mouse_l_debounce_cnt_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_keypad/last_padB_x_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_seven_seg/an_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_keypad/spark_y_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:53 . Memory (MB): peak = 863.270 ; gain = 606.762
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 148, Available = 90. Use report_utilization command for details.
DSP Debug: swapped A/B pins for adder 0000011FD758F510
DSP Debug: swapped A/B pins for adder 0000011FD48AAC30
DSP Debug: swapped A/B pins for adder 0000011FD48A2110
DSP Debug: swapped A/B pins for adder 0000011FD5E98440
DSP Debug: swapped A/B pins for adder 0000011FD69BB280
DSP Debug: swapped A/B pins for adder 0000011FD98CD590
DSP Debug: swapped A/B pins for adder 0000011FD98D66B0
DSP Debug: swapped A/B pins for adder 0000011FD5CFC290
DSP Report: Generating DSP poly_q_return7, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: Generating DSP poly_q_return7, operation Mode is (post resource management): C+A*B.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: operator poly_q_return7 is absorbed into DSP poly_q_return7.
DSP Report: Generating DSP poly_q_return4, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: operator poly_q_return4 is absorbed into DSP poly_q_return4.
DSP Report: Generating DSP poly_q_return1, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: operator poly_q_return1 is absorbed into DSP poly_q_return1.
DSP Report: Generating DSP poly_q0_return7, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: Generating DSP poly_q0_return7, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: Generating DSP poly_q0_return7, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: operator poly_q0_return7 is absorbed into DSP poly_q0_return7.
DSP Report: Generating DSP poly_q0_return4, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: operator poly_q0_return4 is absorbed into DSP poly_q0_return4.
DSP Report: Generating DSP poly_q0_return1, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q0_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: operator poly_q0_return1 is absorbed into DSP poly_q0_return1.
DSP Report: Generating DSP poly_q1_return7, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: Generating DSP poly_q1_return7, operation Mode is (post resource management): C+A*B.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: operator poly_q1_return7 is absorbed into DSP poly_q1_return7.
DSP Report: Generating DSP poly_q1_return4, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return4, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: operator poly_q1_return4 is absorbed into DSP poly_q1_return4.
DSP Report: Generating DSP poly_q1_return1, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is (post resource management): A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP poly_q1_return1, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: operator poly_q1_return1 is absorbed into DSP poly_q1_return1.
DSP Report: Generating DSP a_al0, operation Mode is (post resource management): A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: Generating DSP a_al0, operation Mode is (post resource management): (PCIN>>17)+A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: Generating DSP a_al0, operation Mode is (post resource management): PCIN+A*B.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
DSP Report: operator a_al0 is absorbed into DSP a_al0.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------+---------------+----------------+
|Module Name  | RTL Object | Depth x Width | Implemented As | 
+-------------+------------+---------------+----------------+
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|keypad_ui    | colmask    | 32x5          | LUT            | 
|Output_strip | colmask    | 32x5          | LUT            | 
|Output_strip | colmask    | 32x5          | LUT            | 
|Output_strip | colmask    | 32x5          | LUT            | 
|Output_strip | colmask    | 32x5          | LUT            | 
|Output_strip | colmask    | 32x5          | LUT            | 
|Output_strip | colmask    | 32x5          | LUT            | 
|Output_strip | colmask    | 32x5          | LUT            | 
|Output_strip | colmask    | 32x5          | LUT            | 
|Output_strip | colmask    | 32x5          | LUT            | 
|Output_strip | colmask    | 32x5          | LUT            | 
|Output_strip | colmask    | 32x5          | LUT            | 
|Output_strip | colmask    | 32x5          | LUT            | 
+-------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+-------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                    | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sequential_radix_streamer__GB1 | A*B            | 18     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|sequential_radix_streamer__GB1 | (PCIN>>17)+A*B | 16     | 7      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 15     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Graph_Plot                     | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|cordic16_deg                   | A*(B:0x11e)    | 13     | 10     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | A*B            | 14     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | PCIN+A*B       | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | A*B            | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | (PCIN>>17)+A*B | 16     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|addsub_function                | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv_function                | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv_function                | (PCIN>>17)+A*B | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv_function                | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv_function                | (PCIN>>17)+A*B | 18     | 14     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv_function                | A*B            | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv_function                | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv_function                | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv_function                | (PCIN>>17)+A*B | 13     | 13     | -      | -      | 13     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv_function                | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv_function                | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|muldiv_function                | PCIN+A*B       | 18     | 18     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:92]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:92]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:92]

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |sequential_radix_streamer__GB0 |           1|       675|
|2     |sequential_radix_streamer__GB1 |           1|     11386|
|3     |sequential_radix_streamer__GB2 |           1|     10820|
|4     |sequential_radix_streamer__GB3 |           1|       694|
|5     |sequential_radix_streamer__GB4 |           1|      1670|
|6     |Top_Student__GCB0              |           1|     22151|
|7     |Top_Student__GCB1              |           1|      9272|
|8     |Top_Student__GCB2              |           1|     14372|
|9     |Top_Student__GCB3              |           1|     23028|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:39 ; elapsed = 00:02:05 . Memory (MB): peak = 864.625 ; gain = 608.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2/\seed_scale_r_reg[3] )
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:18 ; elapsed = 00:02:53 . Memory (MB): peak = 1325.160 ; gain = 1068.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |sequential_radix_streamer__GB0 |           1|       473|
|2     |sequential_radix_streamer__GB1 |           1|      8776|
|3     |sequential_radix_streamer__GB3 |           1|       219|
|4     |sequential_radix_streamer__GB4 |           1|      1335|
|5     |Top_Student__GCB1              |           1|      9271|
|6     |Top_Student__GCB3              |           1|     21629|
|7     |Top_Student_GT0                |           1|     34656|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_seq_radixi_8/\len_reg[5] )
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:92]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:92]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:92]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:34 ; elapsed = 00:03:20 . Memory (MB): peak = 1325.160 ; gain = 1068.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------------+------------+----------+
|      |RTL Partition                  |Replication |Instances |
+------+-------------------------------+------------+----------+
|1     |sequential_radix_streamer__GB0 |           1|       113|
|2     |sequential_radix_streamer__GB1 |           1|      4037|
|3     |sequential_radix_streamer__GB3 |           1|       128|
|4     |sequential_radix_streamer__GB4 |           1|       710|
|5     |Top_Student__GCB1              |           1|      3914|
|6     |Top_Student__GCB3              |           1|      8493|
|7     |Top_Student_GT0                |           1|     13689|
+------+-------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/Top_Student.v:603]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:92]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:92]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.srcs/sources_1/new/addition_function.v:92]
INFO: [Synth 8-5365] Flop u_mouse/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to u_mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop u_mouse/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to u_mouse/Inst_Ps2Interface/ps2_data_h_reg_inv.
INFO: [Synth 8-6064] Net n_0_14030 is driving 114 big block pins (URAM, BRAM and DSP loads). Created 12 replicas of its driver. 
INFO: [Synth 8-6064] Net \u_graph/xq2 [8] is driving 110 big block pins (URAM, BRAM and DSP loads). Created 11 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:03:23 . Memory (MB): peak = 1325.160 ; gain = 1068.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:03:24 . Memory (MB): peak = 1325.160 ; gain = 1068.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:41 ; elapsed = 00:03:27 . Memory (MB): peak = 1325.160 ; gain = 1068.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:41 ; elapsed = 00:03:28 . Memory (MB): peak = 1325.160 ; gain = 1068.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:42 ; elapsed = 00:03:28 . Memory (MB): peak = 1325.160 ; gain = 1068.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:42 ; elapsed = 00:03:28 . Memory (MB): peak = 1325.160 ; gain = 1068.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |  2850|
|3     |DSP48E1   |    68|
|4     |DSP48E1_1 |     2|
|5     |LUT1      |  1151|
|6     |LUT2      |  5002|
|7     |LUT3      |  3649|
|8     |LUT4      |  3266|
|9     |LUT5      |  3327|
|10    |LUT6      |  8382|
|11    |MUXF7     |    70|
|12    |MUXF8     |    22|
|13    |FDCE      |  2552|
|14    |FDPE      |    32|
|15    |FDRE      |   727|
|16    |FDRE_1    |    62|
|17    |FDSE      |     9|
|18    |FDSE_1    |     2|
|19    |IBUF      |    11|
|20    |IOBUF     |     2|
|21    |OBUF      |    42|
|22    |OBUFT     |     2|
+------+----------+------+

Report Instance Areas: 
+------+----------------------+--------------------------+------+
|      |Instance              |Module                    |Cells |
+------+----------------------+--------------------------+------+
|1     |top                   |                          | 31232|
|2     |  div1k               |clock_divider             |    54|
|3     |  div6p25             |clock_divider_0           |    64|
|4     |  divSlow             |clock_divider_1           |    55|
|5     |  oled_input          |Oled_Display              |   442|
|6     |  oled_output         |Oled_Display_2            |  1429|
|7     |  u_addsub            |addsub_function           |  2433|
|8     |  u_buf               |sym_input_buffer          |   676|
|9     |  u_gbuf              |sym_input_buffer_3        |  1531|
|10    |  u_graph             |Graph_Plot                |  4419|
|11    |  u_keypad            |keypad_ui                 |   843|
|12    |  u_mouse             |MouseCtl                  |   746|
|13    |    Inst_Ps2Interface |Ps2Interface              |   286|
|14    |  u_muldiv            |muldiv_function           |  6362|
|15    |    udiv              |seq_udiv_64_6             |   599|
|16    |  u_scale             |scale_control             |   682|
|17    |  u_seq_radix         |sequential_radix_streamer |  4585|
|18    |    u_div             |seq_udiv_64_5             |   449|
|19    |  u_seven_seg         |seven_seg                 |    96|
|20    |    u_1khz            |clock_divider_4           |    55|
|21    |  u_stream            |dec_streamer_scaled       |  1395|
|22    |  u_strip             |Output_strip              |  1103|
|23    |  u_trig_simple       |trig_unit_simple          |  2043|
|24    |    tan_div           |seq_udiv_64               |   424|
|25    |    u_cordic          |cordic16_deg              |  1469|
+------+----------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:42 ; elapsed = 00:03:28 . Memory (MB): peak = 1325.160 ; gain = 1068.652
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 188 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:32 ; elapsed = 00:03:20 . Memory (MB): peak = 1325.160 ; gain = 695.203
Synthesis Optimization Complete : Time (s): cpu = 00:02:42 ; elapsed = 00:03:29 . Memory (MB): peak = 1325.160 ; gain = 1068.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3089 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  FDRE_1 => FDRE (inverted pins: C): 62 instances
  FDSE_1 => FDSE (inverted pins: C): 2 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
486 Infos, 280 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:45 ; elapsed = 00:03:35 . Memory (MB): peak = 1325.160 ; gain = 1081.707
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/Downloads/S3_17_LEE_KUAN_SUWEI_SHRESTHA_WANG_ZAIXI_XU_HUANGHAO_Archive_xpr/Workingversion_711/Workingversion_711.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.108 . Memory (MB): peak = 1325.160 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov  9 02:13:41 2025...
