# Generated by Yosys 0.53+24 (git sha1 65a5227c1, ccache clang++ 18.1.8 -fPIC -O3 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
autoidx 78
attribute \cells_not_processed 1
attribute \src "test.v:1.1-63.10"
module \a
  attribute $bugpoint 1
  wire output 2 $auto$bugpoint.cc:300:simplify_something$27
  attribute $bugpoint 1
  wire output 3 $auto$bugpoint.cc:300:simplify_something$37
  attribute \src "test.v:35.16-35.28"
  wire width 18 $mul$test.v:35$1_Y
  attribute \src "test.v:13.18-13.19"
  wire width 18 offset 8 input 1 \b
  attribute \src "test.v:35.16-35.28"
  cell $mul $mul$test.v:35$1
    parameter \A_SIGNED 0
    parameter \A_WIDTH 18
    parameter \B_SIGNED 0
    parameter \B_WIDTH 12
    parameter \Y_WIDTH 18
    connect \A \b
    connect \B 12'111100001110
    connect \Y $mul$test.v:35$1_Y
  end
  attribute \src "test.v:35.16-41.20"
  cell $reduce_bool $reduce_bool$test.v:35$4
    parameter \A_SIGNED 0
    parameter \A_WIDTH 18
    parameter \Y_WIDTH 1
    connect \A $mul$test.v:35$1_Y
    connect \Y $auto$bugpoint.cc:300:simplify_something$37
  end
end
