{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import magma as m\n",
    "from mantle import DefineRegister"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "To implement a counter we can use the `DefineRegister` primitive and the `+` operator for `m.UInt` instances."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {
    "collapsed": true,
    "scrolled": true
   },
   "outputs": [],
   "source": [
    "Reg4 = DefineRegister(4, _type=m.UInt)\n",
    "\n",
    "class Counter4(m.Circuit):\n",
    "    name = \"Counter4\"\n",
    "    IO = [\"count\", m.Out(m.UInt(4))] + m.ClockInterface()\n",
    "    @classmethod\n",
    "    def definition(io):\n",
    "        reg4 = Reg4()\n",
    "        count = reg4.O + m.uint(1,4)\n",
    "        m.wire(count, reg4.I)\n",
    "        m.wire(reg4.O, io.count)\n",
    "        m.wireclock(io, reg4)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We use the Python simulator to generate a waveform of our circuit.\n",
    "* `step` steps the clock\n",
    "* `evaluate` evaluates the circuit\n",
    "* `get_value` returns the value of the circuit ports"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "from magma.simulator.python_simulator import PythonSimulator\n",
    "from magma.scope import Scope\n",
    "\n",
    "simulator = PythonSimulator(Counter4, Counter4.CLK)\n",
    "scope = Scope()\n",
    "waveforms = []\n",
    "for i in range(18):\n",
    "    for j in range(2):\n",
    "        simulator.advance()\n",
    "        simulator.evaluate()\n",
    "        clk = simulator.get_value(Counter4.CLK, scope)\n",
    "        O = simulator.get_value(Counter4.count, scope)\n",
    "        waveforms.append(O + [clk])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "magma provides a helper function to plot waveform diagrams"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAW4AAAD8CAYAAABXe05zAAAABHNCSVQICAgIfAhkiAAAAAlwSFlz\nAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4wLCBo\ndHRwOi8vbWF0cGxvdGxpYi5vcmcvpW3flQAADINJREFUeJzt3U+oXOd5x/Hvr3JsR7huaUP6TyZN\nqB2IUghUSTfdWJC2ThBBtAKvVNW4UNpsDIViQ6CLeNGF0xpKXYJBKoZid+E/BantQvEmXaREWCa9\nCbUiaizjjUMXJpEUO8rTxZ1b3Xs1ku7RHc2cZ+b7gcFXr9/znmdenfvTYea856SqkCT18TOLLkCS\nNIzBLUnNGNyS1IzBLUnNGNyS1IzBLUnNGNyS1IzBLUnNGNyS1IzBLUnNGNyS1IzBLUnNGNyS1IzB\nLUnNGNyS1IzBLUnNGNyS1IzBLUnNjCu4k9rB6+RNxji5FGPsbHvHmP0Y4z82lmmMXsfGzedjTjKq\nZ04mOyumKks/xk63d4zZjzH2Y2OZxuh2bNxojDm6Y9EFbHGzCRnLX5AhspxjdDs2lmmMsR8bQ8aY\ng3F9VCJJuimDW5KaGRzcSX45yfNJzif5bpJTSR5I8l9T+p5I8oeTn38hyWtJ/ngWhUvSqhr0GXeS\nAC8B/1hVD0/aPgP80k22+zng34GvV9XxW6xVksTwM+4HgQ+q6h82GqrqLHDhBtvcA/wr8E9V9czw\nEiVJmw0N7k8DZwZu8zXgm1X1NwO3kyRNMY8vJ78BfCnJR+ewL0laekODew34rYHbPA88A5xK8rMD\nt5UkbTM0uL8B3JXkTzYaknwW+NiNNqqqvwVOAy8luXNwlZKk/zcouGt9ffxh4POTywHXgL8C3gE+\nmeTtTa8j27b9S9a/xHwuidePS9ItGte9Sm5mY8npTpal3mwJ7tjH6FLnMo3Rpc5lGqNLnTvtMyee\n+UpSMwa3JDVjcEtSMwa3JDVjcEtSMwa3JDVjcEtSMwa3JDUzrmdO7tQsnv3mGI4x5hoco+8Yc1ig\n0+2M+9QM+nUa42Z9HGO2Y3Q6NpZpjA7Hxk7HmIteS94lSe3OuCVp5RncktSMwS1JzRjcktSMwS1J\nzRjcktSMwS1JzRjcktSMwS1JzRjcktSMwS1JzRjcktSMwS1JzRjcktSMwS1JzRjcktSMwS1JzRjc\nktSMwS1JzfR8yrtWT3IS+MKiy9BonaLqi4suYl58WLB6SDxQdWNVWXQJ8+IZt3pZoV9O7dAK/qPu\nZ9yS1IzBLUnNDA7uJPuSvJLkXJLzSZ5OcmeSY0neTfLspN/nkpydvF5PcnjS/uFJ2/tJPjLrNyRJ\ny27Ql5NJAnwLeKaqjifZA3wd+F9gDThQVV+e9N0LvF9VP0nyK8DrwK9W1U8m///NSf8fzPINaUlt\nfI7pZ9zabgWPjaFn3AeBy1V1HKCqrgCPAY8Aezd3rKqLGyEN3A2s3BcIknQ7DA3u/cCZzQ1V9R7w\nFlOuUEny20nWgO8Af7opyCVJt2hocIfpZ85T26vqW1W1H/gs8HiSu4eXKEnabGhwrwEHNjckuRe4\nD7hyvY2q6nvAj4BPDy1QkrTV0OA+DexNchRg8uXkU8AJ4OLmjkk+nuSOyc8fAz4JvLnLeiVp5Q0K\n7lq/BOUwcCTJOeAN4DLwxJTuvwO8nuQs8BLwZ15BIkm7N3jJe1VdAA5tb1+/UnBLv+eA5265MknS\nVLNcOXkJeGhjAc71bCzAAT4E/HSG+5ekleDdAdXDCi6y0A6t4LHhvUokqRmDW5KaMbglqRmDW5Ka\nMbglqRmDW5KaGdczJ1fw2XGSZmQs+TGHyxI941YnpxZdgEZp5Y4LF+BIUjOecUtSMwa3JDVjcEtS\nMwa3JDVjcEtSMwa3JDVjcEtSMwa3JDVjcEtSMwa3JDVjcEtSMwa3JDVjcEtSMwa3JDVjcEtSMwa3\nJDVjcEtSMwa3JDVjcEtSM+N6yruuSk4CX1h0GSNziqovLrqIUfD42G6ljg0fFjxWiX8x01Rl0SWM\ngsfHtVbo2PCMe+xW6GC8IYNqOo+PlTw2/IxbkpoxuCWpmcHBnWRfkleSnEtyPsnTSe5McizJu0me\nnfT7fJIzSb4z+e/BTWO8muSHSQ7M8s1I0ioYFNxJArwIvFxV9wMPAPcAT066vFBVj05+/gFwqKp+\nE/gj4LmNcarqQeDbu6xdklbS0DPug8DlqjoOUFVXgMeAR4C9mztW1WtV9c7kj2vA3Unu2mW9krTy\nhgb3fuDM5oaqeg94ixtfofIHwGtV9eOB+5MkbTP0csAA0y69uV47SfYDfw387sB9SZKmGHrGvQZs\n+UIxyb3AfcCV7Z2T7ANeAo5W1flbLVKSdNXQ4D4N7E1yFCDJHuAp4ARwcXPHJD8PnAQer6r/2H2p\nkiQYGNy1vj7+MHAkyTngDeAy8MSU7l8GfgP4SpKzk9dHd1uwJK26wUveq+oCcGh7+/qVglv6fRX4\n6i1XJkmaapYrJy8BD20swLmRJK8CnwA+mOH+JWkleHfAsdq4cY43EVrnfGzlfFy1gnPhvUokqRmD\nW5KaMbglqRmDW5KaMbglqRmDW5KaGdczJ1fw2XEayGNE1zOWY2MOlyV6xj1upxZdwIg4F9dyTtat\n3Dy4AEeSmvGMW5KaMbglqRmDW5KaMbglqRmDW5KaMbglqRmDW5KaMbglqRmDW5KaMbglqRmDW5Ka\nMbglqRmDW5KaMbglqRmDW5KaMbglqRmDW5KaMbglqRmDW5KaMbinSU6S1AheJxc9FSOaC+fD+Rj3\nXMyRDwueJhnPpFRlofsf01yA87Gd83HVoudiju5YdAGjtsgDYUy/ELD4XwrnYyvn46qxzcUc+FGJ\nJDVjcEtSM4ODO8m+JK8kOZfkfJKnk9yZ5FiSd5M8O+n3i0leTfLDJH+3bYyN9gOzeiOStCoGBXeS\nAC8CL1fV/cADwD3Ak5MuL1TVo5OfLwNfAf5i+zhV9SDw7VstWpJW2dAz7oPA5ao6DlBVV4DHgEeA\nvZs7VtWPquqbrAe4JGlGhgb3fuDM5oaqeg94C69QkaS5GBrcAaZdenO9dknSjA0N7jVgyxeKSe4F\n7gOuzKooSdL1DQ3u08DeJEcBkuwBngJOABdnW5okaZpBwV3r6+MPA0eSnAPeYP3Lxyem9U/yJvA1\n4FiSt5N8anflSpIGf6FYVReAQ9vb168UvKbvr99SVZKk65rlyslLwEMbC3BuJMmrwCeAD2a4f0la\nCd4dcJqNm9aM4cY5Y7mZkXVYx1jrGEMNc+a9SiSpGYNbkpoxuCWpGYNbkpoxuCWpGYNbkpoZ1x39\nVvDZcTflnGzlfGzlfFw1lrmYw2WJnnFf36kV3/9mY6hlDDVsGEMtY6hhw6JrWfT+584FOJLUjGfc\nktSMwS1JzRjcktSMwS1JzRjcktSMwS1JzRjcktSMwS1JzRjcktSMwS1JzRjcktSMwS1JzRjcktSM\nwS1JzRjcktSMwS1JzRjcktSMwS1JzRjcktTM8gV3cpKkZvA6OYI6xlCDdVjH7atjDDXMto65PMR3\n+R4WPMuJq8rC6xhDDdZhHberjjHUMKY6duiO272Dhen+lziGGqzDOuZVxxhq2G0dc7R8H5VI0pIz\nuCWpmcHBnWRfkleSnEtyPsnTSe5McizJu0me3dT38STfT/LfSX5v0vbhJGeTvJ/kI7N8M5K0CgYF\nd5IALwIvV9X9wAPAPcCTky4vVNWjk76fAh4G9gO/D/x9kj1VdamqPgO8M6P3IEkrZegZ90HgclUd\nB6iqK8BjwCPA3m19vwQ8X1U/rqr/Ab4PfG6X9UrSyhsa3PuBM5sbquo94C2uvULl14ALm/789qRN\nkrQLQ4M7wLRLb6a1T7usZskuGpek+Rsa3GvAgc0NSe4F7gOubOv79qR9wz78XFuSdm1ocJ8G9iY5\nCpBkD/AUcAK4uK3vvwAPJ7kryceB+4H/3F25kqRBwV3r6+MPA0eSnAPeAC4DT0zpuwb8M/Bd4N+A\nP598mSlJ2oXBS96r6gJwaHv7+pWC1/R9kquXCkqSZmCWKycvAQ9tXoAzzcYCHOBDwE9nuH9JWgnL\ne3fAWdy0ZpFjjKEGx3CM2z3GGGqY1Rhz5L1KJKkZg1uSmjG4JakZg1uSmjG4JakZg1uSmhnXMyfn\n9ITkHRtDPWOoAaxjO+vYagx1jKGGOVnWM+5TC95+FuOMoYZZbD+rcaxjttvPapxZ1DGGGmY5zm23\nfAtwJGnJLesZtyQtLYNbkpoxuCWpGYNbkpoxuCWpGYNbkpoxuCWpGYNbkpoxuCWpGYNbkpoxuCWp\nGYNbkpoxuCWpGYNbkpoxuCWpGYNbkpoxuCWpGYNbkpoxuCWpGYNbkpoxuCWpGYNbkpoxuCWpGYNb\nkpoxuCWpGYNbkpoxuCWpGYNbkpoxuCWpGYNbkpoxuCWpGYNbkpr5P66n3ws3kxEFAAAAAElFTkSu\nQmCC\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0x1074922b0>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from magma.waveform import waveform\n",
    "\n",
    "waveform(waveforms, [\"O[0]\", \"O[1]\", \"O[2]\", \"O[3]\", \"CLK\"])"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can also inspect the generated verilog for our counter."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling DFF_init0_has_ceFalse_has_resetFalse\n",
      "compiling Register4\n",
      "compiling Add4\n",
      "compiling Counter4\n"
     ]
    }
   ],
   "source": [
    "m.compile(\"build/counter\", Counter4, include_coreir=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "`include \"/Users/lenny/google_drive/repos/magmathon/magma/magma/backend/coreir_prims.v\"\n",
      "module DFF_init0_has_ceFalse_has_resetFalse (input  I, output  O, input  CLK);\n",
      "wire [0:0] inst0_out;\n",
      "coreir_reg_P #(.init(<coreir.type.BitVector object at 0x1061f8240>)) inst0 (.in({I}), .clk(CLK), .out(inst0_out));\n",
      "assign O = inst0_out[0];\n",
      "endmodule\n",
      "\n",
      "module Register4 (input [3:0] I, output [3:0] O, input  CLK);\n",
      "wire  inst0_O;\n",
      "wire  inst1_O;\n",
      "wire  inst2_O;\n",
      "wire  inst3_O;\n",
      "DFF_init0_has_ceFalse_has_resetFalse inst0 (.I(I[0]), .O(inst0_O), .CLK(CLK));\n",
      "DFF_init0_has_ceFalse_has_resetFalse inst1 (.I(I[1]), .O(inst1_O), .CLK(CLK));\n",
      "DFF_init0_has_ceFalse_has_resetFalse inst2 (.I(I[2]), .O(inst2_O), .CLK(CLK));\n",
      "DFF_init0_has_ceFalse_has_resetFalse inst3 (.I(I[3]), .O(inst3_O), .CLK(CLK));\n",
      "assign O = {inst3_O,inst2_O,inst1_O,inst0_O};\n",
      "endmodule\n",
      "\n",
      "module Add4 (input [3:0] I0, input [3:0] I1, output [3:0] O);\n",
      "wire [3:0] inst0_out;\n",
      "coreir_add4 inst0 (.in0(I0), .in1(I1), .out(inst0_out));\n",
      "assign O = inst0_out;\n",
      "endmodule\n",
      "\n",
      "module Counter4 (output [3:0] count, input  CLK);\n",
      "wire [3:0] inst0_O;\n",
      "wire [3:0] inst1_O;\n",
      "Register4 inst0 (.I(inst1_O), .O(inst0_O), .CLK(CLK));\n",
      "Add4 inst1 (.I0(inst0_O), .I1({1'b0,1'b0,1'b0,1'b1}), .O(inst1_O));\n",
      "assign count = inst0_O;\n",
      "endmodule\n",
      "\n",
      "\n"
     ]
    }
   ],
   "source": [
    "with open(\"build/counter.v\", \"r\") as counter_verilog:\n",
    "    print(counter_verilog.read())"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
