
DHT22_HC05_sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001188c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002a80  08011a40  08011a40  00021a40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080144c0  080144c0  00030254  2**0
                  CONTENTS
  4 .ARM          00000008  080144c0  080144c0  000244c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080144c8  080144c8  00030254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080144c8  080144c8  000244c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080144cc  080144cc  000244cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000254  20000000  080144d0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008f8c  20000254  08014724  00030254  2**2
                  ALLOC
 10 ._user_heap_stack 00001800  200091e0  08014724  000391e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030254  2**0
                  CONTENTS, READONLY
 12 .debug_info   00032af6  00000000  00000000  00030284  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000629b  00000000  00000000  00062d7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002660  00000000  00000000  00069018  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000023c0  00000000  00000000  0006b678  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002d36b  00000000  00000000  0006da38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00021857  00000000  00000000  0009ada3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f6439  00000000  00000000  000bc5fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001b2a33  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000abe4  00000000  00000000  001b2ab0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000254 	.word	0x20000254
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08011a24 	.word	0x08011a24

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000258 	.word	0x20000258
 80001ec:	08011a24 	.word	0x08011a24

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b972 	b.w	8000ec4 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9e08      	ldr	r6, [sp, #32]
 8000bfe:	4604      	mov	r4, r0
 8000c00:	4688      	mov	r8, r1
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d14b      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c06:	428a      	cmp	r2, r1
 8000c08:	4615      	mov	r5, r2
 8000c0a:	d967      	bls.n	8000cdc <__udivmoddi4+0xe4>
 8000c0c:	fab2 f282 	clz	r2, r2
 8000c10:	b14a      	cbz	r2, 8000c26 <__udivmoddi4+0x2e>
 8000c12:	f1c2 0720 	rsb	r7, r2, #32
 8000c16:	fa01 f302 	lsl.w	r3, r1, r2
 8000c1a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c1e:	4095      	lsls	r5, r2
 8000c20:	ea47 0803 	orr.w	r8, r7, r3
 8000c24:	4094      	lsls	r4, r2
 8000c26:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c2a:	0c23      	lsrs	r3, r4, #16
 8000c2c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c30:	fa1f fc85 	uxth.w	ip, r5
 8000c34:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c38:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c40:	4299      	cmp	r1, r3
 8000c42:	d909      	bls.n	8000c58 <__udivmoddi4+0x60>
 8000c44:	18eb      	adds	r3, r5, r3
 8000c46:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c4a:	f080 811b 	bcs.w	8000e84 <__udivmoddi4+0x28c>
 8000c4e:	4299      	cmp	r1, r3
 8000c50:	f240 8118 	bls.w	8000e84 <__udivmoddi4+0x28c>
 8000c54:	3f02      	subs	r7, #2
 8000c56:	442b      	add	r3, r5
 8000c58:	1a5b      	subs	r3, r3, r1
 8000c5a:	b2a4      	uxth	r4, r4
 8000c5c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c60:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c64:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c68:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6c:	45a4      	cmp	ip, r4
 8000c6e:	d909      	bls.n	8000c84 <__udivmoddi4+0x8c>
 8000c70:	192c      	adds	r4, r5, r4
 8000c72:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c76:	f080 8107 	bcs.w	8000e88 <__udivmoddi4+0x290>
 8000c7a:	45a4      	cmp	ip, r4
 8000c7c:	f240 8104 	bls.w	8000e88 <__udivmoddi4+0x290>
 8000c80:	3802      	subs	r0, #2
 8000c82:	442c      	add	r4, r5
 8000c84:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c88:	eba4 040c 	sub.w	r4, r4, ip
 8000c8c:	2700      	movs	r7, #0
 8000c8e:	b11e      	cbz	r6, 8000c98 <__udivmoddi4+0xa0>
 8000c90:	40d4      	lsrs	r4, r2
 8000c92:	2300      	movs	r3, #0
 8000c94:	e9c6 4300 	strd	r4, r3, [r6]
 8000c98:	4639      	mov	r1, r7
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0xbe>
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	f000 80eb 	beq.w	8000e7e <__udivmoddi4+0x286>
 8000ca8:	2700      	movs	r7, #0
 8000caa:	e9c6 0100 	strd	r0, r1, [r6]
 8000cae:	4638      	mov	r0, r7
 8000cb0:	4639      	mov	r1, r7
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	fab3 f783 	clz	r7, r3
 8000cba:	2f00      	cmp	r7, #0
 8000cbc:	d147      	bne.n	8000d4e <__udivmoddi4+0x156>
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d302      	bcc.n	8000cc8 <__udivmoddi4+0xd0>
 8000cc2:	4282      	cmp	r2, r0
 8000cc4:	f200 80fa 	bhi.w	8000ebc <__udivmoddi4+0x2c4>
 8000cc8:	1a84      	subs	r4, r0, r2
 8000cca:	eb61 0303 	sbc.w	r3, r1, r3
 8000cce:	2001      	movs	r0, #1
 8000cd0:	4698      	mov	r8, r3
 8000cd2:	2e00      	cmp	r6, #0
 8000cd4:	d0e0      	beq.n	8000c98 <__udivmoddi4+0xa0>
 8000cd6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cda:	e7dd      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000cdc:	b902      	cbnz	r2, 8000ce0 <__udivmoddi4+0xe8>
 8000cde:	deff      	udf	#255	; 0xff
 8000ce0:	fab2 f282 	clz	r2, r2
 8000ce4:	2a00      	cmp	r2, #0
 8000ce6:	f040 808f 	bne.w	8000e08 <__udivmoddi4+0x210>
 8000cea:	1b49      	subs	r1, r1, r5
 8000cec:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cf0:	fa1f f885 	uxth.w	r8, r5
 8000cf4:	2701      	movs	r7, #1
 8000cf6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cfa:	0c23      	lsrs	r3, r4, #16
 8000cfc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d04:	fb08 f10c 	mul.w	r1, r8, ip
 8000d08:	4299      	cmp	r1, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x124>
 8000d0c:	18eb      	adds	r3, r5, r3
 8000d0e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x122>
 8000d14:	4299      	cmp	r1, r3
 8000d16:	f200 80cd 	bhi.w	8000eb4 <__udivmoddi4+0x2bc>
 8000d1a:	4684      	mov	ip, r0
 8000d1c:	1a59      	subs	r1, r3, r1
 8000d1e:	b2a3      	uxth	r3, r4
 8000d20:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d24:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d28:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d2c:	fb08 f800 	mul.w	r8, r8, r0
 8000d30:	45a0      	cmp	r8, r4
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x14c>
 8000d34:	192c      	adds	r4, r5, r4
 8000d36:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x14a>
 8000d3c:	45a0      	cmp	r8, r4
 8000d3e:	f200 80b6 	bhi.w	8000eae <__udivmoddi4+0x2b6>
 8000d42:	4618      	mov	r0, r3
 8000d44:	eba4 0408 	sub.w	r4, r4, r8
 8000d48:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d4c:	e79f      	b.n	8000c8e <__udivmoddi4+0x96>
 8000d4e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d52:	40bb      	lsls	r3, r7
 8000d54:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d58:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d5c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d60:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d64:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d68:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d6c:	4325      	orrs	r5, r4
 8000d6e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d72:	0c2c      	lsrs	r4, r5, #16
 8000d74:	fb08 3319 	mls	r3, r8, r9, r3
 8000d78:	fa1f fa8e 	uxth.w	sl, lr
 8000d7c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d80:	fb09 f40a 	mul.w	r4, r9, sl
 8000d84:	429c      	cmp	r4, r3
 8000d86:	fa02 f207 	lsl.w	r2, r2, r7
 8000d8a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d8e:	d90b      	bls.n	8000da8 <__udivmoddi4+0x1b0>
 8000d90:	eb1e 0303 	adds.w	r3, lr, r3
 8000d94:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d98:	f080 8087 	bcs.w	8000eaa <__udivmoddi4+0x2b2>
 8000d9c:	429c      	cmp	r4, r3
 8000d9e:	f240 8084 	bls.w	8000eaa <__udivmoddi4+0x2b2>
 8000da2:	f1a9 0902 	sub.w	r9, r9, #2
 8000da6:	4473      	add	r3, lr
 8000da8:	1b1b      	subs	r3, r3, r4
 8000daa:	b2ad      	uxth	r5, r5
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000db8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dbc:	45a2      	cmp	sl, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x1da>
 8000dc0:	eb1e 0404 	adds.w	r4, lr, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	d26b      	bcs.n	8000ea2 <__udivmoddi4+0x2aa>
 8000dca:	45a2      	cmp	sl, r4
 8000dcc:	d969      	bls.n	8000ea2 <__udivmoddi4+0x2aa>
 8000dce:	3802      	subs	r0, #2
 8000dd0:	4474      	add	r4, lr
 8000dd2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dda:	eba4 040a 	sub.w	r4, r4, sl
 8000dde:	454c      	cmp	r4, r9
 8000de0:	46c2      	mov	sl, r8
 8000de2:	464b      	mov	r3, r9
 8000de4:	d354      	bcc.n	8000e90 <__udivmoddi4+0x298>
 8000de6:	d051      	beq.n	8000e8c <__udivmoddi4+0x294>
 8000de8:	2e00      	cmp	r6, #0
 8000dea:	d069      	beq.n	8000ec0 <__udivmoddi4+0x2c8>
 8000dec:	ebb1 050a 	subs.w	r5, r1, sl
 8000df0:	eb64 0403 	sbc.w	r4, r4, r3
 8000df4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000df8:	40fd      	lsrs	r5, r7
 8000dfa:	40fc      	lsrs	r4, r7
 8000dfc:	ea4c 0505 	orr.w	r5, ip, r5
 8000e00:	e9c6 5400 	strd	r5, r4, [r6]
 8000e04:	2700      	movs	r7, #0
 8000e06:	e747      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e08:	f1c2 0320 	rsb	r3, r2, #32
 8000e0c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e10:	4095      	lsls	r5, r2
 8000e12:	fa01 f002 	lsl.w	r0, r1, r2
 8000e16:	fa21 f303 	lsr.w	r3, r1, r3
 8000e1a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e1e:	4338      	orrs	r0, r7
 8000e20:	0c01      	lsrs	r1, r0, #16
 8000e22:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e26:	fa1f f885 	uxth.w	r8, r5
 8000e2a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb07 f308 	mul.w	r3, r7, r8
 8000e36:	428b      	cmp	r3, r1
 8000e38:	fa04 f402 	lsl.w	r4, r4, r2
 8000e3c:	d907      	bls.n	8000e4e <__udivmoddi4+0x256>
 8000e3e:	1869      	adds	r1, r5, r1
 8000e40:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e44:	d22f      	bcs.n	8000ea6 <__udivmoddi4+0x2ae>
 8000e46:	428b      	cmp	r3, r1
 8000e48:	d92d      	bls.n	8000ea6 <__udivmoddi4+0x2ae>
 8000e4a:	3f02      	subs	r7, #2
 8000e4c:	4429      	add	r1, r5
 8000e4e:	1acb      	subs	r3, r1, r3
 8000e50:	b281      	uxth	r1, r0
 8000e52:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e56:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e5a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e5e:	fb00 f308 	mul.w	r3, r0, r8
 8000e62:	428b      	cmp	r3, r1
 8000e64:	d907      	bls.n	8000e76 <__udivmoddi4+0x27e>
 8000e66:	1869      	adds	r1, r5, r1
 8000e68:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e6c:	d217      	bcs.n	8000e9e <__udivmoddi4+0x2a6>
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d915      	bls.n	8000e9e <__udivmoddi4+0x2a6>
 8000e72:	3802      	subs	r0, #2
 8000e74:	4429      	add	r1, r5
 8000e76:	1ac9      	subs	r1, r1, r3
 8000e78:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e7c:	e73b      	b.n	8000cf6 <__udivmoddi4+0xfe>
 8000e7e:	4637      	mov	r7, r6
 8000e80:	4630      	mov	r0, r6
 8000e82:	e709      	b.n	8000c98 <__udivmoddi4+0xa0>
 8000e84:	4607      	mov	r7, r0
 8000e86:	e6e7      	b.n	8000c58 <__udivmoddi4+0x60>
 8000e88:	4618      	mov	r0, r3
 8000e8a:	e6fb      	b.n	8000c84 <__udivmoddi4+0x8c>
 8000e8c:	4541      	cmp	r1, r8
 8000e8e:	d2ab      	bcs.n	8000de8 <__udivmoddi4+0x1f0>
 8000e90:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e94:	eb69 020e 	sbc.w	r2, r9, lr
 8000e98:	3801      	subs	r0, #1
 8000e9a:	4613      	mov	r3, r2
 8000e9c:	e7a4      	b.n	8000de8 <__udivmoddi4+0x1f0>
 8000e9e:	4660      	mov	r0, ip
 8000ea0:	e7e9      	b.n	8000e76 <__udivmoddi4+0x27e>
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	e795      	b.n	8000dd2 <__udivmoddi4+0x1da>
 8000ea6:	4667      	mov	r7, ip
 8000ea8:	e7d1      	b.n	8000e4e <__udivmoddi4+0x256>
 8000eaa:	4681      	mov	r9, r0
 8000eac:	e77c      	b.n	8000da8 <__udivmoddi4+0x1b0>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	442c      	add	r4, r5
 8000eb2:	e747      	b.n	8000d44 <__udivmoddi4+0x14c>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	442b      	add	r3, r5
 8000eba:	e72f      	b.n	8000d1c <__udivmoddi4+0x124>
 8000ebc:	4638      	mov	r0, r7
 8000ebe:	e708      	b.n	8000cd2 <__udivmoddi4+0xda>
 8000ec0:	4637      	mov	r7, r6
 8000ec2:	e6e9      	b.n	8000c98 <__udivmoddi4+0xa0>

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	b083      	sub	sp, #12
 8000eda:	af00      	add	r7, sp, #0
 8000edc:	6078      	str	r0, [r7, #4]
 8000ede:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000ee0:	bf00      	nop
 8000ee2:	370c      	adds	r7, #12
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr

08000eec <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000ef0:	bf00      	nop
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr
	...

08000efc <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000efc:	b480      	push	{r7}
 8000efe:	b085      	sub	sp, #20
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	60f8      	str	r0, [r7, #12]
 8000f04:	60b9      	str	r1, [r7, #8]
 8000f06:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	4a07      	ldr	r2, [pc, #28]	; (8000f28 <vApplicationGetIdleTaskMemory+0x2c>)
 8000f0c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000f0e:	68bb      	ldr	r3, [r7, #8]
 8000f10:	4a06      	ldr	r2, [pc, #24]	; (8000f2c <vApplicationGetIdleTaskMemory+0x30>)
 8000f12:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2280      	movs	r2, #128	; 0x80
 8000f18:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000f1a:	bf00      	nop
 8000f1c:	3714      	adds	r7, #20
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f24:	4770      	bx	lr
 8000f26:	bf00      	nop
 8000f28:	20000270 	.word	0x20000270
 8000f2c:	200002c8 	.word	0x200002c8

08000f30 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8000f34:	f001 f8e2 	bl	80020fc <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8000f38:	20ca      	movs	r0, #202	; 0xca
 8000f3a:	f000 f95d 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8000f3e:	20c3      	movs	r0, #195	; 0xc3
 8000f40:	f000 f967 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8000f44:	2008      	movs	r0, #8
 8000f46:	f000 f964 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8000f4a:	2050      	movs	r0, #80	; 0x50
 8000f4c:	f000 f961 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8000f50:	20cf      	movs	r0, #207	; 0xcf
 8000f52:	f000 f951 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000f56:	2000      	movs	r0, #0
 8000f58:	f000 f95b 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8000f5c:	20c1      	movs	r0, #193	; 0xc1
 8000f5e:	f000 f958 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8000f62:	2030      	movs	r0, #48	; 0x30
 8000f64:	f000 f955 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8000f68:	20ed      	movs	r0, #237	; 0xed
 8000f6a:	f000 f945 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8000f6e:	2064      	movs	r0, #100	; 0x64
 8000f70:	f000 f94f 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8000f74:	2003      	movs	r0, #3
 8000f76:	f000 f94c 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8000f7a:	2012      	movs	r0, #18
 8000f7c:	f000 f949 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8000f80:	2081      	movs	r0, #129	; 0x81
 8000f82:	f000 f946 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8000f86:	20e8      	movs	r0, #232	; 0xe8
 8000f88:	f000 f936 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8000f8c:	2085      	movs	r0, #133	; 0x85
 8000f8e:	f000 f940 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000f92:	2000      	movs	r0, #0
 8000f94:	f000 f93d 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8000f98:	2078      	movs	r0, #120	; 0x78
 8000f9a:	f000 f93a 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8000f9e:	20cb      	movs	r0, #203	; 0xcb
 8000fa0:	f000 f92a 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8000fa4:	2039      	movs	r0, #57	; 0x39
 8000fa6:	f000 f934 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8000faa:	202c      	movs	r0, #44	; 0x2c
 8000fac:	f000 f931 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	f000 f92e 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8000fb6:	2034      	movs	r0, #52	; 0x34
 8000fb8:	f000 f92b 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8000fbc:	2002      	movs	r0, #2
 8000fbe:	f000 f928 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8000fc2:	20f7      	movs	r0, #247	; 0xf7
 8000fc4:	f000 f918 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8000fc8:	2020      	movs	r0, #32
 8000fca:	f000 f922 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8000fce:	20ea      	movs	r0, #234	; 0xea
 8000fd0:	f000 f912 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000fd4:	2000      	movs	r0, #0
 8000fd6:	f000 f91c 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8000fda:	2000      	movs	r0, #0
 8000fdc:	f000 f919 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8000fe0:	20b1      	movs	r0, #177	; 0xb1
 8000fe2:	f000 f909 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f000 f913 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8000fec:	201b      	movs	r0, #27
 8000fee:	f000 f910 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8000ff2:	20b6      	movs	r0, #182	; 0xb6
 8000ff4:	f000 f900 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8000ff8:	200a      	movs	r0, #10
 8000ffa:	f000 f90a 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8000ffe:	20a2      	movs	r0, #162	; 0xa2
 8001000:	f000 f907 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8001004:	20c0      	movs	r0, #192	; 0xc0
 8001006:	f000 f8f7 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 800100a:	2010      	movs	r0, #16
 800100c:	f000 f901 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8001010:	20c1      	movs	r0, #193	; 0xc1
 8001012:	f000 f8f1 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8001016:	2010      	movs	r0, #16
 8001018:	f000 f8fb 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 800101c:	20c5      	movs	r0, #197	; 0xc5
 800101e:	f000 f8eb 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8001022:	2045      	movs	r0, #69	; 0x45
 8001024:	f000 f8f5 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8001028:	2015      	movs	r0, #21
 800102a:	f000 f8f2 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 800102e:	20c7      	movs	r0, #199	; 0xc7
 8001030:	f000 f8e2 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8001034:	2090      	movs	r0, #144	; 0x90
 8001036:	f000 f8ec 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 800103a:	2036      	movs	r0, #54	; 0x36
 800103c:	f000 f8dc 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8001040:	20c8      	movs	r0, #200	; 0xc8
 8001042:	f000 f8e6 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8001046:	20f2      	movs	r0, #242	; 0xf2
 8001048:	f000 f8d6 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800104c:	2000      	movs	r0, #0
 800104e:	f000 f8e0 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8001052:	20b0      	movs	r0, #176	; 0xb0
 8001054:	f000 f8d0 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8001058:	20c2      	movs	r0, #194	; 0xc2
 800105a:	f000 f8da 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 800105e:	20b6      	movs	r0, #182	; 0xb6
 8001060:	f000 f8ca 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8001064:	200a      	movs	r0, #10
 8001066:	f000 f8d4 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 800106a:	20a7      	movs	r0, #167	; 0xa7
 800106c:	f000 f8d1 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8001070:	2027      	movs	r0, #39	; 0x27
 8001072:	f000 f8ce 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001076:	2004      	movs	r0, #4
 8001078:	f000 f8cb 	bl	8001212 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 800107c:	202a      	movs	r0, #42	; 0x2a
 800107e:	f000 f8bb 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8001082:	2000      	movs	r0, #0
 8001084:	f000 f8c5 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001088:	2000      	movs	r0, #0
 800108a:	f000 f8c2 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 800108e:	2000      	movs	r0, #0
 8001090:	f000 f8bf 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8001094:	20ef      	movs	r0, #239	; 0xef
 8001096:	f000 f8bc 	bl	8001212 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 800109a:	202b      	movs	r0, #43	; 0x2b
 800109c:	f000 f8ac 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 80010a0:	2000      	movs	r0, #0
 80010a2:	f000 f8b6 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80010a6:	2000      	movs	r0, #0
 80010a8:	f000 f8b3 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 80010ac:	2001      	movs	r0, #1
 80010ae:	f000 f8b0 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 80010b2:	203f      	movs	r0, #63	; 0x3f
 80010b4:	f000 f8ad 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 80010b8:	20f6      	movs	r0, #246	; 0xf6
 80010ba:	f000 f89d 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80010be:	2001      	movs	r0, #1
 80010c0:	f000 f8a7 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 80010c4:	2000      	movs	r0, #0
 80010c6:	f000 f8a4 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 80010ca:	2006      	movs	r0, #6
 80010cc:	f000 f8a1 	bl	8001212 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 80010d0:	202c      	movs	r0, #44	; 0x2c
 80010d2:	f000 f891 	bl	80011f8 <ili9341_WriteReg>
  LCD_Delay(200);
 80010d6:	20c8      	movs	r0, #200	; 0xc8
 80010d8:	f001 f8fe 	bl	80022d8 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 80010dc:	2026      	movs	r0, #38	; 0x26
 80010de:	f000 f88b 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 80010e2:	2001      	movs	r0, #1
 80010e4:	f000 f895 	bl	8001212 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 80010e8:	20e0      	movs	r0, #224	; 0xe0
 80010ea:	f000 f885 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 80010ee:	200f      	movs	r0, #15
 80010f0:	f000 f88f 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 80010f4:	2029      	movs	r0, #41	; 0x29
 80010f6:	f000 f88c 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 80010fa:	2024      	movs	r0, #36	; 0x24
 80010fc:	f000 f889 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8001100:	200c      	movs	r0, #12
 8001102:	f000 f886 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8001106:	200e      	movs	r0, #14
 8001108:	f000 f883 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 800110c:	2009      	movs	r0, #9
 800110e:	f000 f880 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8001112:	204e      	movs	r0, #78	; 0x4e
 8001114:	f000 f87d 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8001118:	2078      	movs	r0, #120	; 0x78
 800111a:	f000 f87a 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 800111e:	203c      	movs	r0, #60	; 0x3c
 8001120:	f000 f877 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8001124:	2009      	movs	r0, #9
 8001126:	f000 f874 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 800112a:	2013      	movs	r0, #19
 800112c:	f000 f871 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001130:	2005      	movs	r0, #5
 8001132:	f000 f86e 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8001136:	2017      	movs	r0, #23
 8001138:	f000 f86b 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 800113c:	2011      	movs	r0, #17
 800113e:	f000 f868 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8001142:	2000      	movs	r0, #0
 8001144:	f000 f865 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8001148:	20e1      	movs	r0, #225	; 0xe1
 800114a:	f000 f855 	bl	80011f8 <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 800114e:	2000      	movs	r0, #0
 8001150:	f000 f85f 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8001154:	2016      	movs	r0, #22
 8001156:	f000 f85c 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 800115a:	201b      	movs	r0, #27
 800115c:	f000 f859 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8001160:	2004      	movs	r0, #4
 8001162:	f000 f856 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8001166:	2011      	movs	r0, #17
 8001168:	f000 f853 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 800116c:	2007      	movs	r0, #7
 800116e:	f000 f850 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8001172:	2031      	movs	r0, #49	; 0x31
 8001174:	f000 f84d 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8001178:	2033      	movs	r0, #51	; 0x33
 800117a:	f000 f84a 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 800117e:	2042      	movs	r0, #66	; 0x42
 8001180:	f000 f847 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8001184:	2005      	movs	r0, #5
 8001186:	f000 f844 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 800118a:	200c      	movs	r0, #12
 800118c:	f000 f841 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8001190:	200a      	movs	r0, #10
 8001192:	f000 f83e 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8001196:	2028      	movs	r0, #40	; 0x28
 8001198:	f000 f83b 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 800119c:	202f      	movs	r0, #47	; 0x2f
 800119e:	f000 f838 	bl	8001212 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 80011a2:	200f      	movs	r0, #15
 80011a4:	f000 f835 	bl	8001212 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 80011a8:	2011      	movs	r0, #17
 80011aa:	f000 f825 	bl	80011f8 <ili9341_WriteReg>
  LCD_Delay(200);
 80011ae:	20c8      	movs	r0, #200	; 0xc8
 80011b0:	f001 f892 	bl	80022d8 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80011b4:	2029      	movs	r0, #41	; 0x29
 80011b6:	f000 f81f 	bl	80011f8 <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 80011ba:	202c      	movs	r0, #44	; 0x2c
 80011bc:	f000 f81c 	bl	80011f8 <ili9341_WriteReg>
}
 80011c0:	bf00      	nop
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 80011c8:	f000 ff98 	bl	80020fc <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 80011cc:	2103      	movs	r1, #3
 80011ce:	20d3      	movs	r0, #211	; 0xd3
 80011d0:	f000 f82c 	bl	800122c <ili9341_ReadData>
 80011d4:	4603      	mov	r3, r0
 80011d6:	b29b      	uxth	r3, r3
}
 80011d8:	4618      	mov	r0, r3
 80011da:	bd80      	pop	{r7, pc}

080011dc <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 80011e0:	2029      	movs	r0, #41	; 0x29
 80011e2:	f000 f809 	bl	80011f8 <ili9341_WriteReg>
}
 80011e6:	bf00      	nop
 80011e8:	bd80      	pop	{r7, pc}

080011ea <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 80011ee:	2028      	movs	r0, #40	; 0x28
 80011f0:	f000 f802 	bl	80011f8 <ili9341_WriteReg>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b082      	sub	sp, #8
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	4618      	mov	r0, r3
 8001206:	f001 f813 	bl	8002230 <LCD_IO_WriteReg>
}
 800120a:	bf00      	nop
 800120c:	3708      	adds	r7, #8
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}

08001212 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8001212:	b580      	push	{r7, lr}
 8001214:	b082      	sub	sp, #8
 8001216:	af00      	add	r7, sp, #0
 8001218:	4603      	mov	r3, r0
 800121a:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 800121c:	88fb      	ldrh	r3, [r7, #6]
 800121e:	4618      	mov	r0, r3
 8001220:	f000 ffe4 	bl	80021ec <LCD_IO_WriteData>
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}

0800122c <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	4603      	mov	r3, r0
 8001234:	460a      	mov	r2, r1
 8001236:	80fb      	strh	r3, [r7, #6]
 8001238:	4613      	mov	r3, r2
 800123a:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 800123c:	797a      	ldrb	r2, [r7, #5]
 800123e:	88fb      	ldrh	r3, [r7, #6]
 8001240:	4611      	mov	r1, r2
 8001242:	4618      	mov	r0, r3
 8001244:	f001 f816 	bl	8002274 <LCD_IO_ReadData>
 8001248:	4603      	mov	r3, r0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3708      	adds	r7, #8
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}

08001252 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8001252:	b480      	push	{r7}
 8001254:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8001256:	23f0      	movs	r3, #240	; 0xf0
}
 8001258:	4618      	mov	r0, r3
 800125a:	46bd      	mov	sp, r7
 800125c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001260:	4770      	bx	lr

08001262 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8001262:	b480      	push	{r7}
 8001264:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8001266:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 800126a:	4618      	mov	r0, r3
 800126c:	46bd      	mov	sp, r7
 800126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001272:	4770      	bx	lr

08001274 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001274:	b5b0      	push	{r4, r5, r7, lr}
 8001276:	b098      	sub	sp, #96	; 0x60
 8001278:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800127a:	f002 fb17 	bl	80038ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800127e:	f000 f895 	bl	80013ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001282:	f000 fb1b 	bl	80018bc <MX_GPIO_Init>
  MX_CRC_Init();
 8001286:	f000 f913 	bl	80014b0 <MX_CRC_Init>
  MX_DMA2D_Init();
 800128a:	f000 f925 	bl	80014d8 <MX_DMA2D_Init>
  MX_FMC_Init();
 800128e:	f000 fac5 	bl	800181c <MX_FMC_Init>
  MX_I2C3_Init();
 8001292:	f000 f953 	bl	800153c <MX_I2C3_Init>
  MX_LTDC_Init();
 8001296:	f000 f991 	bl	80015bc <MX_LTDC_Init>
  MX_SPI5_Init();
 800129a:	f000 fa0f 	bl	80016bc <MX_SPI5_Init>
  MX_TIM1_Init();
 800129e:	f000 fa43 	bl	8001728 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80012a2:	f000 fa91 	bl	80017c8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  DWT_Init();
 80012a6:	f000 fc19 	bl	8001adc <DWT_Init>
  MX_USART1_UART_Init();
 80012aa:	f000 fa8d 	bl	80017c8 <MX_USART1_UART_Init>

  // 1. Iniializare Memorie Video (SDRAM)
  if(BSP_SDRAM_Init() != SDRAM_OK) {
 80012ae:	f001 fcc3 	bl	8002c38 <BSP_SDRAM_Init>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d002      	beq.n	80012be <main+0x4a>
      Debug_Log("SDRAM ERROR\r\n");
 80012b8:	4832      	ldr	r0, [pc, #200]	; (8001384 <main+0x110>)
 80012ba:	f000 fc4f 	bl	8001b5c <Debug_Log>
  }

  // 2. Iniializare Ecran
  BSP_LCD_Init();
 80012be:	f001 f817 	bl	80022f0 <BSP_LCD_Init>
  BSP_LCD_LayerDefaultInit(LCD_BACKGROUND_LAYER, LCD_FRAME_BUFFER);
 80012c2:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 80012c6:	2000      	movs	r0, #0
 80012c8:	f001 f894 	bl	80023f4 <BSP_LCD_LayerDefaultInit>
  BSP_LCD_SelectLayer(LCD_BACKGROUND_LAYER);
 80012cc:	2000      	movs	r0, #0
 80012ce:	f001 f8f5 	bl	80024bc <BSP_LCD_SelectLayer>
  BSP_LCD_DisplayOn();
 80012d2:	f001 fab3 	bl	800283c <BSP_LCD_DisplayOn>

  // 3. Setup Vizual Iniial
  BSP_LCD_Clear(LCD_COLOR_BLACK);
 80012d6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80012da:	f001 f94b 	bl	8002574 <BSP_LCD_Clear>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80012de:	f04f 30ff 	mov.w	r0, #4294967295
 80012e2:	f001 f8fb 	bl	80024dc <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80012e6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80012ea:	f001 f90f 	bl	800250c <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font16);
 80012ee:	4826      	ldr	r0, [pc, #152]	; (8001388 <main+0x114>)
 80012f0:	f001 f926 	bl	8002540 <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, 10, (uint8_t*)"SISTEM ONLINE (RTOS)", CENTER_MODE);
 80012f4:	2301      	movs	r3, #1
 80012f6:	4a25      	ldr	r2, [pc, #148]	; (800138c <main+0x118>)
 80012f8:	210a      	movs	r1, #10
 80012fa:	2000      	movs	r0, #0
 80012fc:	f001 f9a6 	bl	800264c <BSP_LCD_DisplayStringAt>
  BSP_LCD_DrawHLine(0, 30, 240);
 8001300:	22f0      	movs	r2, #240	; 0xf0
 8001302:	211e      	movs	r1, #30
 8001304:	2000      	movs	r0, #0
 8001306:	f001 fa5b 	bl	80027c0 <BSP_LCD_DrawHLine>

  Debug_Log("Initializare completa. Pornire RTOS...\r\n");
 800130a:	4821      	ldr	r0, [pc, #132]	; (8001390 <main+0x11c>)
 800130c:	f000 fc26 	bl	8001b5c <Debug_Log>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 8001310:	4b20      	ldr	r3, [pc, #128]	; (8001394 <main+0x120>)
 8001312:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001316:	461d      	mov	r5, r3
 8001318:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800131a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800131c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001320:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001324:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001328:	2100      	movs	r1, #0
 800132a:	4618      	mov	r0, r3
 800132c:	f00b fdcd 	bl	800ceca <osThreadCreate>
 8001330:	4602      	mov	r2, r0
 8001332:	4b19      	ldr	r3, [pc, #100]	; (8001398 <main+0x124>)
 8001334:	601a      	str	r2, [r3, #0]

  /* definition and creation of Task_Sensor */
  osThreadDef(Task_Sensor, StartTask02, osPriorityIdle, 0, 256);
 8001336:	4b19      	ldr	r3, [pc, #100]	; (800139c <main+0x128>)
 8001338:	f107 0420 	add.w	r4, r7, #32
 800133c:	461d      	mov	r5, r3
 800133e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001340:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001342:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001346:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_SensorHandle = osThreadCreate(osThread(Task_Sensor), NULL);
 800134a:	f107 0320 	add.w	r3, r7, #32
 800134e:	2100      	movs	r1, #0
 8001350:	4618      	mov	r0, r3
 8001352:	f00b fdba 	bl	800ceca <osThreadCreate>
 8001356:	4602      	mov	r2, r0
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <main+0x12c>)
 800135a:	601a      	str	r2, [r3, #0]

  /* definition and creation of Task_Display */
  osThreadDef(Task_Display, StartTask03, osPriorityIdle, 0, 256);
 800135c:	4b11      	ldr	r3, [pc, #68]	; (80013a4 <main+0x130>)
 800135e:	1d3c      	adds	r4, r7, #4
 8001360:	461d      	mov	r5, r3
 8001362:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001364:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001366:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800136a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task_DisplayHandle = osThreadCreate(osThread(Task_Display), NULL);
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	2100      	movs	r1, #0
 8001372:	4618      	mov	r0, r3
 8001374:	f00b fda9 	bl	800ceca <osThreadCreate>
 8001378:	4602      	mov	r2, r0
 800137a:	4b0b      	ldr	r3, [pc, #44]	; (80013a8 <main+0x134>)
 800137c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  // Aici RTOS preia controlul. Codul de dup aceast seciune nu se mai execut.
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800137e:	f00b fd9d 	bl	800cebc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001382:	e7fe      	b.n	8001382 <main+0x10e>
 8001384:	08011a40 	.word	0x08011a40
 8001388:	20000048 	.word	0x20000048
 800138c:	08011a50 	.word	0x08011a50
 8001390:	08011a68 	.word	0x08011a68
 8001394:	08011aa0 	.word	0x08011aa0
 8001398:	200087d4 	.word	0x200087d4
 800139c:	08011ac8 	.word	0x08011ac8
 80013a0:	20008a0c 	.word	0x20008a0c
 80013a4:	08011af4 	.word	0x08011af4
 80013a8:	20008884 	.word	0x20008884

080013ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b0a0      	sub	sp, #128	; 0x80
 80013b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013b2:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80013b6:	2230      	movs	r2, #48	; 0x30
 80013b8:	2100      	movs	r1, #0
 80013ba:	4618      	mov	r0, r3
 80013bc:	f00e faff 	bl	800f9be <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013c0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80013c4:	2200      	movs	r2, #0
 80013c6:	601a      	str	r2, [r3, #0]
 80013c8:	605a      	str	r2, [r3, #4]
 80013ca:	609a      	str	r2, [r3, #8]
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013d0:	f107 030c 	add.w	r3, r7, #12
 80013d4:	2230      	movs	r2, #48	; 0x30
 80013d6:	2100      	movs	r1, #0
 80013d8:	4618      	mov	r0, r3
 80013da:	f00e faf0 	bl	800f9be <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80013de:	2300      	movs	r3, #0
 80013e0:	60bb      	str	r3, [r7, #8]
 80013e2:	4b31      	ldr	r3, [pc, #196]	; (80014a8 <SystemClock_Config+0xfc>)
 80013e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013e6:	4a30      	ldr	r2, [pc, #192]	; (80014a8 <SystemClock_Config+0xfc>)
 80013e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ec:	6413      	str	r3, [r2, #64]	; 0x40
 80013ee:	4b2e      	ldr	r3, [pc, #184]	; (80014a8 <SystemClock_Config+0xfc>)
 80013f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013f6:	60bb      	str	r3, [r7, #8]
 80013f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013fa:	2300      	movs	r3, #0
 80013fc:	607b      	str	r3, [r7, #4]
 80013fe:	4b2b      	ldr	r3, [pc, #172]	; (80014ac <SystemClock_Config+0x100>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	4a2a      	ldr	r2, [pc, #168]	; (80014ac <SystemClock_Config+0x100>)
 8001404:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001408:	6013      	str	r3, [r2, #0]
 800140a:	4b28      	ldr	r3, [pc, #160]	; (80014ac <SystemClock_Config+0x100>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001412:	607b      	str	r3, [r7, #4]
 8001414:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001416:	2301      	movs	r3, #1
 8001418:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800141a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800141e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001420:	2302      	movs	r3, #2
 8001422:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001424:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001428:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800142a:	2304      	movs	r3, #4
 800142c:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 168;
 800142e:	23a8      	movs	r3, #168	; 0xa8
 8001430:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001432:	2302      	movs	r3, #2
 8001434:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001436:	2307      	movs	r3, #7
 8001438:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800143a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800143e:	4618      	mov	r0, r3
 8001440:	f005 fe26 	bl	8007090 <HAL_RCC_OscConfig>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d001      	beq.n	800144e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800144a:	f000 fd95 	bl	8001f78 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800144e:	230f      	movs	r3, #15
 8001450:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001452:	2302      	movs	r3, #2
 8001454:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001456:	2300      	movs	r3, #0
 8001458:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800145a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800145e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001460:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001464:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001466:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800146a:	2105      	movs	r1, #5
 800146c:	4618      	mov	r0, r3
 800146e:	f006 f87f 	bl	8007570 <HAL_RCC_ClockConfig>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001478:	f000 fd7e 	bl	8001f78 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800147c:	2308      	movs	r3, #8
 800147e:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8001480:	2332      	movs	r3, #50	; 0x32
 8001482:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001484:	2302      	movs	r3, #2
 8001486:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001488:	2300      	movs	r3, #0
 800148a:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800148c:	f107 030c 	add.w	r3, r7, #12
 8001490:	4618      	mov	r0, r3
 8001492:	f006 fa91 	bl	80079b8 <HAL_RCCEx_PeriphCLKConfig>
 8001496:	4603      	mov	r3, r0
 8001498:	2b00      	cmp	r3, #0
 800149a:	d001      	beq.n	80014a0 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 800149c:	f000 fd6c 	bl	8001f78 <Error_Handler>
  }
}
 80014a0:	bf00      	nop
 80014a2:	3780      	adds	r7, #128	; 0x80
 80014a4:	46bd      	mov	sp, r7
 80014a6:	bd80      	pop	{r7, pc}
 80014a8:	40023800 	.word	0x40023800
 80014ac:	40007000 	.word	0x40007000

080014b0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80014b4:	4b06      	ldr	r3, [pc, #24]	; (80014d0 <MX_CRC_Init+0x20>)
 80014b6:	4a07      	ldr	r2, [pc, #28]	; (80014d4 <MX_CRC_Init+0x24>)
 80014b8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80014ba:	4805      	ldr	r0, [pc, #20]	; (80014d0 <MX_CRC_Init+0x20>)
 80014bc:	f002 fb3c 	bl	8003b38 <HAL_CRC_Init>
 80014c0:	4603      	mov	r3, r0
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d001      	beq.n	80014ca <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 80014c6:	f000 fd57 	bl	8001f78 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80014ca:	bf00      	nop
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20008888 	.word	0x20008888
 80014d4:	40023000 	.word	0x40023000

080014d8 <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80014dc:	4b15      	ldr	r3, [pc, #84]	; (8001534 <MX_DMA2D_Init+0x5c>)
 80014de:	4a16      	ldr	r2, [pc, #88]	; (8001538 <MX_DMA2D_Init+0x60>)
 80014e0:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80014e2:	4b14      	ldr	r3, [pc, #80]	; (8001534 <MX_DMA2D_Init+0x5c>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80014e8:	4b12      	ldr	r3, [pc, #72]	; (8001534 <MX_DMA2D_Init+0x5c>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80014ee:	4b11      	ldr	r3, [pc, #68]	; (8001534 <MX_DMA2D_Init+0x5c>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80014f4:	4b0f      	ldr	r3, [pc, #60]	; (8001534 <MX_DMA2D_Init+0x5c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80014fa:	4b0e      	ldr	r3, [pc, #56]	; (8001534 <MX_DMA2D_Init+0x5c>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001500:	4b0c      	ldr	r3, [pc, #48]	; (8001534 <MX_DMA2D_Init+0x5c>)
 8001502:	2200      	movs	r2, #0
 8001504:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001506:	4b0b      	ldr	r3, [pc, #44]	; (8001534 <MX_DMA2D_Init+0x5c>)
 8001508:	2200      	movs	r2, #0
 800150a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800150c:	4809      	ldr	r0, [pc, #36]	; (8001534 <MX_DMA2D_Init+0x5c>)
 800150e:	f002 fceb 	bl	8003ee8 <HAL_DMA2D_Init>
 8001512:	4603      	mov	r3, r0
 8001514:	2b00      	cmp	r3, #0
 8001516:	d001      	beq.n	800151c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001518:	f000 fd2e 	bl	8001f78 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800151c:	2101      	movs	r1, #1
 800151e:	4805      	ldr	r0, [pc, #20]	; (8001534 <MX_DMA2D_Init+0x5c>)
 8001520:	f002 ff50 	bl	80043c4 <HAL_DMA2D_ConfigLayer>
 8001524:	4603      	mov	r3, r0
 8001526:	2b00      	cmp	r3, #0
 8001528:	d001      	beq.n	800152e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800152a:	f000 fd25 	bl	8001f78 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	200089cc 	.word	0x200089cc
 8001538:	4002b000 	.word	0x4002b000

0800153c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001540:	4b1b      	ldr	r3, [pc, #108]	; (80015b0 <MX_I2C3_Init+0x74>)
 8001542:	4a1c      	ldr	r2, [pc, #112]	; (80015b4 <MX_I2C3_Init+0x78>)
 8001544:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001546:	4b1a      	ldr	r3, [pc, #104]	; (80015b0 <MX_I2C3_Init+0x74>)
 8001548:	4a1b      	ldr	r2, [pc, #108]	; (80015b8 <MX_I2C3_Init+0x7c>)
 800154a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800154c:	4b18      	ldr	r3, [pc, #96]	; (80015b0 <MX_I2C3_Init+0x74>)
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001552:	4b17      	ldr	r3, [pc, #92]	; (80015b0 <MX_I2C3_Init+0x74>)
 8001554:	2200      	movs	r2, #0
 8001556:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001558:	4b15      	ldr	r3, [pc, #84]	; (80015b0 <MX_I2C3_Init+0x74>)
 800155a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800155e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001560:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <MX_I2C3_Init+0x74>)
 8001562:	2200      	movs	r2, #0
 8001564:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001566:	4b12      	ldr	r3, [pc, #72]	; (80015b0 <MX_I2C3_Init+0x74>)
 8001568:	2200      	movs	r2, #0
 800156a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800156c:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <MX_I2C3_Init+0x74>)
 800156e:	2200      	movs	r2, #0
 8001570:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001572:	4b0f      	ldr	r3, [pc, #60]	; (80015b0 <MX_I2C3_Init+0x74>)
 8001574:	2200      	movs	r2, #0
 8001576:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001578:	480d      	ldr	r0, [pc, #52]	; (80015b0 <MX_I2C3_Init+0x74>)
 800157a:	f005 f843 	bl	8006604 <HAL_I2C_Init>
 800157e:	4603      	mov	r3, r0
 8001580:	2b00      	cmp	r3, #0
 8001582:	d001      	beq.n	8001588 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001584:	f000 fcf8 	bl	8001f78 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001588:	2100      	movs	r1, #0
 800158a:	4809      	ldr	r0, [pc, #36]	; (80015b0 <MX_I2C3_Init+0x74>)
 800158c:	f005 f972 	bl	8006874 <HAL_I2CEx_ConfigAnalogFilter>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001596:	f000 fcef 	bl	8001f78 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800159a:	2100      	movs	r1, #0
 800159c:	4804      	ldr	r0, [pc, #16]	; (80015b0 <MX_I2C3_Init+0x74>)
 800159e:	f005 f9a5 	bl	80068ec <HAL_I2CEx_ConfigDigitalFilter>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 80015a8:	f000 fce6 	bl	8001f78 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80015ac:	bf00      	nop
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	200087d8 	.word	0x200087d8
 80015b4:	40005c00 	.word	0x40005c00
 80015b8:	000186a0 	.word	0x000186a0

080015bc <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08e      	sub	sp, #56	; 0x38
 80015c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80015c2:	1d3b      	adds	r3, r7, #4
 80015c4:	2234      	movs	r2, #52	; 0x34
 80015c6:	2100      	movs	r1, #0
 80015c8:	4618      	mov	r0, r3
 80015ca:	f00e f9f8 	bl	800f9be <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80015ce:	4b39      	ldr	r3, [pc, #228]	; (80016b4 <MX_LTDC_Init+0xf8>)
 80015d0:	4a39      	ldr	r2, [pc, #228]	; (80016b8 <MX_LTDC_Init+0xfc>)
 80015d2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80015d4:	4b37      	ldr	r3, [pc, #220]	; (80016b4 <MX_LTDC_Init+0xf8>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80015da:	4b36      	ldr	r3, [pc, #216]	; (80016b4 <MX_LTDC_Init+0xf8>)
 80015dc:	2200      	movs	r2, #0
 80015de:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80015e0:	4b34      	ldr	r3, [pc, #208]	; (80016b4 <MX_LTDC_Init+0xf8>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80015e6:	4b33      	ldr	r3, [pc, #204]	; (80016b4 <MX_LTDC_Init+0xf8>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 9;
 80015ec:	4b31      	ldr	r3, [pc, #196]	; (80016b4 <MX_LTDC_Init+0xf8>)
 80015ee:	2209      	movs	r2, #9
 80015f0:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 80015f2:	4b30      	ldr	r3, [pc, #192]	; (80016b4 <MX_LTDC_Init+0xf8>)
 80015f4:	2201      	movs	r2, #1
 80015f6:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 29;
 80015f8:	4b2e      	ldr	r3, [pc, #184]	; (80016b4 <MX_LTDC_Init+0xf8>)
 80015fa:	221d      	movs	r2, #29
 80015fc:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 3;
 80015fe:	4b2d      	ldr	r3, [pc, #180]	; (80016b4 <MX_LTDC_Init+0xf8>)
 8001600:	2203      	movs	r2, #3
 8001602:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 269;
 8001604:	4b2b      	ldr	r3, [pc, #172]	; (80016b4 <MX_LTDC_Init+0xf8>)
 8001606:	f240 120d 	movw	r2, #269	; 0x10d
 800160a:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 323;
 800160c:	4b29      	ldr	r3, [pc, #164]	; (80016b4 <MX_LTDC_Init+0xf8>)
 800160e:	f240 1243 	movw	r2, #323	; 0x143
 8001612:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 279;
 8001614:	4b27      	ldr	r3, [pc, #156]	; (80016b4 <MX_LTDC_Init+0xf8>)
 8001616:	f240 1217 	movw	r2, #279	; 0x117
 800161a:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 327;
 800161c:	4b25      	ldr	r3, [pc, #148]	; (80016b4 <MX_LTDC_Init+0xf8>)
 800161e:	f240 1247 	movw	r2, #327	; 0x147
 8001622:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001624:	4b23      	ldr	r3, [pc, #140]	; (80016b4 <MX_LTDC_Init+0xf8>)
 8001626:	2200      	movs	r2, #0
 8001628:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800162c:	4b21      	ldr	r3, [pc, #132]	; (80016b4 <MX_LTDC_Init+0xf8>)
 800162e:	2200      	movs	r2, #0
 8001630:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001634:	4b1f      	ldr	r3, [pc, #124]	; (80016b4 <MX_LTDC_Init+0xf8>)
 8001636:	2200      	movs	r2, #0
 8001638:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800163c:	481d      	ldr	r0, [pc, #116]	; (80016b4 <MX_LTDC_Init+0xf8>)
 800163e:	f005 f995 	bl	800696c <HAL_LTDC_Init>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8001648:	f000 fc96 	bl	8001f78 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 240;
 8001650:	23f0      	movs	r3, #240	; 0xf0
 8001652:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001654:	2300      	movs	r3, #0
 8001656:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 320;
 8001658:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800165c:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 800165e:	2302      	movs	r3, #2
 8001660:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8001662:	23ff      	movs	r3, #255	; 0xff
 8001664:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001666:	2300      	movs	r3, #0
 8001668:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800166a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800166e:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001670:	2307      	movs	r3, #7
 8001672:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0xD0000000;
 8001674:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8001678:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 240;
 800167a:	23f0      	movs	r3, #240	; 0xf0
 800167c:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 320;
 800167e:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8001682:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001684:	2300      	movs	r3, #0
 8001686:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 800168a:	2300      	movs	r3, #0
 800168c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 8001690:	2300      	movs	r3, #0
 8001692:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001696:	1d3b      	adds	r3, r7, #4
 8001698:	2200      	movs	r2, #0
 800169a:	4619      	mov	r1, r3
 800169c:	4805      	ldr	r0, [pc, #20]	; (80016b4 <MX_LTDC_Init+0xf8>)
 800169e:	f005 faf7 	bl	8006c90 <HAL_LTDC_ConfigLayer>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_LTDC_Init+0xf0>
  {
    Error_Handler();
 80016a8:	f000 fc66 	bl	8001f78 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 80016ac:	bf00      	nop
 80016ae:	3738      	adds	r7, #56	; 0x38
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bd80      	pop	{r7, pc}
 80016b4:	20008898 	.word	0x20008898
 80016b8:	40016800 	.word	0x40016800

080016bc <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 80016c0:	4b17      	ldr	r3, [pc, #92]	; (8001720 <MX_SPI5_Init+0x64>)
 80016c2:	4a18      	ldr	r2, [pc, #96]	; (8001724 <MX_SPI5_Init+0x68>)
 80016c4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 80016c6:	4b16      	ldr	r3, [pc, #88]	; (8001720 <MX_SPI5_Init+0x64>)
 80016c8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80016cc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 80016ce:	4b14      	ldr	r3, [pc, #80]	; (8001720 <MX_SPI5_Init+0x64>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 80016d4:	4b12      	ldr	r3, [pc, #72]	; (8001720 <MX_SPI5_Init+0x64>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016da:	4b11      	ldr	r3, [pc, #68]	; (8001720 <MX_SPI5_Init+0x64>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016e0:	4b0f      	ldr	r3, [pc, #60]	; (8001720 <MX_SPI5_Init+0x64>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 80016e6:	4b0e      	ldr	r3, [pc, #56]	; (8001720 <MX_SPI5_Init+0x64>)
 80016e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016ec:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80016ee:	4b0c      	ldr	r3, [pc, #48]	; (8001720 <MX_SPI5_Init+0x64>)
 80016f0:	2218      	movs	r2, #24
 80016f2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016f4:	4b0a      	ldr	r3, [pc, #40]	; (8001720 <MX_SPI5_Init+0x64>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 80016fa:	4b09      	ldr	r3, [pc, #36]	; (8001720 <MX_SPI5_Init+0x64>)
 80016fc:	2200      	movs	r2, #0
 80016fe:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001700:	4b07      	ldr	r3, [pc, #28]	; (8001720 <MX_SPI5_Init+0x64>)
 8001702:	2200      	movs	r2, #0
 8001704:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001706:	4b06      	ldr	r3, [pc, #24]	; (8001720 <MX_SPI5_Init+0x64>)
 8001708:	220a      	movs	r2, #10
 800170a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800170c:	4804      	ldr	r0, [pc, #16]	; (8001720 <MX_SPI5_Init+0x64>)
 800170e:	f006 fb90 	bl	8007e32 <HAL_SPI_Init>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001718:	f000 fc2e 	bl	8001f78 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	2000882c 	.word	0x2000882c
 8001724:	40015000 	.word	0x40015000

08001728 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800172e:	f107 0308 	add.w	r3, r7, #8
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]
 8001738:	609a      	str	r2, [r3, #8]
 800173a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800173c:	463b      	mov	r3, r7
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
 8001742:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001744:	4b1e      	ldr	r3, [pc, #120]	; (80017c0 <MX_TIM1_Init+0x98>)
 8001746:	4a1f      	ldr	r2, [pc, #124]	; (80017c4 <MX_TIM1_Init+0x9c>)
 8001748:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800174a:	4b1d      	ldr	r3, [pc, #116]	; (80017c0 <MX_TIM1_Init+0x98>)
 800174c:	2200      	movs	r2, #0
 800174e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001750:	4b1b      	ldr	r3, [pc, #108]	; (80017c0 <MX_TIM1_Init+0x98>)
 8001752:	2200      	movs	r2, #0
 8001754:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001756:	4b1a      	ldr	r3, [pc, #104]	; (80017c0 <MX_TIM1_Init+0x98>)
 8001758:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800175c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800175e:	4b18      	ldr	r3, [pc, #96]	; (80017c0 <MX_TIM1_Init+0x98>)
 8001760:	2200      	movs	r2, #0
 8001762:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001764:	4b16      	ldr	r3, [pc, #88]	; (80017c0 <MX_TIM1_Init+0x98>)
 8001766:	2200      	movs	r2, #0
 8001768:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800176a:	4b15      	ldr	r3, [pc, #84]	; (80017c0 <MX_TIM1_Init+0x98>)
 800176c:	2200      	movs	r2, #0
 800176e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001770:	4813      	ldr	r0, [pc, #76]	; (80017c0 <MX_TIM1_Init+0x98>)
 8001772:	f007 f8e9 	bl	8008948 <HAL_TIM_Base_Init>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 800177c:	f000 fbfc 	bl	8001f78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001780:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001784:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001786:	f107 0308 	add.w	r3, r7, #8
 800178a:	4619      	mov	r1, r3
 800178c:	480c      	ldr	r0, [pc, #48]	; (80017c0 <MX_TIM1_Init+0x98>)
 800178e:	f007 fa32 	bl	8008bf6 <HAL_TIM_ConfigClockSource>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001798:	f000 fbee 	bl	8001f78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800179c:	2300      	movs	r3, #0
 800179e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017a0:	2300      	movs	r3, #0
 80017a2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017a4:	463b      	mov	r3, r7
 80017a6:	4619      	mov	r1, r3
 80017a8:	4805      	ldr	r0, [pc, #20]	; (80017c0 <MX_TIM1_Init+0x98>)
 80017aa:	f007 fc3d 	bl	8009028 <HAL_TIMEx_MasterConfigSynchronization>
 80017ae:	4603      	mov	r3, r0
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d001      	beq.n	80017b8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80017b4:	f000 fbe0 	bl	8001f78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017b8:	bf00      	nop
 80017ba:	3718      	adds	r7, #24
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	2000898c 	.word	0x2000898c
 80017c4:	40010000 	.word	0x40010000

080017c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80017cc:	4b11      	ldr	r3, [pc, #68]	; (8001814 <MX_USART1_UART_Init+0x4c>)
 80017ce:	4a12      	ldr	r2, [pc, #72]	; (8001818 <MX_USART1_UART_Init+0x50>)
 80017d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80017d2:	4b10      	ldr	r3, [pc, #64]	; (8001814 <MX_USART1_UART_Init+0x4c>)
 80017d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80017d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80017da:	4b0e      	ldr	r3, [pc, #56]	; (8001814 <MX_USART1_UART_Init+0x4c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80017e0:	4b0c      	ldr	r3, [pc, #48]	; (8001814 <MX_USART1_UART_Init+0x4c>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80017e6:	4b0b      	ldr	r3, [pc, #44]	; (8001814 <MX_USART1_UART_Init+0x4c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80017ec:	4b09      	ldr	r3, [pc, #36]	; (8001814 <MX_USART1_UART_Init+0x4c>)
 80017ee:	220c      	movs	r2, #12
 80017f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f2:	4b08      	ldr	r3, [pc, #32]	; (8001814 <MX_USART1_UART_Init+0x4c>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f8:	4b06      	ldr	r3, [pc, #24]	; (8001814 <MX_USART1_UART_Init+0x4c>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80017fe:	4805      	ldr	r0, [pc, #20]	; (8001814 <MX_USART1_UART_Init+0x4c>)
 8001800:	f007 fca2 	bl	8009148 <HAL_UART_Init>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d001      	beq.n	800180e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800180a:	f000 fbb5 	bl	8001f78 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20008940 	.word	0x20008940
 8001818:	40011000 	.word	0x40011000

0800181c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b088      	sub	sp, #32
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001822:	1d3b      	adds	r3, r7, #4
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
 8001828:	605a      	str	r2, [r3, #4]
 800182a:	609a      	str	r2, [r3, #8]
 800182c:	60da      	str	r2, [r3, #12]
 800182e:	611a      	str	r2, [r3, #16]
 8001830:	615a      	str	r2, [r3, #20]
 8001832:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001834:	4b1f      	ldr	r3, [pc, #124]	; (80018b4 <MX_FMC_Init+0x98>)
 8001836:	4a20      	ldr	r2, [pc, #128]	; (80018b8 <MX_FMC_Init+0x9c>)
 8001838:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 800183a:	4b1e      	ldr	r3, [pc, #120]	; (80018b4 <MX_FMC_Init+0x98>)
 800183c:	2201      	movs	r2, #1
 800183e:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001840:	4b1c      	ldr	r3, [pc, #112]	; (80018b4 <MX_FMC_Init+0x98>)
 8001842:	2200      	movs	r2, #0
 8001844:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001846:	4b1b      	ldr	r3, [pc, #108]	; (80018b4 <MX_FMC_Init+0x98>)
 8001848:	2204      	movs	r2, #4
 800184a:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 800184c:	4b19      	ldr	r3, [pc, #100]	; (80018b4 <MX_FMC_Init+0x98>)
 800184e:	2210      	movs	r2, #16
 8001850:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001852:	4b18      	ldr	r3, [pc, #96]	; (80018b4 <MX_FMC_Init+0x98>)
 8001854:	2240      	movs	r2, #64	; 0x40
 8001856:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001858:	4b16      	ldr	r3, [pc, #88]	; (80018b4 <MX_FMC_Init+0x98>)
 800185a:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800185e:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001860:	4b14      	ldr	r3, [pc, #80]	; (80018b4 <MX_FMC_Init+0x98>)
 8001862:	2200      	movs	r2, #0
 8001864:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001866:	4b13      	ldr	r3, [pc, #76]	; (80018b4 <MX_FMC_Init+0x98>)
 8001868:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800186c:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800186e:	4b11      	ldr	r3, [pc, #68]	; (80018b4 <MX_FMC_Init+0x98>)
 8001870:	2200      	movs	r2, #0
 8001872:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8001874:	4b0f      	ldr	r3, [pc, #60]	; (80018b4 <MX_FMC_Init+0x98>)
 8001876:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800187a:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 800187c:	2302      	movs	r3, #2
 800187e:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001880:	2307      	movs	r3, #7
 8001882:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001884:	2304      	movs	r3, #4
 8001886:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 8001888:	2307      	movs	r3, #7
 800188a:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 800188c:	2303      	movs	r3, #3
 800188e:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001890:	2302      	movs	r3, #2
 8001892:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001894:	2302      	movs	r3, #2
 8001896:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001898:	1d3b      	adds	r3, r7, #4
 800189a:	4619      	mov	r1, r3
 800189c:	4805      	ldr	r0, [pc, #20]	; (80018b4 <MX_FMC_Init+0x98>)
 800189e:	f006 fa49 	bl	8007d34 <HAL_SDRAM_Init>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 80018a8:	f000 fb66 	bl	8001f78 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 80018ac:	bf00      	nop
 80018ae:	3720      	adds	r7, #32
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	20008a10 	.word	0x20008a10
 80018b8:	a0000140 	.word	0xa0000140

080018bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b08e      	sub	sp, #56	; 0x38
 80018c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018c6:	2200      	movs	r2, #0
 80018c8:	601a      	str	r2, [r3, #0]
 80018ca:	605a      	str	r2, [r3, #4]
 80018cc:	609a      	str	r2, [r3, #8]
 80018ce:	60da      	str	r2, [r3, #12]
 80018d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d2:	2300      	movs	r3, #0
 80018d4:	623b      	str	r3, [r7, #32]
 80018d6:	4b7a      	ldr	r3, [pc, #488]	; (8001ac0 <MX_GPIO_Init+0x204>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	4a79      	ldr	r2, [pc, #484]	; (8001ac0 <MX_GPIO_Init+0x204>)
 80018dc:	f043 0304 	orr.w	r3, r3, #4
 80018e0:	6313      	str	r3, [r2, #48]	; 0x30
 80018e2:	4b77      	ldr	r3, [pc, #476]	; (8001ac0 <MX_GPIO_Init+0x204>)
 80018e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e6:	f003 0304 	and.w	r3, r3, #4
 80018ea:	623b      	str	r3, [r7, #32]
 80018ec:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80018ee:	2300      	movs	r3, #0
 80018f0:	61fb      	str	r3, [r7, #28]
 80018f2:	4b73      	ldr	r3, [pc, #460]	; (8001ac0 <MX_GPIO_Init+0x204>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	4a72      	ldr	r2, [pc, #456]	; (8001ac0 <MX_GPIO_Init+0x204>)
 80018f8:	f043 0320 	orr.w	r3, r3, #32
 80018fc:	6313      	str	r3, [r2, #48]	; 0x30
 80018fe:	4b70      	ldr	r3, [pc, #448]	; (8001ac0 <MX_GPIO_Init+0x204>)
 8001900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001902:	f003 0320 	and.w	r3, r3, #32
 8001906:	61fb      	str	r3, [r7, #28]
 8001908:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800190a:	2300      	movs	r3, #0
 800190c:	61bb      	str	r3, [r7, #24]
 800190e:	4b6c      	ldr	r3, [pc, #432]	; (8001ac0 <MX_GPIO_Init+0x204>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	4a6b      	ldr	r2, [pc, #428]	; (8001ac0 <MX_GPIO_Init+0x204>)
 8001914:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001918:	6313      	str	r3, [r2, #48]	; 0x30
 800191a:	4b69      	ldr	r3, [pc, #420]	; (8001ac0 <MX_GPIO_Init+0x204>)
 800191c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800191e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001922:	61bb      	str	r3, [r7, #24]
 8001924:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001926:	2300      	movs	r3, #0
 8001928:	617b      	str	r3, [r7, #20]
 800192a:	4b65      	ldr	r3, [pc, #404]	; (8001ac0 <MX_GPIO_Init+0x204>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	4a64      	ldr	r2, [pc, #400]	; (8001ac0 <MX_GPIO_Init+0x204>)
 8001930:	f043 0301 	orr.w	r3, r3, #1
 8001934:	6313      	str	r3, [r2, #48]	; 0x30
 8001936:	4b62      	ldr	r3, [pc, #392]	; (8001ac0 <MX_GPIO_Init+0x204>)
 8001938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193a:	f003 0301 	and.w	r3, r3, #1
 800193e:	617b      	str	r3, [r7, #20]
 8001940:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	613b      	str	r3, [r7, #16]
 8001946:	4b5e      	ldr	r3, [pc, #376]	; (8001ac0 <MX_GPIO_Init+0x204>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	4a5d      	ldr	r2, [pc, #372]	; (8001ac0 <MX_GPIO_Init+0x204>)
 800194c:	f043 0302 	orr.w	r3, r3, #2
 8001950:	6313      	str	r3, [r2, #48]	; 0x30
 8001952:	4b5b      	ldr	r3, [pc, #364]	; (8001ac0 <MX_GPIO_Init+0x204>)
 8001954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	613b      	str	r3, [r7, #16]
 800195c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800195e:	2300      	movs	r3, #0
 8001960:	60fb      	str	r3, [r7, #12]
 8001962:	4b57      	ldr	r3, [pc, #348]	; (8001ac0 <MX_GPIO_Init+0x204>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	4a56      	ldr	r2, [pc, #344]	; (8001ac0 <MX_GPIO_Init+0x204>)
 8001968:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800196c:	6313      	str	r3, [r2, #48]	; 0x30
 800196e:	4b54      	ldr	r3, [pc, #336]	; (8001ac0 <MX_GPIO_Init+0x204>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800197a:	2300      	movs	r3, #0
 800197c:	60bb      	str	r3, [r7, #8]
 800197e:	4b50      	ldr	r3, [pc, #320]	; (8001ac0 <MX_GPIO_Init+0x204>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	4a4f      	ldr	r2, [pc, #316]	; (8001ac0 <MX_GPIO_Init+0x204>)
 8001984:	f043 0310 	orr.w	r3, r3, #16
 8001988:	6313      	str	r3, [r2, #48]	; 0x30
 800198a:	4b4d      	ldr	r3, [pc, #308]	; (8001ac0 <MX_GPIO_Init+0x204>)
 800198c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198e:	f003 0310 	and.w	r3, r3, #16
 8001992:	60bb      	str	r3, [r7, #8]
 8001994:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001996:	2300      	movs	r3, #0
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	4b49      	ldr	r3, [pc, #292]	; (8001ac0 <MX_GPIO_Init+0x204>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	4a48      	ldr	r2, [pc, #288]	; (8001ac0 <MX_GPIO_Init+0x204>)
 80019a0:	f043 0308 	orr.w	r3, r3, #8
 80019a4:	6313      	str	r3, [r2, #48]	; 0x30
 80019a6:	4b46      	ldr	r3, [pc, #280]	; (8001ac0 <MX_GPIO_Init+0x204>)
 80019a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019aa:	f003 0308 	and.w	r3, r3, #8
 80019ae:	607b      	str	r3, [r7, #4]
 80019b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|DHT22_PIN_Pin|GPIO_PIN_3|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 80019b2:	2200      	movs	r2, #0
 80019b4:	211e      	movs	r1, #30
 80019b6:	4843      	ldr	r0, [pc, #268]	; (8001ac4 <MX_GPIO_Init+0x208>)
 80019b8:	f003 f8fe 	bl	8004bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 80019bc:	2200      	movs	r2, #0
 80019be:	2180      	movs	r1, #128	; 0x80
 80019c0:	4841      	ldr	r0, [pc, #260]	; (8001ac8 <MX_GPIO_Init+0x20c>)
 80019c2:	f003 f8f9 	bl	8004bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80019cc:	483f      	ldr	r0, [pc, #252]	; (8001acc <MX_GPIO_Init+0x210>)
 80019ce:	f003 f8f3 	bl	8004bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80019d2:	2200      	movs	r2, #0
 80019d4:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80019d8:	483d      	ldr	r0, [pc, #244]	; (8001ad0 <MX_GPIO_Init+0x214>)
 80019da:	f003 f8ed 	bl	8004bb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin DHT22_PIN_Pin PC3 OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|DHT22_PIN_Pin|GPIO_PIN_3|OTG_FS_PSO_Pin;
 80019de:	231e      	movs	r3, #30
 80019e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019e2:	2301      	movs	r3, #1
 80019e4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e6:	2300      	movs	r3, #0
 80019e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ea:	2300      	movs	r3, #0
 80019ec:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f2:	4619      	mov	r1, r3
 80019f4:	4833      	ldr	r0, [pc, #204]	; (8001ac4 <MX_GPIO_Init+0x208>)
 80019f6:	f002 fe13 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 80019fa:	f248 0307 	movw	r3, #32775	; 0x8007
 80019fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a00:	4b34      	ldr	r3, [pc, #208]	; (8001ad4 <MX_GPIO_Init+0x218>)
 8001a02:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a0c:	4619      	mov	r1, r3
 8001a0e:	482e      	ldr	r0, [pc, #184]	; (8001ac8 <MX_GPIO_Init+0x20c>)
 8001a10:	f002 fe06 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8001a14:	2380      	movs	r3, #128	; 0x80
 8001a16:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a18:	2301      	movs	r3, #1
 8001a1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a20:	2300      	movs	r3, #0
 8001a22:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8001a24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a28:	4619      	mov	r1, r3
 8001a2a:	4827      	ldr	r0, [pc, #156]	; (8001ac8 <MX_GPIO_Init+0x20c>)
 8001a2c:	f002 fdf8 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8001a30:	2320      	movs	r3, #32
 8001a32:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a34:	4b27      	ldr	r3, [pc, #156]	; (8001ad4 <MX_GPIO_Init+0x218>)
 8001a36:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8001a3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a40:	4619      	mov	r1, r3
 8001a42:	4820      	ldr	r0, [pc, #128]	; (8001ac4 <MX_GPIO_Init+0x208>)
 8001a44:	f002 fdec 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001a48:	2304      	movs	r3, #4
 8001a4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a50:	2300      	movs	r3, #0
 8001a52:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001a54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a58:	4619      	mov	r1, r3
 8001a5a:	481f      	ldr	r0, [pc, #124]	; (8001ad8 <MX_GPIO_Init+0x21c>)
 8001a5c:	f002 fde0 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8001a60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a64:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a66:	2300      	movs	r3, #0
 8001a68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8001a6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a72:	4619      	mov	r1, r3
 8001a74:	4815      	ldr	r0, [pc, #84]	; (8001acc <MX_GPIO_Init+0x210>)
 8001a76:	f002 fdd3 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8001a7a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001a7e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a80:	2301      	movs	r3, #1
 8001a82:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a90:	4619      	mov	r1, r3
 8001a92:	480e      	ldr	r0, [pc, #56]	; (8001acc <MX_GPIO_Init+0x210>)
 8001a94:	f002 fdc4 	bl	8004620 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8001a98:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001a9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a9e:	2301      	movs	r3, #1
 8001aa0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001aaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4807      	ldr	r0, [pc, #28]	; (8001ad0 <MX_GPIO_Init+0x214>)
 8001ab2:	f002 fdb5 	bl	8004620 <HAL_GPIO_Init>

}
 8001ab6:	bf00      	nop
 8001ab8:	3738      	adds	r7, #56	; 0x38
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}
 8001abe:	bf00      	nop
 8001ac0:	40023800 	.word	0x40023800
 8001ac4:	40020800 	.word	0x40020800
 8001ac8:	40020000 	.word	0x40020000
 8001acc:	40020c00 	.word	0x40020c00
 8001ad0:	40021800 	.word	0x40021800
 8001ad4:	10120000 	.word	0x10120000
 8001ad8:	40020400 	.word	0x40020400

08001adc <DWT_Init>:

/* USER CODE BEGIN 4 */
void DWT_Init(void) {
 8001adc:	b480      	push	{r7}
 8001ade:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8001ae0:	4b09      	ldr	r3, [pc, #36]	; (8001b08 <DWT_Init+0x2c>)
 8001ae2:	68db      	ldr	r3, [r3, #12]
 8001ae4:	4a08      	ldr	r2, [pc, #32]	; (8001b08 <DWT_Init+0x2c>)
 8001ae6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001aea:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 8001aec:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <DWT_Init+0x30>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8001af2:	4b06      	ldr	r3, [pc, #24]	; (8001b0c <DWT_Init+0x30>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	4a05      	ldr	r2, [pc, #20]	; (8001b0c <DWT_Init+0x30>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	6013      	str	r3, [r2, #0]
}
 8001afe:	bf00      	nop
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr
 8001b08:	e000edf0 	.word	0xe000edf0
 8001b0c:	e0001000 	.word	0xe0001000

08001b10 <delay_us>:

void delay_us(uint32_t us) {
 8001b10:	b480      	push	{r7}
 8001b12:	b085      	sub	sp, #20
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
    uint32_t startTick = DWT->CYCCNT;
 8001b18:	4b0d      	ldr	r3, [pc, #52]	; (8001b50 <delay_us+0x40>)
 8001b1a:	685b      	ldr	r3, [r3, #4]
 8001b1c:	60fb      	str	r3, [r7, #12]
    uint32_t delayTicks = us * (SystemCoreClock / 1000000);
 8001b1e:	4b0d      	ldr	r3, [pc, #52]	; (8001b54 <delay_us+0x44>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	4a0d      	ldr	r2, [pc, #52]	; (8001b58 <delay_us+0x48>)
 8001b24:	fba2 2303 	umull	r2, r3, r2, r3
 8001b28:	0c9a      	lsrs	r2, r3, #18
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	fb02 f303 	mul.w	r3, r2, r3
 8001b30:	60bb      	str	r3, [r7, #8]
    while ((DWT->CYCCNT - startTick) < delayTicks);
 8001b32:	bf00      	nop
 8001b34:	4b06      	ldr	r3, [pc, #24]	; (8001b50 <delay_us+0x40>)
 8001b36:	685a      	ldr	r2, [r3, #4]
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	1ad3      	subs	r3, r2, r3
 8001b3c:	68ba      	ldr	r2, [r7, #8]
 8001b3e:	429a      	cmp	r2, r3
 8001b40:	d8f8      	bhi.n	8001b34 <delay_us+0x24>
}
 8001b42:	bf00      	nop
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4c:	4770      	bx	lr
 8001b4e:	bf00      	nop
 8001b50:	e0001000 	.word	0xe0001000
 8001b54:	20000054 	.word	0x20000054
 8001b58:	431bde83 	.word	0x431bde83

08001b5c <Debug_Log>:

void Debug_Log(char *msg) {
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), 100);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7fe fb43 	bl	80001f0 <strlen>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	b29a      	uxth	r2, r3
 8001b6e:	2364      	movs	r3, #100	; 0x64
 8001b70:	6879      	ldr	r1, [r7, #4]
 8001b72:	4805      	ldr	r0, [pc, #20]	; (8001b88 <Debug_Log+0x2c>)
 8001b74:	f007 fb35 	bl	80091e2 <HAL_UART_Transmit>
	    osDelay(10);
 8001b78:	200a      	movs	r0, #10
 8001b7a:	f00b f9f2 	bl	800cf62 <osDelay>
}
 8001b7e:	bf00      	nop
 8001b80:	3708      	adds	r7, #8
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	20008940 	.word	0x20008940

08001b8c <DHT22_SetPinOutput>:

void DHT22_SetPinOutput(void) {
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b086      	sub	sp, #24
 8001b90:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b92:	1d3b      	adds	r3, r7, #4
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
 8001b9e:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3; // PC3
 8001ba0:	2308      	movs	r3, #8
 8001ba2:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bac:	2303      	movs	r3, #3
 8001bae:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bb0:	1d3b      	adds	r3, r7, #4
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4803      	ldr	r0, [pc, #12]	; (8001bc4 <DHT22_SetPinOutput+0x38>)
 8001bb6:	f002 fd33 	bl	8004620 <HAL_GPIO_Init>
}
 8001bba:	bf00      	nop
 8001bbc:	3718      	adds	r7, #24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40020800 	.word	0x40020800

08001bc8 <DHT22_SetPinInput>:

void DHT22_SetPinInput(void) {
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b086      	sub	sp, #24
 8001bcc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bce:	1d3b      	adds	r3, r7, #4
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	601a      	str	r2, [r3, #0]
 8001bd4:	605a      	str	r2, [r3, #4]
 8001bd6:	609a      	str	r2, [r3, #8]
 8001bd8:	60da      	str	r2, [r3, #12]
 8001bda:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3; // PC3
 8001bdc:	2308      	movs	r3, #8
 8001bde:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001be4:	2301      	movs	r3, #1
 8001be6:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	4619      	mov	r1, r3
 8001bec:	4803      	ldr	r0, [pc, #12]	; (8001bfc <DHT22_SetPinInput+0x34>)
 8001bee:	f002 fd17 	bl	8004620 <HAL_GPIO_Init>
}
 8001bf2:	bf00      	nop
 8001bf4:	3718      	adds	r7, #24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	bf00      	nop
 8001bfc:	40020800 	.word	0x40020800

08001c00 <DHT22_Read>:

uint8_t DHT22_Read(DHT22_Data *data) {
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b088      	sub	sp, #32
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
    uint8_t i, j;
    uint32_t timeout;
    uint8_t local_buffer[5] = {0,0,0,0,0};
 8001c08:	f107 030c 	add.w	r3, r7, #12
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	601a      	str	r2, [r3, #0]
 8001c10:	711a      	strb	r2, [r3, #4]

    DHT22_SetPinOutput();
 8001c12:	f7ff ffbb 	bl	8001b8c <DHT22_SetPinOutput>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 0); // Start signal
 8001c16:	2200      	movs	r2, #0
 8001c18:	2108      	movs	r1, #8
 8001c1a:	486f      	ldr	r0, [pc, #444]	; (8001dd8 <DHT22_Read+0x1d8>)
 8001c1c:	f002 ffcc 	bl	8004bb8 <HAL_GPIO_WritePin>
    HAL_Delay(18);
 8001c20:	2012      	movs	r0, #18
 8001c22:	f001 fe85 	bl	8003930 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 8001c26:	2201      	movs	r2, #1
 8001c28:	2108      	movs	r1, #8
 8001c2a:	486b      	ldr	r0, [pc, #428]	; (8001dd8 <DHT22_Read+0x1d8>)
 8001c2c:	f002 ffc4 	bl	8004bb8 <HAL_GPIO_WritePin>
    delay_us(30);
 8001c30:	201e      	movs	r0, #30
 8001c32:	f7ff ff6d 	bl	8001b10 <delay_us>
    DHT22_SetPinInput();
 8001c36:	f7ff ffc7 	bl	8001bc8 <DHT22_SetPinInput>

    // Handshake pe PC3
    timeout = 0;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61bb      	str	r3, [r7, #24]
    while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3) == 1) if(++timeout > 10000) return 1;
 8001c3e:	e009      	b.n	8001c54 <DHT22_Read+0x54>
 8001c40:	69bb      	ldr	r3, [r7, #24]
 8001c42:	3301      	adds	r3, #1
 8001c44:	61bb      	str	r3, [r7, #24]
 8001c46:	69bb      	ldr	r3, [r7, #24]
 8001c48:	f242 7210 	movw	r2, #10000	; 0x2710
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d901      	bls.n	8001c54 <DHT22_Read+0x54>
 8001c50:	2301      	movs	r3, #1
 8001c52:	e0bc      	b.n	8001dce <DHT22_Read+0x1ce>
 8001c54:	2108      	movs	r1, #8
 8001c56:	4860      	ldr	r0, [pc, #384]	; (8001dd8 <DHT22_Read+0x1d8>)
 8001c58:	f002 ff96 	bl	8004b88 <HAL_GPIO_ReadPin>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	d0ee      	beq.n	8001c40 <DHT22_Read+0x40>
    timeout = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	61bb      	str	r3, [r7, #24]
    while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3) == 0) if(++timeout > 10000) return 1;
 8001c66:	e009      	b.n	8001c7c <DHT22_Read+0x7c>
 8001c68:	69bb      	ldr	r3, [r7, #24]
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	61bb      	str	r3, [r7, #24]
 8001c6e:	69bb      	ldr	r3, [r7, #24]
 8001c70:	f242 7210 	movw	r2, #10000	; 0x2710
 8001c74:	4293      	cmp	r3, r2
 8001c76:	d901      	bls.n	8001c7c <DHT22_Read+0x7c>
 8001c78:	2301      	movs	r3, #1
 8001c7a:	e0a8      	b.n	8001dce <DHT22_Read+0x1ce>
 8001c7c:	2108      	movs	r1, #8
 8001c7e:	4856      	ldr	r0, [pc, #344]	; (8001dd8 <DHT22_Read+0x1d8>)
 8001c80:	f002 ff82 	bl	8004b88 <HAL_GPIO_ReadPin>
 8001c84:	4603      	mov	r3, r0
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d0ee      	beq.n	8001c68 <DHT22_Read+0x68>
    timeout = 0;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61bb      	str	r3, [r7, #24]
    while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3) == 1) if(++timeout > 10000) return 1;
 8001c8e:	e009      	b.n	8001ca4 <DHT22_Read+0xa4>
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	3301      	adds	r3, #1
 8001c94:	61bb      	str	r3, [r7, #24]
 8001c96:	69bb      	ldr	r3, [r7, #24]
 8001c98:	f242 7210 	movw	r2, #10000	; 0x2710
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d901      	bls.n	8001ca4 <DHT22_Read+0xa4>
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e094      	b.n	8001dce <DHT22_Read+0x1ce>
 8001ca4:	2108      	movs	r1, #8
 8001ca6:	484c      	ldr	r0, [pc, #304]	; (8001dd8 <DHT22_Read+0x1d8>)
 8001ca8:	f002 ff6e 	bl	8004b88 <HAL_GPIO_ReadPin>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b01      	cmp	r3, #1
 8001cb0:	d0ee      	beq.n	8001c90 <DHT22_Read+0x90>

    taskENTER_CRITICAL(); // Protecie RTOS pentru timing critic
 8001cb2:	f00d f843 	bl	800ed3c <vPortEnterCritical>
    for(j=0; j<5; j++) {
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	77bb      	strb	r3, [r7, #30]
 8001cba:	e041      	b.n	8001d40 <DHT22_Read+0x140>
        for(i=0; i<8; i++) {
 8001cbc:	2300      	movs	r3, #0
 8001cbe:	77fb      	strb	r3, [r7, #31]
 8001cc0:	e038      	b.n	8001d34 <DHT22_Read+0x134>
            while(!(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3)));
 8001cc2:	bf00      	nop
 8001cc4:	2108      	movs	r1, #8
 8001cc6:	4844      	ldr	r0, [pc, #272]	; (8001dd8 <DHT22_Read+0x1d8>)
 8001cc8:	f002 ff5e 	bl	8004b88 <HAL_GPIO_ReadPin>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d0f8      	beq.n	8001cc4 <DHT22_Read+0xc4>
            uint32_t t = 0;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
            while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3)) {
 8001cd6:	e007      	b.n	8001ce8 <DHT22_Read+0xe8>
                t++;
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	3301      	adds	r3, #1
 8001cdc:	617b      	str	r3, [r7, #20]
                if(t > 10000) break;
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	f242 7210 	movw	r2, #10000	; 0x2710
 8001ce4:	4293      	cmp	r3, r2
 8001ce6:	d807      	bhi.n	8001cf8 <DHT22_Read+0xf8>
            while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_3)) {
 8001ce8:	2108      	movs	r1, #8
 8001cea:	483b      	ldr	r0, [pc, #236]	; (8001dd8 <DHT22_Read+0x1d8>)
 8001cec:	f002 ff4c 	bl	8004b88 <HAL_GPIO_ReadPin>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d1f0      	bne.n	8001cd8 <DHT22_Read+0xd8>
 8001cf6:	e000      	b.n	8001cfa <DHT22_Read+0xfa>
                if(t > 10000) break;
 8001cf8:	bf00      	nop
            }
            if(t > 150) local_buffer[j] |= (1 << (7-i));
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	2b96      	cmp	r3, #150	; 0x96
 8001cfe:	d916      	bls.n	8001d2e <DHT22_Read+0x12e>
 8001d00:	7fbb      	ldrb	r3, [r7, #30]
 8001d02:	f107 0220 	add.w	r2, r7, #32
 8001d06:	4413      	add	r3, r2
 8001d08:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001d0c:	b25a      	sxtb	r2, r3
 8001d0e:	7ffb      	ldrb	r3, [r7, #31]
 8001d10:	f1c3 0307 	rsb	r3, r3, #7
 8001d14:	2101      	movs	r1, #1
 8001d16:	fa01 f303 	lsl.w	r3, r1, r3
 8001d1a:	b25b      	sxtb	r3, r3
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	b25a      	sxtb	r2, r3
 8001d20:	7fbb      	ldrb	r3, [r7, #30]
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	f107 0120 	add.w	r1, r7, #32
 8001d28:	440b      	add	r3, r1
 8001d2a:	f803 2c14 	strb.w	r2, [r3, #-20]
        for(i=0; i<8; i++) {
 8001d2e:	7ffb      	ldrb	r3, [r7, #31]
 8001d30:	3301      	adds	r3, #1
 8001d32:	77fb      	strb	r3, [r7, #31]
 8001d34:	7ffb      	ldrb	r3, [r7, #31]
 8001d36:	2b07      	cmp	r3, #7
 8001d38:	d9c3      	bls.n	8001cc2 <DHT22_Read+0xc2>
    for(j=0; j<5; j++) {
 8001d3a:	7fbb      	ldrb	r3, [r7, #30]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	77bb      	strb	r3, [r7, #30]
 8001d40:	7fbb      	ldrb	r3, [r7, #30]
 8001d42:	2b04      	cmp	r3, #4
 8001d44:	d9ba      	bls.n	8001cbc <DHT22_Read+0xbc>
        }
    }
    taskEXIT_CRITICAL();
 8001d46:	f00d f827 	bl	800ed98 <vPortExitCritical>

    // Verificare Checksum (Suma primilor 4 bytes trebuie sa fie egal cu ultimul byte)
    if ((uint8_t)(local_buffer[0] + local_buffer[1] + local_buffer[2] + local_buffer[3]) == local_buffer[4]) {
 8001d4a:	7b3a      	ldrb	r2, [r7, #12]
 8001d4c:	7b7b      	ldrb	r3, [r7, #13]
 8001d4e:	4413      	add	r3, r2
 8001d50:	b2da      	uxtb	r2, r3
 8001d52:	7bbb      	ldrb	r3, [r7, #14]
 8001d54:	4413      	add	r3, r2
 8001d56:	b2da      	uxtb	r2, r3
 8001d58:	7bfb      	ldrb	r3, [r7, #15]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	b2da      	uxtb	r2, r3
 8001d5e:	7c3b      	ldrb	r3, [r7, #16]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d133      	bne.n	8001dcc <DHT22_Read+0x1cc>
        // Conversie corecta conform datasheet DHT22
        // Umiditatea: Byte 0 (MSB) si Byte 1 (LSB)
        data->Humidity = (float)((local_buffer[0] << 8) | local_buffer[1]) / 10.0f;
 8001d64:	7b3b      	ldrb	r3, [r7, #12]
 8001d66:	021b      	lsls	r3, r3, #8
 8001d68:	7b7a      	ldrb	r2, [r7, #13]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	ee07 3a90 	vmov	s15, r3
 8001d70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d74:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001d78:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	edc3 7a01 	vstr	s15, [r3, #4]

        // Temperatura: Byte 2 (MSB) si Byte 3 (LSB). Bitul 7 din Byte 2 e semnul.
        int16_t temp_raw = ((local_buffer[2] & 0x7F) << 8) | local_buffer[3];
 8001d82:	7bbb      	ldrb	r3, [r7, #14]
 8001d84:	021b      	lsls	r3, r3, #8
 8001d86:	b21b      	sxth	r3, r3
 8001d88:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
 8001d8c:	b21a      	sxth	r2, r3
 8001d8e:	7bfb      	ldrb	r3, [r7, #15]
 8001d90:	b21b      	sxth	r3, r3
 8001d92:	4313      	orrs	r3, r2
 8001d94:	827b      	strh	r3, [r7, #18]
        data->Temperature = (float)temp_raw / 10.0f;
 8001d96:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001d9a:	ee07 3a90 	vmov	s15, r3
 8001d9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001da2:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8001da6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	edc3 7a00 	vstr	s15, [r3]
        if (local_buffer[2] & 0x80) data->Temperature *= -1.0f;
 8001db0:	7bbb      	ldrb	r3, [r7, #14]
 8001db2:	b25b      	sxtb	r3, r3
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	da07      	bge.n	8001dc8 <DHT22_Read+0x1c8>
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	edd3 7a00 	vldr	s15, [r3]
 8001dbe:	eef1 7a67 	vneg.f32	s15, s15
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	edc3 7a00 	vstr	s15, [r3]

        return 0; // Succes
 8001dc8:	2300      	movs	r3, #0
 8001dca:	e000      	b.n	8001dce <DHT22_Read+0x1ce>
    }
    return 2; // Eroare Checksum
 8001dcc:	2302      	movs	r3, #2
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3720      	adds	r7, #32
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40020800 	.word	0x40020800

08001ddc <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001de4:	f00d fa9e 	bl	800f324 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001de8:	2001      	movs	r0, #1
 8001dea:	f00b f8ba 	bl	800cf62 <osDelay>
 8001dee:	e7fb      	b.n	8001de8 <StartDefaultTask+0xc>

08001df0 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b086      	sub	sp, #24
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  DHT22_Data local_data;
  for(;;)
  {
    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_SET);
 8001df8:	2201      	movs	r2, #1
 8001dfa:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001dfe:	4814      	ldr	r0, [pc, #80]	; (8001e50 <StartTask02+0x60>)
 8001e00:	f002 feda 	bl	8004bb8 <HAL_GPIO_WritePin>

    // Citim o singur dat
    uint8_t status = DHT22_Read(&local_data);
 8001e04:	f107 030c 	add.w	r3, r7, #12
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff fef9 	bl	8001c00 <DHT22_Read>
 8001e0e:	4603      	mov	r3, r0
 8001e10:	75fb      	strb	r3, [r7, #23]
    global_status = status; // Salvm statusul pentru LCD
 8001e12:	4a10      	ldr	r2, [pc, #64]	; (8001e54 <StartTask02+0x64>)
 8001e14:	7dfb      	ldrb	r3, [r7, #23]
 8001e16:	7013      	strb	r3, [r2, #0]

    if(status == 0)
 8001e18:	7dfb      	ldrb	r3, [r7, #23]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d10c      	bne.n	8001e38 <StartTask02+0x48>
    {
        global_dht_data = local_data;
 8001e1e:	4b0e      	ldr	r3, [pc, #56]	; (8001e58 <StartTask02+0x68>)
 8001e20:	461a      	mov	r2, r3
 8001e22:	f107 030c 	add.w	r3, r7, #12
 8001e26:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001e2a:	e882 0003 	stmia.w	r2, {r0, r1}
        HAL_GPIO_TogglePin(GPIOG, GPIO_PIN_13);
 8001e2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e32:	4807      	ldr	r0, [pc, #28]	; (8001e50 <StartTask02+0x60>)
 8001e34:	f002 fed9 	bl	8004bea <HAL_GPIO_TogglePin>
    }

    HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_RESET);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001e3e:	4804      	ldr	r0, [pc, #16]	; (8001e50 <StartTask02+0x60>)
 8001e40:	f002 feba 	bl	8004bb8 <HAL_GPIO_WritePin>
    osDelay(2000);
 8001e44:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001e48:	f00b f88b 	bl	800cf62 <osDelay>
  {
 8001e4c:	e7d4      	b.n	8001df8 <StartTask02+0x8>
 8001e4e:	bf00      	nop
 8001e50:	40021800 	.word	0x40021800
 8001e54:	20000038 	.word	0x20000038
 8001e58:	20008984 	.word	0x20008984

08001e5c <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8001e5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e5e:	b0a7      	sub	sp, #156	; 0x9c
 8001e60:	af02      	add	r7, sp, #8
 8001e62:	6078      	str	r0, [r7, #4]
  char bluetooth_buf[64];

  for(;;)
  {
    // --- AFISARE LCD ---
    BSP_LCD_SetTextColor(LCD_COLOR_GREEN);
 8001e64:	f04f 20ff 	mov.w	r0, #4278255360	; 0xff00ff00
 8001e68:	f000 fb38 	bl	80024dc <BSP_LCD_SetTextColor>
    sprintf(display_buf, "Temp: %.1f C   ", global_dht_data.Temperature);
 8001e6c:	4b32      	ldr	r3, [pc, #200]	; (8001f38 <StartTask03+0xdc>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7fe fb79 	bl	8000568 <__aeabi_f2d>
 8001e76:	4603      	mov	r3, r0
 8001e78:	460c      	mov	r4, r1
 8001e7a:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8001e7e:	461a      	mov	r2, r3
 8001e80:	4623      	mov	r3, r4
 8001e82:	492e      	ldr	r1, [pc, #184]	; (8001f3c <StartTask03+0xe0>)
 8001e84:	f00e fab8 	bl	80103f8 <siprintf>
    BSP_LCD_DisplayStringAt(10, 80, (uint8_t*)display_buf, LEFT_MODE);
 8001e88:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001e8c:	2303      	movs	r3, #3
 8001e8e:	2150      	movs	r1, #80	; 0x50
 8001e90:	200a      	movs	r0, #10
 8001e92:	f000 fbdb 	bl	800264c <BSP_LCD_DisplayStringAt>

    BSP_LCD_SetTextColor(LCD_COLOR_CYAN);
 8001e96:	f46f 007f 	mvn.w	r0, #16711680	; 0xff0000
 8001e9a:	f000 fb1f 	bl	80024dc <BSP_LCD_SetTextColor>
    sprintf(display_buf, "Hum:  %.1f %%   ", global_dht_data.Humidity);
 8001e9e:	4b26      	ldr	r3, [pc, #152]	; (8001f38 <StartTask03+0xdc>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f7fe fb60 	bl	8000568 <__aeabi_f2d>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	460c      	mov	r4, r1
 8001eac:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4623      	mov	r3, r4
 8001eb4:	4922      	ldr	r1, [pc, #136]	; (8001f40 <StartTask03+0xe4>)
 8001eb6:	f00e fa9f 	bl	80103f8 <siprintf>
    BSP_LCD_DisplayStringAt(10, 110, (uint8_t*)display_buf, LEFT_MODE);
 8001eba:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001ebe:	2303      	movs	r3, #3
 8001ec0:	216e      	movs	r1, #110	; 0x6e
 8001ec2:	200a      	movs	r0, #10
 8001ec4:	f000 fbc2 	bl	800264c <BSP_LCD_DisplayStringAt>

    sprintf(display_buf, "Status: %d   ", global_status);
 8001ec8:	4b1e      	ldr	r3, [pc, #120]	; (8001f44 <StartTask03+0xe8>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	461a      	mov	r2, r3
 8001ece:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001ed2:	491d      	ldr	r1, [pc, #116]	; (8001f48 <StartTask03+0xec>)
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f00e fa8f 	bl	80103f8 <siprintf>
    BSP_LCD_DisplayStringAt(10, 150, (uint8_t*)display_buf, LEFT_MODE);
 8001eda:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8001ede:	2303      	movs	r3, #3
 8001ee0:	2196      	movs	r1, #150	; 0x96
 8001ee2:	200a      	movs	r0, #10
 8001ee4:	f000 fbb2 	bl	800264c <BSP_LCD_DisplayStringAt>

    // --- TRIMITE PRIN BLUETOOTH (UART) ---
    // \r\n asigura ca fiecare citire apare pe un rand nou in Tera Term
    int len = sprintf(bluetooth_buf, "Temp: %.1f C | Hum: %.1f %%\r\n",
                      global_dht_data.Temperature, global_dht_data.Humidity);
 8001ee8:	4b13      	ldr	r3, [pc, #76]	; (8001f38 <StartTask03+0xdc>)
 8001eea:	681b      	ldr	r3, [r3, #0]
    int len = sprintf(bluetooth_buf, "Temp: %.1f C | Hum: %.1f %%\r\n",
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7fe fb3b 	bl	8000568 <__aeabi_f2d>
 8001ef2:	4605      	mov	r5, r0
 8001ef4:	460e      	mov	r6, r1
                      global_dht_data.Temperature, global_dht_data.Humidity);
 8001ef6:	4b10      	ldr	r3, [pc, #64]	; (8001f38 <StartTask03+0xdc>)
 8001ef8:	685b      	ldr	r3, [r3, #4]
    int len = sprintf(bluetooth_buf, "Temp: %.1f C | Hum: %.1f %%\r\n",
 8001efa:	4618      	mov	r0, r3
 8001efc:	f7fe fb34 	bl	8000568 <__aeabi_f2d>
 8001f00:	4603      	mov	r3, r0
 8001f02:	460c      	mov	r4, r1
 8001f04:	f107 000c 	add.w	r0, r7, #12
 8001f08:	e9cd 3400 	strd	r3, r4, [sp]
 8001f0c:	462a      	mov	r2, r5
 8001f0e:	4633      	mov	r3, r6
 8001f10:	490e      	ldr	r1, [pc, #56]	; (8001f4c <StartTask03+0xf0>)
 8001f12:	f00e fa71 	bl	80103f8 <siprintf>
 8001f16:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c

    // Trimitem lungimea exacta (len) si folosim un timeout mai mare (100ms)
    HAL_UART_Transmit(&huart1, (uint8_t*)bluetooth_buf, len, 100);
 8001f1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	f107 010c 	add.w	r1, r7, #12
 8001f24:	2364      	movs	r3, #100	; 0x64
 8001f26:	480a      	ldr	r0, [pc, #40]	; (8001f50 <StartTask03+0xf4>)
 8001f28:	f007 f95b 	bl	80091e2 <HAL_UART_Transmit>

    // --- DELAY ---
    // Acest osDelay(1000) face ca datele sa fie trimise la fiecare secunda.
    // Poti mari valoarea la 2000 daca vrei sa fie sincronizat fix cu senzorul.
    osDelay(1000);
 8001f2c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f30:	f00b f817 	bl	800cf62 <osDelay>
  {
 8001f34:	e796      	b.n	8001e64 <StartTask03+0x8>
 8001f36:	bf00      	nop
 8001f38:	20008984 	.word	0x20008984
 8001f3c:	08011b10 	.word	0x08011b10
 8001f40:	08011b20 	.word	0x08011b20
 8001f44:	20000038 	.word	0x20000038
 8001f48:	08011b34 	.word	0x08011b34
 8001f4c:	08011b44 	.word	0x08011b44
 8001f50:	20008940 	.word	0x20008940

08001f54 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a04      	ldr	r2, [pc, #16]	; (8001f74 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d101      	bne.n	8001f6a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001f66:	f001 fcc3 	bl	80038f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001f6a:	bf00      	nop
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	40001000 	.word	0x40001000

08001f78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f7c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f7e:	e7fe      	b.n	8001f7e <Error_Handler+0x6>

08001f80 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8001f84:	4819      	ldr	r0, [pc, #100]	; (8001fec <SPIx_Init+0x6c>)
 8001f86:	f006 fbbf 	bl	8008708 <HAL_SPI_GetState>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d12b      	bne.n	8001fe8 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8001f90:	4b16      	ldr	r3, [pc, #88]	; (8001fec <SPIx_Init+0x6c>)
 8001f92:	4a17      	ldr	r2, [pc, #92]	; (8001ff0 <SPIx_Init+0x70>)
 8001f94:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001f96:	4b15      	ldr	r3, [pc, #84]	; (8001fec <SPIx_Init+0x6c>)
 8001f98:	2218      	movs	r2, #24
 8001f9a:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8001f9c:	4b13      	ldr	r3, [pc, #76]	; (8001fec <SPIx_Init+0x6c>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8001fa2:	4b12      	ldr	r3, [pc, #72]	; (8001fec <SPIx_Init+0x6c>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8001fa8:	4b10      	ldr	r3, [pc, #64]	; (8001fec <SPIx_Init+0x6c>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8001fae:	4b0f      	ldr	r3, [pc, #60]	; (8001fec <SPIx_Init+0x6c>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8001fb4:	4b0d      	ldr	r3, [pc, #52]	; (8001fec <SPIx_Init+0x6c>)
 8001fb6:	2207      	movs	r2, #7
 8001fb8:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8001fba:	4b0c      	ldr	r3, [pc, #48]	; (8001fec <SPIx_Init+0x6c>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8001fc0:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <SPIx_Init+0x6c>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8001fc6:	4b09      	ldr	r3, [pc, #36]	; (8001fec <SPIx_Init+0x6c>)
 8001fc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fcc:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8001fce:	4b07      	ldr	r3, [pc, #28]	; (8001fec <SPIx_Init+0x6c>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8001fd4:	4b05      	ldr	r3, [pc, #20]	; (8001fec <SPIx_Init+0x6c>)
 8001fd6:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001fda:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8001fdc:	4803      	ldr	r0, [pc, #12]	; (8001fec <SPIx_Init+0x6c>)
 8001fde:	f000 f853 	bl	8002088 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8001fe2:	4802      	ldr	r0, [pc, #8]	; (8001fec <SPIx_Init+0x6c>)
 8001fe4:	f005 ff25 	bl	8007e32 <HAL_SPI_Init>
  } 
}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}
 8001fec:	200004c8 	.word	0x200004c8
 8001ff0:	40015000 	.word	0x40015000

08001ff4 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b084      	sub	sp, #16
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8001ffe:	2300      	movs	r3, #0
 8002000:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8002002:	79fb      	ldrb	r3, [r7, #7]
 8002004:	b29a      	uxth	r2, r3
 8002006:	4b09      	ldr	r3, [pc, #36]	; (800202c <SPIx_Read+0x38>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f107 0108 	add.w	r1, r7, #8
 800200e:	4808      	ldr	r0, [pc, #32]	; (8002030 <SPIx_Read+0x3c>)
 8002010:	f006 f8cf 	bl	80081b2 <HAL_SPI_Receive>
 8002014:	4603      	mov	r3, r0
 8002016:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002018:	7bfb      	ldrb	r3, [r7, #15]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800201e:	f000 f827 	bl	8002070 <SPIx_Error>
  }
  
  return readvalue;
 8002022:	68bb      	ldr	r3, [r7, #8]
}
 8002024:	4618      	mov	r0, r3
 8002026:	3710      	adds	r7, #16
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	2000003c 	.word	0x2000003c
 8002030:	200004c8 	.word	0x200004c8

08002034 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800203e:	2300      	movs	r3, #0
 8002040:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8002042:	4b09      	ldr	r3, [pc, #36]	; (8002068 <SPIx_Write+0x34>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	1db9      	adds	r1, r7, #6
 8002048:	2201      	movs	r2, #1
 800204a:	4808      	ldr	r0, [pc, #32]	; (800206c <SPIx_Write+0x38>)
 800204c:	f005 ff7d 	bl	8007f4a <HAL_SPI_Transmit>
 8002050:	4603      	mov	r3, r0
 8002052:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8002054:	7bfb      	ldrb	r3, [r7, #15]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d001      	beq.n	800205e <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800205a:	f000 f809 	bl	8002070 <SPIx_Error>
  }
}
 800205e:	bf00      	nop
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	2000003c 	.word	0x2000003c
 800206c:	200004c8 	.word	0x200004c8

08002070 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8002074:	4803      	ldr	r0, [pc, #12]	; (8002084 <SPIx_Error+0x14>)
 8002076:	f005 ff40 	bl	8007efa <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 800207a:	f7ff ff81 	bl	8001f80 <SPIx_Init>
}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	200004c8 	.word	0x200004c8

08002088 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b08a      	sub	sp, #40	; 0x28
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8002090:	2300      	movs	r3, #0
 8002092:	613b      	str	r3, [r7, #16]
 8002094:	4b17      	ldr	r3, [pc, #92]	; (80020f4 <SPIx_MspInit+0x6c>)
 8002096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002098:	4a16      	ldr	r2, [pc, #88]	; (80020f4 <SPIx_MspInit+0x6c>)
 800209a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800209e:	6453      	str	r3, [r2, #68]	; 0x44
 80020a0:	4b14      	ldr	r3, [pc, #80]	; (80020f4 <SPIx_MspInit+0x6c>)
 80020a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80020a8:	613b      	str	r3, [r7, #16]
 80020aa:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80020ac:	2300      	movs	r3, #0
 80020ae:	60fb      	str	r3, [r7, #12]
 80020b0:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <SPIx_MspInit+0x6c>)
 80020b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b4:	4a0f      	ldr	r2, [pc, #60]	; (80020f4 <SPIx_MspInit+0x6c>)
 80020b6:	f043 0320 	orr.w	r3, r3, #32
 80020ba:	6313      	str	r3, [r2, #48]	; 0x30
 80020bc:	4b0d      	ldr	r3, [pc, #52]	; (80020f4 <SPIx_MspInit+0x6c>)
 80020be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c0:	f003 0320 	and.w	r3, r3, #32
 80020c4:	60fb      	str	r3, [r7, #12]
 80020c6:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 80020c8:	f44f 7360 	mov.w	r3, #896	; 0x380
 80020cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 80020ce:	2302      	movs	r3, #2
 80020d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 80020d2:	2302      	movs	r3, #2
 80020d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 80020d6:	2301      	movs	r3, #1
 80020d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 80020da:	2305      	movs	r3, #5
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 80020de:	f107 0314 	add.w	r3, r7, #20
 80020e2:	4619      	mov	r1, r3
 80020e4:	4804      	ldr	r0, [pc, #16]	; (80020f8 <SPIx_MspInit+0x70>)
 80020e6:	f002 fa9b 	bl	8004620 <HAL_GPIO_Init>
}
 80020ea:	bf00      	nop
 80020ec:	3728      	adds	r7, #40	; 0x28
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	40023800 	.word	0x40023800
 80020f8:	40021400 	.word	0x40021400

080020fc <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b088      	sub	sp, #32
 8002100:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8002102:	4b36      	ldr	r3, [pc, #216]	; (80021dc <LCD_IO_Init+0xe0>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d164      	bne.n	80021d4 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 800210a:	4b34      	ldr	r3, [pc, #208]	; (80021dc <LCD_IO_Init+0xe0>)
 800210c:	2201      	movs	r2, #1
 800210e:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8002110:	2300      	movs	r3, #0
 8002112:	60bb      	str	r3, [r7, #8]
 8002114:	4b32      	ldr	r3, [pc, #200]	; (80021e0 <LCD_IO_Init+0xe4>)
 8002116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002118:	4a31      	ldr	r2, [pc, #196]	; (80021e0 <LCD_IO_Init+0xe4>)
 800211a:	f043 0308 	orr.w	r3, r3, #8
 800211e:	6313      	str	r3, [r2, #48]	; 0x30
 8002120:	4b2f      	ldr	r3, [pc, #188]	; (80021e0 <LCD_IO_Init+0xe4>)
 8002122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002124:	f003 0308 	and.w	r3, r3, #8
 8002128:	60bb      	str	r3, [r7, #8]
 800212a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 800212c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002130:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8002132:	2301      	movs	r3, #1
 8002134:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002136:	2300      	movs	r3, #0
 8002138:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800213a:	2302      	movs	r3, #2
 800213c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 800213e:	f107 030c 	add.w	r3, r7, #12
 8002142:	4619      	mov	r1, r3
 8002144:	4827      	ldr	r0, [pc, #156]	; (80021e4 <LCD_IO_Init+0xe8>)
 8002146:	f002 fa6b 	bl	8004620 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	4b24      	ldr	r3, [pc, #144]	; (80021e0 <LCD_IO_Init+0xe4>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002152:	4a23      	ldr	r2, [pc, #140]	; (80021e0 <LCD_IO_Init+0xe4>)
 8002154:	f043 0308 	orr.w	r3, r3, #8
 8002158:	6313      	str	r3, [r2, #48]	; 0x30
 800215a:	4b21      	ldr	r3, [pc, #132]	; (80021e0 <LCD_IO_Init+0xe4>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215e:	f003 0308 	and.w	r3, r3, #8
 8002162:	607b      	str	r3, [r7, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8002166:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800216a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800216c:	2301      	movs	r3, #1
 800216e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8002170:	2300      	movs	r3, #0
 8002172:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8002174:	2302      	movs	r3, #2
 8002176:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8002178:	f107 030c 	add.w	r3, r7, #12
 800217c:	4619      	mov	r1, r3
 800217e:	4819      	ldr	r0, [pc, #100]	; (80021e4 <LCD_IO_Init+0xe8>)
 8002180:	f002 fa4e 	bl	8004620 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8002184:	2300      	movs	r3, #0
 8002186:	603b      	str	r3, [r7, #0]
 8002188:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <LCD_IO_Init+0xe4>)
 800218a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800218c:	4a14      	ldr	r2, [pc, #80]	; (80021e0 <LCD_IO_Init+0xe4>)
 800218e:	f043 0304 	orr.w	r3, r3, #4
 8002192:	6313      	str	r3, [r2, #48]	; 0x30
 8002194:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <LCD_IO_Init+0xe4>)
 8002196:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002198:	f003 0304 	and.w	r3, r3, #4
 800219c:	603b      	str	r3, [r7, #0]
 800219e:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 80021a0:	2304      	movs	r3, #4
 80021a2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80021a4:	2301      	movs	r3, #1
 80021a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80021a8:	2300      	movs	r3, #0
 80021aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80021ac:	2302      	movs	r3, #2
 80021ae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 80021b0:	f107 030c 	add.w	r3, r7, #12
 80021b4:	4619      	mov	r1, r3
 80021b6:	480c      	ldr	r0, [pc, #48]	; (80021e8 <LCD_IO_Init+0xec>)
 80021b8:	f002 fa32 	bl	8004620 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 80021bc:	2200      	movs	r2, #0
 80021be:	2104      	movs	r1, #4
 80021c0:	4809      	ldr	r0, [pc, #36]	; (80021e8 <LCD_IO_Init+0xec>)
 80021c2:	f002 fcf9 	bl	8004bb8 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 80021c6:	2201      	movs	r2, #1
 80021c8:	2104      	movs	r1, #4
 80021ca:	4807      	ldr	r0, [pc, #28]	; (80021e8 <LCD_IO_Init+0xec>)
 80021cc:	f002 fcf4 	bl	8004bb8 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 80021d0:	f7ff fed6 	bl	8001f80 <SPIx_Init>
  }
}
 80021d4:	bf00      	nop
 80021d6:	3720      	adds	r7, #32
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	20000520 	.word	0x20000520
 80021e0:	40023800 	.word	0x40023800
 80021e4:	40020c00 	.word	0x40020c00
 80021e8:	40020800 	.word	0x40020800

080021ec <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b082      	sub	sp, #8
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80021f6:	2201      	movs	r2, #1
 80021f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80021fc:	480a      	ldr	r0, [pc, #40]	; (8002228 <LCD_IO_WriteData+0x3c>)
 80021fe:	f002 fcdb 	bl	8004bb8 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8002202:	2200      	movs	r2, #0
 8002204:	2104      	movs	r1, #4
 8002206:	4809      	ldr	r0, [pc, #36]	; (800222c <LCD_IO_WriteData+0x40>)
 8002208:	f002 fcd6 	bl	8004bb8 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 800220c:	88fb      	ldrh	r3, [r7, #6]
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff ff10 	bl	8002034 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8002214:	2201      	movs	r2, #1
 8002216:	2104      	movs	r1, #4
 8002218:	4804      	ldr	r0, [pc, #16]	; (800222c <LCD_IO_WriteData+0x40>)
 800221a:	f002 fccd 	bl	8004bb8 <HAL_GPIO_WritePin>
}
 800221e:	bf00      	nop
 8002220:	3708      	adds	r7, #8
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40020c00 	.word	0x40020c00
 800222c:	40020800 	.word	0x40020800

08002230 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8002230:	b580      	push	{r7, lr}
 8002232:	b082      	sub	sp, #8
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 800223a:	2200      	movs	r2, #0
 800223c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002240:	480a      	ldr	r0, [pc, #40]	; (800226c <LCD_IO_WriteReg+0x3c>)
 8002242:	f002 fcb9 	bl	8004bb8 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8002246:	2200      	movs	r2, #0
 8002248:	2104      	movs	r1, #4
 800224a:	4809      	ldr	r0, [pc, #36]	; (8002270 <LCD_IO_WriteReg+0x40>)
 800224c:	f002 fcb4 	bl	8004bb8 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8002250:	79fb      	ldrb	r3, [r7, #7]
 8002252:	b29b      	uxth	r3, r3
 8002254:	4618      	mov	r0, r3
 8002256:	f7ff feed 	bl	8002034 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800225a:	2201      	movs	r2, #1
 800225c:	2104      	movs	r1, #4
 800225e:	4804      	ldr	r0, [pc, #16]	; (8002270 <LCD_IO_WriteReg+0x40>)
 8002260:	f002 fcaa 	bl	8004bb8 <HAL_GPIO_WritePin>
}
 8002264:	bf00      	nop
 8002266:	3708      	adds	r7, #8
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	40020c00 	.word	0x40020c00
 8002270:	40020800 	.word	0x40020800

08002274 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	460a      	mov	r2, r1
 800227e:	80fb      	strh	r3, [r7, #6]
 8002280:	4613      	mov	r3, r2
 8002282:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8002284:	2300      	movs	r3, #0
 8002286:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8002288:	2200      	movs	r2, #0
 800228a:	2104      	movs	r1, #4
 800228c:	4810      	ldr	r0, [pc, #64]	; (80022d0 <LCD_IO_ReadData+0x5c>)
 800228e:	f002 fc93 	bl	8004bb8 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8002292:	2200      	movs	r2, #0
 8002294:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002298:	480e      	ldr	r0, [pc, #56]	; (80022d4 <LCD_IO_ReadData+0x60>)
 800229a:	f002 fc8d 	bl	8004bb8 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 800229e:	88fb      	ldrh	r3, [r7, #6]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f7ff fec7 	bl	8002034 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 80022a6:	797b      	ldrb	r3, [r7, #5]
 80022a8:	4618      	mov	r0, r3
 80022aa:	f7ff fea3 	bl	8001ff4 <SPIx_Read>
 80022ae:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80022b0:	2201      	movs	r2, #1
 80022b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80022b6:	4807      	ldr	r0, [pc, #28]	; (80022d4 <LCD_IO_ReadData+0x60>)
 80022b8:	f002 fc7e 	bl	8004bb8 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80022bc:	2201      	movs	r2, #1
 80022be:	2104      	movs	r1, #4
 80022c0:	4803      	ldr	r0, [pc, #12]	; (80022d0 <LCD_IO_ReadData+0x5c>)
 80022c2:	f002 fc79 	bl	8004bb8 <HAL_GPIO_WritePin>
  
  return readvalue;
 80022c6:	68fb      	ldr	r3, [r7, #12]
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	3710      	adds	r7, #16
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40020800 	.word	0x40020800
 80022d4:	40020c00 	.word	0x40020c00

080022d8 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f001 fb25 	bl	8003930 <HAL_Delay>
}
 80022e6:	bf00      	nop
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 80022f4:	4b2d      	ldr	r3, [pc, #180]	; (80023ac <BSP_LCD_Init+0xbc>)
 80022f6:	4a2e      	ldr	r2, [pc, #184]	; (80023b0 <BSP_LCD_Init+0xc0>)
 80022f8:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 80022fa:	4b2c      	ldr	r3, [pc, #176]	; (80023ac <BSP_LCD_Init+0xbc>)
 80022fc:	2209      	movs	r2, #9
 80022fe:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8002300:	4b2a      	ldr	r3, [pc, #168]	; (80023ac <BSP_LCD_Init+0xbc>)
 8002302:	2201      	movs	r2, #1
 8002304:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8002306:	4b29      	ldr	r3, [pc, #164]	; (80023ac <BSP_LCD_Init+0xbc>)
 8002308:	221d      	movs	r2, #29
 800230a:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 800230c:	4b27      	ldr	r3, [pc, #156]	; (80023ac <BSP_LCD_Init+0xbc>)
 800230e:	2203      	movs	r2, #3
 8002310:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8002312:	4b26      	ldr	r3, [pc, #152]	; (80023ac <BSP_LCD_Init+0xbc>)
 8002314:	f240 120d 	movw	r2, #269	; 0x10d
 8002318:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 800231a:	4b24      	ldr	r3, [pc, #144]	; (80023ac <BSP_LCD_Init+0xbc>)
 800231c:	f240 1243 	movw	r2, #323	; 0x143
 8002320:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8002322:	4b22      	ldr	r3, [pc, #136]	; (80023ac <BSP_LCD_Init+0xbc>)
 8002324:	f240 1217 	movw	r2, #279	; 0x117
 8002328:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 800232a:	4b20      	ldr	r3, [pc, #128]	; (80023ac <BSP_LCD_Init+0xbc>)
 800232c:	f240 1247 	movw	r2, #327	; 0x147
 8002330:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8002332:	4b1e      	ldr	r3, [pc, #120]	; (80023ac <BSP_LCD_Init+0xbc>)
 8002334:	2200      	movs	r2, #0
 8002336:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 800233a:	4b1c      	ldr	r3, [pc, #112]	; (80023ac <BSP_LCD_Init+0xbc>)
 800233c:	2200      	movs	r2, #0
 800233e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8002342:	4b1a      	ldr	r3, [pc, #104]	; (80023ac <BSP_LCD_Init+0xbc>)
 8002344:	2200      	movs	r2, #0
 8002346:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800234a:	4b1a      	ldr	r3, [pc, #104]	; (80023b4 <BSP_LCD_Init+0xc4>)
 800234c:	2208      	movs	r2, #8
 800234e:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8002350:	4b18      	ldr	r3, [pc, #96]	; (80023b4 <BSP_LCD_Init+0xc4>)
 8002352:	22c0      	movs	r2, #192	; 0xc0
 8002354:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8002356:	4b17      	ldr	r3, [pc, #92]	; (80023b4 <BSP_LCD_Init+0xc4>)
 8002358:	2204      	movs	r2, #4
 800235a:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 800235c:	4b15      	ldr	r3, [pc, #84]	; (80023b4 <BSP_LCD_Init+0xc4>)
 800235e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002362:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8002364:	4813      	ldr	r0, [pc, #76]	; (80023b4 <BSP_LCD_Init+0xc4>)
 8002366:	f005 fb27 	bl	80079b8 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 800236a:	4b10      	ldr	r3, [pc, #64]	; (80023ac <BSP_LCD_Init+0xbc>)
 800236c:	2200      	movs	r2, #0
 800236e:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8002370:	4b0e      	ldr	r3, [pc, #56]	; (80023ac <BSP_LCD_Init+0xbc>)
 8002372:	2200      	movs	r2, #0
 8002374:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8002376:	4b0d      	ldr	r3, [pc, #52]	; (80023ac <BSP_LCD_Init+0xbc>)
 8002378:	2200      	movs	r2, #0
 800237a:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 800237c:	4b0b      	ldr	r3, [pc, #44]	; (80023ac <BSP_LCD_Init+0xbc>)
 800237e:	2200      	movs	r2, #0
 8002380:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8002382:	f000 fa6b 	bl	800285c <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8002386:	4809      	ldr	r0, [pc, #36]	; (80023ac <BSP_LCD_Init+0xbc>)
 8002388:	f004 faf0 	bl	800696c <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 800238c:	4b0a      	ldr	r3, [pc, #40]	; (80023b8 <BSP_LCD_Init+0xc8>)
 800238e:	4a0b      	ldr	r2, [pc, #44]	; (80023bc <BSP_LCD_Init+0xcc>)
 8002390:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8002392:	4b09      	ldr	r3, [pc, #36]	; (80023b8 <BSP_LCD_Init+0xc8>)
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 800239a:	f000 fc4d 	bl	8002c38 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 800239e:	4808      	ldr	r0, [pc, #32]	; (80023c0 <BSP_LCD_Init+0xd0>)
 80023a0:	f000 f8ce 	bl	8002540 <BSP_LCD_SetFont>

  return LCD_OK;
 80023a4:	2300      	movs	r3, #0
}  
 80023a6:	4618      	mov	r0, r3
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	20008a44 	.word	0x20008a44
 80023b0:	40016800 	.word	0x40016800
 80023b4:	20000564 	.word	0x20000564
 80023b8:	20008aec 	.word	0x20008aec
 80023bc:	20000000 	.word	0x20000000
 80023c0:	20000040 	.word	0x20000040

080023c4 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 80023c8:	4b03      	ldr	r3, [pc, #12]	; (80023d8 <BSP_LCD_GetXSize+0x14>)
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ce:	4798      	blx	r3
 80023d0:	4603      	mov	r3, r0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	20008aec 	.word	0x20008aec

080023dc <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 80023e0:	4b03      	ldr	r3, [pc, #12]	; (80023f0 <BSP_LCD_GetYSize+0x14>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023e6:	4798      	blx	r3
 80023e8:	4603      	mov	r3, r0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	20008aec 	.word	0x20008aec

080023f4 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b090      	sub	sp, #64	; 0x40
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	4603      	mov	r3, r0
 80023fc:	6039      	str	r1, [r7, #0]
 80023fe:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8002400:	2300      	movs	r3, #0
 8002402:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8002404:	f7ff ffde 	bl	80023c4 <BSP_LCD_GetXSize>
 8002408:	4603      	mov	r3, r0
 800240a:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 800240c:	2300      	movs	r3, #0
 800240e:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8002410:	f7ff ffe4 	bl	80023dc <BSP_LCD_GetYSize>
 8002414:	4603      	mov	r3, r0
 8002416:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8002418:	2300      	movs	r3, #0
 800241a:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8002420:	23ff      	movs	r3, #255	; 0xff
 8002422:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8002424:	2300      	movs	r3, #0
 8002426:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8002428:	2300      	movs	r3, #0
 800242a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 800242e:	2300      	movs	r3, #0
 8002430:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8002434:	2300      	movs	r3, #0
 8002436:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 800243a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800243e:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8002440:	2307      	movs	r3, #7
 8002442:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8002444:	f7ff ffbe 	bl	80023c4 <BSP_LCD_GetXSize>
 8002448:	4603      	mov	r3, r0
 800244a:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 800244c:	f7ff ffc6 	bl	80023dc <BSP_LCD_GetYSize>
 8002450:	4603      	mov	r3, r0
 8002452:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8002454:	88fa      	ldrh	r2, [r7, #6]
 8002456:	f107 030c 	add.w	r3, r7, #12
 800245a:	4619      	mov	r1, r3
 800245c:	4814      	ldr	r0, [pc, #80]	; (80024b0 <BSP_LCD_LayerDefaultInit+0xbc>)
 800245e:	f004 fc17 	bl	8006c90 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8002462:	88fa      	ldrh	r2, [r7, #6]
 8002464:	4913      	ldr	r1, [pc, #76]	; (80024b4 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002466:	4613      	mov	r3, r2
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	4413      	add	r3, r2
 800246c:	009b      	lsls	r3, r3, #2
 800246e:	440b      	add	r3, r1
 8002470:	3304      	adds	r3, #4
 8002472:	f04f 32ff 	mov.w	r2, #4294967295
 8002476:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8002478:	88fa      	ldrh	r2, [r7, #6]
 800247a:	490e      	ldr	r1, [pc, #56]	; (80024b4 <BSP_LCD_LayerDefaultInit+0xc0>)
 800247c:	4613      	mov	r3, r2
 800247e:	005b      	lsls	r3, r3, #1
 8002480:	4413      	add	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	440b      	add	r3, r1
 8002486:	3308      	adds	r3, #8
 8002488:	4a0b      	ldr	r2, [pc, #44]	; (80024b8 <BSP_LCD_LayerDefaultInit+0xc4>)
 800248a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 800248c:	88fa      	ldrh	r2, [r7, #6]
 800248e:	4909      	ldr	r1, [pc, #36]	; (80024b4 <BSP_LCD_LayerDefaultInit+0xc0>)
 8002490:	4613      	mov	r3, r2
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	4413      	add	r3, r2
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	440b      	add	r3, r1
 800249a:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 800249e:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 80024a0:	4803      	ldr	r0, [pc, #12]	; (80024b0 <BSP_LCD_LayerDefaultInit+0xbc>)
 80024a2:	f004 fc33 	bl	8006d0c <HAL_LTDC_EnableDither>
}
 80024a6:	bf00      	nop
 80024a8:	3740      	adds	r7, #64	; 0x40
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	20008a44 	.word	0x20008a44
 80024b4:	20000598 	.word	0x20000598
 80024b8:	20000040 	.word	0x20000040

080024bc <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 80024c4:	4a04      	ldr	r2, [pc, #16]	; (80024d8 <BSP_LCD_SelectLayer+0x1c>)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6013      	str	r3, [r2, #0]
}
 80024ca:	bf00      	nop
 80024cc:	370c      	adds	r7, #12
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	20000594 	.word	0x20000594

080024dc <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80024e4:	4b07      	ldr	r3, [pc, #28]	; (8002504 <BSP_LCD_SetTextColor+0x28>)
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	4907      	ldr	r1, [pc, #28]	; (8002508 <BSP_LCD_SetTextColor+0x2c>)
 80024ea:	4613      	mov	r3, r2
 80024ec:	005b      	lsls	r3, r3, #1
 80024ee:	4413      	add	r3, r2
 80024f0:	009b      	lsls	r3, r3, #2
 80024f2:	440b      	add	r3, r1
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	601a      	str	r2, [r3, #0]
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr
 8002504:	20000594 	.word	0x20000594
 8002508:	20000598 	.word	0x20000598

0800250c <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8002514:	4b08      	ldr	r3, [pc, #32]	; (8002538 <BSP_LCD_SetBackColor+0x2c>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	4908      	ldr	r1, [pc, #32]	; (800253c <BSP_LCD_SetBackColor+0x30>)
 800251a:	4613      	mov	r3, r2
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	4413      	add	r3, r2
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	440b      	add	r3, r1
 8002524:	3304      	adds	r3, #4
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	601a      	str	r2, [r3, #0]
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	20000594 	.word	0x20000594
 800253c:	20000598 	.word	0x20000598

08002540 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8002548:	4b08      	ldr	r3, [pc, #32]	; (800256c <BSP_LCD_SetFont+0x2c>)
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4908      	ldr	r1, [pc, #32]	; (8002570 <BSP_LCD_SetFont+0x30>)
 800254e:	4613      	mov	r3, r2
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	4413      	add	r3, r2
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	440b      	add	r3, r1
 8002558:	3308      	adds	r3, #8
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	601a      	str	r2, [r3, #0]
}
 800255e:	bf00      	nop
 8002560:	370c      	adds	r7, #12
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	20000594 	.word	0x20000594
 8002570:	20000598 	.word	0x20000598

08002574 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8002574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002576:	b085      	sub	sp, #20
 8002578:	af02      	add	r7, sp, #8
 800257a:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800257c:	4b0f      	ldr	r3, [pc, #60]	; (80025bc <BSP_LCD_Clear+0x48>)
 800257e:	681c      	ldr	r4, [r3, #0]
 8002580:	4b0e      	ldr	r3, [pc, #56]	; (80025bc <BSP_LCD_Clear+0x48>)
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	4a0e      	ldr	r2, [pc, #56]	; (80025c0 <BSP_LCD_Clear+0x4c>)
 8002586:	2134      	movs	r1, #52	; 0x34
 8002588:	fb01 f303 	mul.w	r3, r1, r3
 800258c:	4413      	add	r3, r2
 800258e:	335c      	adds	r3, #92	; 0x5c
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	461d      	mov	r5, r3
 8002594:	f7ff ff16 	bl	80023c4 <BSP_LCD_GetXSize>
 8002598:	4606      	mov	r6, r0
 800259a:	f7ff ff1f 	bl	80023dc <BSP_LCD_GetYSize>
 800259e:	4602      	mov	r2, r0
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	9301      	str	r3, [sp, #4]
 80025a4:	2300      	movs	r3, #0
 80025a6:	9300      	str	r3, [sp, #0]
 80025a8:	4613      	mov	r3, r2
 80025aa:	4632      	mov	r2, r6
 80025ac:	4629      	mov	r1, r5
 80025ae:	4620      	mov	r0, r4
 80025b0:	f000 fb0a 	bl	8002bc8 <FillBuffer>
}
 80025b4:	bf00      	nop
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80025bc:	20000594 	.word	0x20000594
 80025c0:	20008a44 	.word	0x20008a44

080025c4 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80025c4:	b590      	push	{r4, r7, lr}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	4603      	mov	r3, r0
 80025cc:	80fb      	strh	r3, [r7, #6]
 80025ce:	460b      	mov	r3, r1
 80025d0:	80bb      	strh	r3, [r7, #4]
 80025d2:	4613      	mov	r3, r2
 80025d4:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80025d6:	4b1b      	ldr	r3, [pc, #108]	; (8002644 <BSP_LCD_DisplayChar+0x80>)
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	491b      	ldr	r1, [pc, #108]	; (8002648 <BSP_LCD_DisplayChar+0x84>)
 80025dc:	4613      	mov	r3, r2
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	4413      	add	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	440b      	add	r3, r1
 80025e6:	3308      	adds	r3, #8
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6819      	ldr	r1, [r3, #0]
 80025ec:	78fb      	ldrb	r3, [r7, #3]
 80025ee:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80025f2:	4b14      	ldr	r3, [pc, #80]	; (8002644 <BSP_LCD_DisplayChar+0x80>)
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	4c14      	ldr	r4, [pc, #80]	; (8002648 <BSP_LCD_DisplayChar+0x84>)
 80025f8:	4613      	mov	r3, r2
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	4413      	add	r3, r2
 80025fe:	009b      	lsls	r3, r3, #2
 8002600:	4423      	add	r3, r4
 8002602:	3308      	adds	r3, #8
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002608:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800260c:	4b0d      	ldr	r3, [pc, #52]	; (8002644 <BSP_LCD_DisplayChar+0x80>)
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	4c0d      	ldr	r4, [pc, #52]	; (8002648 <BSP_LCD_DisplayChar+0x84>)
 8002612:	4613      	mov	r3, r2
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	4413      	add	r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	4423      	add	r3, r4
 800261c:	3308      	adds	r3, #8
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	889b      	ldrh	r3, [r3, #4]
 8002622:	3307      	adds	r3, #7
 8002624:	2b00      	cmp	r3, #0
 8002626:	da00      	bge.n	800262a <BSP_LCD_DisplayChar+0x66>
 8002628:	3307      	adds	r3, #7
 800262a:	10db      	asrs	r3, r3, #3
 800262c:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8002630:	18ca      	adds	r2, r1, r3
 8002632:	88b9      	ldrh	r1, [r7, #4]
 8002634:	88fb      	ldrh	r3, [r7, #6]
 8002636:	4618      	mov	r0, r3
 8002638:	f000 fa0c 	bl	8002a54 <DrawChar>
}
 800263c:	bf00      	nop
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	bd90      	pop	{r4, r7, pc}
 8002644:	20000594 	.word	0x20000594
 8002648:	20000598 	.word	0x20000598

0800264c <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 800264c:	b5b0      	push	{r4, r5, r7, lr}
 800264e:	b088      	sub	sp, #32
 8002650:	af00      	add	r7, sp, #0
 8002652:	60ba      	str	r2, [r7, #8]
 8002654:	461a      	mov	r2, r3
 8002656:	4603      	mov	r3, r0
 8002658:	81fb      	strh	r3, [r7, #14]
 800265a:	460b      	mov	r3, r1
 800265c:	81bb      	strh	r3, [r7, #12]
 800265e:	4613      	mov	r3, r2
 8002660:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8002662:	2301      	movs	r3, #1
 8002664:	83fb      	strh	r3, [r7, #30]
 8002666:	2300      	movs	r3, #0
 8002668:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 800266a:	2300      	movs	r3, #0
 800266c:	61bb      	str	r3, [r7, #24]
 800266e:	2300      	movs	r3, #0
 8002670:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8002676:	e002      	b.n	800267e <BSP_LCD_DisplayStringAt+0x32>
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	3301      	adds	r3, #1
 800267c:	61bb      	str	r3, [r7, #24]
 800267e:	697b      	ldr	r3, [r7, #20]
 8002680:	1c5a      	adds	r2, r3, #1
 8002682:	617a      	str	r2, [r7, #20]
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1f6      	bne.n	8002678 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800268a:	f7ff fe9b 	bl	80023c4 <BSP_LCD_GetXSize>
 800268e:	4b4a      	ldr	r3, [pc, #296]	; (80027b8 <BSP_LCD_DisplayStringAt+0x16c>)
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	494a      	ldr	r1, [pc, #296]	; (80027bc <BSP_LCD_DisplayStringAt+0x170>)
 8002694:	4613      	mov	r3, r2
 8002696:	005b      	lsls	r3, r3, #1
 8002698:	4413      	add	r3, r2
 800269a:	009b      	lsls	r3, r3, #2
 800269c:	440b      	add	r3, r1
 800269e:	3308      	adds	r3, #8
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	889b      	ldrh	r3, [r3, #4]
 80026a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80026a8:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 80026aa:	79fb      	ldrb	r3, [r7, #7]
 80026ac:	2b02      	cmp	r3, #2
 80026ae:	d01c      	beq.n	80026ea <BSP_LCD_DisplayStringAt+0x9e>
 80026b0:	2b03      	cmp	r3, #3
 80026b2:	d017      	beq.n	80026e4 <BSP_LCD_DisplayStringAt+0x98>
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d12e      	bne.n	8002716 <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80026b8:	693a      	ldr	r2, [r7, #16]
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	1ad1      	subs	r1, r2, r3
 80026be:	4b3e      	ldr	r3, [pc, #248]	; (80027b8 <BSP_LCD_DisplayStringAt+0x16c>)
 80026c0:	681a      	ldr	r2, [r3, #0]
 80026c2:	483e      	ldr	r0, [pc, #248]	; (80027bc <BSP_LCD_DisplayStringAt+0x170>)
 80026c4:	4613      	mov	r3, r2
 80026c6:	005b      	lsls	r3, r3, #1
 80026c8:	4413      	add	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	4403      	add	r3, r0
 80026ce:	3308      	adds	r3, #8
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	889b      	ldrh	r3, [r3, #4]
 80026d4:	fb03 f301 	mul.w	r3, r3, r1
 80026d8:	085b      	lsrs	r3, r3, #1
 80026da:	b29a      	uxth	r2, r3
 80026dc:	89fb      	ldrh	r3, [r7, #14]
 80026de:	4413      	add	r3, r2
 80026e0:	83fb      	strh	r3, [r7, #30]
      break;
 80026e2:	e01b      	b.n	800271c <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 80026e4:	89fb      	ldrh	r3, [r7, #14]
 80026e6:	83fb      	strh	r3, [r7, #30]
      break;
 80026e8:	e018      	b.n	800271c <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80026ea:	693a      	ldr	r2, [r7, #16]
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	b299      	uxth	r1, r3
 80026f2:	4b31      	ldr	r3, [pc, #196]	; (80027b8 <BSP_LCD_DisplayStringAt+0x16c>)
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	4831      	ldr	r0, [pc, #196]	; (80027bc <BSP_LCD_DisplayStringAt+0x170>)
 80026f8:	4613      	mov	r3, r2
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	4413      	add	r3, r2
 80026fe:	009b      	lsls	r3, r3, #2
 8002700:	4403      	add	r3, r0
 8002702:	3308      	adds	r3, #8
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	889b      	ldrh	r3, [r3, #4]
 8002708:	fb11 f303 	smulbb	r3, r1, r3
 800270c:	b29a      	uxth	r2, r3
 800270e:	89fb      	ldrh	r3, [r7, #14]
 8002710:	4413      	add	r3, r2
 8002712:	83fb      	strh	r3, [r7, #30]
      break;
 8002714:	e002      	b.n	800271c <BSP_LCD_DisplayStringAt+0xd0>
    }
  default:
    {
      refcolumn = X;
 8002716:	89fb      	ldrh	r3, [r7, #14]
 8002718:	83fb      	strh	r3, [r7, #30]
      break;
 800271a:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800271c:	e01a      	b.n	8002754 <BSP_LCD_DisplayStringAt+0x108>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 800271e:	68bb      	ldr	r3, [r7, #8]
 8002720:	781a      	ldrb	r2, [r3, #0]
 8002722:	89b9      	ldrh	r1, [r7, #12]
 8002724:	8bfb      	ldrh	r3, [r7, #30]
 8002726:	4618      	mov	r0, r3
 8002728:	f7ff ff4c 	bl	80025c4 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 800272c:	4b22      	ldr	r3, [pc, #136]	; (80027b8 <BSP_LCD_DisplayStringAt+0x16c>)
 800272e:	681a      	ldr	r2, [r3, #0]
 8002730:	4922      	ldr	r1, [pc, #136]	; (80027bc <BSP_LCD_DisplayStringAt+0x170>)
 8002732:	4613      	mov	r3, r2
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	4413      	add	r3, r2
 8002738:	009b      	lsls	r3, r3, #2
 800273a:	440b      	add	r3, r1
 800273c:	3308      	adds	r3, #8
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	889a      	ldrh	r2, [r3, #4]
 8002742:	8bfb      	ldrh	r3, [r7, #30]
 8002744:	4413      	add	r3, r2
 8002746:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	3301      	adds	r3, #1
 800274c:	60bb      	str	r3, [r7, #8]
    i++;
 800274e:	8bbb      	ldrh	r3, [r7, #28]
 8002750:	3301      	adds	r3, #1
 8002752:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b00      	cmp	r3, #0
 800275a:	bf14      	ite	ne
 800275c:	2301      	movne	r3, #1
 800275e:	2300      	moveq	r3, #0
 8002760:	b2dc      	uxtb	r4, r3
 8002762:	f7ff fe2f 	bl	80023c4 <BSP_LCD_GetXSize>
 8002766:	4605      	mov	r5, r0
 8002768:	8bb9      	ldrh	r1, [r7, #28]
 800276a:	4b13      	ldr	r3, [pc, #76]	; (80027b8 <BSP_LCD_DisplayStringAt+0x16c>)
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	4813      	ldr	r0, [pc, #76]	; (80027bc <BSP_LCD_DisplayStringAt+0x170>)
 8002770:	4613      	mov	r3, r2
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	4413      	add	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4403      	add	r3, r0
 800277a:	3308      	adds	r3, #8
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	889b      	ldrh	r3, [r3, #4]
 8002780:	fb03 f301 	mul.w	r3, r3, r1
 8002784:	1aeb      	subs	r3, r5, r3
 8002786:	b299      	uxth	r1, r3
 8002788:	4b0b      	ldr	r3, [pc, #44]	; (80027b8 <BSP_LCD_DisplayStringAt+0x16c>)
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	480b      	ldr	r0, [pc, #44]	; (80027bc <BSP_LCD_DisplayStringAt+0x170>)
 800278e:	4613      	mov	r3, r2
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	4413      	add	r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4403      	add	r3, r0
 8002798:	3308      	adds	r3, #8
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	889b      	ldrh	r3, [r3, #4]
 800279e:	4299      	cmp	r1, r3
 80027a0:	bf2c      	ite	cs
 80027a2:	2301      	movcs	r3, #1
 80027a4:	2300      	movcc	r3, #0
 80027a6:	b2db      	uxtb	r3, r3
 80027a8:	4023      	ands	r3, r4
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d1b6      	bne.n	800271e <BSP_LCD_DisplayStringAt+0xd2>
  }  
}
 80027b0:	bf00      	nop
 80027b2:	3720      	adds	r7, #32
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bdb0      	pop	{r4, r5, r7, pc}
 80027b8:	20000594 	.word	0x20000594
 80027bc:	20000598 	.word	0x20000598

080027c0 <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80027c0:	b5b0      	push	{r4, r5, r7, lr}
 80027c2:	b086      	sub	sp, #24
 80027c4:	af02      	add	r7, sp, #8
 80027c6:	4603      	mov	r3, r0
 80027c8:	80fb      	strh	r3, [r7, #6]
 80027ca:	460b      	mov	r3, r1
 80027cc:	80bb      	strh	r3, [r7, #4]
 80027ce:	4613      	mov	r3, r2
 80027d0:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 80027d2:	2300      	movs	r3, #0
 80027d4:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80027d6:	4b16      	ldr	r3, [pc, #88]	; (8002830 <BSP_LCD_DrawHLine+0x70>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	4a16      	ldr	r2, [pc, #88]	; (8002834 <BSP_LCD_DrawHLine+0x74>)
 80027dc:	2134      	movs	r1, #52	; 0x34
 80027de:	fb01 f303 	mul.w	r3, r1, r3
 80027e2:	4413      	add	r3, r2
 80027e4:	335c      	adds	r3, #92	; 0x5c
 80027e6:	681c      	ldr	r4, [r3, #0]
 80027e8:	f7ff fdec 	bl	80023c4 <BSP_LCD_GetXSize>
 80027ec:	4602      	mov	r2, r0
 80027ee:	88bb      	ldrh	r3, [r7, #4]
 80027f0:	fb03 f202 	mul.w	r2, r3, r2
 80027f4:	88fb      	ldrh	r3, [r7, #6]
 80027f6:	4413      	add	r3, r2
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	4423      	add	r3, r4
 80027fc:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 80027fe:	4b0c      	ldr	r3, [pc, #48]	; (8002830 <BSP_LCD_DrawHLine+0x70>)
 8002800:	6818      	ldr	r0, [r3, #0]
 8002802:	68fc      	ldr	r4, [r7, #12]
 8002804:	887d      	ldrh	r5, [r7, #2]
 8002806:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <BSP_LCD_DrawHLine+0x70>)
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	490b      	ldr	r1, [pc, #44]	; (8002838 <BSP_LCD_DrawHLine+0x78>)
 800280c:	4613      	mov	r3, r2
 800280e:	005b      	lsls	r3, r3, #1
 8002810:	4413      	add	r3, r2
 8002812:	009b      	lsls	r3, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	9301      	str	r3, [sp, #4]
 800281a:	2300      	movs	r3, #0
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	2301      	movs	r3, #1
 8002820:	462a      	mov	r2, r5
 8002822:	4621      	mov	r1, r4
 8002824:	f000 f9d0 	bl	8002bc8 <FillBuffer>
}
 8002828:	bf00      	nop
 800282a:	3710      	adds	r7, #16
 800282c:	46bd      	mov	sp, r7
 800282e:	bdb0      	pop	{r4, r5, r7, pc}
 8002830:	20000594 	.word	0x20000594
 8002834:	20008a44 	.word	0x20008a44
 8002838:	20000598 	.word	0x20000598

0800283c <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 8002840:	4b05      	ldr	r3, [pc, #20]	; (8002858 <BSP_LCD_DisplayOn+0x1c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689b      	ldr	r3, [r3, #8]
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 800284a:	4b03      	ldr	r3, [pc, #12]	; (8002858 <BSP_LCD_DisplayOn+0x1c>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	4798      	blx	r3
  }
}
 8002852:	bf00      	nop
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	20008aec 	.word	0x20008aec

0800285c <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b08e      	sub	sp, #56	; 0x38
 8002860:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	623b      	str	r3, [r7, #32]
 8002866:	4b61      	ldr	r3, [pc, #388]	; (80029ec <BSP_LCD_MspInit+0x190>)
 8002868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286a:	4a60      	ldr	r2, [pc, #384]	; (80029ec <BSP_LCD_MspInit+0x190>)
 800286c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002870:	6453      	str	r3, [r2, #68]	; 0x44
 8002872:	4b5e      	ldr	r3, [pc, #376]	; (80029ec <BSP_LCD_MspInit+0x190>)
 8002874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002876:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800287a:	623b      	str	r3, [r7, #32]
 800287c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 800287e:	2300      	movs	r3, #0
 8002880:	61fb      	str	r3, [r7, #28]
 8002882:	4b5a      	ldr	r3, [pc, #360]	; (80029ec <BSP_LCD_MspInit+0x190>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002886:	4a59      	ldr	r2, [pc, #356]	; (80029ec <BSP_LCD_MspInit+0x190>)
 8002888:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800288c:	6313      	str	r3, [r2, #48]	; 0x30
 800288e:	4b57      	ldr	r3, [pc, #348]	; (80029ec <BSP_LCD_MspInit+0x190>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002892:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002896:	61fb      	str	r3, [r7, #28]
 8002898:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800289a:	2300      	movs	r3, #0
 800289c:	61bb      	str	r3, [r7, #24]
 800289e:	4b53      	ldr	r3, [pc, #332]	; (80029ec <BSP_LCD_MspInit+0x190>)
 80028a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028a2:	4a52      	ldr	r2, [pc, #328]	; (80029ec <BSP_LCD_MspInit+0x190>)
 80028a4:	f043 0301 	orr.w	r3, r3, #1
 80028a8:	6313      	str	r3, [r2, #48]	; 0x30
 80028aa:	4b50      	ldr	r3, [pc, #320]	; (80029ec <BSP_LCD_MspInit+0x190>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ae:	f003 0301 	and.w	r3, r3, #1
 80028b2:	61bb      	str	r3, [r7, #24]
 80028b4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b6:	2300      	movs	r3, #0
 80028b8:	617b      	str	r3, [r7, #20]
 80028ba:	4b4c      	ldr	r3, [pc, #304]	; (80029ec <BSP_LCD_MspInit+0x190>)
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	4a4b      	ldr	r2, [pc, #300]	; (80029ec <BSP_LCD_MspInit+0x190>)
 80028c0:	f043 0302 	orr.w	r3, r3, #2
 80028c4:	6313      	str	r3, [r2, #48]	; 0x30
 80028c6:	4b49      	ldr	r3, [pc, #292]	; (80029ec <BSP_LCD_MspInit+0x190>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ca:	f003 0302 	and.w	r3, r3, #2
 80028ce:	617b      	str	r3, [r7, #20]
 80028d0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028d2:	2300      	movs	r3, #0
 80028d4:	613b      	str	r3, [r7, #16]
 80028d6:	4b45      	ldr	r3, [pc, #276]	; (80029ec <BSP_LCD_MspInit+0x190>)
 80028d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028da:	4a44      	ldr	r2, [pc, #272]	; (80029ec <BSP_LCD_MspInit+0x190>)
 80028dc:	f043 0304 	orr.w	r3, r3, #4
 80028e0:	6313      	str	r3, [r2, #48]	; 0x30
 80028e2:	4b42      	ldr	r3, [pc, #264]	; (80029ec <BSP_LCD_MspInit+0x190>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e6:	f003 0304 	and.w	r3, r3, #4
 80028ea:	613b      	str	r3, [r7, #16]
 80028ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028ee:	2300      	movs	r3, #0
 80028f0:	60fb      	str	r3, [r7, #12]
 80028f2:	4b3e      	ldr	r3, [pc, #248]	; (80029ec <BSP_LCD_MspInit+0x190>)
 80028f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f6:	4a3d      	ldr	r2, [pc, #244]	; (80029ec <BSP_LCD_MspInit+0x190>)
 80028f8:	f043 0308 	orr.w	r3, r3, #8
 80028fc:	6313      	str	r3, [r2, #48]	; 0x30
 80028fe:	4b3b      	ldr	r3, [pc, #236]	; (80029ec <BSP_LCD_MspInit+0x190>)
 8002900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002902:	f003 0308 	and.w	r3, r3, #8
 8002906:	60fb      	str	r3, [r7, #12]
 8002908:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800290a:	2300      	movs	r3, #0
 800290c:	60bb      	str	r3, [r7, #8]
 800290e:	4b37      	ldr	r3, [pc, #220]	; (80029ec <BSP_LCD_MspInit+0x190>)
 8002910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002912:	4a36      	ldr	r2, [pc, #216]	; (80029ec <BSP_LCD_MspInit+0x190>)
 8002914:	f043 0320 	orr.w	r3, r3, #32
 8002918:	6313      	str	r3, [r2, #48]	; 0x30
 800291a:	4b34      	ldr	r3, [pc, #208]	; (80029ec <BSP_LCD_MspInit+0x190>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291e:	f003 0320 	and.w	r3, r3, #32
 8002922:	60bb      	str	r3, [r7, #8]
 8002924:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002926:	2300      	movs	r3, #0
 8002928:	607b      	str	r3, [r7, #4]
 800292a:	4b30      	ldr	r3, [pc, #192]	; (80029ec <BSP_LCD_MspInit+0x190>)
 800292c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292e:	4a2f      	ldr	r2, [pc, #188]	; (80029ec <BSP_LCD_MspInit+0x190>)
 8002930:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002934:	6313      	str	r3, [r2, #48]	; 0x30
 8002936:	4b2d      	ldr	r3, [pc, #180]	; (80029ec <BSP_LCD_MspInit+0x190>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800293e:	607b      	str	r3, [r7, #4]
 8002940:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8002942:	f641 0358 	movw	r3, #6232	; 0x1858
 8002946:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8002948:	2302      	movs	r3, #2
 800294a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800294c:	2300      	movs	r3, #0
 800294e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002950:	2302      	movs	r3, #2
 8002952:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8002954:	230e      	movs	r3, #14
 8002956:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 8002958:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800295c:	4619      	mov	r1, r3
 800295e:	4824      	ldr	r0, [pc, #144]	; (80029f0 <BSP_LCD_MspInit+0x194>)
 8002960:	f001 fe5e 	bl	8004620 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8002964:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8002968:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800296a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800296e:	4619      	mov	r1, r3
 8002970:	4820      	ldr	r0, [pc, #128]	; (80029f4 <BSP_LCD_MspInit+0x198>)
 8002972:	f001 fe55 	bl	8004620 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 8002976:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800297a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800297c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002980:	4619      	mov	r1, r3
 8002982:	481d      	ldr	r0, [pc, #116]	; (80029f8 <BSP_LCD_MspInit+0x19c>)
 8002984:	f001 fe4c 	bl	8004620 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 8002988:	2348      	movs	r3, #72	; 0x48
 800298a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800298c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002990:	4619      	mov	r1, r3
 8002992:	481a      	ldr	r0, [pc, #104]	; (80029fc <BSP_LCD_MspInit+0x1a0>)
 8002994:	f001 fe44 	bl	8004620 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 8002998:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800299c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 800299e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029a2:	4619      	mov	r1, r3
 80029a4:	4816      	ldr	r0, [pc, #88]	; (8002a00 <BSP_LCD_MspInit+0x1a4>)
 80029a6:	f001 fe3b 	bl	8004620 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80029aa:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80029ae:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80029b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029b4:	4619      	mov	r1, r3
 80029b6:	4813      	ldr	r0, [pc, #76]	; (8002a04 <BSP_LCD_MspInit+0x1a8>)
 80029b8:	f001 fe32 	bl	8004620 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80029bc:	2303      	movs	r3, #3
 80029be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80029c0:	2309      	movs	r3, #9
 80029c2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80029c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029c8:	4619      	mov	r1, r3
 80029ca:	480a      	ldr	r0, [pc, #40]	; (80029f4 <BSP_LCD_MspInit+0x198>)
 80029cc:	f001 fe28 	bl	8004620 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80029d0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80029d4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80029d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80029da:	4619      	mov	r1, r3
 80029dc:	4809      	ldr	r0, [pc, #36]	; (8002a04 <BSP_LCD_MspInit+0x1a8>)
 80029de:	f001 fe1f 	bl	8004620 <HAL_GPIO_Init>
}
 80029e2:	bf00      	nop
 80029e4:	3738      	adds	r7, #56	; 0x38
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40023800 	.word	0x40023800
 80029f0:	40020000 	.word	0x40020000
 80029f4:	40020400 	.word	0x40020400
 80029f8:	40020800 	.word	0x40020800
 80029fc:	40020c00 	.word	0x40020c00
 8002a00:	40021400 	.word	0x40021400
 8002a04:	40021800 	.word	0x40021800

08002a08 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8002a08:	b5b0      	push	{r4, r5, r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	4603      	mov	r3, r0
 8002a10:	603a      	str	r2, [r7, #0]
 8002a12:	80fb      	strh	r3, [r7, #6]
 8002a14:	460b      	mov	r3, r1
 8002a16:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8002a18:	4b0c      	ldr	r3, [pc, #48]	; (8002a4c <BSP_LCD_DrawPixel+0x44>)
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	4a0c      	ldr	r2, [pc, #48]	; (8002a50 <BSP_LCD_DrawPixel+0x48>)
 8002a1e:	2134      	movs	r1, #52	; 0x34
 8002a20:	fb01 f303 	mul.w	r3, r1, r3
 8002a24:	4413      	add	r3, r2
 8002a26:	335c      	adds	r3, #92	; 0x5c
 8002a28:	681c      	ldr	r4, [r3, #0]
 8002a2a:	88bd      	ldrh	r5, [r7, #4]
 8002a2c:	f7ff fcca 	bl	80023c4 <BSP_LCD_GetXSize>
 8002a30:	4603      	mov	r3, r0
 8002a32:	fb03 f205 	mul.w	r2, r3, r5
 8002a36:	88fb      	ldrh	r3, [r7, #6]
 8002a38:	4413      	add	r3, r2
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	4423      	add	r3, r4
 8002a3e:	461a      	mov	r2, r3
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	6013      	str	r3, [r2, #0]
}
 8002a44:	bf00      	nop
 8002a46:	3708      	adds	r7, #8
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bdb0      	pop	{r4, r5, r7, pc}
 8002a4c:	20000594 	.word	0x20000594
 8002a50:	20008a44 	.word	0x20008a44

08002a54 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b088      	sub	sp, #32
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	603a      	str	r2, [r7, #0]
 8002a5e:	80fb      	strh	r3, [r7, #6]
 8002a60:	460b      	mov	r3, r1
 8002a62:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 8002a64:	2300      	movs	r3, #0
 8002a66:	61fb      	str	r3, [r7, #28]
 8002a68:	2300      	movs	r3, #0
 8002a6a:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 8002a70:	4b53      	ldr	r3, [pc, #332]	; (8002bc0 <DrawChar+0x16c>)
 8002a72:	681a      	ldr	r2, [r3, #0]
 8002a74:	4953      	ldr	r1, [pc, #332]	; (8002bc4 <DrawChar+0x170>)
 8002a76:	4613      	mov	r3, r2
 8002a78:	005b      	lsls	r3, r3, #1
 8002a7a:	4413      	add	r3, r2
 8002a7c:	009b      	lsls	r3, r3, #2
 8002a7e:	440b      	add	r3, r1
 8002a80:	3308      	adds	r3, #8
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	88db      	ldrh	r3, [r3, #6]
 8002a86:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 8002a88:	4b4d      	ldr	r3, [pc, #308]	; (8002bc0 <DrawChar+0x16c>)
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	494d      	ldr	r1, [pc, #308]	; (8002bc4 <DrawChar+0x170>)
 8002a8e:	4613      	mov	r3, r2
 8002a90:	005b      	lsls	r3, r3, #1
 8002a92:	4413      	add	r3, r2
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	440b      	add	r3, r1
 8002a98:	3308      	adds	r3, #8
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	889b      	ldrh	r3, [r3, #4]
 8002a9e:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 8002aa0:	8a3b      	ldrh	r3, [r7, #16]
 8002aa2:	3307      	adds	r3, #7
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	da00      	bge.n	8002aaa <DrawChar+0x56>
 8002aa8:	3307      	adds	r3, #7
 8002aaa:	10db      	asrs	r3, r3, #3
 8002aac:	b2db      	uxtb	r3, r3
 8002aae:	00db      	lsls	r3, r3, #3
 8002ab0:	b2da      	uxtb	r2, r3
 8002ab2:	8a3b      	ldrh	r3, [r7, #16]
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	1ad3      	subs	r3, r2, r3
 8002ab8:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 8002aba:	2300      	movs	r3, #0
 8002abc:	61fb      	str	r3, [r7, #28]
 8002abe:	e076      	b.n	8002bae <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8002ac0:	8a3b      	ldrh	r3, [r7, #16]
 8002ac2:	3307      	adds	r3, #7
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	da00      	bge.n	8002aca <DrawChar+0x76>
 8002ac8:	3307      	adds	r3, #7
 8002aca:	10db      	asrs	r3, r3, #3
 8002acc:	461a      	mov	r2, r3
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	fb03 f302 	mul.w	r3, r3, r2
 8002ad4:	683a      	ldr	r2, [r7, #0]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 8002ada:	8a3b      	ldrh	r3, [r7, #16]
 8002adc:	3307      	adds	r3, #7
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	da00      	bge.n	8002ae4 <DrawChar+0x90>
 8002ae2:	3307      	adds	r3, #7
 8002ae4:	10db      	asrs	r3, r3, #3
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d002      	beq.n	8002af0 <DrawChar+0x9c>
 8002aea:	2b02      	cmp	r3, #2
 8002aec:	d004      	beq.n	8002af8 <DrawChar+0xa4>
 8002aee:	e00c      	b.n	8002b0a <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	617b      	str	r3, [r7, #20]
      break;
 8002af6:	e016      	b.n	8002b26 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	781b      	ldrb	r3, [r3, #0]
 8002afc:	021b      	lsls	r3, r3, #8
 8002afe:	68ba      	ldr	r2, [r7, #8]
 8002b00:	3201      	adds	r2, #1
 8002b02:	7812      	ldrb	r2, [r2, #0]
 8002b04:	4313      	orrs	r3, r2
 8002b06:	617b      	str	r3, [r7, #20]
      break;
 8002b08:	e00d      	b.n	8002b26 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 8002b0a:	68bb      	ldr	r3, [r7, #8]
 8002b0c:	781b      	ldrb	r3, [r3, #0]
 8002b0e:	041a      	lsls	r2, r3, #16
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	3301      	adds	r3, #1
 8002b14:	781b      	ldrb	r3, [r3, #0]
 8002b16:	021b      	lsls	r3, r3, #8
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	68ba      	ldr	r2, [r7, #8]
 8002b1c:	3202      	adds	r2, #2
 8002b1e:	7812      	ldrb	r2, [r2, #0]
 8002b20:	4313      	orrs	r3, r2
 8002b22:	617b      	str	r3, [r7, #20]
      break;
 8002b24:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8002b26:	2300      	movs	r3, #0
 8002b28:	61bb      	str	r3, [r7, #24]
 8002b2a:	e036      	b.n	8002b9a <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8002b2c:	8a3a      	ldrh	r2, [r7, #16]
 8002b2e:	69bb      	ldr	r3, [r7, #24]
 8002b30:	1ad2      	subs	r2, r2, r3
 8002b32:	7bfb      	ldrb	r3, [r7, #15]
 8002b34:	4413      	add	r3, r2
 8002b36:	3b01      	subs	r3, #1
 8002b38:	2201      	movs	r2, #1
 8002b3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3e:	461a      	mov	r2, r3
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	4013      	ands	r3, r2
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d012      	beq.n	8002b6e <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8002b48:	69bb      	ldr	r3, [r7, #24]
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	88fb      	ldrh	r3, [r7, #6]
 8002b4e:	4413      	add	r3, r2
 8002b50:	b298      	uxth	r0, r3
 8002b52:	4b1b      	ldr	r3, [pc, #108]	; (8002bc0 <DrawChar+0x16c>)
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	491b      	ldr	r1, [pc, #108]	; (8002bc4 <DrawChar+0x170>)
 8002b58:	4613      	mov	r3, r2
 8002b5a:	005b      	lsls	r3, r3, #1
 8002b5c:	4413      	add	r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	440b      	add	r3, r1
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	88bb      	ldrh	r3, [r7, #4]
 8002b66:	4619      	mov	r1, r3
 8002b68:	f7ff ff4e 	bl	8002a08 <BSP_LCD_DrawPixel>
 8002b6c:	e012      	b.n	8002b94 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8002b6e:	69bb      	ldr	r3, [r7, #24]
 8002b70:	b29a      	uxth	r2, r3
 8002b72:	88fb      	ldrh	r3, [r7, #6]
 8002b74:	4413      	add	r3, r2
 8002b76:	b298      	uxth	r0, r3
 8002b78:	4b11      	ldr	r3, [pc, #68]	; (8002bc0 <DrawChar+0x16c>)
 8002b7a:	681a      	ldr	r2, [r3, #0]
 8002b7c:	4911      	ldr	r1, [pc, #68]	; (8002bc4 <DrawChar+0x170>)
 8002b7e:	4613      	mov	r3, r2
 8002b80:	005b      	lsls	r3, r3, #1
 8002b82:	4413      	add	r3, r2
 8002b84:	009b      	lsls	r3, r3, #2
 8002b86:	440b      	add	r3, r1
 8002b88:	3304      	adds	r3, #4
 8002b8a:	681a      	ldr	r2, [r3, #0]
 8002b8c:	88bb      	ldrh	r3, [r7, #4]
 8002b8e:	4619      	mov	r1, r3
 8002b90:	f7ff ff3a 	bl	8002a08 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	3301      	adds	r3, #1
 8002b98:	61bb      	str	r3, [r7, #24]
 8002b9a:	8a3b      	ldrh	r3, [r7, #16]
 8002b9c:	69ba      	ldr	r2, [r7, #24]
 8002b9e:	429a      	cmp	r2, r3
 8002ba0:	d3c4      	bcc.n	8002b2c <DrawChar+0xd8>
      } 
    }
    Ypos++;
 8002ba2:	88bb      	ldrh	r3, [r7, #4]
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 8002ba8:	69fb      	ldr	r3, [r7, #28]
 8002baa:	3301      	adds	r3, #1
 8002bac:	61fb      	str	r3, [r7, #28]
 8002bae:	8a7b      	ldrh	r3, [r7, #18]
 8002bb0:	69fa      	ldr	r2, [r7, #28]
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d384      	bcc.n	8002ac0 <DrawChar+0x6c>
  }
}
 8002bb6:	bf00      	nop
 8002bb8:	3720      	adds	r7, #32
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	20000594 	.word	0x20000594
 8002bc4:	20000598 	.word	0x20000598

08002bc8 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b086      	sub	sp, #24
 8002bcc:	af02      	add	r7, sp, #8
 8002bce:	60f8      	str	r0, [r7, #12]
 8002bd0:	60b9      	str	r1, [r7, #8]
 8002bd2:	607a      	str	r2, [r7, #4]
 8002bd4:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8002bd6:	4b16      	ldr	r3, [pc, #88]	; (8002c30 <FillBuffer+0x68>)
 8002bd8:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002bdc:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 8002bde:	4b14      	ldr	r3, [pc, #80]	; (8002c30 <FillBuffer+0x68>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8002be4:	4a12      	ldr	r2, [pc, #72]	; (8002c30 <FillBuffer+0x68>)
 8002be6:	69bb      	ldr	r3, [r7, #24]
 8002be8:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 8002bea:	4b11      	ldr	r3, [pc, #68]	; (8002c30 <FillBuffer+0x68>)
 8002bec:	4a11      	ldr	r2, [pc, #68]	; (8002c34 <FillBuffer+0x6c>)
 8002bee:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8002bf0:	480f      	ldr	r0, [pc, #60]	; (8002c30 <FillBuffer+0x68>)
 8002bf2:	f001 f979 	bl	8003ee8 <HAL_DMA2D_Init>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d115      	bne.n	8002c28 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 8002bfc:	68f9      	ldr	r1, [r7, #12]
 8002bfe:	480c      	ldr	r0, [pc, #48]	; (8002c30 <FillBuffer+0x68>)
 8002c00:	f001 fbe0 	bl	80043c4 <HAL_DMA2D_ConfigLayer>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10e      	bne.n	8002c28 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8002c0a:	68ba      	ldr	r2, [r7, #8]
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	9300      	str	r3, [sp, #0]
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	69f9      	ldr	r1, [r7, #28]
 8002c14:	4806      	ldr	r0, [pc, #24]	; (8002c30 <FillBuffer+0x68>)
 8002c16:	f001 f9b0 	bl	8003f7a <HAL_DMA2D_Start>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d103      	bne.n	8002c28 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8002c20:	210a      	movs	r1, #10
 8002c22:	4803      	ldr	r0, [pc, #12]	; (8002c30 <FillBuffer+0x68>)
 8002c24:	f001 f9d4 	bl	8003fd0 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8002c28:	bf00      	nop
 8002c2a:	3710      	adds	r7, #16
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20000524 	.word	0x20000524
 8002c34:	4002b000 	.word	0x4002b000

08002c38 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 8002c3c:	4b29      	ldr	r3, [pc, #164]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002c3e:	4a2a      	ldr	r2, [pc, #168]	; (8002ce8 <BSP_SDRAM_Init+0xb0>)
 8002c40:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8002c42:	4b2a      	ldr	r3, [pc, #168]	; (8002cec <BSP_SDRAM_Init+0xb4>)
 8002c44:	2202      	movs	r2, #2
 8002c46:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8002c48:	4b28      	ldr	r3, [pc, #160]	; (8002cec <BSP_SDRAM_Init+0xb4>)
 8002c4a:	2207      	movs	r2, #7
 8002c4c:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 8002c4e:	4b27      	ldr	r3, [pc, #156]	; (8002cec <BSP_SDRAM_Init+0xb4>)
 8002c50:	2204      	movs	r2, #4
 8002c52:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 8002c54:	4b25      	ldr	r3, [pc, #148]	; (8002cec <BSP_SDRAM_Init+0xb4>)
 8002c56:	2207      	movs	r2, #7
 8002c58:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 8002c5a:	4b24      	ldr	r3, [pc, #144]	; (8002cec <BSP_SDRAM_Init+0xb4>)
 8002c5c:	2202      	movs	r2, #2
 8002c5e:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 8002c60:	4b22      	ldr	r3, [pc, #136]	; (8002cec <BSP_SDRAM_Init+0xb4>)
 8002c62:	2202      	movs	r2, #2
 8002c64:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 8002c66:	4b21      	ldr	r3, [pc, #132]	; (8002cec <BSP_SDRAM_Init+0xb4>)
 8002c68:	2202      	movs	r2, #2
 8002c6a:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 8002c6c:	4b1d      	ldr	r3, [pc, #116]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002c6e:	2201      	movs	r2, #1
 8002c70:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002c72:	4b1c      	ldr	r3, [pc, #112]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 8002c78:	4b1a      	ldr	r3, [pc, #104]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002c7a:	2204      	movs	r2, #4
 8002c7c:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 8002c7e:	4b19      	ldr	r3, [pc, #100]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002c80:	2210      	movs	r2, #16
 8002c82:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002c84:	4b17      	ldr	r3, [pc, #92]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002c86:	2240      	movs	r2, #64	; 0x40
 8002c88:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 8002c8a:	4b16      	ldr	r3, [pc, #88]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002c8c:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8002c90:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002c92:	4b14      	ldr	r3, [pc, #80]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 8002c98:	4b12      	ldr	r3, [pc, #72]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002c9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002c9e:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 8002ca0:	4b10      	ldr	r3, [pc, #64]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 8002ca6:	4b0f      	ldr	r3, [pc, #60]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002ca8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002cac:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 8002cae:	2100      	movs	r1, #0
 8002cb0:	480c      	ldr	r0, [pc, #48]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002cb2:	f000 f87f 	bl	8002db4 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8002cb6:	490d      	ldr	r1, [pc, #52]	; (8002cec <BSP_SDRAM_Init+0xb4>)
 8002cb8:	480a      	ldr	r0, [pc, #40]	; (8002ce4 <BSP_SDRAM_Init+0xac>)
 8002cba:	f005 f83b 	bl	8007d34 <HAL_SDRAM_Init>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d003      	beq.n	8002ccc <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8002cc4:	4b0a      	ldr	r3, [pc, #40]	; (8002cf0 <BSP_SDRAM_Init+0xb8>)
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	701a      	strb	r2, [r3, #0]
 8002cca:	e002      	b.n	8002cd2 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 8002ccc:	4b08      	ldr	r3, [pc, #32]	; (8002cf0 <BSP_SDRAM_Init+0xb8>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8002cd2:	f240 506a 	movw	r0, #1386	; 0x56a
 8002cd6:	f000 f80d 	bl	8002cf4 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8002cda:	4b05      	ldr	r3, [pc, #20]	; (8002cf0 <BSP_SDRAM_Init+0xb8>)
 8002cdc:	781b      	ldrb	r3, [r3, #0]
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	200005b0 	.word	0x200005b0
 8002ce8:	a0000140 	.word	0xa0000140
 8002cec:	200005e4 	.word	0x200005e4
 8002cf0:	20000050 	.word	0x20000050

08002cf4 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b084      	sub	sp, #16
 8002cf8:	af00      	add	r7, sp, #0
 8002cfa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8002d00:	4b2a      	ldr	r3, [pc, #168]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d02:	2201      	movs	r2, #1
 8002d04:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002d06:	4b29      	ldr	r3, [pc, #164]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d08:	2208      	movs	r2, #8
 8002d0a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002d0c:	4b27      	ldr	r3, [pc, #156]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d0e:	2201      	movs	r2, #1
 8002d10:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002d12:	4b26      	ldr	r3, [pc, #152]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002d18:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d1c:	4923      	ldr	r1, [pc, #140]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d1e:	4824      	ldr	r0, [pc, #144]	; (8002db0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002d20:	f005 f83c 	bl	8007d9c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8002d24:	2001      	movs	r0, #1
 8002d26:	f000 fe03 	bl	8003930 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 8002d2a:	4b20      	ldr	r3, [pc, #128]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d2c:	2202      	movs	r2, #2
 8002d2e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002d30:	4b1e      	ldr	r3, [pc, #120]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d32:	2208      	movs	r2, #8
 8002d34:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002d36:	4b1d      	ldr	r3, [pc, #116]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d38:	2201      	movs	r2, #1
 8002d3a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002d3c:	4b1b      	ldr	r3, [pc, #108]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d3e:	2200      	movs	r2, #0
 8002d40:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8002d42:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d46:	4919      	ldr	r1, [pc, #100]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d48:	4819      	ldr	r0, [pc, #100]	; (8002db0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002d4a:	f005 f827 	bl	8007d9c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8002d4e:	4b17      	ldr	r3, [pc, #92]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d50:	2203      	movs	r2, #3
 8002d52:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002d54:	4b15      	ldr	r3, [pc, #84]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d56:	2208      	movs	r2, #8
 8002d58:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 8002d5a:	4b14      	ldr	r3, [pc, #80]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d5c:	2204      	movs	r2, #4
 8002d5e:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8002d60:	4b12      	ldr	r3, [pc, #72]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d62:	2200      	movs	r2, #0
 8002d64:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002d66:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d6a:	4910      	ldr	r1, [pc, #64]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d6c:	4810      	ldr	r0, [pc, #64]	; (8002db0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002d6e:	f005 f815 	bl	8007d9c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 8002d72:	f44f 730c 	mov.w	r3, #560	; 0x230
 8002d76:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 8002d78:	4b0c      	ldr	r3, [pc, #48]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d7a:	2204      	movs	r2, #4
 8002d7c:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8002d7e:	4b0b      	ldr	r3, [pc, #44]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d80:	2208      	movs	r2, #8
 8002d82:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8002d84:	4b09      	ldr	r3, [pc, #36]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d86:	2201      	movs	r2, #1
 8002d88:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	4a07      	ldr	r2, [pc, #28]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d8e:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8002d90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002d94:	4905      	ldr	r1, [pc, #20]	; (8002dac <BSP_SDRAM_Initialization_sequence+0xb8>)
 8002d96:	4806      	ldr	r0, [pc, #24]	; (8002db0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002d98:	f005 f800 	bl	8007d9c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 8002d9c:	6879      	ldr	r1, [r7, #4]
 8002d9e:	4804      	ldr	r0, [pc, #16]	; (8002db0 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8002da0:	f005 f827 	bl	8007df2 <HAL_SDRAM_ProgramRefreshRate>
}
 8002da4:	bf00      	nop
 8002da6:	3710      	adds	r7, #16
 8002da8:	46bd      	mov	sp, r7
 8002daa:	bd80      	pop	{r7, pc}
 8002dac:	20000600 	.word	0x20000600
 8002db0:	200005b0 	.word	0x200005b0

08002db4 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b090      	sub	sp, #64	; 0x40
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
 8002dbc:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	f000 80ec 	beq.w	8002f9e <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002dca:	4b77      	ldr	r3, [pc, #476]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dce:	4a76      	ldr	r2, [pc, #472]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002dd0:	f043 0301 	orr.w	r3, r3, #1
 8002dd4:	6393      	str	r3, [r2, #56]	; 0x38
 8002dd6:	4b74      	ldr	r3, [pc, #464]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002dd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	62bb      	str	r3, [r7, #40]	; 0x28
 8002de0:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8002de2:	2300      	movs	r3, #0
 8002de4:	627b      	str	r3, [r7, #36]	; 0x24
 8002de6:	4b70      	ldr	r3, [pc, #448]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dea:	4a6f      	ldr	r2, [pc, #444]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002dec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002df0:	6313      	str	r3, [r2, #48]	; 0x30
 8002df2:	4b6d      	ldr	r3, [pc, #436]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002df6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dfa:	627b      	str	r3, [r7, #36]	; 0x24
 8002dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dfe:	2300      	movs	r3, #0
 8002e00:	623b      	str	r3, [r7, #32]
 8002e02:	4b69      	ldr	r3, [pc, #420]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e06:	4a68      	ldr	r2, [pc, #416]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e08:	f043 0302 	orr.w	r3, r3, #2
 8002e0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e0e:	4b66      	ldr	r3, [pc, #408]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e12:	f003 0302 	and.w	r3, r3, #2
 8002e16:	623b      	str	r3, [r7, #32]
 8002e18:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	61fb      	str	r3, [r7, #28]
 8002e1e:	4b62      	ldr	r3, [pc, #392]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e22:	4a61      	ldr	r2, [pc, #388]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e24:	f043 0304 	orr.w	r3, r3, #4
 8002e28:	6313      	str	r3, [r2, #48]	; 0x30
 8002e2a:	4b5f      	ldr	r3, [pc, #380]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e2e:	f003 0304 	and.w	r3, r3, #4
 8002e32:	61fb      	str	r3, [r7, #28]
 8002e34:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e36:	2300      	movs	r3, #0
 8002e38:	61bb      	str	r3, [r7, #24]
 8002e3a:	4b5b      	ldr	r3, [pc, #364]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e3e:	4a5a      	ldr	r2, [pc, #360]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e40:	f043 0308 	orr.w	r3, r3, #8
 8002e44:	6313      	str	r3, [r2, #48]	; 0x30
 8002e46:	4b58      	ldr	r3, [pc, #352]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	f003 0308 	and.w	r3, r3, #8
 8002e4e:	61bb      	str	r3, [r7, #24]
 8002e50:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e52:	2300      	movs	r3, #0
 8002e54:	617b      	str	r3, [r7, #20]
 8002e56:	4b54      	ldr	r3, [pc, #336]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e5a:	4a53      	ldr	r2, [pc, #332]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e5c:	f043 0310 	orr.w	r3, r3, #16
 8002e60:	6313      	str	r3, [r2, #48]	; 0x30
 8002e62:	4b51      	ldr	r3, [pc, #324]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e66:	f003 0310 	and.w	r3, r3, #16
 8002e6a:	617b      	str	r3, [r7, #20]
 8002e6c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e6e:	2300      	movs	r3, #0
 8002e70:	613b      	str	r3, [r7, #16]
 8002e72:	4b4d      	ldr	r3, [pc, #308]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e76:	4a4c      	ldr	r2, [pc, #304]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e78:	f043 0320 	orr.w	r3, r3, #32
 8002e7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002e7e:	4b4a      	ldr	r3, [pc, #296]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e82:	f003 0320 	and.w	r3, r3, #32
 8002e86:	613b      	str	r3, [r7, #16]
 8002e88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]
 8002e8e:	4b46      	ldr	r3, [pc, #280]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e92:	4a45      	ldr	r2, [pc, #276]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e98:	6313      	str	r3, [r2, #48]	; 0x30
 8002e9a:	4b43      	ldr	r3, [pc, #268]	; (8002fa8 <BSP_SDRAM_MspInit+0x1f4>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ea2:	60fb      	str	r3, [r7, #12]
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 8002ea6:	2302      	movs	r3, #2
 8002ea8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8002eaa:	2302      	movs	r3, #2
 8002eac:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8002eb2:	230c      	movs	r3, #12
 8002eb4:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8002eb6:	2360      	movs	r3, #96	; 0x60
 8002eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 8002eba:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	483a      	ldr	r0, [pc, #232]	; (8002fac <BSP_SDRAM_MspInit+0x1f8>)
 8002ec2:	f001 fbad 	bl	8004620 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8002eca:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4837      	ldr	r0, [pc, #220]	; (8002fb0 <BSP_SDRAM_MspInit+0x1fc>)
 8002ed2:	f001 fba5 	bl	8004620 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8002ed6:	f24c 7303 	movw	r3, #50947	; 0xc703
 8002eda:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 8002edc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	4834      	ldr	r0, [pc, #208]	; (8002fb4 <BSP_SDRAM_MspInit+0x200>)
 8002ee4:	f001 fb9c 	bl	8004620 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8002ee8:	f64f 7383 	movw	r3, #65411	; 0xff83
 8002eec:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 8002eee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	4830      	ldr	r0, [pc, #192]	; (8002fb8 <BSP_SDRAM_MspInit+0x204>)
 8002ef6:	f001 fb93 	bl	8004620 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 8002efa:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8002efe:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8002f00:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f04:	4619      	mov	r1, r3
 8002f06:	482d      	ldr	r0, [pc, #180]	; (8002fbc <BSP_SDRAM_MspInit+0x208>)
 8002f08:	f001 fb8a 	bl	8004620 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 8002f0c:	f248 1333 	movw	r3, #33075	; 0x8133
 8002f10:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8002f12:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002f16:	4619      	mov	r1, r3
 8002f18:	4829      	ldr	r0, [pc, #164]	; (8002fc0 <BSP_SDRAM_MspInit+0x20c>)
 8002f1a:	f001 fb81 	bl	8004620 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 8002f1e:	4b29      	ldr	r3, [pc, #164]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8002f24:	4b27      	ldr	r3, [pc, #156]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f26:	2280      	movs	r2, #128	; 0x80
 8002f28:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 8002f2a:	4b26      	ldr	r3, [pc, #152]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f2c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f30:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8002f32:	4b24      	ldr	r3, [pc, #144]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f38:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002f3a:	4b22      	ldr	r3, [pc, #136]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f3c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002f40:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8002f42:	4b20      	ldr	r3, [pc, #128]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f44:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002f48:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 8002f4a:	4b1e      	ldr	r3, [pc, #120]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 8002f50:	4b1c      	ldr	r3, [pc, #112]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f52:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002f56:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8002f58:	4b1a      	ldr	r3, [pc, #104]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8002f5e:	4b19      	ldr	r3, [pc, #100]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f60:	2203      	movs	r2, #3
 8002f62:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 8002f64:	4b17      	ldr	r3, [pc, #92]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8002f6a:	4b16      	ldr	r3, [pc, #88]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 8002f70:	4b14      	ldr	r3, [pc, #80]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f72:	4a15      	ldr	r2, [pc, #84]	; (8002fc8 <BSP_SDRAM_MspInit+0x214>)
 8002f74:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a12      	ldr	r2, [pc, #72]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f7a:	631a      	str	r2, [r3, #48]	; 0x30
 8002f7c:	4a11      	ldr	r2, [pc, #68]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 8002f82:	4810      	ldr	r0, [pc, #64]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f84:	f000 fea2 	bl	8003ccc <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 8002f88:	480e      	ldr	r0, [pc, #56]	; (8002fc4 <BSP_SDRAM_MspInit+0x210>)
 8002f8a:	f000 fdf1 	bl	8003b70 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 8002f8e:	2200      	movs	r2, #0
 8002f90:	210f      	movs	r1, #15
 8002f92:	2038      	movs	r0, #56	; 0x38
 8002f94:	f000 fda6 	bl	8003ae4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 8002f98:	2038      	movs	r0, #56	; 0x38
 8002f9a:	f000 fdbf 	bl	8003b1c <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 8002f9e:	bf00      	nop
 8002fa0:	3740      	adds	r7, #64	; 0x40
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}
 8002fa6:	bf00      	nop
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	40020400 	.word	0x40020400
 8002fb0:	40020800 	.word	0x40020800
 8002fb4:	40020c00 	.word	0x40020c00
 8002fb8:	40021000 	.word	0x40021000
 8002fbc:	40021400 	.word	0x40021400
 8002fc0:	40021800 	.word	0x40021800
 8002fc4:	20000610 	.word	0x20000610
 8002fc8:	40026410 	.word	0x40026410

08002fcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	607b      	str	r3, [r7, #4]
 8002fd6:	4b12      	ldr	r3, [pc, #72]	; (8003020 <HAL_MspInit+0x54>)
 8002fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fda:	4a11      	ldr	r2, [pc, #68]	; (8003020 <HAL_MspInit+0x54>)
 8002fdc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002fe0:	6453      	str	r3, [r2, #68]	; 0x44
 8002fe2:	4b0f      	ldr	r3, [pc, #60]	; (8003020 <HAL_MspInit+0x54>)
 8002fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fe6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fea:	607b      	str	r3, [r7, #4]
 8002fec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	603b      	str	r3, [r7, #0]
 8002ff2:	4b0b      	ldr	r3, [pc, #44]	; (8003020 <HAL_MspInit+0x54>)
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff6:	4a0a      	ldr	r2, [pc, #40]	; (8003020 <HAL_MspInit+0x54>)
 8002ff8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ffc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ffe:	4b08      	ldr	r3, [pc, #32]	; (8003020 <HAL_MspInit+0x54>)
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003006:	603b      	str	r3, [r7, #0]
 8003008:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800300a:	2200      	movs	r2, #0
 800300c:	210f      	movs	r1, #15
 800300e:	f06f 0001 	mvn.w	r0, #1
 8003012:	f000 fd67 	bl	8003ae4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003016:	bf00      	nop
 8003018:	3708      	adds	r7, #8
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}
 800301e:	bf00      	nop
 8003020:	40023800 	.word	0x40023800

08003024 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003024:	b480      	push	{r7}
 8003026:	b085      	sub	sp, #20
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a0b      	ldr	r2, [pc, #44]	; (8003060 <HAL_CRC_MspInit+0x3c>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d10d      	bne.n	8003052 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003036:	2300      	movs	r3, #0
 8003038:	60fb      	str	r3, [r7, #12]
 800303a:	4b0a      	ldr	r3, [pc, #40]	; (8003064 <HAL_CRC_MspInit+0x40>)
 800303c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303e:	4a09      	ldr	r2, [pc, #36]	; (8003064 <HAL_CRC_MspInit+0x40>)
 8003040:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003044:	6313      	str	r3, [r2, #48]	; 0x30
 8003046:	4b07      	ldr	r3, [pc, #28]	; (8003064 <HAL_CRC_MspInit+0x40>)
 8003048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800304e:	60fb      	str	r3, [r7, #12]
 8003050:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8003052:	bf00      	nop
 8003054:	3714      	adds	r7, #20
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr
 800305e:	bf00      	nop
 8003060:	40023000 	.word	0x40023000
 8003064:	40023800 	.word	0x40023800

08003068 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b084      	sub	sp, #16
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a0e      	ldr	r2, [pc, #56]	; (80030b0 <HAL_DMA2D_MspInit+0x48>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d115      	bne.n	80030a6 <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800307a:	2300      	movs	r3, #0
 800307c:	60fb      	str	r3, [r7, #12]
 800307e:	4b0d      	ldr	r3, [pc, #52]	; (80030b4 <HAL_DMA2D_MspInit+0x4c>)
 8003080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003082:	4a0c      	ldr	r2, [pc, #48]	; (80030b4 <HAL_DMA2D_MspInit+0x4c>)
 8003084:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003088:	6313      	str	r3, [r2, #48]	; 0x30
 800308a:	4b0a      	ldr	r3, [pc, #40]	; (80030b4 <HAL_DMA2D_MspInit+0x4c>)
 800308c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800308e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003092:	60fb      	str	r3, [r7, #12]
 8003094:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8003096:	2200      	movs	r2, #0
 8003098:	2105      	movs	r1, #5
 800309a:	205a      	movs	r0, #90	; 0x5a
 800309c:	f000 fd22 	bl	8003ae4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80030a0:	205a      	movs	r0, #90	; 0x5a
 80030a2:	f000 fd3b 	bl	8003b1c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }

}
 80030a6:	bf00      	nop
 80030a8:	3710      	adds	r7, #16
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	4002b000 	.word	0x4002b000
 80030b4:	40023800 	.word	0x40023800

080030b8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b08a      	sub	sp, #40	; 0x28
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030c0:	f107 0314 	add.w	r3, r7, #20
 80030c4:	2200      	movs	r2, #0
 80030c6:	601a      	str	r2, [r3, #0]
 80030c8:	605a      	str	r2, [r3, #4]
 80030ca:	609a      	str	r2, [r3, #8]
 80030cc:	60da      	str	r2, [r3, #12]
 80030ce:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a29      	ldr	r2, [pc, #164]	; (800317c <HAL_I2C_MspInit+0xc4>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d14b      	bne.n	8003172 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80030da:	2300      	movs	r3, #0
 80030dc:	613b      	str	r3, [r7, #16]
 80030de:	4b28      	ldr	r3, [pc, #160]	; (8003180 <HAL_I2C_MspInit+0xc8>)
 80030e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e2:	4a27      	ldr	r2, [pc, #156]	; (8003180 <HAL_I2C_MspInit+0xc8>)
 80030e4:	f043 0304 	orr.w	r3, r3, #4
 80030e8:	6313      	str	r3, [r2, #48]	; 0x30
 80030ea:	4b25      	ldr	r3, [pc, #148]	; (8003180 <HAL_I2C_MspInit+0xc8>)
 80030ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ee:	f003 0304 	and.w	r3, r3, #4
 80030f2:	613b      	str	r3, [r7, #16]
 80030f4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80030f6:	2300      	movs	r3, #0
 80030f8:	60fb      	str	r3, [r7, #12]
 80030fa:	4b21      	ldr	r3, [pc, #132]	; (8003180 <HAL_I2C_MspInit+0xc8>)
 80030fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fe:	4a20      	ldr	r2, [pc, #128]	; (8003180 <HAL_I2C_MspInit+0xc8>)
 8003100:	f043 0301 	orr.w	r3, r3, #1
 8003104:	6313      	str	r3, [r2, #48]	; 0x30
 8003106:	4b1e      	ldr	r3, [pc, #120]	; (8003180 <HAL_I2C_MspInit+0xc8>)
 8003108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	60fb      	str	r3, [r7, #12]
 8003110:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8003112:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003116:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003118:	2312      	movs	r3, #18
 800311a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800311c:	2301      	movs	r3, #1
 800311e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003120:	2300      	movs	r3, #0
 8003122:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003124:	2304      	movs	r3, #4
 8003126:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8003128:	f107 0314 	add.w	r3, r7, #20
 800312c:	4619      	mov	r1, r3
 800312e:	4815      	ldr	r0, [pc, #84]	; (8003184 <HAL_I2C_MspInit+0xcc>)
 8003130:	f001 fa76 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8003134:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003138:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800313a:	2312      	movs	r3, #18
 800313c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800313e:	2301      	movs	r3, #1
 8003140:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003142:	2300      	movs	r3, #0
 8003144:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003146:	2304      	movs	r3, #4
 8003148:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800314a:	f107 0314 	add.w	r3, r7, #20
 800314e:	4619      	mov	r1, r3
 8003150:	480d      	ldr	r0, [pc, #52]	; (8003188 <HAL_I2C_MspInit+0xd0>)
 8003152:	f001 fa65 	bl	8004620 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003156:	2300      	movs	r3, #0
 8003158:	60bb      	str	r3, [r7, #8]
 800315a:	4b09      	ldr	r3, [pc, #36]	; (8003180 <HAL_I2C_MspInit+0xc8>)
 800315c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800315e:	4a08      	ldr	r2, [pc, #32]	; (8003180 <HAL_I2C_MspInit+0xc8>)
 8003160:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003164:	6413      	str	r3, [r2, #64]	; 0x40
 8003166:	4b06      	ldr	r3, [pc, #24]	; (8003180 <HAL_I2C_MspInit+0xc8>)
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800316e:	60bb      	str	r3, [r7, #8]
 8003170:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003172:	bf00      	nop
 8003174:	3728      	adds	r7, #40	; 0x28
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}
 800317a:	bf00      	nop
 800317c:	40005c00 	.word	0x40005c00
 8003180:	40023800 	.word	0x40023800
 8003184:	40020800 	.word	0x40020800
 8003188:	40020000 	.word	0x40020000

0800318c <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b08e      	sub	sp, #56	; 0x38
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003194:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003198:	2200      	movs	r2, #0
 800319a:	601a      	str	r2, [r3, #0]
 800319c:	605a      	str	r2, [r3, #4]
 800319e:	609a      	str	r2, [r3, #8]
 80031a0:	60da      	str	r2, [r3, #12]
 80031a2:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4a7b      	ldr	r2, [pc, #492]	; (8003398 <HAL_LTDC_MspInit+0x20c>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	f040 80f0 	bne.w	8003390 <HAL_LTDC_MspInit+0x204>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80031b0:	2300      	movs	r3, #0
 80031b2:	623b      	str	r3, [r7, #32]
 80031b4:	4b79      	ldr	r3, [pc, #484]	; (800339c <HAL_LTDC_MspInit+0x210>)
 80031b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031b8:	4a78      	ldr	r2, [pc, #480]	; (800339c <HAL_LTDC_MspInit+0x210>)
 80031ba:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80031be:	6453      	str	r3, [r2, #68]	; 0x44
 80031c0:	4b76      	ldr	r3, [pc, #472]	; (800339c <HAL_LTDC_MspInit+0x210>)
 80031c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80031c8:	623b      	str	r3, [r7, #32]
 80031ca:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80031cc:	2300      	movs	r3, #0
 80031ce:	61fb      	str	r3, [r7, #28]
 80031d0:	4b72      	ldr	r3, [pc, #456]	; (800339c <HAL_LTDC_MspInit+0x210>)
 80031d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031d4:	4a71      	ldr	r2, [pc, #452]	; (800339c <HAL_LTDC_MspInit+0x210>)
 80031d6:	f043 0320 	orr.w	r3, r3, #32
 80031da:	6313      	str	r3, [r2, #48]	; 0x30
 80031dc:	4b6f      	ldr	r3, [pc, #444]	; (800339c <HAL_LTDC_MspInit+0x210>)
 80031de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031e0:	f003 0320 	and.w	r3, r3, #32
 80031e4:	61fb      	str	r3, [r7, #28]
 80031e6:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031e8:	2300      	movs	r3, #0
 80031ea:	61bb      	str	r3, [r7, #24]
 80031ec:	4b6b      	ldr	r3, [pc, #428]	; (800339c <HAL_LTDC_MspInit+0x210>)
 80031ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f0:	4a6a      	ldr	r2, [pc, #424]	; (800339c <HAL_LTDC_MspInit+0x210>)
 80031f2:	f043 0301 	orr.w	r3, r3, #1
 80031f6:	6313      	str	r3, [r2, #48]	; 0x30
 80031f8:	4b68      	ldr	r3, [pc, #416]	; (800339c <HAL_LTDC_MspInit+0x210>)
 80031fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031fc:	f003 0301 	and.w	r3, r3, #1
 8003200:	61bb      	str	r3, [r7, #24]
 8003202:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003204:	2300      	movs	r3, #0
 8003206:	617b      	str	r3, [r7, #20]
 8003208:	4b64      	ldr	r3, [pc, #400]	; (800339c <HAL_LTDC_MspInit+0x210>)
 800320a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320c:	4a63      	ldr	r2, [pc, #396]	; (800339c <HAL_LTDC_MspInit+0x210>)
 800320e:	f043 0302 	orr.w	r3, r3, #2
 8003212:	6313      	str	r3, [r2, #48]	; 0x30
 8003214:	4b61      	ldr	r3, [pc, #388]	; (800339c <HAL_LTDC_MspInit+0x210>)
 8003216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	617b      	str	r3, [r7, #20]
 800321e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8003220:	2300      	movs	r3, #0
 8003222:	613b      	str	r3, [r7, #16]
 8003224:	4b5d      	ldr	r3, [pc, #372]	; (800339c <HAL_LTDC_MspInit+0x210>)
 8003226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003228:	4a5c      	ldr	r2, [pc, #368]	; (800339c <HAL_LTDC_MspInit+0x210>)
 800322a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800322e:	6313      	str	r3, [r2, #48]	; 0x30
 8003230:	4b5a      	ldr	r3, [pc, #360]	; (800339c <HAL_LTDC_MspInit+0x210>)
 8003232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003238:	613b      	str	r3, [r7, #16]
 800323a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800323c:	2300      	movs	r3, #0
 800323e:	60fb      	str	r3, [r7, #12]
 8003240:	4b56      	ldr	r3, [pc, #344]	; (800339c <HAL_LTDC_MspInit+0x210>)
 8003242:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003244:	4a55      	ldr	r2, [pc, #340]	; (800339c <HAL_LTDC_MspInit+0x210>)
 8003246:	f043 0304 	orr.w	r3, r3, #4
 800324a:	6313      	str	r3, [r2, #48]	; 0x30
 800324c:	4b53      	ldr	r3, [pc, #332]	; (800339c <HAL_LTDC_MspInit+0x210>)
 800324e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003250:	f003 0304 	and.w	r3, r3, #4
 8003254:	60fb      	str	r3, [r7, #12]
 8003256:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003258:	2300      	movs	r3, #0
 800325a:	60bb      	str	r3, [r7, #8]
 800325c:	4b4f      	ldr	r3, [pc, #316]	; (800339c <HAL_LTDC_MspInit+0x210>)
 800325e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003260:	4a4e      	ldr	r2, [pc, #312]	; (800339c <HAL_LTDC_MspInit+0x210>)
 8003262:	f043 0308 	orr.w	r3, r3, #8
 8003266:	6313      	str	r3, [r2, #48]	; 0x30
 8003268:	4b4c      	ldr	r3, [pc, #304]	; (800339c <HAL_LTDC_MspInit+0x210>)
 800326a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326c:	f003 0308 	and.w	r3, r3, #8
 8003270:	60bb      	str	r3, [r7, #8]
 8003272:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8003274:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003278:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800327a:	2302      	movs	r3, #2
 800327c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327e:	2300      	movs	r3, #0
 8003280:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003282:	2300      	movs	r3, #0
 8003284:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003286:	230e      	movs	r3, #14
 8003288:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 800328a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800328e:	4619      	mov	r1, r3
 8003290:	4843      	ldr	r0, [pc, #268]	; (80033a0 <HAL_LTDC_MspInit+0x214>)
 8003292:	f001 f9c5 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8003296:	f641 0358 	movw	r3, #6232	; 0x1858
 800329a:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800329c:	2302      	movs	r3, #2
 800329e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032a4:	2300      	movs	r3, #0
 80032a6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80032a8:	230e      	movs	r3, #14
 80032aa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032b0:	4619      	mov	r1, r3
 80032b2:	483c      	ldr	r0, [pc, #240]	; (80033a4 <HAL_LTDC_MspInit+0x218>)
 80032b4:	f001 f9b4 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 80032b8:	2303      	movs	r3, #3
 80032ba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032bc:	2302      	movs	r3, #2
 80032be:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032c0:	2300      	movs	r3, #0
 80032c2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032c4:	2300      	movs	r3, #0
 80032c6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80032c8:	2309      	movs	r3, #9
 80032ca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032d0:	4619      	mov	r1, r3
 80032d2:	4835      	ldr	r0, [pc, #212]	; (80033a8 <HAL_LTDC_MspInit+0x21c>)
 80032d4:	f001 f9a4 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 80032d8:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80032dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032de:	2302      	movs	r3, #2
 80032e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032e2:	2300      	movs	r3, #0
 80032e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032e6:	2300      	movs	r3, #0
 80032e8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80032ea:	230e      	movs	r3, #14
 80032ec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032f2:	4619      	mov	r1, r3
 80032f4:	482c      	ldr	r0, [pc, #176]	; (80033a8 <HAL_LTDC_MspInit+0x21c>)
 80032f6:	f001 f993 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 80032fa:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 80032fe:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003300:	2302      	movs	r3, #2
 8003302:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003304:	2300      	movs	r3, #0
 8003306:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003308:	2300      	movs	r3, #0
 800330a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800330c:	230e      	movs	r3, #14
 800330e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003310:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003314:	4619      	mov	r1, r3
 8003316:	4825      	ldr	r0, [pc, #148]	; (80033ac <HAL_LTDC_MspInit+0x220>)
 8003318:	f001 f982 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 800331c:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8003320:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003322:	2302      	movs	r3, #2
 8003324:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003326:	2300      	movs	r3, #0
 8003328:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800332a:	2300      	movs	r3, #0
 800332c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800332e:	230e      	movs	r3, #14
 8003330:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003332:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003336:	4619      	mov	r1, r3
 8003338:	481d      	ldr	r0, [pc, #116]	; (80033b0 <HAL_LTDC_MspInit+0x224>)
 800333a:	f001 f971 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 800333e:	2348      	movs	r3, #72	; 0x48
 8003340:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003342:	2302      	movs	r3, #2
 8003344:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003346:	2300      	movs	r3, #0
 8003348:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800334a:	2300      	movs	r3, #0
 800334c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800334e:	230e      	movs	r3, #14
 8003350:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003352:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003356:	4619      	mov	r1, r3
 8003358:	4816      	ldr	r0, [pc, #88]	; (80033b4 <HAL_LTDC_MspInit+0x228>)
 800335a:	f001 f961 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 800335e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003362:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003364:	2302      	movs	r3, #2
 8003366:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003368:	2300      	movs	r3, #0
 800336a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800336c:	2300      	movs	r3, #0
 800336e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8003370:	2309      	movs	r3, #9
 8003372:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003374:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003378:	4619      	mov	r1, r3
 800337a:	480c      	ldr	r0, [pc, #48]	; (80033ac <HAL_LTDC_MspInit+0x220>)
 800337c:	f001 f950 	bl	8004620 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 8003380:	2200      	movs	r2, #0
 8003382:	2105      	movs	r1, #5
 8003384:	2058      	movs	r0, #88	; 0x58
 8003386:	f000 fbad 	bl	8003ae4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800338a:	2058      	movs	r0, #88	; 0x58
 800338c:	f000 fbc6 	bl	8003b1c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }

}
 8003390:	bf00      	nop
 8003392:	3738      	adds	r7, #56	; 0x38
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	40016800 	.word	0x40016800
 800339c:	40023800 	.word	0x40023800
 80033a0:	40021400 	.word	0x40021400
 80033a4:	40020000 	.word	0x40020000
 80033a8:	40020400 	.word	0x40020400
 80033ac:	40021800 	.word	0x40021800
 80033b0:	40020800 	.word	0x40020800
 80033b4:	40020c00 	.word	0x40020c00

080033b8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b08a      	sub	sp, #40	; 0x28
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033c0:	f107 0314 	add.w	r3, r7, #20
 80033c4:	2200      	movs	r2, #0
 80033c6:	601a      	str	r2, [r3, #0]
 80033c8:	605a      	str	r2, [r3, #4]
 80033ca:	609a      	str	r2, [r3, #8]
 80033cc:	60da      	str	r2, [r3, #12]
 80033ce:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4a19      	ldr	r2, [pc, #100]	; (800343c <HAL_SPI_MspInit+0x84>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d12c      	bne.n	8003434 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 80033da:	2300      	movs	r3, #0
 80033dc:	613b      	str	r3, [r7, #16]
 80033de:	4b18      	ldr	r3, [pc, #96]	; (8003440 <HAL_SPI_MspInit+0x88>)
 80033e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033e2:	4a17      	ldr	r2, [pc, #92]	; (8003440 <HAL_SPI_MspInit+0x88>)
 80033e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80033e8:	6453      	str	r3, [r2, #68]	; 0x44
 80033ea:	4b15      	ldr	r3, [pc, #84]	; (8003440 <HAL_SPI_MspInit+0x88>)
 80033ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033f2:	613b      	str	r3, [r7, #16]
 80033f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80033f6:	2300      	movs	r3, #0
 80033f8:	60fb      	str	r3, [r7, #12]
 80033fa:	4b11      	ldr	r3, [pc, #68]	; (8003440 <HAL_SPI_MspInit+0x88>)
 80033fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033fe:	4a10      	ldr	r2, [pc, #64]	; (8003440 <HAL_SPI_MspInit+0x88>)
 8003400:	f043 0320 	orr.w	r3, r3, #32
 8003404:	6313      	str	r3, [r2, #48]	; 0x30
 8003406:	4b0e      	ldr	r3, [pc, #56]	; (8003440 <HAL_SPI_MspInit+0x88>)
 8003408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340a:	f003 0320 	and.w	r3, r3, #32
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8003412:	f44f 7360 	mov.w	r3, #896	; 0x380
 8003416:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003418:	2302      	movs	r3, #2
 800341a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800341c:	2300      	movs	r3, #0
 800341e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003420:	2300      	movs	r3, #0
 8003422:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003424:	2305      	movs	r3, #5
 8003426:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003428:	f107 0314 	add.w	r3, r7, #20
 800342c:	4619      	mov	r1, r3
 800342e:	4805      	ldr	r0, [pc, #20]	; (8003444 <HAL_SPI_MspInit+0x8c>)
 8003430:	f001 f8f6 	bl	8004620 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 8003434:	bf00      	nop
 8003436:	3728      	adds	r7, #40	; 0x28
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}
 800343c:	40015000 	.word	0x40015000
 8003440:	40023800 	.word	0x40023800
 8003444:	40021400 	.word	0x40021400

08003448 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a08      	ldr	r2, [pc, #32]	; (8003478 <HAL_SPI_MspDeInit+0x30>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d10a      	bne.n	8003470 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 800345a:	4b08      	ldr	r3, [pc, #32]	; (800347c <HAL_SPI_MspDeInit+0x34>)
 800345c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800345e:	4a07      	ldr	r2, [pc, #28]	; (800347c <HAL_SPI_MspDeInit+0x34>)
 8003460:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8003464:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8003466:	f44f 7160 	mov.w	r1, #896	; 0x380
 800346a:	4805      	ldr	r0, [pc, #20]	; (8003480 <HAL_SPI_MspDeInit+0x38>)
 800346c:	f001 fa82 	bl	8004974 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8003470:	bf00      	nop
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	40015000 	.word	0x40015000
 800347c:	40023800 	.word	0x40023800
 8003480:	40021400 	.word	0x40021400

08003484 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a0b      	ldr	r2, [pc, #44]	; (80034c0 <HAL_TIM_Base_MspInit+0x3c>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d10d      	bne.n	80034b2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003496:	2300      	movs	r3, #0
 8003498:	60fb      	str	r3, [r7, #12]
 800349a:	4b0a      	ldr	r3, [pc, #40]	; (80034c4 <HAL_TIM_Base_MspInit+0x40>)
 800349c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349e:	4a09      	ldr	r2, [pc, #36]	; (80034c4 <HAL_TIM_Base_MspInit+0x40>)
 80034a0:	f043 0301 	orr.w	r3, r3, #1
 80034a4:	6453      	str	r3, [r2, #68]	; 0x44
 80034a6:	4b07      	ldr	r3, [pc, #28]	; (80034c4 <HAL_TIM_Base_MspInit+0x40>)
 80034a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034aa:	f003 0301 	and.w	r3, r3, #1
 80034ae:	60fb      	str	r3, [r7, #12]
 80034b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80034b2:	bf00      	nop
 80034b4:	3714      	adds	r7, #20
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr
 80034be:	bf00      	nop
 80034c0:	40010000 	.word	0x40010000
 80034c4:	40023800 	.word	0x40023800

080034c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b08a      	sub	sp, #40	; 0x28
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034d0:	f107 0314 	add.w	r3, r7, #20
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]
 80034d8:	605a      	str	r2, [r3, #4]
 80034da:	609a      	str	r2, [r3, #8]
 80034dc:	60da      	str	r2, [r3, #12]
 80034de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4a19      	ldr	r2, [pc, #100]	; (800354c <HAL_UART_MspInit+0x84>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d12c      	bne.n	8003544 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80034ea:	2300      	movs	r3, #0
 80034ec:	613b      	str	r3, [r7, #16]
 80034ee:	4b18      	ldr	r3, [pc, #96]	; (8003550 <HAL_UART_MspInit+0x88>)
 80034f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f2:	4a17      	ldr	r2, [pc, #92]	; (8003550 <HAL_UART_MspInit+0x88>)
 80034f4:	f043 0310 	orr.w	r3, r3, #16
 80034f8:	6453      	str	r3, [r2, #68]	; 0x44
 80034fa:	4b15      	ldr	r3, [pc, #84]	; (8003550 <HAL_UART_MspInit+0x88>)
 80034fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034fe:	f003 0310 	and.w	r3, r3, #16
 8003502:	613b      	str	r3, [r7, #16]
 8003504:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003506:	2300      	movs	r3, #0
 8003508:	60fb      	str	r3, [r7, #12]
 800350a:	4b11      	ldr	r3, [pc, #68]	; (8003550 <HAL_UART_MspInit+0x88>)
 800350c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800350e:	4a10      	ldr	r2, [pc, #64]	; (8003550 <HAL_UART_MspInit+0x88>)
 8003510:	f043 0301 	orr.w	r3, r3, #1
 8003514:	6313      	str	r3, [r2, #48]	; 0x30
 8003516:	4b0e      	ldr	r3, [pc, #56]	; (8003550 <HAL_UART_MspInit+0x88>)
 8003518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	60fb      	str	r3, [r7, #12]
 8003520:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8003522:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003526:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003528:	2302      	movs	r3, #2
 800352a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800352c:	2300      	movs	r3, #0
 800352e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003530:	2303      	movs	r3, #3
 8003532:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003534:	2307      	movs	r3, #7
 8003536:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003538:	f107 0314 	add.w	r3, r7, #20
 800353c:	4619      	mov	r1, r3
 800353e:	4805      	ldr	r0, [pc, #20]	; (8003554 <HAL_UART_MspInit+0x8c>)
 8003540:	f001 f86e 	bl	8004620 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003544:	bf00      	nop
 8003546:	3728      	adds	r7, #40	; 0x28
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}
 800354c:	40011000 	.word	0x40011000
 8003550:	40023800 	.word	0x40023800
 8003554:	40020000 	.word	0x40020000

08003558 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800355e:	1d3b      	adds	r3, r7, #4
 8003560:	2200      	movs	r2, #0
 8003562:	601a      	str	r2, [r3, #0]
 8003564:	605a      	str	r2, [r3, #4]
 8003566:	609a      	str	r2, [r3, #8]
 8003568:	60da      	str	r2, [r3, #12]
 800356a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800356c:	4b3b      	ldr	r3, [pc, #236]	; (800365c <HAL_FMC_MspInit+0x104>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d16f      	bne.n	8003654 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8003574:	4b39      	ldr	r3, [pc, #228]	; (800365c <HAL_FMC_MspInit+0x104>)
 8003576:	2201      	movs	r2, #1
 8003578:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800357a:	2300      	movs	r3, #0
 800357c:	603b      	str	r3, [r7, #0]
 800357e:	4b38      	ldr	r3, [pc, #224]	; (8003660 <HAL_FMC_MspInit+0x108>)
 8003580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003582:	4a37      	ldr	r2, [pc, #220]	; (8003660 <HAL_FMC_MspInit+0x108>)
 8003584:	f043 0301 	orr.w	r3, r3, #1
 8003588:	6393      	str	r3, [r2, #56]	; 0x38
 800358a:	4b35      	ldr	r3, [pc, #212]	; (8003660 <HAL_FMC_MspInit+0x108>)
 800358c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800358e:	f003 0301 	and.w	r3, r3, #1
 8003592:	603b      	str	r3, [r7, #0]
 8003594:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8003596:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800359a:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800359c:	2302      	movs	r3, #2
 800359e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a0:	2300      	movs	r3, #0
 80035a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035a4:	2303      	movs	r3, #3
 80035a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80035a8:	230c      	movs	r3, #12
 80035aa:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80035ac:	1d3b      	adds	r3, r7, #4
 80035ae:	4619      	mov	r1, r3
 80035b0:	482c      	ldr	r0, [pc, #176]	; (8003664 <HAL_FMC_MspInit+0x10c>)
 80035b2:	f001 f835 	bl	8004620 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDNWE_Pin;
 80035b6:	2301      	movs	r3, #1
 80035b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035ba:	2302      	movs	r3, #2
 80035bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035be:	2300      	movs	r3, #0
 80035c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035c2:	2303      	movs	r3, #3
 80035c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80035c6:	230c      	movs	r3, #12
 80035c8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80035ca:	1d3b      	adds	r3, r7, #4
 80035cc:	4619      	mov	r1, r3
 80035ce:	4826      	ldr	r0, [pc, #152]	; (8003668 <HAL_FMC_MspInit+0x110>)
 80035d0:	f001 f826 	bl	8004620 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 80035d4:	f248 1333 	movw	r3, #33075	; 0x8133
 80035d8:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035da:	2302      	movs	r3, #2
 80035dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035de:	2300      	movs	r3, #0
 80035e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035e2:	2303      	movs	r3, #3
 80035e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80035e6:	230c      	movs	r3, #12
 80035e8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80035ea:	1d3b      	adds	r3, r7, #4
 80035ec:	4619      	mov	r1, r3
 80035ee:	481f      	ldr	r0, [pc, #124]	; (800366c <HAL_FMC_MspInit+0x114>)
 80035f0:	f001 f816 	bl	8004620 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 80035f4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80035f8:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035fa:	2302      	movs	r3, #2
 80035fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035fe:	2300      	movs	r3, #0
 8003600:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003602:	2303      	movs	r3, #3
 8003604:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003606:	230c      	movs	r3, #12
 8003608:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800360a:	1d3b      	adds	r3, r7, #4
 800360c:	4619      	mov	r1, r3
 800360e:	4818      	ldr	r0, [pc, #96]	; (8003670 <HAL_FMC_MspInit+0x118>)
 8003610:	f001 f806 	bl	8004620 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8003614:	f24c 7303 	movw	r3, #50947	; 0xc703
 8003618:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800361a:	2302      	movs	r3, #2
 800361c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800361e:	2300      	movs	r3, #0
 8003620:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003622:	2303      	movs	r3, #3
 8003624:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003626:	230c      	movs	r3, #12
 8003628:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800362a:	1d3b      	adds	r3, r7, #4
 800362c:	4619      	mov	r1, r3
 800362e:	4811      	ldr	r0, [pc, #68]	; (8003674 <HAL_FMC_MspInit+0x11c>)
 8003630:	f000 fff6 	bl	8004620 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8003634:	2360      	movs	r3, #96	; 0x60
 8003636:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003638:	2302      	movs	r3, #2
 800363a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800363c:	2300      	movs	r3, #0
 800363e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003640:	2303      	movs	r3, #3
 8003642:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003644:	230c      	movs	r3, #12
 8003646:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003648:	1d3b      	adds	r3, r7, #4
 800364a:	4619      	mov	r1, r3
 800364c:	480a      	ldr	r0, [pc, #40]	; (8003678 <HAL_FMC_MspInit+0x120>)
 800364e:	f000 ffe7 	bl	8004620 <HAL_GPIO_Init>
 8003652:	e000      	b.n	8003656 <HAL_FMC_MspInit+0xfe>
    return;
 8003654:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8003656:	3718      	adds	r7, #24
 8003658:	46bd      	mov	sp, r7
 800365a:	bd80      	pop	{r7, pc}
 800365c:	20000670 	.word	0x20000670
 8003660:	40023800 	.word	0x40023800
 8003664:	40021400 	.word	0x40021400
 8003668:	40020800 	.word	0x40020800
 800366c:	40021800 	.word	0x40021800
 8003670:	40021000 	.word	0x40021000
 8003674:	40020c00 	.word	0x40020c00
 8003678:	40020400 	.word	0x40020400

0800367c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8003684:	f7ff ff68 	bl	8003558 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8003688:	bf00      	nop
 800368a:	3708      	adds	r7, #8
 800368c:	46bd      	mov	sp, r7
 800368e:	bd80      	pop	{r7, pc}

08003690 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b08c      	sub	sp, #48	; 0x30
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003698:	2300      	movs	r3, #0
 800369a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800369c:	2300      	movs	r3, #0
 800369e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80036a0:	2200      	movs	r2, #0
 80036a2:	6879      	ldr	r1, [r7, #4]
 80036a4:	2036      	movs	r0, #54	; 0x36
 80036a6:	f000 fa1d 	bl	8003ae4 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80036aa:	2036      	movs	r0, #54	; 0x36
 80036ac:	f000 fa36 	bl	8003b1c <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80036b0:	2300      	movs	r3, #0
 80036b2:	60fb      	str	r3, [r7, #12]
 80036b4:	4b1f      	ldr	r3, [pc, #124]	; (8003734 <HAL_InitTick+0xa4>)
 80036b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b8:	4a1e      	ldr	r2, [pc, #120]	; (8003734 <HAL_InitTick+0xa4>)
 80036ba:	f043 0310 	orr.w	r3, r3, #16
 80036be:	6413      	str	r3, [r2, #64]	; 0x40
 80036c0:	4b1c      	ldr	r3, [pc, #112]	; (8003734 <HAL_InitTick+0xa4>)
 80036c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c4:	f003 0310 	and.w	r3, r3, #16
 80036c8:	60fb      	str	r3, [r7, #12]
 80036ca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80036cc:	f107 0210 	add.w	r2, r7, #16
 80036d0:	f107 0314 	add.w	r3, r7, #20
 80036d4:	4611      	mov	r1, r2
 80036d6:	4618      	mov	r0, r3
 80036d8:	f004 f93c 	bl	8007954 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 80036dc:	f004 f912 	bl	8007904 <HAL_RCC_GetPCLK1Freq>
 80036e0:	4603      	mov	r3, r0
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80036e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036e8:	4a13      	ldr	r2, [pc, #76]	; (8003738 <HAL_InitTick+0xa8>)
 80036ea:	fba2 2303 	umull	r2, r3, r2, r3
 80036ee:	0c9b      	lsrs	r3, r3, #18
 80036f0:	3b01      	subs	r3, #1
 80036f2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80036f4:	4b11      	ldr	r3, [pc, #68]	; (800373c <HAL_InitTick+0xac>)
 80036f6:	4a12      	ldr	r2, [pc, #72]	; (8003740 <HAL_InitTick+0xb0>)
 80036f8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80036fa:	4b10      	ldr	r3, [pc, #64]	; (800373c <HAL_InitTick+0xac>)
 80036fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003700:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003702:	4a0e      	ldr	r2, [pc, #56]	; (800373c <HAL_InitTick+0xac>)
 8003704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003706:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003708:	4b0c      	ldr	r3, [pc, #48]	; (800373c <HAL_InitTick+0xac>)
 800370a:	2200      	movs	r2, #0
 800370c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800370e:	4b0b      	ldr	r3, [pc, #44]	; (800373c <HAL_InitTick+0xac>)
 8003710:	2200      	movs	r2, #0
 8003712:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003714:	4809      	ldr	r0, [pc, #36]	; (800373c <HAL_InitTick+0xac>)
 8003716:	f005 f917 	bl	8008948 <HAL_TIM_Base_Init>
 800371a:	4603      	mov	r3, r0
 800371c:	2b00      	cmp	r3, #0
 800371e:	d104      	bne.n	800372a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8003720:	4806      	ldr	r0, [pc, #24]	; (800373c <HAL_InitTick+0xac>)
 8003722:	f005 f93c 	bl	800899e <HAL_TIM_Base_Start_IT>
 8003726:	4603      	mov	r3, r0
 8003728:	e000      	b.n	800372c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
}
 800372c:	4618      	mov	r0, r3
 800372e:	3730      	adds	r7, #48	; 0x30
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	40023800 	.word	0x40023800
 8003738:	431bde83 	.word	0x431bde83
 800373c:	20008af0 	.word	0x20008af0
 8003740:	40001000 	.word	0x40001000

08003744 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003748:	e7fe      	b.n	8003748 <NMI_Handler+0x4>

0800374a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800374a:	b480      	push	{r7}
 800374c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800374e:	e7fe      	b.n	800374e <HardFault_Handler+0x4>

08003750 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003754:	e7fe      	b.n	8003754 <MemManage_Handler+0x4>

08003756 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003756:	b480      	push	{r7}
 8003758:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800375a:	e7fe      	b.n	800375a <BusFault_Handler+0x4>

0800375c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800375c:	b480      	push	{r7}
 800375e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003760:	e7fe      	b.n	8003760 <UsageFault_Handler+0x4>

08003762 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003762:	b480      	push	{r7}
 8003764:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003766:	bf00      	nop
 8003768:	46bd      	mov	sp, r7
 800376a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376e:	4770      	bx	lr

08003770 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003774:	4802      	ldr	r0, [pc, #8]	; (8003780 <TIM6_DAC_IRQHandler+0x10>)
 8003776:	f005 f936 	bl	80089e6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800377a:	bf00      	nop
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop
 8003780:	20008af0 	.word	0x20008af0

08003784 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_HS);
 8003788:	4802      	ldr	r0, [pc, #8]	; (8003794 <OTG_HS_IRQHandler+0x10>)
 800378a:	f001 fcd9 	bl	8005140 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 800378e:	bf00      	nop
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop
 8003794:	20008f18 	.word	0x20008f18

08003798 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800379c:	4802      	ldr	r0, [pc, #8]	; (80037a8 <LTDC_IRQHandler+0x10>)
 800379e:	f003 f9b5 	bl	8006b0c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80037a2:	bf00      	nop
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	20008898 	.word	0x20008898

080037ac <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80037b0:	4802      	ldr	r0, [pc, #8]	; (80037bc <DMA2D_IRQHandler+0x10>)
 80037b2:	f000 fcf6 	bl	80041a2 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80037b6:	bf00      	nop
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	200089cc 	.word	0x200089cc

080037c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b086      	sub	sp, #24
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80037c8:	4a14      	ldr	r2, [pc, #80]	; (800381c <_sbrk+0x5c>)
 80037ca:	4b15      	ldr	r3, [pc, #84]	; (8003820 <_sbrk+0x60>)
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80037d4:	4b13      	ldr	r3, [pc, #76]	; (8003824 <_sbrk+0x64>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d102      	bne.n	80037e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80037dc:	4b11      	ldr	r3, [pc, #68]	; (8003824 <_sbrk+0x64>)
 80037de:	4a12      	ldr	r2, [pc, #72]	; (8003828 <_sbrk+0x68>)
 80037e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80037e2:	4b10      	ldr	r3, [pc, #64]	; (8003824 <_sbrk+0x64>)
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4413      	add	r3, r2
 80037ea:	693a      	ldr	r2, [r7, #16]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	d207      	bcs.n	8003800 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80037f0:	f00c f8a0 	bl	800f934 <__errno>
 80037f4:	4602      	mov	r2, r0
 80037f6:	230c      	movs	r3, #12
 80037f8:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80037fa:	f04f 33ff 	mov.w	r3, #4294967295
 80037fe:	e009      	b.n	8003814 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003800:	4b08      	ldr	r3, [pc, #32]	; (8003824 <_sbrk+0x64>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003806:	4b07      	ldr	r3, [pc, #28]	; (8003824 <_sbrk+0x64>)
 8003808:	681a      	ldr	r2, [r3, #0]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	4413      	add	r3, r2
 800380e:	4a05      	ldr	r2, [pc, #20]	; (8003824 <_sbrk+0x64>)
 8003810:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003812:	68fb      	ldr	r3, [r7, #12]
}
 8003814:	4618      	mov	r0, r3
 8003816:	3718      	adds	r7, #24
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}
 800381c:	20030000 	.word	0x20030000
 8003820:	00000800 	.word	0x00000800
 8003824:	20000674 	.word	0x20000674
 8003828:	200091e0 	.word	0x200091e0

0800382c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800382c:	b480      	push	{r7}
 800382e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003830:	4b08      	ldr	r3, [pc, #32]	; (8003854 <SystemInit+0x28>)
 8003832:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003836:	4a07      	ldr	r2, [pc, #28]	; (8003854 <SystemInit+0x28>)
 8003838:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800383c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003840:	4b04      	ldr	r3, [pc, #16]	; (8003854 <SystemInit+0x28>)
 8003842:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003846:	609a      	str	r2, [r3, #8]
#endif
}
 8003848:	bf00      	nop
 800384a:	46bd      	mov	sp, r7
 800384c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003850:	4770      	bx	lr
 8003852:	bf00      	nop
 8003854:	e000ed00 	.word	0xe000ed00

08003858 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003858:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003890 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800385c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800385e:	e003      	b.n	8003868 <LoopCopyDataInit>

08003860 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003860:	4b0c      	ldr	r3, [pc, #48]	; (8003894 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003862:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003864:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003866:	3104      	adds	r1, #4

08003868 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003868:	480b      	ldr	r0, [pc, #44]	; (8003898 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800386a:	4b0c      	ldr	r3, [pc, #48]	; (800389c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800386c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800386e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003870:	d3f6      	bcc.n	8003860 <CopyDataInit>
  ldr  r2, =_sbss
 8003872:	4a0b      	ldr	r2, [pc, #44]	; (80038a0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003874:	e002      	b.n	800387c <LoopFillZerobss>

08003876 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003876:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003878:	f842 3b04 	str.w	r3, [r2], #4

0800387c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800387c:	4b09      	ldr	r3, [pc, #36]	; (80038a4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800387e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003880:	d3f9      	bcc.n	8003876 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003882:	f7ff ffd3 	bl	800382c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003886:	f00c f85b 	bl	800f940 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800388a:	f7fd fcf3 	bl	8001274 <main>
  bx  lr    
 800388e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003890:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003894:	080144d0 	.word	0x080144d0
  ldr  r0, =_sdata
 8003898:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800389c:	20000254 	.word	0x20000254
  ldr  r2, =_sbss
 80038a0:	20000254 	.word	0x20000254
  ldr  r3, = _ebss
 80038a4:	200091e0 	.word	0x200091e0

080038a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80038a8:	e7fe      	b.n	80038a8 <ADC_IRQHandler>
	...

080038ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80038b0:	4b0e      	ldr	r3, [pc, #56]	; (80038ec <HAL_Init+0x40>)
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	4a0d      	ldr	r2, [pc, #52]	; (80038ec <HAL_Init+0x40>)
 80038b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80038ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80038bc:	4b0b      	ldr	r3, [pc, #44]	; (80038ec <HAL_Init+0x40>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a0a      	ldr	r2, [pc, #40]	; (80038ec <HAL_Init+0x40>)
 80038c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80038c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80038c8:	4b08      	ldr	r3, [pc, #32]	; (80038ec <HAL_Init+0x40>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	4a07      	ldr	r2, [pc, #28]	; (80038ec <HAL_Init+0x40>)
 80038ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80038d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038d4:	2003      	movs	r0, #3
 80038d6:	f000 f8fa 	bl	8003ace <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80038da:	2000      	movs	r0, #0
 80038dc:	f7ff fed8 	bl	8003690 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80038e0:	f7ff fb74 	bl	8002fcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	40023c00 	.word	0x40023c00

080038f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038f4:	4b06      	ldr	r3, [pc, #24]	; (8003910 <HAL_IncTick+0x20>)
 80038f6:	781b      	ldrb	r3, [r3, #0]
 80038f8:	461a      	mov	r2, r3
 80038fa:	4b06      	ldr	r3, [pc, #24]	; (8003914 <HAL_IncTick+0x24>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4413      	add	r3, r2
 8003900:	4a04      	ldr	r2, [pc, #16]	; (8003914 <HAL_IncTick+0x24>)
 8003902:	6013      	str	r3, [r2, #0]
}
 8003904:	bf00      	nop
 8003906:	46bd      	mov	sp, r7
 8003908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800390c:	4770      	bx	lr
 800390e:	bf00      	nop
 8003910:	2000005c 	.word	0x2000005c
 8003914:	20008b30 	.word	0x20008b30

08003918 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  return uwTick;
 800391c:	4b03      	ldr	r3, [pc, #12]	; (800392c <HAL_GetTick+0x14>)
 800391e:	681b      	ldr	r3, [r3, #0]
}
 8003920:	4618      	mov	r0, r3
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr
 800392a:	bf00      	nop
 800392c:	20008b30 	.word	0x20008b30

08003930 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003930:	b580      	push	{r7, lr}
 8003932:	b084      	sub	sp, #16
 8003934:	af00      	add	r7, sp, #0
 8003936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003938:	f7ff ffee 	bl	8003918 <HAL_GetTick>
 800393c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003948:	d005      	beq.n	8003956 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800394a:	4b09      	ldr	r3, [pc, #36]	; (8003970 <HAL_Delay+0x40>)
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	461a      	mov	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	4413      	add	r3, r2
 8003954:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003956:	bf00      	nop
 8003958:	f7ff ffde 	bl	8003918 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	68bb      	ldr	r3, [r7, #8]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	68fa      	ldr	r2, [r7, #12]
 8003964:	429a      	cmp	r2, r3
 8003966:	d8f7      	bhi.n	8003958 <HAL_Delay+0x28>
  {
  }
}
 8003968:	bf00      	nop
 800396a:	3710      	adds	r7, #16
 800396c:	46bd      	mov	sp, r7
 800396e:	bd80      	pop	{r7, pc}
 8003970:	2000005c 	.word	0x2000005c

08003974 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003974:	b480      	push	{r7}
 8003976:	b085      	sub	sp, #20
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f003 0307 	and.w	r3, r3, #7
 8003982:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003984:	4b0c      	ldr	r3, [pc, #48]	; (80039b8 <__NVIC_SetPriorityGrouping+0x44>)
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003990:	4013      	ands	r3, r2
 8003992:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800399c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80039a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039a4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80039a6:	4a04      	ldr	r2, [pc, #16]	; (80039b8 <__NVIC_SetPriorityGrouping+0x44>)
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	60d3      	str	r3, [r2, #12]
}
 80039ac:	bf00      	nop
 80039ae:	3714      	adds	r7, #20
 80039b0:	46bd      	mov	sp, r7
 80039b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b6:	4770      	bx	lr
 80039b8:	e000ed00 	.word	0xe000ed00

080039bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039c0:	4b04      	ldr	r3, [pc, #16]	; (80039d4 <__NVIC_GetPriorityGrouping+0x18>)
 80039c2:	68db      	ldr	r3, [r3, #12]
 80039c4:	0a1b      	lsrs	r3, r3, #8
 80039c6:	f003 0307 	and.w	r3, r3, #7
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	46bd      	mov	sp, r7
 80039ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d2:	4770      	bx	lr
 80039d4:	e000ed00 	.word	0xe000ed00

080039d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	4603      	mov	r3, r0
 80039e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	db0b      	blt.n	8003a02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039ea:	79fb      	ldrb	r3, [r7, #7]
 80039ec:	f003 021f 	and.w	r2, r3, #31
 80039f0:	4907      	ldr	r1, [pc, #28]	; (8003a10 <__NVIC_EnableIRQ+0x38>)
 80039f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039f6:	095b      	lsrs	r3, r3, #5
 80039f8:	2001      	movs	r0, #1
 80039fa:	fa00 f202 	lsl.w	r2, r0, r2
 80039fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003a02:	bf00      	nop
 8003a04:	370c      	adds	r7, #12
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	e000e100 	.word	0xe000e100

08003a14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	4603      	mov	r3, r0
 8003a1c:	6039      	str	r1, [r7, #0]
 8003a1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	db0a      	blt.n	8003a3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a28:	683b      	ldr	r3, [r7, #0]
 8003a2a:	b2da      	uxtb	r2, r3
 8003a2c:	490c      	ldr	r1, [pc, #48]	; (8003a60 <__NVIC_SetPriority+0x4c>)
 8003a2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a32:	0112      	lsls	r2, r2, #4
 8003a34:	b2d2      	uxtb	r2, r2
 8003a36:	440b      	add	r3, r1
 8003a38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a3c:	e00a      	b.n	8003a54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	b2da      	uxtb	r2, r3
 8003a42:	4908      	ldr	r1, [pc, #32]	; (8003a64 <__NVIC_SetPriority+0x50>)
 8003a44:	79fb      	ldrb	r3, [r7, #7]
 8003a46:	f003 030f 	and.w	r3, r3, #15
 8003a4a:	3b04      	subs	r3, #4
 8003a4c:	0112      	lsls	r2, r2, #4
 8003a4e:	b2d2      	uxtb	r2, r2
 8003a50:	440b      	add	r3, r1
 8003a52:	761a      	strb	r2, [r3, #24]
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr
 8003a60:	e000e100 	.word	0xe000e100
 8003a64:	e000ed00 	.word	0xe000ed00

08003a68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a68:	b480      	push	{r7}
 8003a6a:	b089      	sub	sp, #36	; 0x24
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f003 0307 	and.w	r3, r3, #7
 8003a7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	f1c3 0307 	rsb	r3, r3, #7
 8003a82:	2b04      	cmp	r3, #4
 8003a84:	bf28      	it	cs
 8003a86:	2304      	movcs	r3, #4
 8003a88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	3304      	adds	r3, #4
 8003a8e:	2b06      	cmp	r3, #6
 8003a90:	d902      	bls.n	8003a98 <NVIC_EncodePriority+0x30>
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	3b03      	subs	r3, #3
 8003a96:	e000      	b.n	8003a9a <NVIC_EncodePriority+0x32>
 8003a98:	2300      	movs	r3, #0
 8003a9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a9c:	f04f 32ff 	mov.w	r2, #4294967295
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8003aa6:	43da      	mvns	r2, r3
 8003aa8:	68bb      	ldr	r3, [r7, #8]
 8003aaa:	401a      	ands	r2, r3
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003ab0:	f04f 31ff 	mov.w	r1, #4294967295
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	fa01 f303 	lsl.w	r3, r1, r3
 8003aba:	43d9      	mvns	r1, r3
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ac0:	4313      	orrs	r3, r2
         );
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3724      	adds	r7, #36	; 0x24
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr

08003ace <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ace:	b580      	push	{r7, lr}
 8003ad0:	b082      	sub	sp, #8
 8003ad2:	af00      	add	r7, sp, #0
 8003ad4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f7ff ff4c 	bl	8003974 <__NVIC_SetPriorityGrouping>
}
 8003adc:	bf00      	nop
 8003ade:	3708      	adds	r7, #8
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}

08003ae4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	b086      	sub	sp, #24
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	4603      	mov	r3, r0
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
 8003af0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003af2:	2300      	movs	r3, #0
 8003af4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003af6:	f7ff ff61 	bl	80039bc <__NVIC_GetPriorityGrouping>
 8003afa:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	68b9      	ldr	r1, [r7, #8]
 8003b00:	6978      	ldr	r0, [r7, #20]
 8003b02:	f7ff ffb1 	bl	8003a68 <NVIC_EncodePriority>
 8003b06:	4602      	mov	r2, r0
 8003b08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b0c:	4611      	mov	r1, r2
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f7ff ff80 	bl	8003a14 <__NVIC_SetPriority>
}
 8003b14:	bf00      	nop
 8003b16:	3718      	adds	r7, #24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b082      	sub	sp, #8
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	4603      	mov	r3, r0
 8003b24:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f7ff ff54 	bl	80039d8 <__NVIC_EnableIRQ>
}
 8003b30:	bf00      	nop
 8003b32:	3708      	adds	r7, #8
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d101      	bne.n	8003b4a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e00e      	b.n	8003b68 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	795b      	ldrb	r3, [r3, #5]
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d105      	bne.n	8003b60 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f7ff fa62 	bl	8003024 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	3708      	adds	r7, #8
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bd80      	pop	{r7, pc}

08003b70 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b086      	sub	sp, #24
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b7c:	f7ff fecc 	bl	8003918 <HAL_GetTick>
 8003b80:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d101      	bne.n	8003b8c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	e099      	b.n	8003cc0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2202      	movs	r2, #2
 8003b98:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 0201 	bic.w	r2, r2, #1
 8003baa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bac:	e00f      	b.n	8003bce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bae:	f7ff feb3 	bl	8003918 <HAL_GetTick>
 8003bb2:	4602      	mov	r2, r0
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	1ad3      	subs	r3, r2, r3
 8003bb8:	2b05      	cmp	r3, #5
 8003bba:	d908      	bls.n	8003bce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2220      	movs	r2, #32
 8003bc0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2203      	movs	r2, #3
 8003bc6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e078      	b.n	8003cc0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0301 	and.w	r3, r3, #1
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1e8      	bne.n	8003bae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003be4:	697a      	ldr	r2, [r7, #20]
 8003be6:	4b38      	ldr	r3, [pc, #224]	; (8003cc8 <HAL_DMA_Init+0x158>)
 8003be8:	4013      	ands	r3, r2
 8003bea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685a      	ldr	r2, [r3, #4]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003bfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	691b      	ldr	r3, [r3, #16]
 8003c00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c06:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	699b      	ldr	r3, [r3, #24]
 8003c0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c12:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a1b      	ldr	r3, [r3, #32]
 8003c18:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c1a:	697a      	ldr	r2, [r7, #20]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c24:	2b04      	cmp	r3, #4
 8003c26:	d107      	bne.n	8003c38 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c30:	4313      	orrs	r3, r2
 8003c32:	697a      	ldr	r2, [r7, #20]
 8003c34:	4313      	orrs	r3, r2
 8003c36:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	697a      	ldr	r2, [r7, #20]
 8003c3e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	695b      	ldr	r3, [r3, #20]
 8003c46:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c48:	697b      	ldr	r3, [r7, #20]
 8003c4a:	f023 0307 	bic.w	r3, r3, #7
 8003c4e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c54:	697a      	ldr	r2, [r7, #20]
 8003c56:	4313      	orrs	r3, r2
 8003c58:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5e:	2b04      	cmp	r3, #4
 8003c60:	d117      	bne.n	8003c92 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c66:	697a      	ldr	r2, [r7, #20]
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00e      	beq.n	8003c92 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 f8bd 	bl	8003df4 <DMA_CheckFifoParam>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d008      	beq.n	8003c92 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2240      	movs	r2, #64	; 0x40
 8003c84:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e016      	b.n	8003cc0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	697a      	ldr	r2, [r7, #20]
 8003c98:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003c9a:	6878      	ldr	r0, [r7, #4]
 8003c9c:	f000 f874 	bl	8003d88 <DMA_CalcBaseAndBitshift>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ca8:	223f      	movs	r2, #63	; 0x3f
 8003caa:	409a      	lsls	r2, r3
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3718      	adds	r7, #24
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	f010803f 	.word	0xf010803f

08003ccc <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b084      	sub	sp, #16
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d101      	bne.n	8003cde <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e050      	b.n	8003d80 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ce4:	b2db      	uxtb	r3, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d101      	bne.n	8003cee <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003cea:	2302      	movs	r3, #2
 8003cec:	e048      	b.n	8003d80 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681a      	ldr	r2, [r3, #0]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f022 0201 	bic.w	r2, r2, #1
 8003cfc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2200      	movs	r2, #0
 8003d04:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	2200      	movs	r2, #0
 8003d14:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	2200      	movs	r2, #0
 8003d24:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	2221      	movs	r2, #33	; 0x21
 8003d2c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003d2e:	6878      	ldr	r0, [r7, #4]
 8003d30:	f000 f82a 	bl	8003d88 <DMA_CalcBaseAndBitshift>
 8003d34:	4603      	mov	r3, r0
 8003d36:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d60:	223f      	movs	r2, #63	; 0x3f
 8003d62:	409a      	lsls	r2, r3
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2200      	movs	r2, #0
 8003d72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003d7e:	2300      	movs	r3, #0
}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3710      	adds	r7, #16
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bd80      	pop	{r7, pc}

08003d88 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b085      	sub	sp, #20
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	3b10      	subs	r3, #16
 8003d98:	4a14      	ldr	r2, [pc, #80]	; (8003dec <DMA_CalcBaseAndBitshift+0x64>)
 8003d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d9e:	091b      	lsrs	r3, r3, #4
 8003da0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003da2:	4a13      	ldr	r2, [pc, #76]	; (8003df0 <DMA_CalcBaseAndBitshift+0x68>)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	4413      	add	r3, r2
 8003da8:	781b      	ldrb	r3, [r3, #0]
 8003daa:	461a      	mov	r2, r3
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d909      	bls.n	8003dca <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003dbe:	f023 0303 	bic.w	r3, r3, #3
 8003dc2:	1d1a      	adds	r2, r3, #4
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	659a      	str	r2, [r3, #88]	; 0x58
 8003dc8:	e007      	b.n	8003dda <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003dd2:	f023 0303 	bic.w	r3, r3, #3
 8003dd6:	687a      	ldr	r2, [r7, #4]
 8003dd8:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3714      	adds	r7, #20
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	aaaaaaab 	.word	0xaaaaaaab
 8003df0:	08014258 	.word	0x08014258

08003df4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b085      	sub	sp, #20
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e04:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	699b      	ldr	r3, [r3, #24]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d11f      	bne.n	8003e4e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	2b03      	cmp	r3, #3
 8003e12:	d855      	bhi.n	8003ec0 <DMA_CheckFifoParam+0xcc>
 8003e14:	a201      	add	r2, pc, #4	; (adr r2, 8003e1c <DMA_CheckFifoParam+0x28>)
 8003e16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e1a:	bf00      	nop
 8003e1c:	08003e2d 	.word	0x08003e2d
 8003e20:	08003e3f 	.word	0x08003e3f
 8003e24:	08003e2d 	.word	0x08003e2d
 8003e28:	08003ec1 	.word	0x08003ec1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d045      	beq.n	8003ec4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e3c:	e042      	b.n	8003ec4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e42:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e46:	d13f      	bne.n	8003ec8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e4c:	e03c      	b.n	8003ec8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	699b      	ldr	r3, [r3, #24]
 8003e52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e56:	d121      	bne.n	8003e9c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	2b03      	cmp	r3, #3
 8003e5c:	d836      	bhi.n	8003ecc <DMA_CheckFifoParam+0xd8>
 8003e5e:	a201      	add	r2, pc, #4	; (adr r2, 8003e64 <DMA_CheckFifoParam+0x70>)
 8003e60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e64:	08003e75 	.word	0x08003e75
 8003e68:	08003e7b 	.word	0x08003e7b
 8003e6c:	08003e75 	.word	0x08003e75
 8003e70:	08003e8d 	.word	0x08003e8d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003e74:	2301      	movs	r3, #1
 8003e76:	73fb      	strb	r3, [r7, #15]
      break;
 8003e78:	e02f      	b.n	8003eda <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e7e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d024      	beq.n	8003ed0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e8a:	e021      	b.n	8003ed0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e90:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e94:	d11e      	bne.n	8003ed4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e9a:	e01b      	b.n	8003ed4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d902      	bls.n	8003ea8 <DMA_CheckFifoParam+0xb4>
 8003ea2:	2b03      	cmp	r3, #3
 8003ea4:	d003      	beq.n	8003eae <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003ea6:	e018      	b.n	8003eda <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	73fb      	strb	r3, [r7, #15]
      break;
 8003eac:	e015      	b.n	8003eda <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d00e      	beq.n	8003ed8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	73fb      	strb	r3, [r7, #15]
      break;
 8003ebe:	e00b      	b.n	8003ed8 <DMA_CheckFifoParam+0xe4>
      break;
 8003ec0:	bf00      	nop
 8003ec2:	e00a      	b.n	8003eda <DMA_CheckFifoParam+0xe6>
      break;
 8003ec4:	bf00      	nop
 8003ec6:	e008      	b.n	8003eda <DMA_CheckFifoParam+0xe6>
      break;
 8003ec8:	bf00      	nop
 8003eca:	e006      	b.n	8003eda <DMA_CheckFifoParam+0xe6>
      break;
 8003ecc:	bf00      	nop
 8003ece:	e004      	b.n	8003eda <DMA_CheckFifoParam+0xe6>
      break;
 8003ed0:	bf00      	nop
 8003ed2:	e002      	b.n	8003eda <DMA_CheckFifoParam+0xe6>
      break;   
 8003ed4:	bf00      	nop
 8003ed6:	e000      	b.n	8003eda <DMA_CheckFifoParam+0xe6>
      break;
 8003ed8:	bf00      	nop
    }
  } 
  
  return status; 
 8003eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr

08003ee8 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b082      	sub	sp, #8
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d101      	bne.n	8003efa <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e03b      	b.n	8003f72 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d106      	bne.n	8003f14 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f7ff f8aa 	bl	8003068 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2202      	movs	r2, #2
 8003f18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685a      	ldr	r2, [r3, #4]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003f38:	f023 0107 	bic.w	r1, r3, #7
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	689a      	ldr	r2, [r3, #8]
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003f52:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	68d1      	ldr	r1, [r2, #12]
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	6812      	ldr	r2, [r2, #0]
 8003f5e:	430b      	orrs	r3, r1
 8003f60:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2201      	movs	r2, #1
 8003f6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003f70:	2300      	movs	r3, #0
}
 8003f72:	4618      	mov	r0, r3
 8003f74:	3708      	adds	r7, #8
 8003f76:	46bd      	mov	sp, r7
 8003f78:	bd80      	pop	{r7, pc}

08003f7a <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8003f7a:	b580      	push	{r7, lr}
 8003f7c:	b086      	sub	sp, #24
 8003f7e:	af02      	add	r7, sp, #8
 8003f80:	60f8      	str	r0, [r7, #12]
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	607a      	str	r2, [r7, #4]
 8003f86:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d101      	bne.n	8003f96 <HAL_DMA2D_Start+0x1c>
 8003f92:	2302      	movs	r3, #2
 8003f94:	e018      	b.n	8003fc8 <HAL_DMA2D_Start+0x4e>
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2202      	movs	r2, #2
 8003fa2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	9300      	str	r3, [sp, #0]
 8003faa:	683b      	ldr	r3, [r7, #0]
 8003fac:	687a      	ldr	r2, [r7, #4]
 8003fae:	68b9      	ldr	r1, [r7, #8]
 8003fb0:	68f8      	ldr	r0, [r7, #12]
 8003fb2:	f000 fa99 	bl	80044e8 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f042 0201 	orr.w	r2, r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3710      	adds	r7, #16
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
 8003fd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8003fda:	2300      	movs	r3, #0
 8003fdc:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f003 0301 	and.w	r3, r3, #1
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d056      	beq.n	800409a <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 8003fec:	f7ff fc94 	bl	8003918 <HAL_GetTick>
 8003ff0:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003ff2:	e04b      	b.n	800408c <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f003 0321 	and.w	r3, r3, #33	; 0x21
 8004002:	2b00      	cmp	r3, #0
 8004004:	d023      	beq.n	800404e <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	f003 0320 	and.w	r3, r3, #32
 800400c:	2b00      	cmp	r3, #0
 800400e:	d005      	beq.n	800401c <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004014:	f043 0202 	orr.w	r2, r3, #2
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f003 0301 	and.w	r3, r3, #1
 8004022:	2b00      	cmp	r3, #0
 8004024:	d005      	beq.n	8004032 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800402a:	f043 0201 	orr.w	r2, r3, #1
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2221      	movs	r2, #33	; 0x21
 8004038:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2204      	movs	r2, #4
 800403e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e0a5      	b.n	800419a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004054:	d01a      	beq.n	800408c <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8004056:	f7ff fc5f 	bl	8003918 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	697b      	ldr	r3, [r7, #20]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	683a      	ldr	r2, [r7, #0]
 8004062:	429a      	cmp	r2, r3
 8004064:	d302      	bcc.n	800406c <HAL_DMA2D_PollForTransfer+0x9c>
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d10f      	bne.n	800408c <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004070:	f043 0220 	orr.w	r2, r3, #32
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2203      	movs	r2, #3
 800407c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2200      	movs	r2, #0
 8004084:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8004088:	2303      	movs	r3, #3
 800408a:	e086      	b.n	800419a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d0ac      	beq.n	8003ff4 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	69db      	ldr	r3, [r3, #28]
 80040a0:	f003 0320 	and.w	r3, r3, #32
 80040a4:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ac:	f003 0320 	and.w	r3, r3, #32
 80040b0:	693a      	ldr	r2, [r7, #16]
 80040b2:	4313      	orrs	r3, r2
 80040b4:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d061      	beq.n	8004180 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80040bc:	f7ff fc2c 	bl	8003918 <HAL_GetTick>
 80040c0:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80040c2:	e056      	b.n	8004172 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d02e      	beq.n	8004134 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f003 0308 	and.w	r3, r3, #8
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d005      	beq.n	80040ec <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040e4:	f043 0204 	orr.w	r2, r3, #4
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	f003 0320 	and.w	r3, r3, #32
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d005      	beq.n	8004102 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040fa:	f043 0202 	orr.w	r2, r3, #2
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b00      	cmp	r3, #0
 800410a:	d005      	beq.n	8004118 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004110:	f043 0201 	orr.w	r2, r3, #1
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	2229      	movs	r2, #41	; 0x29
 800411e:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2204      	movs	r2, #4
 8004124:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e032      	b.n	800419a <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800413a:	d01a      	beq.n	8004172 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 800413c:	f7ff fbec 	bl	8003918 <HAL_GetTick>
 8004140:	4602      	mov	r2, r0
 8004142:	697b      	ldr	r3, [r7, #20]
 8004144:	1ad3      	subs	r3, r2, r3
 8004146:	683a      	ldr	r2, [r7, #0]
 8004148:	429a      	cmp	r2, r3
 800414a:	d302      	bcc.n	8004152 <HAL_DMA2D_PollForTransfer+0x182>
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d10f      	bne.n	8004172 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004156:	f043 0220 	orr.w	r2, r3, #32
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2203      	movs	r2, #3
 8004162:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2200      	movs	r2, #0
 800416a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e013      	b.n	800419a <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	f003 0310 	and.w	r3, r3, #16
 800417c:	2b00      	cmp	r3, #0
 800417e:	d0a1      	beq.n	80040c4 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	2212      	movs	r2, #18
 8004186:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	2201      	movs	r2, #1
 800418c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3718      	adds	r7, #24
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b084      	sub	sp, #16
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d026      	beq.n	8004212 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d021      	beq.n	8004212 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80041dc:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041e2:	f043 0201 	orr.w	r2, r3, #1
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2201      	movs	r2, #1
 80041f0:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2204      	movs	r2, #4
 80041f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d003      	beq.n	8004212 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	695b      	ldr	r3, [r3, #20]
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f003 0320 	and.w	r3, r3, #32
 8004218:	2b00      	cmp	r3, #0
 800421a:	d026      	beq.n	800426a <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d021      	beq.n	800426a <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004234:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2220      	movs	r2, #32
 800423c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004242:	f043 0202 	orr.w	r2, r3, #2
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2204      	movs	r2, #4
 800424e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	695b      	ldr	r3, [r3, #20]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d003      	beq.n	800426a <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	695b      	ldr	r3, [r3, #20]
 8004266:	6878      	ldr	r0, [r7, #4]
 8004268:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f003 0308 	and.w	r3, r3, #8
 8004270:	2b00      	cmp	r3, #0
 8004272:	d026      	beq.n	80042c2 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8004274:	68bb      	ldr	r3, [r7, #8]
 8004276:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800427a:	2b00      	cmp	r3, #0
 800427c:	d021      	beq.n	80042c2 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681a      	ldr	r2, [r3, #0]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800428c:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	2208      	movs	r2, #8
 8004294:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800429a:	f043 0204 	orr.w	r2, r3, #4
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2204      	movs	r2, #4
 80042a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d003      	beq.n	80042c2 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	695b      	ldr	r3, [r3, #20]
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	f003 0304 	and.w	r3, r3, #4
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d013      	beq.n	80042f4 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d00e      	beq.n	80042f4 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042e4:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	2204      	movs	r2, #4
 80042ec:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f000 f853 	bl	800439a <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f003 0302 	and.w	r3, r3, #2
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d024      	beq.n	8004348 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 80042fe:	68bb      	ldr	r3, [r7, #8]
 8004300:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004304:	2b00      	cmp	r3, #0
 8004306:	d01f      	beq.n	8004348 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681a      	ldr	r2, [r3, #0]
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004316:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2202      	movs	r2, #2
 800431e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2201      	movs	r2, #1
 800432c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	691b      	ldr	r3, [r3, #16]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d003      	beq.n	8004348 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	691b      	ldr	r3, [r3, #16]
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f003 0310 	and.w	r3, r3, #16
 800434e:	2b00      	cmp	r3, #0
 8004350:	d01f      	beq.n	8004392 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004358:	2b00      	cmp	r3, #0
 800435a:	d01a      	beq.n	8004392 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	681a      	ldr	r2, [r3, #0]
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800436a:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2210      	movs	r2, #16
 8004372:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 800438c:	6878      	ldr	r0, [r7, #4]
 800438e:	f000 f80e 	bl	80043ae <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8004392:	bf00      	nop
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}

0800439a <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800439a:	b480      	push	{r7}
 800439c:	b083      	sub	sp, #12
 800439e:	af00      	add	r7, sp, #0
 80043a0:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 80043a2:	bf00      	nop
 80043a4:	370c      	adds	r7, #12
 80043a6:	46bd      	mov	sp, r7
 80043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ac:	4770      	bx	lr

080043ae <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 80043ae:	b480      	push	{r7}
 80043b0:	b083      	sub	sp, #12
 80043b2:	af00      	add	r7, sp, #0
 80043b4:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 80043b6:	bf00      	nop
 80043b8:	370c      	adds	r7, #12
 80043ba:	46bd      	mov	sp, r7
 80043bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c0:	4770      	bx	lr
	...

080043c4 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 80043c4:	b480      	push	{r7}
 80043c6:	b087      	sub	sp, #28
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	6078      	str	r0, [r7, #4]
 80043cc:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d101      	bne.n	80043e4 <HAL_DMA2D_ConfigLayer+0x20>
 80043e0:	2302      	movs	r3, #2
 80043e2:	e079      	b.n	80044d8 <HAL_DMA2D_ConfigLayer+0x114>
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2201      	movs	r2, #1
 80043e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2202      	movs	r2, #2
 80043f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	011b      	lsls	r3, r3, #4
 80043f8:	3318      	adds	r3, #24
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	4413      	add	r3, r2
 80043fe:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	685a      	ldr	r2, [r3, #4]
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	689b      	ldr	r3, [r3, #8]
 8004408:	041b      	lsls	r3, r3, #16
 800440a:	4313      	orrs	r3, r2
 800440c:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800440e:	4b35      	ldr	r3, [pc, #212]	; (80044e4 <HAL_DMA2D_ConfigLayer+0x120>)
 8004410:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	2b0a      	cmp	r3, #10
 8004418:	d003      	beq.n	8004422 <HAL_DMA2D_ConfigLayer+0x5e>
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	2b09      	cmp	r3, #9
 8004420:	d107      	bne.n	8004432 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800442a:	697a      	ldr	r2, [r7, #20]
 800442c:	4313      	orrs	r3, r2
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	e005      	b.n	800443e <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8004432:	693b      	ldr	r3, [r7, #16]
 8004434:	68db      	ldr	r3, [r3, #12]
 8004436:	061b      	lsls	r3, r3, #24
 8004438:	697a      	ldr	r2, [r7, #20]
 800443a:	4313      	orrs	r3, r2
 800443c:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d120      	bne.n	8004486 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	43db      	mvns	r3, r3
 800444e:	ea02 0103 	and.w	r1, r2, r3
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	697a      	ldr	r2, [r7, #20]
 8004458:	430a      	orrs	r2, r1
 800445a:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	693a      	ldr	r2, [r7, #16]
 8004462:	6812      	ldr	r2, [r2, #0]
 8004464:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2b0a      	cmp	r3, #10
 800446c:	d003      	beq.n	8004476 <HAL_DMA2D_ConfigLayer+0xb2>
 800446e:	693b      	ldr	r3, [r7, #16]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	2b09      	cmp	r3, #9
 8004474:	d127      	bne.n	80044c6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	68da      	ldr	r2, [r3, #12]
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8004482:	629a      	str	r2, [r3, #40]	; 0x28
 8004484:	e01f      	b.n	80044c6 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	69da      	ldr	r2, [r3, #28]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	43db      	mvns	r3, r3
 8004490:	ea02 0103 	and.w	r1, r2, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	697a      	ldr	r2, [r7, #20]
 800449a:	430a      	orrs	r2, r1
 800449c:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	693a      	ldr	r2, [r7, #16]
 80044a4:	6812      	ldr	r2, [r2, #0]
 80044a6:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	2b0a      	cmp	r3, #10
 80044ae:	d003      	beq.n	80044b8 <HAL_DMA2D_ConfigLayer+0xf4>
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	2b09      	cmp	r3, #9
 80044b6:	d106      	bne.n	80044c6 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	68da      	ldr	r2, [r3, #12]
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 80044c4:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2201      	movs	r2, #1
 80044ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80044d6:	2300      	movs	r3, #0
}
 80044d8:	4618      	mov	r0, r3
 80044da:	371c      	adds	r7, #28
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr
 80044e4:	ff03000f 	.word	0xff03000f

080044e8 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b08b      	sub	sp, #44	; 0x2c
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	60f8      	str	r0, [r7, #12]
 80044f0:	60b9      	str	r1, [r7, #8]
 80044f2:	607a      	str	r2, [r7, #4]
 80044f4:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044fc:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	041a      	lsls	r2, r3, #16
 8004504:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004506:	431a      	orrs	r2, r3
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	430a      	orrs	r2, r1
 800450e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004520:	d174      	bne.n	800460c <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8004528:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004530:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8004532:	68bb      	ldr	r3, [r7, #8]
 8004534:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004538:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	b2db      	uxtb	r3, r3
 800453e:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d108      	bne.n	800455a <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8004548:	69ba      	ldr	r2, [r7, #24]
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	431a      	orrs	r2, r3
 800454e:	6a3b      	ldr	r3, [r7, #32]
 8004550:	4313      	orrs	r3, r2
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	4313      	orrs	r3, r2
 8004556:	627b      	str	r3, [r7, #36]	; 0x24
 8004558:	e053      	b.n	8004602 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	689b      	ldr	r3, [r3, #8]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d106      	bne.n	8004570 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8004562:	69ba      	ldr	r2, [r7, #24]
 8004564:	69fb      	ldr	r3, [r7, #28]
 8004566:	4313      	orrs	r3, r2
 8004568:	697a      	ldr	r2, [r7, #20]
 800456a:	4313      	orrs	r3, r2
 800456c:	627b      	str	r3, [r7, #36]	; 0x24
 800456e:	e048      	b.n	8004602 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	689b      	ldr	r3, [r3, #8]
 8004574:	2b02      	cmp	r3, #2
 8004576:	d111      	bne.n	800459c <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	0cdb      	lsrs	r3, r3, #19
 800457c:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	0a9b      	lsrs	r3, r3, #10
 8004582:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	08db      	lsrs	r3, r3, #3
 8004588:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800458a:	69bb      	ldr	r3, [r7, #24]
 800458c:	015a      	lsls	r2, r3, #5
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	02db      	lsls	r3, r3, #11
 8004592:	4313      	orrs	r3, r2
 8004594:	697a      	ldr	r2, [r7, #20]
 8004596:	4313      	orrs	r3, r2
 8004598:	627b      	str	r3, [r7, #36]	; 0x24
 800459a:	e032      	b.n	8004602 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	2b03      	cmp	r3, #3
 80045a2:	d117      	bne.n	80045d4 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 80045a4:	6a3b      	ldr	r3, [r7, #32]
 80045a6:	0fdb      	lsrs	r3, r3, #31
 80045a8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	0cdb      	lsrs	r3, r3, #19
 80045ae:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	0adb      	lsrs	r3, r3, #11
 80045b4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	08db      	lsrs	r3, r3, #3
 80045ba:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	015a      	lsls	r2, r3, #5
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	029b      	lsls	r3, r3, #10
 80045c4:	431a      	orrs	r2, r3
 80045c6:	6a3b      	ldr	r3, [r7, #32]
 80045c8:	03db      	lsls	r3, r3, #15
 80045ca:	4313      	orrs	r3, r2
 80045cc:	697a      	ldr	r2, [r7, #20]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	627b      	str	r3, [r7, #36]	; 0x24
 80045d2:	e016      	b.n	8004602 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 80045d4:	6a3b      	ldr	r3, [r7, #32]
 80045d6:	0f1b      	lsrs	r3, r3, #28
 80045d8:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	0d1b      	lsrs	r3, r3, #20
 80045de:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 80045e0:	69bb      	ldr	r3, [r7, #24]
 80045e2:	0b1b      	lsrs	r3, r3, #12
 80045e4:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	091b      	lsrs	r3, r3, #4
 80045ea:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 80045ec:	69bb      	ldr	r3, [r7, #24]
 80045ee:	011a      	lsls	r2, r3, #4
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	021b      	lsls	r3, r3, #8
 80045f4:	431a      	orrs	r2, r3
 80045f6:	6a3b      	ldr	r3, [r7, #32]
 80045f8:	031b      	lsls	r3, r3, #12
 80045fa:	4313      	orrs	r3, r2
 80045fc:	697a      	ldr	r2, [r7, #20]
 80045fe:	4313      	orrs	r3, r2
 8004600:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004608:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800460a:	e003      	b.n	8004614 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	68ba      	ldr	r2, [r7, #8]
 8004612:	60da      	str	r2, [r3, #12]
}
 8004614:	bf00      	nop
 8004616:	372c      	adds	r7, #44	; 0x2c
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004620:	b480      	push	{r7}
 8004622:	b089      	sub	sp, #36	; 0x24
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
 8004628:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800462a:	2300      	movs	r3, #0
 800462c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800462e:	2300      	movs	r3, #0
 8004630:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004632:	2300      	movs	r3, #0
 8004634:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004636:	2300      	movs	r3, #0
 8004638:	61fb      	str	r3, [r7, #28]
 800463a:	e177      	b.n	800492c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800463c:	2201      	movs	r2, #1
 800463e:	69fb      	ldr	r3, [r7, #28]
 8004640:	fa02 f303 	lsl.w	r3, r2, r3
 8004644:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	697a      	ldr	r2, [r7, #20]
 800464c:	4013      	ands	r3, r2
 800464e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004650:	693a      	ldr	r2, [r7, #16]
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	429a      	cmp	r2, r3
 8004656:	f040 8166 	bne.w	8004926 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	2b01      	cmp	r3, #1
 8004660:	d00b      	beq.n	800467a <HAL_GPIO_Init+0x5a>
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	2b02      	cmp	r3, #2
 8004668:	d007      	beq.n	800467a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800466e:	2b11      	cmp	r3, #17
 8004670:	d003      	beq.n	800467a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	2b12      	cmp	r3, #18
 8004678:	d130      	bne.n	80046dc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	005b      	lsls	r3, r3, #1
 8004684:	2203      	movs	r2, #3
 8004686:	fa02 f303 	lsl.w	r3, r2, r3
 800468a:	43db      	mvns	r3, r3
 800468c:	69ba      	ldr	r2, [r7, #24]
 800468e:	4013      	ands	r3, r2
 8004690:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	68da      	ldr	r2, [r3, #12]
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	005b      	lsls	r3, r3, #1
 800469a:	fa02 f303 	lsl.w	r3, r2, r3
 800469e:	69ba      	ldr	r2, [r7, #24]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	69ba      	ldr	r2, [r7, #24]
 80046a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046b0:	2201      	movs	r2, #1
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	fa02 f303 	lsl.w	r3, r2, r3
 80046b8:	43db      	mvns	r3, r3
 80046ba:	69ba      	ldr	r2, [r7, #24]
 80046bc:	4013      	ands	r3, r2
 80046be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	685b      	ldr	r3, [r3, #4]
 80046c4:	091b      	lsrs	r3, r3, #4
 80046c6:	f003 0201 	and.w	r2, r3, #1
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	fa02 f303 	lsl.w	r3, r2, r3
 80046d0:	69ba      	ldr	r2, [r7, #24]
 80046d2:	4313      	orrs	r3, r2
 80046d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	69ba      	ldr	r2, [r7, #24]
 80046da:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	005b      	lsls	r3, r3, #1
 80046e6:	2203      	movs	r2, #3
 80046e8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ec:	43db      	mvns	r3, r3
 80046ee:	69ba      	ldr	r2, [r7, #24]
 80046f0:	4013      	ands	r3, r2
 80046f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	689a      	ldr	r2, [r3, #8]
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	005b      	lsls	r3, r3, #1
 80046fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	4313      	orrs	r3, r2
 8004704:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	69ba      	ldr	r2, [r7, #24]
 800470a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	2b02      	cmp	r3, #2
 8004712:	d003      	beq.n	800471c <HAL_GPIO_Init+0xfc>
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	685b      	ldr	r3, [r3, #4]
 8004718:	2b12      	cmp	r3, #18
 800471a:	d123      	bne.n	8004764 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800471c:	69fb      	ldr	r3, [r7, #28]
 800471e:	08da      	lsrs	r2, r3, #3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	3208      	adds	r2, #8
 8004724:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004728:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800472a:	69fb      	ldr	r3, [r7, #28]
 800472c:	f003 0307 	and.w	r3, r3, #7
 8004730:	009b      	lsls	r3, r3, #2
 8004732:	220f      	movs	r2, #15
 8004734:	fa02 f303 	lsl.w	r3, r2, r3
 8004738:	43db      	mvns	r3, r3
 800473a:	69ba      	ldr	r2, [r7, #24]
 800473c:	4013      	ands	r3, r2
 800473e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	691a      	ldr	r2, [r3, #16]
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	f003 0307 	and.w	r3, r3, #7
 800474a:	009b      	lsls	r3, r3, #2
 800474c:	fa02 f303 	lsl.w	r3, r2, r3
 8004750:	69ba      	ldr	r2, [r7, #24]
 8004752:	4313      	orrs	r3, r2
 8004754:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004756:	69fb      	ldr	r3, [r7, #28]
 8004758:	08da      	lsrs	r2, r3, #3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	3208      	adds	r2, #8
 800475e:	69b9      	ldr	r1, [r7, #24]
 8004760:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	005b      	lsls	r3, r3, #1
 800476e:	2203      	movs	r2, #3
 8004770:	fa02 f303 	lsl.w	r3, r2, r3
 8004774:	43db      	mvns	r3, r3
 8004776:	69ba      	ldr	r2, [r7, #24]
 8004778:	4013      	ands	r3, r2
 800477a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	685b      	ldr	r3, [r3, #4]
 8004780:	f003 0203 	and.w	r2, r3, #3
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	005b      	lsls	r3, r3, #1
 8004788:	fa02 f303 	lsl.w	r3, r2, r3
 800478c:	69ba      	ldr	r2, [r7, #24]
 800478e:	4313      	orrs	r3, r2
 8004790:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	69ba      	ldr	r2, [r7, #24]
 8004796:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004798:	683b      	ldr	r3, [r7, #0]
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	f000 80c0 	beq.w	8004926 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047a6:	2300      	movs	r3, #0
 80047a8:	60fb      	str	r3, [r7, #12]
 80047aa:	4b65      	ldr	r3, [pc, #404]	; (8004940 <HAL_GPIO_Init+0x320>)
 80047ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ae:	4a64      	ldr	r2, [pc, #400]	; (8004940 <HAL_GPIO_Init+0x320>)
 80047b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047b4:	6453      	str	r3, [r2, #68]	; 0x44
 80047b6:	4b62      	ldr	r3, [pc, #392]	; (8004940 <HAL_GPIO_Init+0x320>)
 80047b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047be:	60fb      	str	r3, [r7, #12]
 80047c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80047c2:	4a60      	ldr	r2, [pc, #384]	; (8004944 <HAL_GPIO_Init+0x324>)
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	089b      	lsrs	r3, r3, #2
 80047c8:	3302      	adds	r3, #2
 80047ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80047d0:	69fb      	ldr	r3, [r7, #28]
 80047d2:	f003 0303 	and.w	r3, r3, #3
 80047d6:	009b      	lsls	r3, r3, #2
 80047d8:	220f      	movs	r2, #15
 80047da:	fa02 f303 	lsl.w	r3, r2, r3
 80047de:	43db      	mvns	r3, r3
 80047e0:	69ba      	ldr	r2, [r7, #24]
 80047e2:	4013      	ands	r3, r2
 80047e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a57      	ldr	r2, [pc, #348]	; (8004948 <HAL_GPIO_Init+0x328>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d037      	beq.n	800485e <HAL_GPIO_Init+0x23e>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a56      	ldr	r2, [pc, #344]	; (800494c <HAL_GPIO_Init+0x32c>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d031      	beq.n	800485a <HAL_GPIO_Init+0x23a>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a55      	ldr	r2, [pc, #340]	; (8004950 <HAL_GPIO_Init+0x330>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d02b      	beq.n	8004856 <HAL_GPIO_Init+0x236>
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a54      	ldr	r2, [pc, #336]	; (8004954 <HAL_GPIO_Init+0x334>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d025      	beq.n	8004852 <HAL_GPIO_Init+0x232>
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	4a53      	ldr	r2, [pc, #332]	; (8004958 <HAL_GPIO_Init+0x338>)
 800480a:	4293      	cmp	r3, r2
 800480c:	d01f      	beq.n	800484e <HAL_GPIO_Init+0x22e>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	4a52      	ldr	r2, [pc, #328]	; (800495c <HAL_GPIO_Init+0x33c>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d019      	beq.n	800484a <HAL_GPIO_Init+0x22a>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	4a51      	ldr	r2, [pc, #324]	; (8004960 <HAL_GPIO_Init+0x340>)
 800481a:	4293      	cmp	r3, r2
 800481c:	d013      	beq.n	8004846 <HAL_GPIO_Init+0x226>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	4a50      	ldr	r2, [pc, #320]	; (8004964 <HAL_GPIO_Init+0x344>)
 8004822:	4293      	cmp	r3, r2
 8004824:	d00d      	beq.n	8004842 <HAL_GPIO_Init+0x222>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a4f      	ldr	r2, [pc, #316]	; (8004968 <HAL_GPIO_Init+0x348>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d007      	beq.n	800483e <HAL_GPIO_Init+0x21e>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a4e      	ldr	r2, [pc, #312]	; (800496c <HAL_GPIO_Init+0x34c>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d101      	bne.n	800483a <HAL_GPIO_Init+0x21a>
 8004836:	2309      	movs	r3, #9
 8004838:	e012      	b.n	8004860 <HAL_GPIO_Init+0x240>
 800483a:	230a      	movs	r3, #10
 800483c:	e010      	b.n	8004860 <HAL_GPIO_Init+0x240>
 800483e:	2308      	movs	r3, #8
 8004840:	e00e      	b.n	8004860 <HAL_GPIO_Init+0x240>
 8004842:	2307      	movs	r3, #7
 8004844:	e00c      	b.n	8004860 <HAL_GPIO_Init+0x240>
 8004846:	2306      	movs	r3, #6
 8004848:	e00a      	b.n	8004860 <HAL_GPIO_Init+0x240>
 800484a:	2305      	movs	r3, #5
 800484c:	e008      	b.n	8004860 <HAL_GPIO_Init+0x240>
 800484e:	2304      	movs	r3, #4
 8004850:	e006      	b.n	8004860 <HAL_GPIO_Init+0x240>
 8004852:	2303      	movs	r3, #3
 8004854:	e004      	b.n	8004860 <HAL_GPIO_Init+0x240>
 8004856:	2302      	movs	r3, #2
 8004858:	e002      	b.n	8004860 <HAL_GPIO_Init+0x240>
 800485a:	2301      	movs	r3, #1
 800485c:	e000      	b.n	8004860 <HAL_GPIO_Init+0x240>
 800485e:	2300      	movs	r3, #0
 8004860:	69fa      	ldr	r2, [r7, #28]
 8004862:	f002 0203 	and.w	r2, r2, #3
 8004866:	0092      	lsls	r2, r2, #2
 8004868:	4093      	lsls	r3, r2
 800486a:	69ba      	ldr	r2, [r7, #24]
 800486c:	4313      	orrs	r3, r2
 800486e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004870:	4934      	ldr	r1, [pc, #208]	; (8004944 <HAL_GPIO_Init+0x324>)
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	089b      	lsrs	r3, r3, #2
 8004876:	3302      	adds	r3, #2
 8004878:	69ba      	ldr	r2, [r7, #24]
 800487a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800487e:	4b3c      	ldr	r3, [pc, #240]	; (8004970 <HAL_GPIO_Init+0x350>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	43db      	mvns	r3, r3
 8004888:	69ba      	ldr	r2, [r7, #24]
 800488a:	4013      	ands	r3, r2
 800488c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d003      	beq.n	80048a2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800489a:	69ba      	ldr	r2, [r7, #24]
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	4313      	orrs	r3, r2
 80048a0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048a2:	4a33      	ldr	r2, [pc, #204]	; (8004970 <HAL_GPIO_Init+0x350>)
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80048a8:	4b31      	ldr	r3, [pc, #196]	; (8004970 <HAL_GPIO_Init+0x350>)
 80048aa:	685b      	ldr	r3, [r3, #4]
 80048ac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	43db      	mvns	r3, r3
 80048b2:	69ba      	ldr	r2, [r7, #24]
 80048b4:	4013      	ands	r3, r2
 80048b6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	685b      	ldr	r3, [r3, #4]
 80048bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d003      	beq.n	80048cc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80048c4:	69ba      	ldr	r2, [r7, #24]
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048cc:	4a28      	ldr	r2, [pc, #160]	; (8004970 <HAL_GPIO_Init+0x350>)
 80048ce:	69bb      	ldr	r3, [r7, #24]
 80048d0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048d2:	4b27      	ldr	r3, [pc, #156]	; (8004970 <HAL_GPIO_Init+0x350>)
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048d8:	693b      	ldr	r3, [r7, #16]
 80048da:	43db      	mvns	r3, r3
 80048dc:	69ba      	ldr	r2, [r7, #24]
 80048de:	4013      	ands	r3, r2
 80048e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	685b      	ldr	r3, [r3, #4]
 80048e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d003      	beq.n	80048f6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80048ee:	69ba      	ldr	r2, [r7, #24]
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	4313      	orrs	r3, r2
 80048f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048f6:	4a1e      	ldr	r2, [pc, #120]	; (8004970 <HAL_GPIO_Init+0x350>)
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80048fc:	4b1c      	ldr	r3, [pc, #112]	; (8004970 <HAL_GPIO_Init+0x350>)
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	43db      	mvns	r3, r3
 8004906:	69ba      	ldr	r2, [r7, #24]
 8004908:	4013      	ands	r3, r2
 800490a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	685b      	ldr	r3, [r3, #4]
 8004910:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004918:	69ba      	ldr	r2, [r7, #24]
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	4313      	orrs	r3, r2
 800491e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004920:	4a13      	ldr	r2, [pc, #76]	; (8004970 <HAL_GPIO_Init+0x350>)
 8004922:	69bb      	ldr	r3, [r7, #24]
 8004924:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004926:	69fb      	ldr	r3, [r7, #28]
 8004928:	3301      	adds	r3, #1
 800492a:	61fb      	str	r3, [r7, #28]
 800492c:	69fb      	ldr	r3, [r7, #28]
 800492e:	2b0f      	cmp	r3, #15
 8004930:	f67f ae84 	bls.w	800463c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004934:	bf00      	nop
 8004936:	3724      	adds	r7, #36	; 0x24
 8004938:	46bd      	mov	sp, r7
 800493a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493e:	4770      	bx	lr
 8004940:	40023800 	.word	0x40023800
 8004944:	40013800 	.word	0x40013800
 8004948:	40020000 	.word	0x40020000
 800494c:	40020400 	.word	0x40020400
 8004950:	40020800 	.word	0x40020800
 8004954:	40020c00 	.word	0x40020c00
 8004958:	40021000 	.word	0x40021000
 800495c:	40021400 	.word	0x40021400
 8004960:	40021800 	.word	0x40021800
 8004964:	40021c00 	.word	0x40021c00
 8004968:	40022000 	.word	0x40022000
 800496c:	40022400 	.word	0x40022400
 8004970:	40013c00 	.word	0x40013c00

08004974 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004974:	b480      	push	{r7}
 8004976:	b087      	sub	sp, #28
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800497e:	2300      	movs	r3, #0
 8004980:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8004982:	2300      	movs	r3, #0
 8004984:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8004986:	2300      	movs	r3, #0
 8004988:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800498a:	2300      	movs	r3, #0
 800498c:	617b      	str	r3, [r7, #20]
 800498e:	e0d9      	b.n	8004b44 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004990:	2201      	movs	r2, #1
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	fa02 f303 	lsl.w	r3, r2, r3
 8004998:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800499a:	683a      	ldr	r2, [r7, #0]
 800499c:	693b      	ldr	r3, [r7, #16]
 800499e:	4013      	ands	r3, r2
 80049a0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	429a      	cmp	r2, r3
 80049a8:	f040 80c9 	bne.w	8004b3e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80049ac:	4a6a      	ldr	r2, [pc, #424]	; (8004b58 <HAL_GPIO_DeInit+0x1e4>)
 80049ae:	697b      	ldr	r3, [r7, #20]
 80049b0:	089b      	lsrs	r3, r3, #2
 80049b2:	3302      	adds	r3, #2
 80049b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049b8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	f003 0303 	and.w	r3, r3, #3
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	220f      	movs	r2, #15
 80049c4:	fa02 f303 	lsl.w	r3, r2, r3
 80049c8:	68ba      	ldr	r2, [r7, #8]
 80049ca:	4013      	ands	r3, r2
 80049cc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a62      	ldr	r2, [pc, #392]	; (8004b5c <HAL_GPIO_DeInit+0x1e8>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d037      	beq.n	8004a46 <HAL_GPIO_DeInit+0xd2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a61      	ldr	r2, [pc, #388]	; (8004b60 <HAL_GPIO_DeInit+0x1ec>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d031      	beq.n	8004a42 <HAL_GPIO_DeInit+0xce>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a60      	ldr	r2, [pc, #384]	; (8004b64 <HAL_GPIO_DeInit+0x1f0>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d02b      	beq.n	8004a3e <HAL_GPIO_DeInit+0xca>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a5f      	ldr	r2, [pc, #380]	; (8004b68 <HAL_GPIO_DeInit+0x1f4>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d025      	beq.n	8004a3a <HAL_GPIO_DeInit+0xc6>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a5e      	ldr	r2, [pc, #376]	; (8004b6c <HAL_GPIO_DeInit+0x1f8>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d01f      	beq.n	8004a36 <HAL_GPIO_DeInit+0xc2>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a5d      	ldr	r2, [pc, #372]	; (8004b70 <HAL_GPIO_DeInit+0x1fc>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d019      	beq.n	8004a32 <HAL_GPIO_DeInit+0xbe>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a5c      	ldr	r2, [pc, #368]	; (8004b74 <HAL_GPIO_DeInit+0x200>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d013      	beq.n	8004a2e <HAL_GPIO_DeInit+0xba>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a5b      	ldr	r2, [pc, #364]	; (8004b78 <HAL_GPIO_DeInit+0x204>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d00d      	beq.n	8004a2a <HAL_GPIO_DeInit+0xb6>
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a5a      	ldr	r2, [pc, #360]	; (8004b7c <HAL_GPIO_DeInit+0x208>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d007      	beq.n	8004a26 <HAL_GPIO_DeInit+0xb2>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a59      	ldr	r2, [pc, #356]	; (8004b80 <HAL_GPIO_DeInit+0x20c>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d101      	bne.n	8004a22 <HAL_GPIO_DeInit+0xae>
 8004a1e:	2309      	movs	r3, #9
 8004a20:	e012      	b.n	8004a48 <HAL_GPIO_DeInit+0xd4>
 8004a22:	230a      	movs	r3, #10
 8004a24:	e010      	b.n	8004a48 <HAL_GPIO_DeInit+0xd4>
 8004a26:	2308      	movs	r3, #8
 8004a28:	e00e      	b.n	8004a48 <HAL_GPIO_DeInit+0xd4>
 8004a2a:	2307      	movs	r3, #7
 8004a2c:	e00c      	b.n	8004a48 <HAL_GPIO_DeInit+0xd4>
 8004a2e:	2306      	movs	r3, #6
 8004a30:	e00a      	b.n	8004a48 <HAL_GPIO_DeInit+0xd4>
 8004a32:	2305      	movs	r3, #5
 8004a34:	e008      	b.n	8004a48 <HAL_GPIO_DeInit+0xd4>
 8004a36:	2304      	movs	r3, #4
 8004a38:	e006      	b.n	8004a48 <HAL_GPIO_DeInit+0xd4>
 8004a3a:	2303      	movs	r3, #3
 8004a3c:	e004      	b.n	8004a48 <HAL_GPIO_DeInit+0xd4>
 8004a3e:	2302      	movs	r3, #2
 8004a40:	e002      	b.n	8004a48 <HAL_GPIO_DeInit+0xd4>
 8004a42:	2301      	movs	r3, #1
 8004a44:	e000      	b.n	8004a48 <HAL_GPIO_DeInit+0xd4>
 8004a46:	2300      	movs	r3, #0
 8004a48:	697a      	ldr	r2, [r7, #20]
 8004a4a:	f002 0203 	and.w	r2, r2, #3
 8004a4e:	0092      	lsls	r2, r2, #2
 8004a50:	4093      	lsls	r3, r2
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d132      	bne.n	8004abe <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004a58:	4b4a      	ldr	r3, [pc, #296]	; (8004b84 <HAL_GPIO_DeInit+0x210>)
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	43db      	mvns	r3, r3
 8004a60:	4948      	ldr	r1, [pc, #288]	; (8004b84 <HAL_GPIO_DeInit+0x210>)
 8004a62:	4013      	ands	r3, r2
 8004a64:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8004a66:	4b47      	ldr	r3, [pc, #284]	; (8004b84 <HAL_GPIO_DeInit+0x210>)
 8004a68:	685a      	ldr	r2, [r3, #4]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	43db      	mvns	r3, r3
 8004a6e:	4945      	ldr	r1, [pc, #276]	; (8004b84 <HAL_GPIO_DeInit+0x210>)
 8004a70:	4013      	ands	r3, r2
 8004a72:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004a74:	4b43      	ldr	r3, [pc, #268]	; (8004b84 <HAL_GPIO_DeInit+0x210>)
 8004a76:	689a      	ldr	r2, [r3, #8]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	43db      	mvns	r3, r3
 8004a7c:	4941      	ldr	r1, [pc, #260]	; (8004b84 <HAL_GPIO_DeInit+0x210>)
 8004a7e:	4013      	ands	r3, r2
 8004a80:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004a82:	4b40      	ldr	r3, [pc, #256]	; (8004b84 <HAL_GPIO_DeInit+0x210>)
 8004a84:	68da      	ldr	r2, [r3, #12]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	43db      	mvns	r3, r3
 8004a8a:	493e      	ldr	r1, [pc, #248]	; (8004b84 <HAL_GPIO_DeInit+0x210>)
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	f003 0303 	and.w	r3, r3, #3
 8004a96:	009b      	lsls	r3, r3, #2
 8004a98:	220f      	movs	r2, #15
 8004a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a9e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004aa0:	4a2d      	ldr	r2, [pc, #180]	; (8004b58 <HAL_GPIO_DeInit+0x1e4>)
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	089b      	lsrs	r3, r3, #2
 8004aa6:	3302      	adds	r3, #2
 8004aa8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004aac:	68bb      	ldr	r3, [r7, #8]
 8004aae:	43da      	mvns	r2, r3
 8004ab0:	4829      	ldr	r0, [pc, #164]	; (8004b58 <HAL_GPIO_DeInit+0x1e4>)
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	089b      	lsrs	r3, r3, #2
 8004ab6:	400a      	ands	r2, r1
 8004ab8:	3302      	adds	r3, #2
 8004aba:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681a      	ldr	r2, [r3, #0]
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	2103      	movs	r1, #3
 8004ac8:	fa01 f303 	lsl.w	r3, r1, r3
 8004acc:	43db      	mvns	r3, r3
 8004ace:	401a      	ands	r2, r3
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	08da      	lsrs	r2, r3, #3
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	3208      	adds	r2, #8
 8004adc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	f003 0307 	and.w	r3, r3, #7
 8004ae6:	009b      	lsls	r3, r3, #2
 8004ae8:	220f      	movs	r2, #15
 8004aea:	fa02 f303 	lsl.w	r3, r2, r3
 8004aee:	43db      	mvns	r3, r3
 8004af0:	697a      	ldr	r2, [r7, #20]
 8004af2:	08d2      	lsrs	r2, r2, #3
 8004af4:	4019      	ands	r1, r3
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	3208      	adds	r2, #8
 8004afa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	68da      	ldr	r2, [r3, #12]
 8004b02:	697b      	ldr	r3, [r7, #20]
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	2103      	movs	r1, #3
 8004b08:	fa01 f303 	lsl.w	r3, r1, r3
 8004b0c:	43db      	mvns	r3, r3
 8004b0e:	401a      	ands	r2, r3
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	2101      	movs	r1, #1
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b20:	43db      	mvns	r3, r3
 8004b22:	401a      	ands	r2, r3
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	689a      	ldr	r2, [r3, #8]
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	005b      	lsls	r3, r3, #1
 8004b30:	2103      	movs	r1, #3
 8004b32:	fa01 f303 	lsl.w	r3, r1, r3
 8004b36:	43db      	mvns	r3, r3
 8004b38:	401a      	ands	r2, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	3301      	adds	r3, #1
 8004b42:	617b      	str	r3, [r7, #20]
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	2b0f      	cmp	r3, #15
 8004b48:	f67f af22 	bls.w	8004990 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8004b4c:	bf00      	nop
 8004b4e:	371c      	adds	r7, #28
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr
 8004b58:	40013800 	.word	0x40013800
 8004b5c:	40020000 	.word	0x40020000
 8004b60:	40020400 	.word	0x40020400
 8004b64:	40020800 	.word	0x40020800
 8004b68:	40020c00 	.word	0x40020c00
 8004b6c:	40021000 	.word	0x40021000
 8004b70:	40021400 	.word	0x40021400
 8004b74:	40021800 	.word	0x40021800
 8004b78:	40021c00 	.word	0x40021c00
 8004b7c:	40022000 	.word	0x40022000
 8004b80:	40022400 	.word	0x40022400
 8004b84:	40013c00 	.word	0x40013c00

08004b88 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	460b      	mov	r3, r1
 8004b92:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	691a      	ldr	r2, [r3, #16]
 8004b98:	887b      	ldrh	r3, [r7, #2]
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d002      	beq.n	8004ba6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	73fb      	strb	r3, [r7, #15]
 8004ba4:	e001      	b.n	8004baa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004ba6:	2300      	movs	r3, #0
 8004ba8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004baa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3714      	adds	r7, #20
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb6:	4770      	bx	lr

08004bb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	460b      	mov	r3, r1
 8004bc2:	807b      	strh	r3, [r7, #2]
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004bc8:	787b      	ldrb	r3, [r7, #1]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d003      	beq.n	8004bd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004bce:	887a      	ldrh	r2, [r7, #2]
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004bd4:	e003      	b.n	8004bde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004bd6:	887b      	ldrh	r3, [r7, #2]
 8004bd8:	041a      	lsls	r2, r3, #16
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	619a      	str	r2, [r3, #24]
}
 8004bde:	bf00      	nop
 8004be0:	370c      	adds	r7, #12
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr

08004bea <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004bea:	b480      	push	{r7}
 8004bec:	b083      	sub	sp, #12
 8004bee:	af00      	add	r7, sp, #0
 8004bf0:	6078      	str	r0, [r7, #4]
 8004bf2:	460b      	mov	r3, r1
 8004bf4:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	695a      	ldr	r2, [r3, #20]
 8004bfa:	887b      	ldrh	r3, [r7, #2]
 8004bfc:	401a      	ands	r2, r3
 8004bfe:	887b      	ldrh	r3, [r7, #2]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d104      	bne.n	8004c0e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004c04:	887b      	ldrh	r3, [r7, #2]
 8004c06:	041a      	lsls	r2, r3, #16
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004c0c:	e002      	b.n	8004c14 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8004c0e:	887a      	ldrh	r2, [r7, #2]
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	619a      	str	r2, [r3, #24]
}
 8004c14:	bf00      	nop
 8004c16:	370c      	adds	r7, #12
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1e:	4770      	bx	lr

08004c20 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8004c20:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c22:	b08f      	sub	sp, #60	; 0x3c
 8004c24:	af0a      	add	r7, sp, #40	; 0x28
 8004c26:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d101      	bne.n	8004c32 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e054      	b.n	8004cdc <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8004c3e:	b2db      	uxtb	r3, r3
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d106      	bne.n	8004c52 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8004c4c:	6878      	ldr	r0, [r7, #4]
 8004c4e:	f00a fbbd 	bl	800f3cc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2203      	movs	r2, #3
 8004c56:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d102      	bne.n	8004c6c <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4618      	mov	r0, r3
 8004c72:	f005 f8c8 	bl	8009e06 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	603b      	str	r3, [r7, #0]
 8004c7c:	687e      	ldr	r6, [r7, #4]
 8004c7e:	466d      	mov	r5, sp
 8004c80:	f106 0410 	add.w	r4, r6, #16
 8004c84:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c86:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004c8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004c8c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004c90:	e885 0003 	stmia.w	r5, {r0, r1}
 8004c94:	1d33      	adds	r3, r6, #4
 8004c96:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004c98:	6838      	ldr	r0, [r7, #0]
 8004c9a:	f005 f842 	bl	8009d22 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	2101      	movs	r1, #1
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	f005 f8bf 	bl	8009e28 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	603b      	str	r3, [r7, #0]
 8004cb0:	687e      	ldr	r6, [r7, #4]
 8004cb2:	466d      	mov	r5, sp
 8004cb4:	f106 0410 	add.w	r4, r6, #16
 8004cb8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004cba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004cbc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004cbe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004cc0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004cc4:	e885 0003 	stmia.w	r5, {r0, r1}
 8004cc8:	1d33      	adds	r3, r6, #4
 8004cca:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004ccc:	6838      	ldr	r0, [r7, #0]
 8004cce:	f005 f9d1 	bl	800a074 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8004cda:	2300      	movs	r3, #0
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	3714      	adds	r7, #20
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ce4 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8004ce4:	b590      	push	{r4, r7, lr}
 8004ce6:	b089      	sub	sp, #36	; 0x24
 8004ce8:	af04      	add	r7, sp, #16
 8004cea:	6078      	str	r0, [r7, #4]
 8004cec:	4608      	mov	r0, r1
 8004cee:	4611      	mov	r1, r2
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	70fb      	strb	r3, [r7, #3]
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	70bb      	strb	r3, [r7, #2]
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d101      	bne.n	8004d0c <HAL_HCD_HC_Init+0x28>
 8004d08:	2302      	movs	r3, #2
 8004d0a:	e07f      	b.n	8004e0c <HAL_HCD_HC_Init+0x128>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2201      	movs	r2, #1
 8004d10:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 8004d14:	78fa      	ldrb	r2, [r7, #3]
 8004d16:	6879      	ldr	r1, [r7, #4]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	4413      	add	r3, r2
 8004d1e:	00db      	lsls	r3, r3, #3
 8004d20:	440b      	add	r3, r1
 8004d22:	333d      	adds	r3, #61	; 0x3d
 8004d24:	2200      	movs	r2, #0
 8004d26:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8004d28:	78fa      	ldrb	r2, [r7, #3]
 8004d2a:	6879      	ldr	r1, [r7, #4]
 8004d2c:	4613      	mov	r3, r2
 8004d2e:	009b      	lsls	r3, r3, #2
 8004d30:	4413      	add	r3, r2
 8004d32:	00db      	lsls	r3, r3, #3
 8004d34:	440b      	add	r3, r1
 8004d36:	3338      	adds	r3, #56	; 0x38
 8004d38:	787a      	ldrb	r2, [r7, #1]
 8004d3a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8004d3c:	78fa      	ldrb	r2, [r7, #3]
 8004d3e:	6879      	ldr	r1, [r7, #4]
 8004d40:	4613      	mov	r3, r2
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	4413      	add	r3, r2
 8004d46:	00db      	lsls	r3, r3, #3
 8004d48:	440b      	add	r3, r1
 8004d4a:	3340      	adds	r3, #64	; 0x40
 8004d4c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004d4e:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8004d50:	78fa      	ldrb	r2, [r7, #3]
 8004d52:	6879      	ldr	r1, [r7, #4]
 8004d54:	4613      	mov	r3, r2
 8004d56:	009b      	lsls	r3, r3, #2
 8004d58:	4413      	add	r3, r2
 8004d5a:	00db      	lsls	r3, r3, #3
 8004d5c:	440b      	add	r3, r1
 8004d5e:	3339      	adds	r3, #57	; 0x39
 8004d60:	78fa      	ldrb	r2, [r7, #3]
 8004d62:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8004d64:	78fa      	ldrb	r2, [r7, #3]
 8004d66:	6879      	ldr	r1, [r7, #4]
 8004d68:	4613      	mov	r3, r2
 8004d6a:	009b      	lsls	r3, r3, #2
 8004d6c:	4413      	add	r3, r2
 8004d6e:	00db      	lsls	r3, r3, #3
 8004d70:	440b      	add	r3, r1
 8004d72:	333f      	adds	r3, #63	; 0x3f
 8004d74:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8004d78:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8004d7a:	78fa      	ldrb	r2, [r7, #3]
 8004d7c:	78bb      	ldrb	r3, [r7, #2]
 8004d7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004d82:	b2d8      	uxtb	r0, r3
 8004d84:	6879      	ldr	r1, [r7, #4]
 8004d86:	4613      	mov	r3, r2
 8004d88:	009b      	lsls	r3, r3, #2
 8004d8a:	4413      	add	r3, r2
 8004d8c:	00db      	lsls	r3, r3, #3
 8004d8e:	440b      	add	r3, r1
 8004d90:	333a      	adds	r3, #58	; 0x3a
 8004d92:	4602      	mov	r2, r0
 8004d94:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8004d96:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	da0a      	bge.n	8004db4 <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8004d9e:	78fa      	ldrb	r2, [r7, #3]
 8004da0:	6879      	ldr	r1, [r7, #4]
 8004da2:	4613      	mov	r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	4413      	add	r3, r2
 8004da8:	00db      	lsls	r3, r3, #3
 8004daa:	440b      	add	r3, r1
 8004dac:	333b      	adds	r3, #59	; 0x3b
 8004dae:	2201      	movs	r2, #1
 8004db0:	701a      	strb	r2, [r3, #0]
 8004db2:	e009      	b.n	8004dc8 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8004db4:	78fa      	ldrb	r2, [r7, #3]
 8004db6:	6879      	ldr	r1, [r7, #4]
 8004db8:	4613      	mov	r3, r2
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	4413      	add	r3, r2
 8004dbe:	00db      	lsls	r3, r3, #3
 8004dc0:	440b      	add	r3, r1
 8004dc2:	333b      	adds	r3, #59	; 0x3b
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8004dc8:	78fa      	ldrb	r2, [r7, #3]
 8004dca:	6879      	ldr	r1, [r7, #4]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	009b      	lsls	r3, r3, #2
 8004dd0:	4413      	add	r3, r2
 8004dd2:	00db      	lsls	r3, r3, #3
 8004dd4:	440b      	add	r3, r1
 8004dd6:	333c      	adds	r3, #60	; 0x3c
 8004dd8:	f897 2020 	ldrb.w	r2, [r7, #32]
 8004ddc:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6818      	ldr	r0, [r3, #0]
 8004de2:	787c      	ldrb	r4, [r7, #1]
 8004de4:	78ba      	ldrb	r2, [r7, #2]
 8004de6:	78f9      	ldrb	r1, [r7, #3]
 8004de8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8004dea:	9302      	str	r3, [sp, #8]
 8004dec:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004df0:	9301      	str	r3, [sp, #4]
 8004df2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	4623      	mov	r3, r4
 8004dfa:	f005 fabd 	bl	800a378 <USB_HC_Init>
 8004dfe:	4603      	mov	r3, r0
 8004e00:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8004e0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	3714      	adds	r7, #20
 8004e10:	46bd      	mov	sp, r7
 8004e12:	bd90      	pop	{r4, r7, pc}

08004e14 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004e20:	2300      	movs	r3, #0
 8004e22:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8004e2a:	2b01      	cmp	r3, #1
 8004e2c:	d101      	bne.n	8004e32 <HAL_HCD_HC_Halt+0x1e>
 8004e2e:	2302      	movs	r3, #2
 8004e30:	e00f      	b.n	8004e52 <HAL_HCD_HC_Halt+0x3e>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2201      	movs	r2, #1
 8004e36:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	78fa      	ldrb	r2, [r7, #3]
 8004e40:	4611      	mov	r1, r2
 8004e42:	4618      	mov	r0, r3
 8004e44:	f005 fcf9 	bl	800a83a <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8004e50:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3710      	adds	r7, #16
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
	...

08004e5c <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	4608      	mov	r0, r1
 8004e66:	4611      	mov	r1, r2
 8004e68:	461a      	mov	r2, r3
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	70fb      	strb	r3, [r7, #3]
 8004e6e:	460b      	mov	r3, r1
 8004e70:	70bb      	strb	r3, [r7, #2]
 8004e72:	4613      	mov	r3, r2
 8004e74:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8004e76:	78fa      	ldrb	r2, [r7, #3]
 8004e78:	6879      	ldr	r1, [r7, #4]
 8004e7a:	4613      	mov	r3, r2
 8004e7c:	009b      	lsls	r3, r3, #2
 8004e7e:	4413      	add	r3, r2
 8004e80:	00db      	lsls	r3, r3, #3
 8004e82:	440b      	add	r3, r1
 8004e84:	333b      	adds	r3, #59	; 0x3b
 8004e86:	78ba      	ldrb	r2, [r7, #2]
 8004e88:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8004e8a:	78fa      	ldrb	r2, [r7, #3]
 8004e8c:	6879      	ldr	r1, [r7, #4]
 8004e8e:	4613      	mov	r3, r2
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	4413      	add	r3, r2
 8004e94:	00db      	lsls	r3, r3, #3
 8004e96:	440b      	add	r3, r1
 8004e98:	333f      	adds	r3, #63	; 0x3f
 8004e9a:	787a      	ldrb	r2, [r7, #1]
 8004e9c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8004e9e:	7c3b      	ldrb	r3, [r7, #16]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d114      	bne.n	8004ece <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8004ea4:	78fa      	ldrb	r2, [r7, #3]
 8004ea6:	6879      	ldr	r1, [r7, #4]
 8004ea8:	4613      	mov	r3, r2
 8004eaa:	009b      	lsls	r3, r3, #2
 8004eac:	4413      	add	r3, r2
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	440b      	add	r3, r1
 8004eb2:	3342      	adds	r3, #66	; 0x42
 8004eb4:	2203      	movs	r2, #3
 8004eb6:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8004eb8:	78fa      	ldrb	r2, [r7, #3]
 8004eba:	6879      	ldr	r1, [r7, #4]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	4413      	add	r3, r2
 8004ec2:	00db      	lsls	r3, r3, #3
 8004ec4:	440b      	add	r3, r1
 8004ec6:	333d      	adds	r3, #61	; 0x3d
 8004ec8:	7f3a      	ldrb	r2, [r7, #28]
 8004eca:	701a      	strb	r2, [r3, #0]
 8004ecc:	e009      	b.n	8004ee2 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004ece:	78fa      	ldrb	r2, [r7, #3]
 8004ed0:	6879      	ldr	r1, [r7, #4]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	4413      	add	r3, r2
 8004ed8:	00db      	lsls	r3, r3, #3
 8004eda:	440b      	add	r3, r1
 8004edc:	3342      	adds	r3, #66	; 0x42
 8004ede:	2202      	movs	r2, #2
 8004ee0:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8004ee2:	787b      	ldrb	r3, [r7, #1]
 8004ee4:	2b03      	cmp	r3, #3
 8004ee6:	f200 80d6 	bhi.w	8005096 <HAL_HCD_HC_SubmitRequest+0x23a>
 8004eea:	a201      	add	r2, pc, #4	; (adr r2, 8004ef0 <HAL_HCD_HC_SubmitRequest+0x94>)
 8004eec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ef0:	08004f01 	.word	0x08004f01
 8004ef4:	08005081 	.word	0x08005081
 8004ef8:	08004f6d 	.word	0x08004f6d
 8004efc:	08004ff7 	.word	0x08004ff7
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8004f00:	7c3b      	ldrb	r3, [r7, #16]
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	f040 80c9 	bne.w	800509a <HAL_HCD_HC_SubmitRequest+0x23e>
 8004f08:	78bb      	ldrb	r3, [r7, #2]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	f040 80c5 	bne.w	800509a <HAL_HCD_HC_SubmitRequest+0x23e>
      {
        if (length == 0U)
 8004f10:	8b3b      	ldrh	r3, [r7, #24]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d109      	bne.n	8004f2a <HAL_HCD_HC_SubmitRequest+0xce>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8004f16:	78fa      	ldrb	r2, [r7, #3]
 8004f18:	6879      	ldr	r1, [r7, #4]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	4413      	add	r3, r2
 8004f20:	00db      	lsls	r3, r3, #3
 8004f22:	440b      	add	r3, r1
 8004f24:	3351      	adds	r3, #81	; 0x51
 8004f26:	2201      	movs	r2, #1
 8004f28:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004f2a:	78fa      	ldrb	r2, [r7, #3]
 8004f2c:	6879      	ldr	r1, [r7, #4]
 8004f2e:	4613      	mov	r3, r2
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4413      	add	r3, r2
 8004f34:	00db      	lsls	r3, r3, #3
 8004f36:	440b      	add	r3, r1
 8004f38:	3351      	adds	r3, #81	; 0x51
 8004f3a:	781b      	ldrb	r3, [r3, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d10a      	bne.n	8004f56 <HAL_HCD_HC_SubmitRequest+0xfa>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004f40:	78fa      	ldrb	r2, [r7, #3]
 8004f42:	6879      	ldr	r1, [r7, #4]
 8004f44:	4613      	mov	r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	4413      	add	r3, r2
 8004f4a:	00db      	lsls	r3, r3, #3
 8004f4c:	440b      	add	r3, r1
 8004f4e:	3342      	adds	r3, #66	; 0x42
 8004f50:	2200      	movs	r2, #0
 8004f52:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8004f54:	e0a1      	b.n	800509a <HAL_HCD_HC_SubmitRequest+0x23e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004f56:	78fa      	ldrb	r2, [r7, #3]
 8004f58:	6879      	ldr	r1, [r7, #4]
 8004f5a:	4613      	mov	r3, r2
 8004f5c:	009b      	lsls	r3, r3, #2
 8004f5e:	4413      	add	r3, r2
 8004f60:	00db      	lsls	r3, r3, #3
 8004f62:	440b      	add	r3, r1
 8004f64:	3342      	adds	r3, #66	; 0x42
 8004f66:	2202      	movs	r2, #2
 8004f68:	701a      	strb	r2, [r3, #0]
      break;
 8004f6a:	e096      	b.n	800509a <HAL_HCD_HC_SubmitRequest+0x23e>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8004f6c:	78bb      	ldrb	r3, [r7, #2]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d120      	bne.n	8004fb4 <HAL_HCD_HC_SubmitRequest+0x158>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004f72:	78fa      	ldrb	r2, [r7, #3]
 8004f74:	6879      	ldr	r1, [r7, #4]
 8004f76:	4613      	mov	r3, r2
 8004f78:	009b      	lsls	r3, r3, #2
 8004f7a:	4413      	add	r3, r2
 8004f7c:	00db      	lsls	r3, r3, #3
 8004f7e:	440b      	add	r3, r1
 8004f80:	3351      	adds	r3, #81	; 0x51
 8004f82:	781b      	ldrb	r3, [r3, #0]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d10a      	bne.n	8004f9e <HAL_HCD_HC_SubmitRequest+0x142>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004f88:	78fa      	ldrb	r2, [r7, #3]
 8004f8a:	6879      	ldr	r1, [r7, #4]
 8004f8c:	4613      	mov	r3, r2
 8004f8e:	009b      	lsls	r3, r3, #2
 8004f90:	4413      	add	r3, r2
 8004f92:	00db      	lsls	r3, r3, #3
 8004f94:	440b      	add	r3, r1
 8004f96:	3342      	adds	r3, #66	; 0x42
 8004f98:	2200      	movs	r2, #0
 8004f9a:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8004f9c:	e07e      	b.n	800509c <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004f9e:	78fa      	ldrb	r2, [r7, #3]
 8004fa0:	6879      	ldr	r1, [r7, #4]
 8004fa2:	4613      	mov	r3, r2
 8004fa4:	009b      	lsls	r3, r3, #2
 8004fa6:	4413      	add	r3, r2
 8004fa8:	00db      	lsls	r3, r3, #3
 8004faa:	440b      	add	r3, r1
 8004fac:	3342      	adds	r3, #66	; 0x42
 8004fae:	2202      	movs	r2, #2
 8004fb0:	701a      	strb	r2, [r3, #0]
      break;
 8004fb2:	e073      	b.n	800509c <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8004fb4:	78fa      	ldrb	r2, [r7, #3]
 8004fb6:	6879      	ldr	r1, [r7, #4]
 8004fb8:	4613      	mov	r3, r2
 8004fba:	009b      	lsls	r3, r3, #2
 8004fbc:	4413      	add	r3, r2
 8004fbe:	00db      	lsls	r3, r3, #3
 8004fc0:	440b      	add	r3, r1
 8004fc2:	3350      	adds	r3, #80	; 0x50
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d10a      	bne.n	8004fe0 <HAL_HCD_HC_SubmitRequest+0x184>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8004fca:	78fa      	ldrb	r2, [r7, #3]
 8004fcc:	6879      	ldr	r1, [r7, #4]
 8004fce:	4613      	mov	r3, r2
 8004fd0:	009b      	lsls	r3, r3, #2
 8004fd2:	4413      	add	r3, r2
 8004fd4:	00db      	lsls	r3, r3, #3
 8004fd6:	440b      	add	r3, r1
 8004fd8:	3342      	adds	r3, #66	; 0x42
 8004fda:	2200      	movs	r2, #0
 8004fdc:	701a      	strb	r2, [r3, #0]
      break;
 8004fde:	e05d      	b.n	800509c <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8004fe0:	78fa      	ldrb	r2, [r7, #3]
 8004fe2:	6879      	ldr	r1, [r7, #4]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4413      	add	r3, r2
 8004fea:	00db      	lsls	r3, r3, #3
 8004fec:	440b      	add	r3, r1
 8004fee:	3342      	adds	r3, #66	; 0x42
 8004ff0:	2202      	movs	r2, #2
 8004ff2:	701a      	strb	r2, [r3, #0]
      break;
 8004ff4:	e052      	b.n	800509c <HAL_HCD_HC_SubmitRequest+0x240>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8004ff6:	78bb      	ldrb	r3, [r7, #2]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d120      	bne.n	800503e <HAL_HCD_HC_SubmitRequest+0x1e2>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8004ffc:	78fa      	ldrb	r2, [r7, #3]
 8004ffe:	6879      	ldr	r1, [r7, #4]
 8005000:	4613      	mov	r3, r2
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	4413      	add	r3, r2
 8005006:	00db      	lsls	r3, r3, #3
 8005008:	440b      	add	r3, r1
 800500a:	3351      	adds	r3, #81	; 0x51
 800500c:	781b      	ldrb	r3, [r3, #0]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10a      	bne.n	8005028 <HAL_HCD_HC_SubmitRequest+0x1cc>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005012:	78fa      	ldrb	r2, [r7, #3]
 8005014:	6879      	ldr	r1, [r7, #4]
 8005016:	4613      	mov	r3, r2
 8005018:	009b      	lsls	r3, r3, #2
 800501a:	4413      	add	r3, r2
 800501c:	00db      	lsls	r3, r3, #3
 800501e:	440b      	add	r3, r1
 8005020:	3342      	adds	r3, #66	; 0x42
 8005022:	2200      	movs	r2, #0
 8005024:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005026:	e039      	b.n	800509c <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005028:	78fa      	ldrb	r2, [r7, #3]
 800502a:	6879      	ldr	r1, [r7, #4]
 800502c:	4613      	mov	r3, r2
 800502e:	009b      	lsls	r3, r3, #2
 8005030:	4413      	add	r3, r2
 8005032:	00db      	lsls	r3, r3, #3
 8005034:	440b      	add	r3, r1
 8005036:	3342      	adds	r3, #66	; 0x42
 8005038:	2202      	movs	r2, #2
 800503a:	701a      	strb	r2, [r3, #0]
      break;
 800503c:	e02e      	b.n	800509c <HAL_HCD_HC_SubmitRequest+0x240>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 800503e:	78fa      	ldrb	r2, [r7, #3]
 8005040:	6879      	ldr	r1, [r7, #4]
 8005042:	4613      	mov	r3, r2
 8005044:	009b      	lsls	r3, r3, #2
 8005046:	4413      	add	r3, r2
 8005048:	00db      	lsls	r3, r3, #3
 800504a:	440b      	add	r3, r1
 800504c:	3350      	adds	r3, #80	; 0x50
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10a      	bne.n	800506a <HAL_HCD_HC_SubmitRequest+0x20e>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005054:	78fa      	ldrb	r2, [r7, #3]
 8005056:	6879      	ldr	r1, [r7, #4]
 8005058:	4613      	mov	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	4413      	add	r3, r2
 800505e:	00db      	lsls	r3, r3, #3
 8005060:	440b      	add	r3, r1
 8005062:	3342      	adds	r3, #66	; 0x42
 8005064:	2200      	movs	r2, #0
 8005066:	701a      	strb	r2, [r3, #0]
      break;
 8005068:	e018      	b.n	800509c <HAL_HCD_HC_SubmitRequest+0x240>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800506a:	78fa      	ldrb	r2, [r7, #3]
 800506c:	6879      	ldr	r1, [r7, #4]
 800506e:	4613      	mov	r3, r2
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	4413      	add	r3, r2
 8005074:	00db      	lsls	r3, r3, #3
 8005076:	440b      	add	r3, r1
 8005078:	3342      	adds	r3, #66	; 0x42
 800507a:	2202      	movs	r2, #2
 800507c:	701a      	strb	r2, [r3, #0]
      break;
 800507e:	e00d      	b.n	800509c <HAL_HCD_HC_SubmitRequest+0x240>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005080:	78fa      	ldrb	r2, [r7, #3]
 8005082:	6879      	ldr	r1, [r7, #4]
 8005084:	4613      	mov	r3, r2
 8005086:	009b      	lsls	r3, r3, #2
 8005088:	4413      	add	r3, r2
 800508a:	00db      	lsls	r3, r3, #3
 800508c:	440b      	add	r3, r1
 800508e:	3342      	adds	r3, #66	; 0x42
 8005090:	2200      	movs	r2, #0
 8005092:	701a      	strb	r2, [r3, #0]
      break;
 8005094:	e002      	b.n	800509c <HAL_HCD_HC_SubmitRequest+0x240>

    default:
      break;
 8005096:	bf00      	nop
 8005098:	e000      	b.n	800509c <HAL_HCD_HC_SubmitRequest+0x240>
      break;
 800509a:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800509c:	78fa      	ldrb	r2, [r7, #3]
 800509e:	6879      	ldr	r1, [r7, #4]
 80050a0:	4613      	mov	r3, r2
 80050a2:	009b      	lsls	r3, r3, #2
 80050a4:	4413      	add	r3, r2
 80050a6:	00db      	lsls	r3, r3, #3
 80050a8:	440b      	add	r3, r1
 80050aa:	3344      	adds	r3, #68	; 0x44
 80050ac:	697a      	ldr	r2, [r7, #20]
 80050ae:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80050b0:	78fa      	ldrb	r2, [r7, #3]
 80050b2:	8b39      	ldrh	r1, [r7, #24]
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	4613      	mov	r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	4413      	add	r3, r2
 80050bc:	00db      	lsls	r3, r3, #3
 80050be:	4403      	add	r3, r0
 80050c0:	3348      	adds	r3, #72	; 0x48
 80050c2:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80050c4:	78fa      	ldrb	r2, [r7, #3]
 80050c6:	6879      	ldr	r1, [r7, #4]
 80050c8:	4613      	mov	r3, r2
 80050ca:	009b      	lsls	r3, r3, #2
 80050cc:	4413      	add	r3, r2
 80050ce:	00db      	lsls	r3, r3, #3
 80050d0:	440b      	add	r3, r1
 80050d2:	335c      	adds	r3, #92	; 0x5c
 80050d4:	2200      	movs	r2, #0
 80050d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80050d8:	78fa      	ldrb	r2, [r7, #3]
 80050da:	6879      	ldr	r1, [r7, #4]
 80050dc:	4613      	mov	r3, r2
 80050de:	009b      	lsls	r3, r3, #2
 80050e0:	4413      	add	r3, r2
 80050e2:	00db      	lsls	r3, r3, #3
 80050e4:	440b      	add	r3, r1
 80050e6:	334c      	adds	r3, #76	; 0x4c
 80050e8:	2200      	movs	r2, #0
 80050ea:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80050ec:	78fa      	ldrb	r2, [r7, #3]
 80050ee:	6879      	ldr	r1, [r7, #4]
 80050f0:	4613      	mov	r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	4413      	add	r3, r2
 80050f6:	00db      	lsls	r3, r3, #3
 80050f8:	440b      	add	r3, r1
 80050fa:	3339      	adds	r3, #57	; 0x39
 80050fc:	78fa      	ldrb	r2, [r7, #3]
 80050fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005100:	78fa      	ldrb	r2, [r7, #3]
 8005102:	6879      	ldr	r1, [r7, #4]
 8005104:	4613      	mov	r3, r2
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	4413      	add	r3, r2
 800510a:	00db      	lsls	r3, r3, #3
 800510c:	440b      	add	r3, r1
 800510e:	335d      	adds	r3, #93	; 0x5d
 8005110:	2200      	movs	r2, #0
 8005112:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6818      	ldr	r0, [r3, #0]
 8005118:	78fa      	ldrb	r2, [r7, #3]
 800511a:	4613      	mov	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4413      	add	r3, r2
 8005120:	00db      	lsls	r3, r3, #3
 8005122:	3338      	adds	r3, #56	; 0x38
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	18d1      	adds	r1, r2, r3
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	691b      	ldr	r3, [r3, #16]
 800512c:	b2db      	uxtb	r3, r3
 800512e:	461a      	mov	r2, r3
 8005130:	f005 fa2c 	bl	800a58c <USB_HC_StartXfer>
 8005134:	4603      	mov	r3, r0
}
 8005136:	4618      	mov	r0, r3
 8005138:	3708      	adds	r7, #8
 800513a:	46bd      	mov	sp, r7
 800513c:	bd80      	pop	{r7, pc}
 800513e:	bf00      	nop

08005140 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b086      	sub	sp, #24
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4618      	mov	r0, r3
 8005158:	f004 ff49 	bl	8009fee <USB_GetMode>
 800515c:	4603      	mov	r3, r0
 800515e:	2b01      	cmp	r3, #1
 8005160:	f040 80ef 	bne.w	8005342 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4618      	mov	r0, r3
 800516a:	f004 ff2d 	bl	8009fc8 <USB_ReadInterrupts>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	f000 80e5 	beq.w	8005340 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4618      	mov	r0, r3
 800517c:	f004 ff24 	bl	8009fc8 <USB_ReadInterrupts>
 8005180:	4603      	mov	r3, r0
 8005182:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005186:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800518a:	d104      	bne.n	8005196 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005194:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4618      	mov	r0, r3
 800519c:	f004 ff14 	bl	8009fc8 <USB_ReadInterrupts>
 80051a0:	4603      	mov	r3, r0
 80051a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051a6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051aa:	d104      	bne.n	80051b6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80051b4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4618      	mov	r0, r3
 80051bc:	f004 ff04 	bl	8009fc8 <USB_ReadInterrupts>
 80051c0:	4603      	mov	r3, r0
 80051c2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80051c6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80051ca:	d104      	bne.n	80051d6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80051d4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4618      	mov	r0, r3
 80051dc:	f004 fef4 	bl	8009fc8 <USB_ReadInterrupts>
 80051e0:	4603      	mov	r3, r0
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	2b02      	cmp	r3, #2
 80051e8:	d103      	bne.n	80051f2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	2202      	movs	r2, #2
 80051f0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	4618      	mov	r0, r3
 80051f8:	f004 fee6 	bl	8009fc8 <USB_ReadInterrupts>
 80051fc:	4603      	mov	r3, r0
 80051fe:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005202:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005206:	d115      	bne.n	8005234 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005210:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	f003 0301 	and.w	r3, r3, #1
 800521e:	2b00      	cmp	r3, #0
 8005220:	d108      	bne.n	8005234 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f00a f94c 	bl	800f4c0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	2101      	movs	r1, #1
 800522e:	4618      	mov	r0, r3
 8005230:	f004 ffdc 	bl	800a1ec <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4618      	mov	r0, r3
 800523a:	f004 fec5 	bl	8009fc8 <USB_ReadInterrupts>
 800523e:	4603      	mov	r3, r0
 8005240:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005244:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005248:	d102      	bne.n	8005250 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f001 f966 	bl	800651c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	4618      	mov	r0, r3
 8005256:	f004 feb7 	bl	8009fc8 <USB_ReadInterrupts>
 800525a:	4603      	mov	r3, r0
 800525c:	f003 0308 	and.w	r3, r3, #8
 8005260:	2b08      	cmp	r3, #8
 8005262:	d106      	bne.n	8005272 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f00a f90f 	bl	800f488 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	2208      	movs	r2, #8
 8005270:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4618      	mov	r0, r3
 8005278:	f004 fea6 	bl	8009fc8 <USB_ReadInterrupts>
 800527c:	4603      	mov	r3, r0
 800527e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005282:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005286:	d138      	bne.n	80052fa <HAL_HCD_IRQHandler+0x1ba>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	4618      	mov	r0, r3
 800528e:	f005 fac3 	bl	800a818 <USB_HC_ReadInterrupt>
 8005292:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005294:	2300      	movs	r3, #0
 8005296:	617b      	str	r3, [r7, #20]
 8005298:	e025      	b.n	80052e6 <HAL_HCD_IRQHandler+0x1a6>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	f003 030f 	and.w	r3, r3, #15
 80052a0:	68ba      	ldr	r2, [r7, #8]
 80052a2:	fa22 f303 	lsr.w	r3, r2, r3
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d018      	beq.n	80052e0 <HAL_HCD_IRQHandler+0x1a0>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	015a      	lsls	r2, r3, #5
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	4413      	add	r3, r2
 80052b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80052c0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052c4:	d106      	bne.n	80052d4 <HAL_HCD_IRQHandler+0x194>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	b2db      	uxtb	r3, r3
 80052ca:	4619      	mov	r1, r3
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f000 f8cf 	bl	8005470 <HCD_HC_IN_IRQHandler>
 80052d2:	e005      	b.n	80052e0 <HAL_HCD_IRQHandler+0x1a0>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 80052d4:	697b      	ldr	r3, [r7, #20]
 80052d6:	b2db      	uxtb	r3, r3
 80052d8:	4619      	mov	r1, r3
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f000 fcfd 	bl	8005cda <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80052e0:	697b      	ldr	r3, [r7, #20]
 80052e2:	3301      	adds	r3, #1
 80052e4:	617b      	str	r3, [r7, #20]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	697a      	ldr	r2, [r7, #20]
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d3d4      	bcc.n	800529a <HAL_HCD_IRQHandler+0x15a>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80052f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4618      	mov	r0, r3
 8005300:	f004 fe62 	bl	8009fc8 <USB_ReadInterrupts>
 8005304:	4603      	mov	r3, r0
 8005306:	f003 0310 	and.w	r3, r3, #16
 800530a:	2b10      	cmp	r3, #16
 800530c:	d101      	bne.n	8005312 <HAL_HCD_IRQHandler+0x1d2>
 800530e:	2301      	movs	r3, #1
 8005310:	e000      	b.n	8005314 <HAL_HCD_IRQHandler+0x1d4>
 8005312:	2300      	movs	r3, #0
 8005314:	2b00      	cmp	r3, #0
 8005316:	d014      	beq.n	8005342 <HAL_HCD_IRQHandler+0x202>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	699a      	ldr	r2, [r3, #24]
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f022 0210 	bic.w	r2, r2, #16
 8005326:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f001 f84b 	bl	80063c4 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	699a      	ldr	r2, [r3, #24]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f042 0210 	orr.w	r2, r2, #16
 800533c:	619a      	str	r2, [r3, #24]
 800533e:	e000      	b.n	8005342 <HAL_HCD_IRQHandler+0x202>
      return;
 8005340:	bf00      	nop
    }
  }
}
 8005342:	3718      	adds	r7, #24
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}

08005348 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b082      	sub	sp, #8
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005356:	2b01      	cmp	r3, #1
 8005358:	d101      	bne.n	800535e <HAL_HCD_Start+0x16>
 800535a:	2302      	movs	r3, #2
 800535c:	e013      	b.n	8005386 <HAL_HCD_Start+0x3e>
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4618      	mov	r0, r3
 800536c:	f004 fd3a 	bl	8009de4 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2101      	movs	r1, #1
 8005376:	4618      	mov	r0, r3
 8005378:	f004 ff9c 	bl	800a2b4 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	3708      	adds	r7, #8
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}

0800538e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800538e:	b580      	push	{r7, lr}
 8005390:	b082      	sub	sp, #8
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800539c:	2b01      	cmp	r3, #1
 800539e:	d101      	bne.n	80053a4 <HAL_HCD_Stop+0x16>
 80053a0:	2302      	movs	r3, #2
 80053a2:	e00d      	b.n	80053c0 <HAL_HCD_Stop+0x32>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2201      	movs	r2, #1
 80053a8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	4618      	mov	r0, r3
 80053b2:	f005 fb7d 	bl	800aab0 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return HAL_OK;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3708      	adds	r7, #8
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4618      	mov	r0, r3
 80053d6:	f004 ff43 	bl	800a260 <USB_ResetPort>
 80053da:	4603      	mov	r3, r0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3708      	adds	r7, #8
 80053e0:	46bd      	mov	sp, r7
 80053e2:	bd80      	pop	{r7, pc}

080053e4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b083      	sub	sp, #12
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	460b      	mov	r3, r1
 80053ee:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80053f0:	78fa      	ldrb	r2, [r7, #3]
 80053f2:	6879      	ldr	r1, [r7, #4]
 80053f4:	4613      	mov	r3, r2
 80053f6:	009b      	lsls	r3, r3, #2
 80053f8:	4413      	add	r3, r2
 80053fa:	00db      	lsls	r3, r3, #3
 80053fc:	440b      	add	r3, r1
 80053fe:	335c      	adds	r3, #92	; 0x5c
 8005400:	781b      	ldrb	r3, [r3, #0]
}
 8005402:	4618      	mov	r0, r3
 8005404:	370c      	adds	r7, #12
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr

0800540e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800540e:	b480      	push	{r7}
 8005410:	b083      	sub	sp, #12
 8005412:	af00      	add	r7, sp, #0
 8005414:	6078      	str	r0, [r7, #4]
 8005416:	460b      	mov	r3, r1
 8005418:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800541a:	78fa      	ldrb	r2, [r7, #3]
 800541c:	6879      	ldr	r1, [r7, #4]
 800541e:	4613      	mov	r3, r2
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	4413      	add	r3, r2
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	440b      	add	r3, r1
 8005428:	334c      	adds	r3, #76	; 0x4c
 800542a:	681b      	ldr	r3, [r3, #0]
}
 800542c:	4618      	mov	r0, r3
 800542e:	370c      	adds	r7, #12
 8005430:	46bd      	mov	sp, r7
 8005432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005436:	4770      	bx	lr

08005438 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b082      	sub	sp, #8
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	4618      	mov	r0, r3
 8005446:	f004 ff85 	bl	800a354 <USB_GetCurrentFrame>
 800544a:	4603      	mov	r3, r0
}
 800544c:	4618      	mov	r0, r3
 800544e:	3708      	adds	r7, #8
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}

08005454 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b082      	sub	sp, #8
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	4618      	mov	r0, r3
 8005462:	f004 ff60 	bl	800a326 <USB_GetHostSpeed>
 8005466:	4603      	mov	r3, r0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3708      	adds	r7, #8
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}

08005470 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005470:	b580      	push	{r7, lr}
 8005472:	b086      	sub	sp, #24
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	460b      	mov	r3, r1
 800547a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005486:	78fb      	ldrb	r3, [r7, #3]
 8005488:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	015a      	lsls	r2, r3, #5
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	4413      	add	r3, r2
 8005492:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f003 0304 	and.w	r3, r3, #4
 800549c:	2b04      	cmp	r3, #4
 800549e:	d119      	bne.n	80054d4 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	015a      	lsls	r2, r3, #5
 80054a4:	693b      	ldr	r3, [r7, #16]
 80054a6:	4413      	add	r3, r2
 80054a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054ac:	461a      	mov	r2, r3
 80054ae:	2304      	movs	r3, #4
 80054b0:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	015a      	lsls	r2, r3, #5
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	4413      	add	r3, r2
 80054ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	0151      	lsls	r1, r2, #5
 80054c4:	693a      	ldr	r2, [r7, #16]
 80054c6:	440a      	add	r2, r1
 80054c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80054cc:	f043 0302 	orr.w	r3, r3, #2
 80054d0:	60d3      	str	r3, [r2, #12]
 80054d2:	e0ce      	b.n	8005672 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	015a      	lsls	r2, r3, #5
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	4413      	add	r3, r2
 80054dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80054ea:	d12c      	bne.n	8005546 <HCD_HC_IN_IRQHandler+0xd6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	015a      	lsls	r2, r3, #5
 80054f0:	693b      	ldr	r3, [r7, #16]
 80054f2:	4413      	add	r3, r2
 80054f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80054f8:	461a      	mov	r2, r3
 80054fa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80054fe:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8005500:	6879      	ldr	r1, [r7, #4]
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	4613      	mov	r3, r2
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	4413      	add	r3, r2
 800550a:	00db      	lsls	r3, r3, #3
 800550c:	440b      	add	r3, r1
 800550e:	335d      	adds	r3, #93	; 0x5d
 8005510:	2207      	movs	r2, #7
 8005512:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	015a      	lsls	r2, r3, #5
 8005518:	693b      	ldr	r3, [r7, #16]
 800551a:	4413      	add	r3, r2
 800551c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	0151      	lsls	r1, r2, #5
 8005526:	693a      	ldr	r2, [r7, #16]
 8005528:	440a      	add	r2, r1
 800552a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800552e:	f043 0302 	orr.w	r3, r3, #2
 8005532:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	b2d2      	uxtb	r2, r2
 800553c:	4611      	mov	r1, r2
 800553e:	4618      	mov	r0, r3
 8005540:	f005 f97b 	bl	800a83a <USB_HC_Halt>
 8005544:	e095      	b.n	8005672 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	015a      	lsls	r2, r3, #5
 800554a:	693b      	ldr	r3, [r7, #16]
 800554c:	4413      	add	r3, r2
 800554e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f003 0320 	and.w	r3, r3, #32
 8005558:	2b20      	cmp	r3, #32
 800555a:	d109      	bne.n	8005570 <HCD_HC_IN_IRQHandler+0x100>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	015a      	lsls	r2, r3, #5
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	4413      	add	r3, r2
 8005564:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005568:	461a      	mov	r2, r3
 800556a:	2320      	movs	r3, #32
 800556c:	6093      	str	r3, [r2, #8]
 800556e:	e080      	b.n	8005672 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	015a      	lsls	r2, r3, #5
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	4413      	add	r3, r2
 8005578:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f003 0308 	and.w	r3, r3, #8
 8005582:	2b08      	cmp	r3, #8
 8005584:	d134      	bne.n	80055f0 <HCD_HC_IN_IRQHandler+0x180>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	015a      	lsls	r2, r3, #5
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	4413      	add	r3, r2
 800558e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005592:	68db      	ldr	r3, [r3, #12]
 8005594:	68fa      	ldr	r2, [r7, #12]
 8005596:	0151      	lsls	r1, r2, #5
 8005598:	693a      	ldr	r2, [r7, #16]
 800559a:	440a      	add	r2, r1
 800559c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055a0:	f043 0302 	orr.w	r3, r3, #2
 80055a4:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 80055a6:	6879      	ldr	r1, [r7, #4]
 80055a8:	68fa      	ldr	r2, [r7, #12]
 80055aa:	4613      	mov	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	4413      	add	r3, r2
 80055b0:	00db      	lsls	r3, r3, #3
 80055b2:	440b      	add	r3, r1
 80055b4:	335d      	adds	r3, #93	; 0x5d
 80055b6:	2205      	movs	r2, #5
 80055b8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	015a      	lsls	r2, r3, #5
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	4413      	add	r3, r2
 80055c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055c6:	461a      	mov	r2, r3
 80055c8:	2310      	movs	r3, #16
 80055ca:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	015a      	lsls	r2, r3, #5
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	4413      	add	r3, r2
 80055d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055d8:	461a      	mov	r2, r3
 80055da:	2308      	movs	r3, #8
 80055dc:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	b2d2      	uxtb	r2, r2
 80055e6:	4611      	mov	r1, r2
 80055e8:	4618      	mov	r0, r3
 80055ea:	f005 f926 	bl	800a83a <USB_HC_Halt>
 80055ee:	e040      	b.n	8005672 <HCD_HC_IN_IRQHandler+0x202>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	015a      	lsls	r2, r3, #5
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	4413      	add	r3, r2
 80055f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055fc:	689b      	ldr	r3, [r3, #8]
 80055fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005602:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005606:	d134      	bne.n	8005672 <HCD_HC_IN_IRQHandler+0x202>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	015a      	lsls	r2, r3, #5
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	4413      	add	r3, r2
 8005610:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005614:	68db      	ldr	r3, [r3, #12]
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	0151      	lsls	r1, r2, #5
 800561a:	693a      	ldr	r2, [r7, #16]
 800561c:	440a      	add	r2, r1
 800561e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005622:	f043 0302 	orr.w	r3, r3, #2
 8005626:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	68fa      	ldr	r2, [r7, #12]
 800562e:	b2d2      	uxtb	r2, r2
 8005630:	4611      	mov	r1, r2
 8005632:	4618      	mov	r0, r3
 8005634:	f005 f901 	bl	800a83a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	015a      	lsls	r2, r3, #5
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	4413      	add	r3, r2
 8005640:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005644:	461a      	mov	r2, r3
 8005646:	2310      	movs	r3, #16
 8005648:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800564a:	6879      	ldr	r1, [r7, #4]
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	4613      	mov	r3, r2
 8005650:	009b      	lsls	r3, r3, #2
 8005652:	4413      	add	r3, r2
 8005654:	00db      	lsls	r3, r3, #3
 8005656:	440b      	add	r3, r1
 8005658:	335d      	adds	r3, #93	; 0x5d
 800565a:	2208      	movs	r2, #8
 800565c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	015a      	lsls	r2, r3, #5
 8005662:	693b      	ldr	r3, [r7, #16]
 8005664:	4413      	add	r3, r2
 8005666:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800566a:	461a      	mov	r2, r3
 800566c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005670:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	015a      	lsls	r2, r3, #5
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	4413      	add	r3, r2
 800567a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005684:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005688:	d122      	bne.n	80056d0 <HCD_HC_IN_IRQHandler+0x260>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	015a      	lsls	r2, r3, #5
 800568e:	693b      	ldr	r3, [r7, #16]
 8005690:	4413      	add	r3, r2
 8005692:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	68fa      	ldr	r2, [r7, #12]
 800569a:	0151      	lsls	r1, r2, #5
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	440a      	add	r2, r1
 80056a0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056a4:	f043 0302 	orr.w	r3, r3, #2
 80056a8:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68fa      	ldr	r2, [r7, #12]
 80056b0:	b2d2      	uxtb	r2, r2
 80056b2:	4611      	mov	r1, r2
 80056b4:	4618      	mov	r0, r3
 80056b6:	f005 f8c0 	bl	800a83a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	015a      	lsls	r2, r3, #5
 80056be:	693b      	ldr	r3, [r7, #16]
 80056c0:	4413      	add	r3, r2
 80056c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056c6:	461a      	mov	r2, r3
 80056c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056cc:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80056ce:	e300      	b.n	8005cd2 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	015a      	lsls	r2, r3, #5
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	4413      	add	r3, r2
 80056d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056dc:	689b      	ldr	r3, [r3, #8]
 80056de:	f003 0301 	and.w	r3, r3, #1
 80056e2:	2b01      	cmp	r3, #1
 80056e4:	f040 80fd 	bne.w	80058e2 <HCD_HC_IN_IRQHandler+0x472>
    if (hhcd->Init.dma_enable != 0U)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	691b      	ldr	r3, [r3, #16]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d01b      	beq.n	8005728 <HCD_HC_IN_IRQHandler+0x2b8>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 80056f0:	6879      	ldr	r1, [r7, #4]
 80056f2:	68fa      	ldr	r2, [r7, #12]
 80056f4:	4613      	mov	r3, r2
 80056f6:	009b      	lsls	r3, r3, #2
 80056f8:	4413      	add	r3, r2
 80056fa:	00db      	lsls	r3, r3, #3
 80056fc:	440b      	add	r3, r1
 80056fe:	3348      	adds	r3, #72	; 0x48
 8005700:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	0159      	lsls	r1, r3, #5
 8005706:	693b      	ldr	r3, [r7, #16]
 8005708:	440b      	add	r3, r1
 800570a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800570e:	691b      	ldr	r3, [r3, #16]
 8005710:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].xfer_len - \
 8005714:	1ad1      	subs	r1, r2, r3
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	68fa      	ldr	r2, [r7, #12]
 800571a:	4613      	mov	r3, r2
 800571c:	009b      	lsls	r3, r3, #2
 800571e:	4413      	add	r3, r2
 8005720:	00db      	lsls	r3, r3, #3
 8005722:	4403      	add	r3, r0
 8005724:	334c      	adds	r3, #76	; 0x4c
 8005726:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005728:	6879      	ldr	r1, [r7, #4]
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	4613      	mov	r3, r2
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	4413      	add	r3, r2
 8005732:	00db      	lsls	r3, r3, #3
 8005734:	440b      	add	r3, r1
 8005736:	335d      	adds	r3, #93	; 0x5d
 8005738:	2201      	movs	r2, #1
 800573a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800573c:	6879      	ldr	r1, [r7, #4]
 800573e:	68fa      	ldr	r2, [r7, #12]
 8005740:	4613      	mov	r3, r2
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	4413      	add	r3, r2
 8005746:	00db      	lsls	r3, r3, #3
 8005748:	440b      	add	r3, r1
 800574a:	3358      	adds	r3, #88	; 0x58
 800574c:	2200      	movs	r2, #0
 800574e:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	015a      	lsls	r2, r3, #5
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	4413      	add	r3, r2
 8005758:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800575c:	461a      	mov	r2, r3
 800575e:	2301      	movs	r3, #1
 8005760:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005762:	6879      	ldr	r1, [r7, #4]
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	4613      	mov	r3, r2
 8005768:	009b      	lsls	r3, r3, #2
 800576a:	4413      	add	r3, r2
 800576c:	00db      	lsls	r3, r3, #3
 800576e:	440b      	add	r3, r1
 8005770:	333f      	adds	r3, #63	; 0x3f
 8005772:	781b      	ldrb	r3, [r3, #0]
 8005774:	2b00      	cmp	r3, #0
 8005776:	d00a      	beq.n	800578e <HCD_HC_IN_IRQHandler+0x31e>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005778:	6879      	ldr	r1, [r7, #4]
 800577a:	68fa      	ldr	r2, [r7, #12]
 800577c:	4613      	mov	r3, r2
 800577e:	009b      	lsls	r3, r3, #2
 8005780:	4413      	add	r3, r2
 8005782:	00db      	lsls	r3, r3, #3
 8005784:	440b      	add	r3, r1
 8005786:	333f      	adds	r3, #63	; 0x3f
 8005788:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800578a:	2b02      	cmp	r3, #2
 800578c:	d121      	bne.n	80057d2 <HCD_HC_IN_IRQHandler+0x362>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	015a      	lsls	r2, r3, #5
 8005792:	693b      	ldr	r3, [r7, #16]
 8005794:	4413      	add	r3, r2
 8005796:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800579a:	68db      	ldr	r3, [r3, #12]
 800579c:	68fa      	ldr	r2, [r7, #12]
 800579e:	0151      	lsls	r1, r2, #5
 80057a0:	693a      	ldr	r2, [r7, #16]
 80057a2:	440a      	add	r2, r1
 80057a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057a8:	f043 0302 	orr.w	r3, r3, #2
 80057ac:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	68fa      	ldr	r2, [r7, #12]
 80057b4:	b2d2      	uxtb	r2, r2
 80057b6:	4611      	mov	r1, r2
 80057b8:	4618      	mov	r0, r3
 80057ba:	f005 f83e 	bl	800a83a <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	015a      	lsls	r2, r3, #5
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	4413      	add	r3, r2
 80057c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057ca:	461a      	mov	r2, r3
 80057cc:	2310      	movs	r3, #16
 80057ce:	6093      	str	r3, [r2, #8]
 80057d0:	e070      	b.n	80058b4 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80057d2:	6879      	ldr	r1, [r7, #4]
 80057d4:	68fa      	ldr	r2, [r7, #12]
 80057d6:	4613      	mov	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	4413      	add	r3, r2
 80057dc:	00db      	lsls	r3, r3, #3
 80057de:	440b      	add	r3, r1
 80057e0:	333f      	adds	r3, #63	; 0x3f
 80057e2:	781b      	ldrb	r3, [r3, #0]
 80057e4:	2b03      	cmp	r3, #3
 80057e6:	d12a      	bne.n	800583e <HCD_HC_IN_IRQHandler+0x3ce>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	015a      	lsls	r2, r3, #5
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	4413      	add	r3, r2
 80057f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	68fa      	ldr	r2, [r7, #12]
 80057f8:	0151      	lsls	r1, r2, #5
 80057fa:	693a      	ldr	r2, [r7, #16]
 80057fc:	440a      	add	r2, r1
 80057fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005802:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005806:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005808:	6879      	ldr	r1, [r7, #4]
 800580a:	68fa      	ldr	r2, [r7, #12]
 800580c:	4613      	mov	r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	4413      	add	r3, r2
 8005812:	00db      	lsls	r3, r3, #3
 8005814:	440b      	add	r3, r1
 8005816:	335c      	adds	r3, #92	; 0x5c
 8005818:	2201      	movs	r2, #1
 800581a:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	b2d8      	uxtb	r0, r3
 8005820:	6879      	ldr	r1, [r7, #4]
 8005822:	68fa      	ldr	r2, [r7, #12]
 8005824:	4613      	mov	r3, r2
 8005826:	009b      	lsls	r3, r3, #2
 8005828:	4413      	add	r3, r2
 800582a:	00db      	lsls	r3, r3, #3
 800582c:	440b      	add	r3, r1
 800582e:	335c      	adds	r3, #92	; 0x5c
 8005830:	781b      	ldrb	r3, [r3, #0]
 8005832:	461a      	mov	r2, r3
 8005834:	4601      	mov	r1, r0
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f009 fe50 	bl	800f4dc <HAL_HCD_HC_NotifyURBChange_Callback>
 800583c:	e03a      	b.n	80058b4 <HCD_HC_IN_IRQHandler+0x444>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 800583e:	6879      	ldr	r1, [r7, #4]
 8005840:	68fa      	ldr	r2, [r7, #12]
 8005842:	4613      	mov	r3, r2
 8005844:	009b      	lsls	r3, r3, #2
 8005846:	4413      	add	r3, r2
 8005848:	00db      	lsls	r3, r3, #3
 800584a:	440b      	add	r3, r1
 800584c:	333f      	adds	r3, #63	; 0x3f
 800584e:	781b      	ldrb	r3, [r3, #0]
 8005850:	2b01      	cmp	r3, #1
 8005852:	d12f      	bne.n	80058b4 <HCD_HC_IN_IRQHandler+0x444>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005854:	6879      	ldr	r1, [r7, #4]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	4613      	mov	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	4413      	add	r3, r2
 800585e:	00db      	lsls	r3, r3, #3
 8005860:	440b      	add	r3, r1
 8005862:	335c      	adds	r3, #92	; 0x5c
 8005864:	2201      	movs	r2, #1
 8005866:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8005868:	6879      	ldr	r1, [r7, #4]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	4613      	mov	r3, r2
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	4413      	add	r3, r2
 8005872:	00db      	lsls	r3, r3, #3
 8005874:	440b      	add	r3, r1
 8005876:	3350      	adds	r3, #80	; 0x50
 8005878:	781b      	ldrb	r3, [r3, #0]
 800587a:	f083 0301 	eor.w	r3, r3, #1
 800587e:	b2d8      	uxtb	r0, r3
 8005880:	6879      	ldr	r1, [r7, #4]
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	4613      	mov	r3, r2
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4413      	add	r3, r2
 800588a:	00db      	lsls	r3, r3, #3
 800588c:	440b      	add	r3, r1
 800588e:	3350      	adds	r3, #80	; 0x50
 8005890:	4602      	mov	r2, r0
 8005892:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	b2d8      	uxtb	r0, r3
 8005898:	6879      	ldr	r1, [r7, #4]
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	4613      	mov	r3, r2
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	4413      	add	r3, r2
 80058a2:	00db      	lsls	r3, r3, #3
 80058a4:	440b      	add	r3, r1
 80058a6:	335c      	adds	r3, #92	; 0x5c
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	461a      	mov	r2, r3
 80058ac:	4601      	mov	r1, r0
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f009 fe14 	bl	800f4dc <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 80058b4:	6879      	ldr	r1, [r7, #4]
 80058b6:	68fa      	ldr	r2, [r7, #12]
 80058b8:	4613      	mov	r3, r2
 80058ba:	009b      	lsls	r3, r3, #2
 80058bc:	4413      	add	r3, r2
 80058be:	00db      	lsls	r3, r3, #3
 80058c0:	440b      	add	r3, r1
 80058c2:	3350      	adds	r3, #80	; 0x50
 80058c4:	781b      	ldrb	r3, [r3, #0]
 80058c6:	f083 0301 	eor.w	r3, r3, #1
 80058ca:	b2d8      	uxtb	r0, r3
 80058cc:	6879      	ldr	r1, [r7, #4]
 80058ce:	68fa      	ldr	r2, [r7, #12]
 80058d0:	4613      	mov	r3, r2
 80058d2:	009b      	lsls	r3, r3, #2
 80058d4:	4413      	add	r3, r2
 80058d6:	00db      	lsls	r3, r3, #3
 80058d8:	440b      	add	r3, r1
 80058da:	3350      	adds	r3, #80	; 0x50
 80058dc:	4602      	mov	r2, r0
 80058de:	701a      	strb	r2, [r3, #0]
}
 80058e0:	e1f7      	b.n	8005cd2 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	015a      	lsls	r2, r3, #5
 80058e6:	693b      	ldr	r3, [r7, #16]
 80058e8:	4413      	add	r3, r2
 80058ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	f003 0302 	and.w	r3, r3, #2
 80058f4:	2b02      	cmp	r3, #2
 80058f6:	f040 811a 	bne.w	8005b2e <HCD_HC_IN_IRQHandler+0x6be>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	015a      	lsls	r2, r3, #5
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	4413      	add	r3, r2
 8005902:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005906:	68db      	ldr	r3, [r3, #12]
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	0151      	lsls	r1, r2, #5
 800590c:	693a      	ldr	r2, [r7, #16]
 800590e:	440a      	add	r2, r1
 8005910:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005914:	f023 0302 	bic.w	r3, r3, #2
 8005918:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800591a:	6879      	ldr	r1, [r7, #4]
 800591c:	68fa      	ldr	r2, [r7, #12]
 800591e:	4613      	mov	r3, r2
 8005920:	009b      	lsls	r3, r3, #2
 8005922:	4413      	add	r3, r2
 8005924:	00db      	lsls	r3, r3, #3
 8005926:	440b      	add	r3, r1
 8005928:	335d      	adds	r3, #93	; 0x5d
 800592a:	781b      	ldrb	r3, [r3, #0]
 800592c:	2b01      	cmp	r3, #1
 800592e:	d10a      	bne.n	8005946 <HCD_HC_IN_IRQHandler+0x4d6>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005930:	6879      	ldr	r1, [r7, #4]
 8005932:	68fa      	ldr	r2, [r7, #12]
 8005934:	4613      	mov	r3, r2
 8005936:	009b      	lsls	r3, r3, #2
 8005938:	4413      	add	r3, r2
 800593a:	00db      	lsls	r3, r3, #3
 800593c:	440b      	add	r3, r1
 800593e:	335c      	adds	r3, #92	; 0x5c
 8005940:	2201      	movs	r2, #1
 8005942:	701a      	strb	r2, [r3, #0]
 8005944:	e0d9      	b.n	8005afa <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005946:	6879      	ldr	r1, [r7, #4]
 8005948:	68fa      	ldr	r2, [r7, #12]
 800594a:	4613      	mov	r3, r2
 800594c:	009b      	lsls	r3, r3, #2
 800594e:	4413      	add	r3, r2
 8005950:	00db      	lsls	r3, r3, #3
 8005952:	440b      	add	r3, r1
 8005954:	335d      	adds	r3, #93	; 0x5d
 8005956:	781b      	ldrb	r3, [r3, #0]
 8005958:	2b05      	cmp	r3, #5
 800595a:	d10a      	bne.n	8005972 <HCD_HC_IN_IRQHandler+0x502>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800595c:	6879      	ldr	r1, [r7, #4]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	4613      	mov	r3, r2
 8005962:	009b      	lsls	r3, r3, #2
 8005964:	4413      	add	r3, r2
 8005966:	00db      	lsls	r3, r3, #3
 8005968:	440b      	add	r3, r1
 800596a:	335c      	adds	r3, #92	; 0x5c
 800596c:	2205      	movs	r2, #5
 800596e:	701a      	strb	r2, [r3, #0]
 8005970:	e0c3      	b.n	8005afa <HCD_HC_IN_IRQHandler+0x68a>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005972:	6879      	ldr	r1, [r7, #4]
 8005974:	68fa      	ldr	r2, [r7, #12]
 8005976:	4613      	mov	r3, r2
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	4413      	add	r3, r2
 800597c:	00db      	lsls	r3, r3, #3
 800597e:	440b      	add	r3, r1
 8005980:	335d      	adds	r3, #93	; 0x5d
 8005982:	781b      	ldrb	r3, [r3, #0]
 8005984:	2b06      	cmp	r3, #6
 8005986:	d00a      	beq.n	800599e <HCD_HC_IN_IRQHandler+0x52e>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005988:	6879      	ldr	r1, [r7, #4]
 800598a:	68fa      	ldr	r2, [r7, #12]
 800598c:	4613      	mov	r3, r2
 800598e:	009b      	lsls	r3, r3, #2
 8005990:	4413      	add	r3, r2
 8005992:	00db      	lsls	r3, r3, #3
 8005994:	440b      	add	r3, r1
 8005996:	335d      	adds	r3, #93	; 0x5d
 8005998:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800599a:	2b08      	cmp	r3, #8
 800599c:	d156      	bne.n	8005a4c <HCD_HC_IN_IRQHandler+0x5dc>
      hhcd->hc[ch_num].ErrCnt++;
 800599e:	6879      	ldr	r1, [r7, #4]
 80059a0:	68fa      	ldr	r2, [r7, #12]
 80059a2:	4613      	mov	r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	4413      	add	r3, r2
 80059a8:	00db      	lsls	r3, r3, #3
 80059aa:	440b      	add	r3, r1
 80059ac:	3358      	adds	r3, #88	; 0x58
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	1c59      	adds	r1, r3, #1
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	68fa      	ldr	r2, [r7, #12]
 80059b6:	4613      	mov	r3, r2
 80059b8:	009b      	lsls	r3, r3, #2
 80059ba:	4413      	add	r3, r2
 80059bc:	00db      	lsls	r3, r3, #3
 80059be:	4403      	add	r3, r0
 80059c0:	3358      	adds	r3, #88	; 0x58
 80059c2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 80059c4:	6879      	ldr	r1, [r7, #4]
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	4613      	mov	r3, r2
 80059ca:	009b      	lsls	r3, r3, #2
 80059cc:	4413      	add	r3, r2
 80059ce:	00db      	lsls	r3, r3, #3
 80059d0:	440b      	add	r3, r1
 80059d2:	3358      	adds	r3, #88	; 0x58
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	2b03      	cmp	r3, #3
 80059d8:	d914      	bls.n	8005a04 <HCD_HC_IN_IRQHandler+0x594>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80059da:	6879      	ldr	r1, [r7, #4]
 80059dc:	68fa      	ldr	r2, [r7, #12]
 80059de:	4613      	mov	r3, r2
 80059e0:	009b      	lsls	r3, r3, #2
 80059e2:	4413      	add	r3, r2
 80059e4:	00db      	lsls	r3, r3, #3
 80059e6:	440b      	add	r3, r1
 80059e8:	3358      	adds	r3, #88	; 0x58
 80059ea:	2200      	movs	r2, #0
 80059ec:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80059ee:	6879      	ldr	r1, [r7, #4]
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	4613      	mov	r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	4413      	add	r3, r2
 80059f8:	00db      	lsls	r3, r3, #3
 80059fa:	440b      	add	r3, r1
 80059fc:	335c      	adds	r3, #92	; 0x5c
 80059fe:	2204      	movs	r2, #4
 8005a00:	701a      	strb	r2, [r3, #0]
 8005a02:	e009      	b.n	8005a18 <HCD_HC_IN_IRQHandler+0x5a8>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005a04:	6879      	ldr	r1, [r7, #4]
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	4413      	add	r3, r2
 8005a0e:	00db      	lsls	r3, r3, #3
 8005a10:	440b      	add	r3, r1
 8005a12:	335c      	adds	r3, #92	; 0x5c
 8005a14:	2202      	movs	r2, #2
 8005a16:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	015a      	lsls	r2, r3, #5
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	4413      	add	r3, r2
 8005a20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005a28:	68bb      	ldr	r3, [r7, #8]
 8005a2a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005a2e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005a30:	68bb      	ldr	r3, [r7, #8]
 8005a32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005a36:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	015a      	lsls	r2, r3, #5
 8005a3c:	693b      	ldr	r3, [r7, #16]
 8005a3e:	4413      	add	r3, r2
 8005a40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a44:	461a      	mov	r2, r3
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	6013      	str	r3, [r2, #0]
 8005a4a:	e056      	b.n	8005afa <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005a4c:	6879      	ldr	r1, [r7, #4]
 8005a4e:	68fa      	ldr	r2, [r7, #12]
 8005a50:	4613      	mov	r3, r2
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	4413      	add	r3, r2
 8005a56:	00db      	lsls	r3, r3, #3
 8005a58:	440b      	add	r3, r1
 8005a5a:	335d      	adds	r3, #93	; 0x5d
 8005a5c:	781b      	ldrb	r3, [r3, #0]
 8005a5e:	2b03      	cmp	r3, #3
 8005a60:	d123      	bne.n	8005aaa <HCD_HC_IN_IRQHandler+0x63a>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005a62:	6879      	ldr	r1, [r7, #4]
 8005a64:	68fa      	ldr	r2, [r7, #12]
 8005a66:	4613      	mov	r3, r2
 8005a68:	009b      	lsls	r3, r3, #2
 8005a6a:	4413      	add	r3, r2
 8005a6c:	00db      	lsls	r3, r3, #3
 8005a6e:	440b      	add	r3, r1
 8005a70:	335c      	adds	r3, #92	; 0x5c
 8005a72:	2202      	movs	r2, #2
 8005a74:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	015a      	lsls	r2, r3, #5
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	4413      	add	r3, r2
 8005a7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005a8c:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005a94:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	015a      	lsls	r2, r3, #5
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	4413      	add	r3, r2
 8005a9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aa2:	461a      	mov	r2, r3
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	6013      	str	r3, [r2, #0]
 8005aa8:	e027      	b.n	8005afa <HCD_HC_IN_IRQHandler+0x68a>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8005aaa:	6879      	ldr	r1, [r7, #4]
 8005aac:	68fa      	ldr	r2, [r7, #12]
 8005aae:	4613      	mov	r3, r2
 8005ab0:	009b      	lsls	r3, r3, #2
 8005ab2:	4413      	add	r3, r2
 8005ab4:	00db      	lsls	r3, r3, #3
 8005ab6:	440b      	add	r3, r1
 8005ab8:	335d      	adds	r3, #93	; 0x5d
 8005aba:	781b      	ldrb	r3, [r3, #0]
 8005abc:	2b07      	cmp	r3, #7
 8005abe:	d11c      	bne.n	8005afa <HCD_HC_IN_IRQHandler+0x68a>
      hhcd->hc[ch_num].ErrCnt++;
 8005ac0:	6879      	ldr	r1, [r7, #4]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	4613      	mov	r3, r2
 8005ac6:	009b      	lsls	r3, r3, #2
 8005ac8:	4413      	add	r3, r2
 8005aca:	00db      	lsls	r3, r3, #3
 8005acc:	440b      	add	r3, r1
 8005ace:	3358      	adds	r3, #88	; 0x58
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	1c59      	adds	r1, r3, #1
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	4613      	mov	r3, r2
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	4413      	add	r3, r2
 8005ade:	00db      	lsls	r3, r3, #3
 8005ae0:	4403      	add	r3, r0
 8005ae2:	3358      	adds	r3, #88	; 0x58
 8005ae4:	6019      	str	r1, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005ae6:	6879      	ldr	r1, [r7, #4]
 8005ae8:	68fa      	ldr	r2, [r7, #12]
 8005aea:	4613      	mov	r3, r2
 8005aec:	009b      	lsls	r3, r3, #2
 8005aee:	4413      	add	r3, r2
 8005af0:	00db      	lsls	r3, r3, #3
 8005af2:	440b      	add	r3, r1
 8005af4:	335c      	adds	r3, #92	; 0x5c
 8005af6:	2204      	movs	r2, #4
 8005af8:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	015a      	lsls	r2, r3, #5
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	4413      	add	r3, r2
 8005b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b06:	461a      	mov	r2, r3
 8005b08:	2302      	movs	r3, #2
 8005b0a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	b2d8      	uxtb	r0, r3
 8005b10:	6879      	ldr	r1, [r7, #4]
 8005b12:	68fa      	ldr	r2, [r7, #12]
 8005b14:	4613      	mov	r3, r2
 8005b16:	009b      	lsls	r3, r3, #2
 8005b18:	4413      	add	r3, r2
 8005b1a:	00db      	lsls	r3, r3, #3
 8005b1c:	440b      	add	r3, r1
 8005b1e:	335c      	adds	r3, #92	; 0x5c
 8005b20:	781b      	ldrb	r3, [r3, #0]
 8005b22:	461a      	mov	r2, r3
 8005b24:	4601      	mov	r1, r0
 8005b26:	6878      	ldr	r0, [r7, #4]
 8005b28:	f009 fcd8 	bl	800f4dc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005b2c:	e0d1      	b.n	8005cd2 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	015a      	lsls	r2, r3, #5
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	4413      	add	r3, r2
 8005b36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b40:	2b80      	cmp	r3, #128	; 0x80
 8005b42:	d13e      	bne.n	8005bc2 <HCD_HC_IN_IRQHandler+0x752>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	015a      	lsls	r2, r3, #5
 8005b48:	693b      	ldr	r3, [r7, #16]
 8005b4a:	4413      	add	r3, r2
 8005b4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	68fa      	ldr	r2, [r7, #12]
 8005b54:	0151      	lsls	r1, r2, #5
 8005b56:	693a      	ldr	r2, [r7, #16]
 8005b58:	440a      	add	r2, r1
 8005b5a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b5e:	f043 0302 	orr.w	r3, r3, #2
 8005b62:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8005b64:	6879      	ldr	r1, [r7, #4]
 8005b66:	68fa      	ldr	r2, [r7, #12]
 8005b68:	4613      	mov	r3, r2
 8005b6a:	009b      	lsls	r3, r3, #2
 8005b6c:	4413      	add	r3, r2
 8005b6e:	00db      	lsls	r3, r3, #3
 8005b70:	440b      	add	r3, r1
 8005b72:	3358      	adds	r3, #88	; 0x58
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	1c59      	adds	r1, r3, #1
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	68fa      	ldr	r2, [r7, #12]
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4413      	add	r3, r2
 8005b82:	00db      	lsls	r3, r3, #3
 8005b84:	4403      	add	r3, r0
 8005b86:	3358      	adds	r3, #88	; 0x58
 8005b88:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8005b8a:	6879      	ldr	r1, [r7, #4]
 8005b8c:	68fa      	ldr	r2, [r7, #12]
 8005b8e:	4613      	mov	r3, r2
 8005b90:	009b      	lsls	r3, r3, #2
 8005b92:	4413      	add	r3, r2
 8005b94:	00db      	lsls	r3, r3, #3
 8005b96:	440b      	add	r3, r1
 8005b98:	335d      	adds	r3, #93	; 0x5d
 8005b9a:	2206      	movs	r2, #6
 8005b9c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	68fa      	ldr	r2, [r7, #12]
 8005ba4:	b2d2      	uxtb	r2, r2
 8005ba6:	4611      	mov	r1, r2
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f004 fe46 	bl	800a83a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	015a      	lsls	r2, r3, #5
 8005bb2:	693b      	ldr	r3, [r7, #16]
 8005bb4:	4413      	add	r3, r2
 8005bb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bba:	461a      	mov	r2, r3
 8005bbc:	2380      	movs	r3, #128	; 0x80
 8005bbe:	6093      	str	r3, [r2, #8]
}
 8005bc0:	e087      	b.n	8005cd2 <HCD_HC_IN_IRQHandler+0x862>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	015a      	lsls	r2, r3, #5
 8005bc6:	693b      	ldr	r3, [r7, #16]
 8005bc8:	4413      	add	r3, r2
 8005bca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bce:	689b      	ldr	r3, [r3, #8]
 8005bd0:	f003 0310 	and.w	r3, r3, #16
 8005bd4:	2b10      	cmp	r3, #16
 8005bd6:	d17c      	bne.n	8005cd2 <HCD_HC_IN_IRQHandler+0x862>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005bd8:	6879      	ldr	r1, [r7, #4]
 8005bda:	68fa      	ldr	r2, [r7, #12]
 8005bdc:	4613      	mov	r3, r2
 8005bde:	009b      	lsls	r3, r3, #2
 8005be0:	4413      	add	r3, r2
 8005be2:	00db      	lsls	r3, r3, #3
 8005be4:	440b      	add	r3, r1
 8005be6:	333f      	adds	r3, #63	; 0x3f
 8005be8:	781b      	ldrb	r3, [r3, #0]
 8005bea:	2b03      	cmp	r3, #3
 8005bec:	d122      	bne.n	8005c34 <HCD_HC_IN_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005bee:	6879      	ldr	r1, [r7, #4]
 8005bf0:	68fa      	ldr	r2, [r7, #12]
 8005bf2:	4613      	mov	r3, r2
 8005bf4:	009b      	lsls	r3, r3, #2
 8005bf6:	4413      	add	r3, r2
 8005bf8:	00db      	lsls	r3, r3, #3
 8005bfa:	440b      	add	r3, r1
 8005bfc:	3358      	adds	r3, #88	; 0x58
 8005bfe:	2200      	movs	r2, #0
 8005c00:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	015a      	lsls	r2, r3, #5
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	4413      	add	r3, r2
 8005c0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c0e:	68db      	ldr	r3, [r3, #12]
 8005c10:	68fa      	ldr	r2, [r7, #12]
 8005c12:	0151      	lsls	r1, r2, #5
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	440a      	add	r2, r1
 8005c18:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c1c:	f043 0302 	orr.w	r3, r3, #2
 8005c20:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	68fa      	ldr	r2, [r7, #12]
 8005c28:	b2d2      	uxtb	r2, r2
 8005c2a:	4611      	mov	r1, r2
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f004 fe04 	bl	800a83a <USB_HC_Halt>
 8005c32:	e045      	b.n	8005cc0 <HCD_HC_IN_IRQHandler+0x850>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005c34:	6879      	ldr	r1, [r7, #4]
 8005c36:	68fa      	ldr	r2, [r7, #12]
 8005c38:	4613      	mov	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	4413      	add	r3, r2
 8005c3e:	00db      	lsls	r3, r3, #3
 8005c40:	440b      	add	r3, r1
 8005c42:	333f      	adds	r3, #63	; 0x3f
 8005c44:	781b      	ldrb	r3, [r3, #0]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00a      	beq.n	8005c60 <HCD_HC_IN_IRQHandler+0x7f0>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005c4a:	6879      	ldr	r1, [r7, #4]
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	4613      	mov	r3, r2
 8005c50:	009b      	lsls	r3, r3, #2
 8005c52:	4413      	add	r3, r2
 8005c54:	00db      	lsls	r3, r3, #3
 8005c56:	440b      	add	r3, r1
 8005c58:	333f      	adds	r3, #63	; 0x3f
 8005c5a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005c5c:	2b02      	cmp	r3, #2
 8005c5e:	d12f      	bne.n	8005cc0 <HCD_HC_IN_IRQHandler+0x850>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8005c60:	6879      	ldr	r1, [r7, #4]
 8005c62:	68fa      	ldr	r2, [r7, #12]
 8005c64:	4613      	mov	r3, r2
 8005c66:	009b      	lsls	r3, r3, #2
 8005c68:	4413      	add	r3, r2
 8005c6a:	00db      	lsls	r3, r3, #3
 8005c6c:	440b      	add	r3, r1
 8005c6e:	3358      	adds	r3, #88	; 0x58
 8005c70:	2200      	movs	r2, #0
 8005c72:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	691b      	ldr	r3, [r3, #16]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d121      	bne.n	8005cc0 <HCD_HC_IN_IRQHandler+0x850>
        hhcd->hc[ch_num].state = HC_NAK;
 8005c7c:	6879      	ldr	r1, [r7, #4]
 8005c7e:	68fa      	ldr	r2, [r7, #12]
 8005c80:	4613      	mov	r3, r2
 8005c82:	009b      	lsls	r3, r3, #2
 8005c84:	4413      	add	r3, r2
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	440b      	add	r3, r1
 8005c8a:	335d      	adds	r3, #93	; 0x5d
 8005c8c:	2203      	movs	r2, #3
 8005c8e:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	015a      	lsls	r2, r3, #5
 8005c94:	693b      	ldr	r3, [r7, #16]
 8005c96:	4413      	add	r3, r2
 8005c98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c9c:	68db      	ldr	r3, [r3, #12]
 8005c9e:	68fa      	ldr	r2, [r7, #12]
 8005ca0:	0151      	lsls	r1, r2, #5
 8005ca2:	693a      	ldr	r2, [r7, #16]
 8005ca4:	440a      	add	r2, r1
 8005ca6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005caa:	f043 0302 	orr.w	r3, r3, #2
 8005cae:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68fa      	ldr	r2, [r7, #12]
 8005cb6:	b2d2      	uxtb	r2, r2
 8005cb8:	4611      	mov	r1, r2
 8005cba:	4618      	mov	r0, r3
 8005cbc:	f004 fdbd 	bl	800a83a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	015a      	lsls	r2, r3, #5
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	4413      	add	r3, r2
 8005cc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ccc:	461a      	mov	r2, r3
 8005cce:	2310      	movs	r3, #16
 8005cd0:	6093      	str	r3, [r2, #8]
}
 8005cd2:	bf00      	nop
 8005cd4:	3718      	adds	r7, #24
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}

08005cda <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005cda:	b580      	push	{r7, lr}
 8005cdc:	b086      	sub	sp, #24
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
 8005ce2:	460b      	mov	r3, r1
 8005ce4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cec:	697b      	ldr	r3, [r7, #20]
 8005cee:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005cf0:	78fb      	ldrb	r3, [r7, #3]
 8005cf2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	015a      	lsls	r2, r3, #5
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	4413      	add	r3, r2
 8005cfc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	f003 0304 	and.w	r3, r3, #4
 8005d06:	2b04      	cmp	r3, #4
 8005d08:	d119      	bne.n	8005d3e <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	015a      	lsls	r2, r3, #5
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	4413      	add	r3, r2
 8005d12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d16:	461a      	mov	r2, r3
 8005d18:	2304      	movs	r3, #4
 8005d1a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	015a      	lsls	r2, r3, #5
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	4413      	add	r3, r2
 8005d24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d28:	68db      	ldr	r3, [r3, #12]
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	0151      	lsls	r1, r2, #5
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	440a      	add	r2, r1
 8005d32:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d36:	f043 0302 	orr.w	r3, r3, #2
 8005d3a:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8005d3c:	e33e      	b.n	80063bc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	015a      	lsls	r2, r3, #5
 8005d42:	693b      	ldr	r3, [r7, #16]
 8005d44:	4413      	add	r3, r2
 8005d46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f003 0320 	and.w	r3, r3, #32
 8005d50:	2b20      	cmp	r3, #32
 8005d52:	d141      	bne.n	8005dd8 <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	015a      	lsls	r2, r3, #5
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	4413      	add	r3, r2
 8005d5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d60:	461a      	mov	r2, r3
 8005d62:	2320      	movs	r3, #32
 8005d64:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8005d66:	6879      	ldr	r1, [r7, #4]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	4413      	add	r3, r2
 8005d70:	00db      	lsls	r3, r3, #3
 8005d72:	440b      	add	r3, r1
 8005d74:	333d      	adds	r3, #61	; 0x3d
 8005d76:	781b      	ldrb	r3, [r3, #0]
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	f040 831f 	bne.w	80063bc <HCD_HC_OUT_IRQHandler+0x6e2>
      hhcd->hc[ch_num].do_ping = 0U;
 8005d7e:	6879      	ldr	r1, [r7, #4]
 8005d80:	68fa      	ldr	r2, [r7, #12]
 8005d82:	4613      	mov	r3, r2
 8005d84:	009b      	lsls	r3, r3, #2
 8005d86:	4413      	add	r3, r2
 8005d88:	00db      	lsls	r3, r3, #3
 8005d8a:	440b      	add	r3, r1
 8005d8c:	333d      	adds	r3, #61	; 0x3d
 8005d8e:	2200      	movs	r2, #0
 8005d90:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005d92:	6879      	ldr	r1, [r7, #4]
 8005d94:	68fa      	ldr	r2, [r7, #12]
 8005d96:	4613      	mov	r3, r2
 8005d98:	009b      	lsls	r3, r3, #2
 8005d9a:	4413      	add	r3, r2
 8005d9c:	00db      	lsls	r3, r3, #3
 8005d9e:	440b      	add	r3, r1
 8005da0:	335c      	adds	r3, #92	; 0x5c
 8005da2:	2202      	movs	r2, #2
 8005da4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	015a      	lsls	r2, r3, #5
 8005daa:	693b      	ldr	r3, [r7, #16]
 8005dac:	4413      	add	r3, r2
 8005dae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	68fa      	ldr	r2, [r7, #12]
 8005db6:	0151      	lsls	r1, r2, #5
 8005db8:	693a      	ldr	r2, [r7, #16]
 8005dba:	440a      	add	r2, r1
 8005dbc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005dc0:	f043 0302 	orr.w	r3, r3, #2
 8005dc4:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68fa      	ldr	r2, [r7, #12]
 8005dcc:	b2d2      	uxtb	r2, r2
 8005dce:	4611      	mov	r1, r2
 8005dd0:	4618      	mov	r0, r3
 8005dd2:	f004 fd32 	bl	800a83a <USB_HC_Halt>
}
 8005dd6:	e2f1      	b.n	80063bc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	015a      	lsls	r2, r3, #5
 8005ddc:	693b      	ldr	r3, [r7, #16]
 8005dde:	4413      	add	r3, r2
 8005de0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dea:	2b40      	cmp	r3, #64	; 0x40
 8005dec:	d13f      	bne.n	8005e6e <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8005dee:	6879      	ldr	r1, [r7, #4]
 8005df0:	68fa      	ldr	r2, [r7, #12]
 8005df2:	4613      	mov	r3, r2
 8005df4:	009b      	lsls	r3, r3, #2
 8005df6:	4413      	add	r3, r2
 8005df8:	00db      	lsls	r3, r3, #3
 8005dfa:	440b      	add	r3, r1
 8005dfc:	335d      	adds	r3, #93	; 0x5d
 8005dfe:	2204      	movs	r2, #4
 8005e00:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8005e02:	6879      	ldr	r1, [r7, #4]
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	4613      	mov	r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	4413      	add	r3, r2
 8005e0c:	00db      	lsls	r3, r3, #3
 8005e0e:	440b      	add	r3, r1
 8005e10:	333d      	adds	r3, #61	; 0x3d
 8005e12:	2201      	movs	r2, #1
 8005e14:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005e16:	6879      	ldr	r1, [r7, #4]
 8005e18:	68fa      	ldr	r2, [r7, #12]
 8005e1a:	4613      	mov	r3, r2
 8005e1c:	009b      	lsls	r3, r3, #2
 8005e1e:	4413      	add	r3, r2
 8005e20:	00db      	lsls	r3, r3, #3
 8005e22:	440b      	add	r3, r1
 8005e24:	3358      	adds	r3, #88	; 0x58
 8005e26:	2200      	movs	r2, #0
 8005e28:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	015a      	lsls	r2, r3, #5
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	4413      	add	r3, r2
 8005e32:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e36:	68db      	ldr	r3, [r3, #12]
 8005e38:	68fa      	ldr	r2, [r7, #12]
 8005e3a:	0151      	lsls	r1, r2, #5
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	440a      	add	r2, r1
 8005e40:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e44:	f043 0302 	orr.w	r3, r3, #2
 8005e48:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	b2d2      	uxtb	r2, r2
 8005e52:	4611      	mov	r1, r2
 8005e54:	4618      	mov	r0, r3
 8005e56:	f004 fcf0 	bl	800a83a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	015a      	lsls	r2, r3, #5
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	4413      	add	r3, r2
 8005e62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e66:	461a      	mov	r2, r3
 8005e68:	2340      	movs	r3, #64	; 0x40
 8005e6a:	6093      	str	r3, [r2, #8]
}
 8005e6c:	e2a6      	b.n	80063bc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	015a      	lsls	r2, r3, #5
 8005e72:	693b      	ldr	r3, [r7, #16]
 8005e74:	4413      	add	r3, r2
 8005e76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e7a:	689b      	ldr	r3, [r3, #8]
 8005e7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e84:	d122      	bne.n	8005ecc <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	015a      	lsls	r2, r3, #5
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	4413      	add	r3, r2
 8005e8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	0151      	lsls	r1, r2, #5
 8005e98:	693a      	ldr	r2, [r7, #16]
 8005e9a:	440a      	add	r2, r1
 8005e9c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ea0:	f043 0302 	orr.w	r3, r3, #2
 8005ea4:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	68fa      	ldr	r2, [r7, #12]
 8005eac:	b2d2      	uxtb	r2, r2
 8005eae:	4611      	mov	r1, r2
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f004 fcc2 	bl	800a83a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	015a      	lsls	r2, r3, #5
 8005eba:	693b      	ldr	r3, [r7, #16]
 8005ebc:	4413      	add	r3, r2
 8005ebe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ec8:	6093      	str	r3, [r2, #8]
}
 8005eca:	e277      	b.n	80063bc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	015a      	lsls	r2, r3, #5
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ed8:	689b      	ldr	r3, [r3, #8]
 8005eda:	f003 0301 	and.w	r3, r3, #1
 8005ede:	2b01      	cmp	r3, #1
 8005ee0:	d135      	bne.n	8005f4e <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005ee2:	6879      	ldr	r1, [r7, #4]
 8005ee4:	68fa      	ldr	r2, [r7, #12]
 8005ee6:	4613      	mov	r3, r2
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	4413      	add	r3, r2
 8005eec:	00db      	lsls	r3, r3, #3
 8005eee:	440b      	add	r3, r1
 8005ef0:	3358      	adds	r3, #88	; 0x58
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	015a      	lsls	r2, r3, #5
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	4413      	add	r3, r2
 8005efe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f02:	68db      	ldr	r3, [r3, #12]
 8005f04:	68fa      	ldr	r2, [r7, #12]
 8005f06:	0151      	lsls	r1, r2, #5
 8005f08:	693a      	ldr	r2, [r7, #16]
 8005f0a:	440a      	add	r2, r1
 8005f0c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f10:	f043 0302 	orr.w	r3, r3, #2
 8005f14:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	68fa      	ldr	r2, [r7, #12]
 8005f1c:	b2d2      	uxtb	r2, r2
 8005f1e:	4611      	mov	r1, r2
 8005f20:	4618      	mov	r0, r3
 8005f22:	f004 fc8a 	bl	800a83a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	015a      	lsls	r2, r3, #5
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f32:	461a      	mov	r2, r3
 8005f34:	2301      	movs	r3, #1
 8005f36:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8005f38:	6879      	ldr	r1, [r7, #4]
 8005f3a:	68fa      	ldr	r2, [r7, #12]
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	4413      	add	r3, r2
 8005f42:	00db      	lsls	r3, r3, #3
 8005f44:	440b      	add	r3, r1
 8005f46:	335d      	adds	r3, #93	; 0x5d
 8005f48:	2201      	movs	r2, #1
 8005f4a:	701a      	strb	r2, [r3, #0]
}
 8005f4c:	e236      	b.n	80063bc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	015a      	lsls	r2, r3, #5
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	4413      	add	r3, r2
 8005f56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	f003 0308 	and.w	r3, r3, #8
 8005f60:	2b08      	cmp	r3, #8
 8005f62:	d12b      	bne.n	8005fbc <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	015a      	lsls	r2, r3, #5
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f70:	461a      	mov	r2, r3
 8005f72:	2308      	movs	r3, #8
 8005f74:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	015a      	lsls	r2, r3, #5
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	4413      	add	r3, r2
 8005f7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f82:	68db      	ldr	r3, [r3, #12]
 8005f84:	68fa      	ldr	r2, [r7, #12]
 8005f86:	0151      	lsls	r1, r2, #5
 8005f88:	693a      	ldr	r2, [r7, #16]
 8005f8a:	440a      	add	r2, r1
 8005f8c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f90:	f043 0302 	orr.w	r3, r3, #2
 8005f94:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68fa      	ldr	r2, [r7, #12]
 8005f9c:	b2d2      	uxtb	r2, r2
 8005f9e:	4611      	mov	r1, r2
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f004 fc4a 	bl	800a83a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8005fa6:	6879      	ldr	r1, [r7, #4]
 8005fa8:	68fa      	ldr	r2, [r7, #12]
 8005faa:	4613      	mov	r3, r2
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	4413      	add	r3, r2
 8005fb0:	00db      	lsls	r3, r3, #3
 8005fb2:	440b      	add	r3, r1
 8005fb4:	335d      	adds	r3, #93	; 0x5d
 8005fb6:	2205      	movs	r2, #5
 8005fb8:	701a      	strb	r2, [r3, #0]
}
 8005fba:	e1ff      	b.n	80063bc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	015a      	lsls	r2, r3, #5
 8005fc0:	693b      	ldr	r3, [r7, #16]
 8005fc2:	4413      	add	r3, r2
 8005fc4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f003 0310 	and.w	r3, r3, #16
 8005fce:	2b10      	cmp	r3, #16
 8005fd0:	d155      	bne.n	800607e <HCD_HC_OUT_IRQHandler+0x3a4>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005fd2:	6879      	ldr	r1, [r7, #4]
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	4613      	mov	r3, r2
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	4413      	add	r3, r2
 8005fdc:	00db      	lsls	r3, r3, #3
 8005fde:	440b      	add	r3, r1
 8005fe0:	3358      	adds	r3, #88	; 0x58
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8005fe6:	6879      	ldr	r1, [r7, #4]
 8005fe8:	68fa      	ldr	r2, [r7, #12]
 8005fea:	4613      	mov	r3, r2
 8005fec:	009b      	lsls	r3, r3, #2
 8005fee:	4413      	add	r3, r2
 8005ff0:	00db      	lsls	r3, r3, #3
 8005ff2:	440b      	add	r3, r1
 8005ff4:	335d      	adds	r3, #93	; 0x5d
 8005ff6:	2203      	movs	r2, #3
 8005ff8:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8005ffa:	6879      	ldr	r1, [r7, #4]
 8005ffc:	68fa      	ldr	r2, [r7, #12]
 8005ffe:	4613      	mov	r3, r2
 8006000:	009b      	lsls	r3, r3, #2
 8006002:	4413      	add	r3, r2
 8006004:	00db      	lsls	r3, r3, #3
 8006006:	440b      	add	r3, r1
 8006008:	333d      	adds	r3, #61	; 0x3d
 800600a:	781b      	ldrb	r3, [r3, #0]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d114      	bne.n	800603a <HCD_HC_OUT_IRQHandler+0x360>
      if (hhcd->hc[ch_num].speed == HCD_SPEED_HIGH)
 8006010:	6879      	ldr	r1, [r7, #4]
 8006012:	68fa      	ldr	r2, [r7, #12]
 8006014:	4613      	mov	r3, r2
 8006016:	009b      	lsls	r3, r3, #2
 8006018:	4413      	add	r3, r2
 800601a:	00db      	lsls	r3, r3, #3
 800601c:	440b      	add	r3, r1
 800601e:	333c      	adds	r3, #60	; 0x3c
 8006020:	781b      	ldrb	r3, [r3, #0]
 8006022:	2b00      	cmp	r3, #0
 8006024:	d109      	bne.n	800603a <HCD_HC_OUT_IRQHandler+0x360>
        hhcd->hc[ch_num].do_ping = 1U;
 8006026:	6879      	ldr	r1, [r7, #4]
 8006028:	68fa      	ldr	r2, [r7, #12]
 800602a:	4613      	mov	r3, r2
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	4413      	add	r3, r2
 8006030:	00db      	lsls	r3, r3, #3
 8006032:	440b      	add	r3, r1
 8006034:	333d      	adds	r3, #61	; 0x3d
 8006036:	2201      	movs	r2, #1
 8006038:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	015a      	lsls	r2, r3, #5
 800603e:	693b      	ldr	r3, [r7, #16]
 8006040:	4413      	add	r3, r2
 8006042:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	68fa      	ldr	r2, [r7, #12]
 800604a:	0151      	lsls	r1, r2, #5
 800604c:	693a      	ldr	r2, [r7, #16]
 800604e:	440a      	add	r2, r1
 8006050:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006054:	f043 0302 	orr.w	r3, r3, #2
 8006058:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	68fa      	ldr	r2, [r7, #12]
 8006060:	b2d2      	uxtb	r2, r2
 8006062:	4611      	mov	r1, r2
 8006064:	4618      	mov	r0, r3
 8006066:	f004 fbe8 	bl	800a83a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	015a      	lsls	r2, r3, #5
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	4413      	add	r3, r2
 8006072:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006076:	461a      	mov	r2, r3
 8006078:	2310      	movs	r3, #16
 800607a:	6093      	str	r3, [r2, #8]
}
 800607c:	e19e      	b.n	80063bc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	015a      	lsls	r2, r3, #5
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	4413      	add	r3, r2
 8006086:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006090:	2b80      	cmp	r3, #128	; 0x80
 8006092:	d12b      	bne.n	80060ec <HCD_HC_OUT_IRQHandler+0x412>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	015a      	lsls	r2, r3, #5
 8006098:	693b      	ldr	r3, [r7, #16]
 800609a:	4413      	add	r3, r2
 800609c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	0151      	lsls	r1, r2, #5
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	440a      	add	r2, r1
 80060aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060ae:	f043 0302 	orr.w	r3, r3, #2
 80060b2:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	b2d2      	uxtb	r2, r2
 80060bc:	4611      	mov	r1, r2
 80060be:	4618      	mov	r0, r3
 80060c0:	f004 fbbb 	bl	800a83a <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80060c4:	6879      	ldr	r1, [r7, #4]
 80060c6:	68fa      	ldr	r2, [r7, #12]
 80060c8:	4613      	mov	r3, r2
 80060ca:	009b      	lsls	r3, r3, #2
 80060cc:	4413      	add	r3, r2
 80060ce:	00db      	lsls	r3, r3, #3
 80060d0:	440b      	add	r3, r1
 80060d2:	335d      	adds	r3, #93	; 0x5d
 80060d4:	2206      	movs	r2, #6
 80060d6:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	015a      	lsls	r2, r3, #5
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	4413      	add	r3, r2
 80060e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060e4:	461a      	mov	r2, r3
 80060e6:	2380      	movs	r3, #128	; 0x80
 80060e8:	6093      	str	r3, [r2, #8]
}
 80060ea:	e167      	b.n	80063bc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	015a      	lsls	r2, r3, #5
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	4413      	add	r3, r2
 80060f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006102:	d135      	bne.n	8006170 <HCD_HC_OUT_IRQHandler+0x496>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	015a      	lsls	r2, r3, #5
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	4413      	add	r3, r2
 800610c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	0151      	lsls	r1, r2, #5
 8006116:	693a      	ldr	r2, [r7, #16]
 8006118:	440a      	add	r2, r1
 800611a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800611e:	f043 0302 	orr.w	r3, r3, #2
 8006122:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	b2d2      	uxtb	r2, r2
 800612c:	4611      	mov	r1, r2
 800612e:	4618      	mov	r0, r3
 8006130:	f004 fb83 	bl	800a83a <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	015a      	lsls	r2, r3, #5
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	4413      	add	r3, r2
 800613c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006140:	461a      	mov	r2, r3
 8006142:	2310      	movs	r3, #16
 8006144:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	015a      	lsls	r2, r3, #5
 800614a:	693b      	ldr	r3, [r7, #16]
 800614c:	4413      	add	r3, r2
 800614e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006152:	461a      	mov	r2, r3
 8006154:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006158:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800615a:	6879      	ldr	r1, [r7, #4]
 800615c:	68fa      	ldr	r2, [r7, #12]
 800615e:	4613      	mov	r3, r2
 8006160:	009b      	lsls	r3, r3, #2
 8006162:	4413      	add	r3, r2
 8006164:	00db      	lsls	r3, r3, #3
 8006166:	440b      	add	r3, r1
 8006168:	335d      	adds	r3, #93	; 0x5d
 800616a:	2208      	movs	r2, #8
 800616c:	701a      	strb	r2, [r3, #0]
}
 800616e:	e125      	b.n	80063bc <HCD_HC_OUT_IRQHandler+0x6e2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	015a      	lsls	r2, r3, #5
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	4413      	add	r3, r2
 8006178:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	f003 0302 	and.w	r3, r3, #2
 8006182:	2b02      	cmp	r3, #2
 8006184:	f040 811a 	bne.w	80063bc <HCD_HC_OUT_IRQHandler+0x6e2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	015a      	lsls	r2, r3, #5
 800618c:	693b      	ldr	r3, [r7, #16]
 800618e:	4413      	add	r3, r2
 8006190:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	68fa      	ldr	r2, [r7, #12]
 8006198:	0151      	lsls	r1, r2, #5
 800619a:	693a      	ldr	r2, [r7, #16]
 800619c:	440a      	add	r2, r1
 800619e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061a2:	f023 0302 	bic.w	r3, r3, #2
 80061a6:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80061a8:	6879      	ldr	r1, [r7, #4]
 80061aa:	68fa      	ldr	r2, [r7, #12]
 80061ac:	4613      	mov	r3, r2
 80061ae:	009b      	lsls	r3, r3, #2
 80061b0:	4413      	add	r3, r2
 80061b2:	00db      	lsls	r3, r3, #3
 80061b4:	440b      	add	r3, r1
 80061b6:	335d      	adds	r3, #93	; 0x5d
 80061b8:	781b      	ldrb	r3, [r3, #0]
 80061ba:	2b01      	cmp	r3, #1
 80061bc:	d137      	bne.n	800622e <HCD_HC_OUT_IRQHandler+0x554>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80061be:	6879      	ldr	r1, [r7, #4]
 80061c0:	68fa      	ldr	r2, [r7, #12]
 80061c2:	4613      	mov	r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4413      	add	r3, r2
 80061c8:	00db      	lsls	r3, r3, #3
 80061ca:	440b      	add	r3, r1
 80061cc:	335c      	adds	r3, #92	; 0x5c
 80061ce:	2201      	movs	r2, #1
 80061d0:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80061d2:	6879      	ldr	r1, [r7, #4]
 80061d4:	68fa      	ldr	r2, [r7, #12]
 80061d6:	4613      	mov	r3, r2
 80061d8:	009b      	lsls	r3, r3, #2
 80061da:	4413      	add	r3, r2
 80061dc:	00db      	lsls	r3, r3, #3
 80061de:	440b      	add	r3, r1
 80061e0:	333f      	adds	r3, #63	; 0x3f
 80061e2:	781b      	ldrb	r3, [r3, #0]
 80061e4:	2b02      	cmp	r3, #2
 80061e6:	d00b      	beq.n	8006200 <HCD_HC_OUT_IRQHandler+0x526>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80061e8:	6879      	ldr	r1, [r7, #4]
 80061ea:	68fa      	ldr	r2, [r7, #12]
 80061ec:	4613      	mov	r3, r2
 80061ee:	009b      	lsls	r3, r3, #2
 80061f0:	4413      	add	r3, r2
 80061f2:	00db      	lsls	r3, r3, #3
 80061f4:	440b      	add	r3, r1
 80061f6:	333f      	adds	r3, #63	; 0x3f
 80061f8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80061fa:	2b03      	cmp	r3, #3
 80061fc:	f040 80c5 	bne.w	800638a <HCD_HC_OUT_IRQHandler+0x6b0>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8006200:	6879      	ldr	r1, [r7, #4]
 8006202:	68fa      	ldr	r2, [r7, #12]
 8006204:	4613      	mov	r3, r2
 8006206:	009b      	lsls	r3, r3, #2
 8006208:	4413      	add	r3, r2
 800620a:	00db      	lsls	r3, r3, #3
 800620c:	440b      	add	r3, r1
 800620e:	3351      	adds	r3, #81	; 0x51
 8006210:	781b      	ldrb	r3, [r3, #0]
 8006212:	f083 0301 	eor.w	r3, r3, #1
 8006216:	b2d8      	uxtb	r0, r3
 8006218:	6879      	ldr	r1, [r7, #4]
 800621a:	68fa      	ldr	r2, [r7, #12]
 800621c:	4613      	mov	r3, r2
 800621e:	009b      	lsls	r3, r3, #2
 8006220:	4413      	add	r3, r2
 8006222:	00db      	lsls	r3, r3, #3
 8006224:	440b      	add	r3, r1
 8006226:	3351      	adds	r3, #81	; 0x51
 8006228:	4602      	mov	r2, r0
 800622a:	701a      	strb	r2, [r3, #0]
 800622c:	e0ad      	b.n	800638a <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 800622e:	6879      	ldr	r1, [r7, #4]
 8006230:	68fa      	ldr	r2, [r7, #12]
 8006232:	4613      	mov	r3, r2
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	4413      	add	r3, r2
 8006238:	00db      	lsls	r3, r3, #3
 800623a:	440b      	add	r3, r1
 800623c:	335d      	adds	r3, #93	; 0x5d
 800623e:	781b      	ldrb	r3, [r3, #0]
 8006240:	2b03      	cmp	r3, #3
 8006242:	d10a      	bne.n	800625a <HCD_HC_OUT_IRQHandler+0x580>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006244:	6879      	ldr	r1, [r7, #4]
 8006246:	68fa      	ldr	r2, [r7, #12]
 8006248:	4613      	mov	r3, r2
 800624a:	009b      	lsls	r3, r3, #2
 800624c:	4413      	add	r3, r2
 800624e:	00db      	lsls	r3, r3, #3
 8006250:	440b      	add	r3, r1
 8006252:	335c      	adds	r3, #92	; 0x5c
 8006254:	2202      	movs	r2, #2
 8006256:	701a      	strb	r2, [r3, #0]
 8006258:	e097      	b.n	800638a <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800625a:	6879      	ldr	r1, [r7, #4]
 800625c:	68fa      	ldr	r2, [r7, #12]
 800625e:	4613      	mov	r3, r2
 8006260:	009b      	lsls	r3, r3, #2
 8006262:	4413      	add	r3, r2
 8006264:	00db      	lsls	r3, r3, #3
 8006266:	440b      	add	r3, r1
 8006268:	335d      	adds	r3, #93	; 0x5d
 800626a:	781b      	ldrb	r3, [r3, #0]
 800626c:	2b04      	cmp	r3, #4
 800626e:	d10a      	bne.n	8006286 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006270:	6879      	ldr	r1, [r7, #4]
 8006272:	68fa      	ldr	r2, [r7, #12]
 8006274:	4613      	mov	r3, r2
 8006276:	009b      	lsls	r3, r3, #2
 8006278:	4413      	add	r3, r2
 800627a:	00db      	lsls	r3, r3, #3
 800627c:	440b      	add	r3, r1
 800627e:	335c      	adds	r3, #92	; 0x5c
 8006280:	2202      	movs	r2, #2
 8006282:	701a      	strb	r2, [r3, #0]
 8006284:	e081      	b.n	800638a <HCD_HC_OUT_IRQHandler+0x6b0>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8006286:	6879      	ldr	r1, [r7, #4]
 8006288:	68fa      	ldr	r2, [r7, #12]
 800628a:	4613      	mov	r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	4413      	add	r3, r2
 8006290:	00db      	lsls	r3, r3, #3
 8006292:	440b      	add	r3, r1
 8006294:	335d      	adds	r3, #93	; 0x5d
 8006296:	781b      	ldrb	r3, [r3, #0]
 8006298:	2b05      	cmp	r3, #5
 800629a:	d10a      	bne.n	80062b2 <HCD_HC_OUT_IRQHandler+0x5d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 800629c:	6879      	ldr	r1, [r7, #4]
 800629e:	68fa      	ldr	r2, [r7, #12]
 80062a0:	4613      	mov	r3, r2
 80062a2:	009b      	lsls	r3, r3, #2
 80062a4:	4413      	add	r3, r2
 80062a6:	00db      	lsls	r3, r3, #3
 80062a8:	440b      	add	r3, r1
 80062aa:	335c      	adds	r3, #92	; 0x5c
 80062ac:	2205      	movs	r2, #5
 80062ae:	701a      	strb	r2, [r3, #0]
 80062b0:	e06b      	b.n	800638a <HCD_HC_OUT_IRQHandler+0x6b0>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80062b2:	6879      	ldr	r1, [r7, #4]
 80062b4:	68fa      	ldr	r2, [r7, #12]
 80062b6:	4613      	mov	r3, r2
 80062b8:	009b      	lsls	r3, r3, #2
 80062ba:	4413      	add	r3, r2
 80062bc:	00db      	lsls	r3, r3, #3
 80062be:	440b      	add	r3, r1
 80062c0:	335d      	adds	r3, #93	; 0x5d
 80062c2:	781b      	ldrb	r3, [r3, #0]
 80062c4:	2b06      	cmp	r3, #6
 80062c6:	d00a      	beq.n	80062de <HCD_HC_OUT_IRQHandler+0x604>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80062c8:	6879      	ldr	r1, [r7, #4]
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	4613      	mov	r3, r2
 80062ce:	009b      	lsls	r3, r3, #2
 80062d0:	4413      	add	r3, r2
 80062d2:	00db      	lsls	r3, r3, #3
 80062d4:	440b      	add	r3, r1
 80062d6:	335d      	adds	r3, #93	; 0x5d
 80062d8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80062da:	2b08      	cmp	r3, #8
 80062dc:	d155      	bne.n	800638a <HCD_HC_OUT_IRQHandler+0x6b0>
      hhcd->hc[ch_num].ErrCnt++;
 80062de:	6879      	ldr	r1, [r7, #4]
 80062e0:	68fa      	ldr	r2, [r7, #12]
 80062e2:	4613      	mov	r3, r2
 80062e4:	009b      	lsls	r3, r3, #2
 80062e6:	4413      	add	r3, r2
 80062e8:	00db      	lsls	r3, r3, #3
 80062ea:	440b      	add	r3, r1
 80062ec:	3358      	adds	r3, #88	; 0x58
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	1c59      	adds	r1, r3, #1
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	4613      	mov	r3, r2
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	4413      	add	r3, r2
 80062fc:	00db      	lsls	r3, r3, #3
 80062fe:	4403      	add	r3, r0
 8006300:	3358      	adds	r3, #88	; 0x58
 8006302:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8006304:	6879      	ldr	r1, [r7, #4]
 8006306:	68fa      	ldr	r2, [r7, #12]
 8006308:	4613      	mov	r3, r2
 800630a:	009b      	lsls	r3, r3, #2
 800630c:	4413      	add	r3, r2
 800630e:	00db      	lsls	r3, r3, #3
 8006310:	440b      	add	r3, r1
 8006312:	3358      	adds	r3, #88	; 0x58
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2b03      	cmp	r3, #3
 8006318:	d914      	bls.n	8006344 <HCD_HC_OUT_IRQHandler+0x66a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800631a:	6879      	ldr	r1, [r7, #4]
 800631c:	68fa      	ldr	r2, [r7, #12]
 800631e:	4613      	mov	r3, r2
 8006320:	009b      	lsls	r3, r3, #2
 8006322:	4413      	add	r3, r2
 8006324:	00db      	lsls	r3, r3, #3
 8006326:	440b      	add	r3, r1
 8006328:	3358      	adds	r3, #88	; 0x58
 800632a:	2200      	movs	r2, #0
 800632c:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800632e:	6879      	ldr	r1, [r7, #4]
 8006330:	68fa      	ldr	r2, [r7, #12]
 8006332:	4613      	mov	r3, r2
 8006334:	009b      	lsls	r3, r3, #2
 8006336:	4413      	add	r3, r2
 8006338:	00db      	lsls	r3, r3, #3
 800633a:	440b      	add	r3, r1
 800633c:	335c      	adds	r3, #92	; 0x5c
 800633e:	2204      	movs	r2, #4
 8006340:	701a      	strb	r2, [r3, #0]
 8006342:	e009      	b.n	8006358 <HCD_HC_OUT_IRQHandler+0x67e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006344:	6879      	ldr	r1, [r7, #4]
 8006346:	68fa      	ldr	r2, [r7, #12]
 8006348:	4613      	mov	r3, r2
 800634a:	009b      	lsls	r3, r3, #2
 800634c:	4413      	add	r3, r2
 800634e:	00db      	lsls	r3, r3, #3
 8006350:	440b      	add	r3, r1
 8006352:	335c      	adds	r3, #92	; 0x5c
 8006354:	2202      	movs	r2, #2
 8006356:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	015a      	lsls	r2, r3, #5
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	4413      	add	r3, r2
 8006360:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800636e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006376:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	015a      	lsls	r2, r3, #5
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	4413      	add	r3, r2
 8006380:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006384:	461a      	mov	r2, r3
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	015a      	lsls	r2, r3, #5
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	4413      	add	r3, r2
 8006392:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006396:	461a      	mov	r2, r3
 8006398:	2302      	movs	r3, #2
 800639a:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	b2d8      	uxtb	r0, r3
 80063a0:	6879      	ldr	r1, [r7, #4]
 80063a2:	68fa      	ldr	r2, [r7, #12]
 80063a4:	4613      	mov	r3, r2
 80063a6:	009b      	lsls	r3, r3, #2
 80063a8:	4413      	add	r3, r2
 80063aa:	00db      	lsls	r3, r3, #3
 80063ac:	440b      	add	r3, r1
 80063ae:	335c      	adds	r3, #92	; 0x5c
 80063b0:	781b      	ldrb	r3, [r3, #0]
 80063b2:	461a      	mov	r2, r3
 80063b4:	4601      	mov	r1, r0
 80063b6:	6878      	ldr	r0, [r7, #4]
 80063b8:	f009 f890 	bl	800f4dc <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80063bc:	bf00      	nop
 80063be:	3718      	adds	r7, #24
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}

080063c4 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b08a      	sub	sp, #40	; 0x28
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063d4:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	6a1b      	ldr	r3, [r3, #32]
 80063dc:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 80063de:	69fb      	ldr	r3, [r7, #28]
 80063e0:	f003 030f 	and.w	r3, r3, #15
 80063e4:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80063e6:	69fb      	ldr	r3, [r7, #28]
 80063e8:	0c5b      	lsrs	r3, r3, #17
 80063ea:	f003 030f 	and.w	r3, r3, #15
 80063ee:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80063f0:	69fb      	ldr	r3, [r7, #28]
 80063f2:	091b      	lsrs	r3, r3, #4
 80063f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80063f8:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	2b02      	cmp	r3, #2
 80063fe:	d003      	beq.n	8006408 <HCD_RXQLVL_IRQHandler+0x44>
 8006400:	2b05      	cmp	r3, #5
 8006402:	f000 8082 	beq.w	800650a <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8006406:	e083      	b.n	8006510 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8006408:	693b      	ldr	r3, [r7, #16]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d07f      	beq.n	800650e <HCD_RXQLVL_IRQHandler+0x14a>
 800640e:	6879      	ldr	r1, [r7, #4]
 8006410:	69ba      	ldr	r2, [r7, #24]
 8006412:	4613      	mov	r3, r2
 8006414:	009b      	lsls	r3, r3, #2
 8006416:	4413      	add	r3, r2
 8006418:	00db      	lsls	r3, r3, #3
 800641a:	440b      	add	r3, r1
 800641c:	3344      	adds	r3, #68	; 0x44
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	2b00      	cmp	r3, #0
 8006422:	d074      	beq.n	800650e <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6818      	ldr	r0, [r3, #0]
 8006428:	6879      	ldr	r1, [r7, #4]
 800642a:	69ba      	ldr	r2, [r7, #24]
 800642c:	4613      	mov	r3, r2
 800642e:	009b      	lsls	r3, r3, #2
 8006430:	4413      	add	r3, r2
 8006432:	00db      	lsls	r3, r3, #3
 8006434:	440b      	add	r3, r1
 8006436:	3344      	adds	r3, #68	; 0x44
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	693a      	ldr	r2, [r7, #16]
 800643c:	b292      	uxth	r2, r2
 800643e:	4619      	mov	r1, r3
 8006440:	f003 fd99 	bl	8009f76 <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006444:	6879      	ldr	r1, [r7, #4]
 8006446:	69ba      	ldr	r2, [r7, #24]
 8006448:	4613      	mov	r3, r2
 800644a:	009b      	lsls	r3, r3, #2
 800644c:	4413      	add	r3, r2
 800644e:	00db      	lsls	r3, r3, #3
 8006450:	440b      	add	r3, r1
 8006452:	3344      	adds	r3, #68	; 0x44
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	18d1      	adds	r1, r2, r3
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	69ba      	ldr	r2, [r7, #24]
 800645e:	4613      	mov	r3, r2
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	4413      	add	r3, r2
 8006464:	00db      	lsls	r3, r3, #3
 8006466:	4403      	add	r3, r0
 8006468:	3344      	adds	r3, #68	; 0x44
 800646a:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 800646c:	6879      	ldr	r1, [r7, #4]
 800646e:	69ba      	ldr	r2, [r7, #24]
 8006470:	4613      	mov	r3, r2
 8006472:	009b      	lsls	r3, r3, #2
 8006474:	4413      	add	r3, r2
 8006476:	00db      	lsls	r3, r3, #3
 8006478:	440b      	add	r3, r1
 800647a:	334c      	adds	r3, #76	; 0x4c
 800647c:	681a      	ldr	r2, [r3, #0]
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	18d1      	adds	r1, r2, r3
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	69ba      	ldr	r2, [r7, #24]
 8006486:	4613      	mov	r3, r2
 8006488:	009b      	lsls	r3, r3, #2
 800648a:	4413      	add	r3, r2
 800648c:	00db      	lsls	r3, r3, #3
 800648e:	4403      	add	r3, r0
 8006490:	334c      	adds	r3, #76	; 0x4c
 8006492:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 8006494:	69bb      	ldr	r3, [r7, #24]
 8006496:	015a      	lsls	r2, r3, #5
 8006498:	6a3b      	ldr	r3, [r7, #32]
 800649a:	4413      	add	r3, r2
 800649c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064a0:	691a      	ldr	r2, [r3, #16]
 80064a2:	4b1d      	ldr	r3, [pc, #116]	; (8006518 <HCD_RXQLVL_IRQHandler+0x154>)
 80064a4:	4013      	ands	r3, r2
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d031      	beq.n	800650e <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	015a      	lsls	r2, r3, #5
 80064ae:	6a3b      	ldr	r3, [r7, #32]
 80064b0:	4413      	add	r3, r2
 80064b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80064ba:	68fb      	ldr	r3, [r7, #12]
 80064bc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80064c0:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80064c8:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	015a      	lsls	r2, r3, #5
 80064ce:	6a3b      	ldr	r3, [r7, #32]
 80064d0:	4413      	add	r3, r2
 80064d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064d6:	461a      	mov	r2, r3
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 80064dc:	6879      	ldr	r1, [r7, #4]
 80064de:	69ba      	ldr	r2, [r7, #24]
 80064e0:	4613      	mov	r3, r2
 80064e2:	009b      	lsls	r3, r3, #2
 80064e4:	4413      	add	r3, r2
 80064e6:	00db      	lsls	r3, r3, #3
 80064e8:	440b      	add	r3, r1
 80064ea:	3350      	adds	r3, #80	; 0x50
 80064ec:	781b      	ldrb	r3, [r3, #0]
 80064ee:	f083 0301 	eor.w	r3, r3, #1
 80064f2:	b2d8      	uxtb	r0, r3
 80064f4:	6879      	ldr	r1, [r7, #4]
 80064f6:	69ba      	ldr	r2, [r7, #24]
 80064f8:	4613      	mov	r3, r2
 80064fa:	009b      	lsls	r3, r3, #2
 80064fc:	4413      	add	r3, r2
 80064fe:	00db      	lsls	r3, r3, #3
 8006500:	440b      	add	r3, r1
 8006502:	3350      	adds	r3, #80	; 0x50
 8006504:	4602      	mov	r2, r0
 8006506:	701a      	strb	r2, [r3, #0]
      break;
 8006508:	e001      	b.n	800650e <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 800650a:	bf00      	nop
 800650c:	e000      	b.n	8006510 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 800650e:	bf00      	nop
  }
}
 8006510:	bf00      	nop
 8006512:	3728      	adds	r7, #40	; 0x28
 8006514:	46bd      	mov	sp, r7
 8006516:	bd80      	pop	{r7, pc}
 8006518:	1ff80000 	.word	0x1ff80000

0800651c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800651c:	b580      	push	{r7, lr}
 800651e:	b086      	sub	sp, #24
 8006520:	af00      	add	r7, sp, #0
 8006522:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006542:	68bb      	ldr	r3, [r7, #8]
 8006544:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006548:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	f003 0302 	and.w	r3, r3, #2
 8006550:	2b02      	cmp	r3, #2
 8006552:	d10b      	bne.n	800656c <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	f003 0301 	and.w	r3, r3, #1
 800655a:	2b01      	cmp	r3, #1
 800655c:	d102      	bne.n	8006564 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 800655e:	6878      	ldr	r0, [r7, #4]
 8006560:	f008 ffa0 	bl	800f4a4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	f043 0302 	orr.w	r3, r3, #2
 800656a:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	f003 0308 	and.w	r3, r3, #8
 8006572:	2b08      	cmp	r3, #8
 8006574:	d132      	bne.n	80065dc <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8006576:	68bb      	ldr	r3, [r7, #8]
 8006578:	f043 0308 	orr.w	r3, r3, #8
 800657c:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	f003 0304 	and.w	r3, r3, #4
 8006584:	2b04      	cmp	r3, #4
 8006586:	d126      	bne.n	80065d6 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	699b      	ldr	r3, [r3, #24]
 800658c:	2b02      	cmp	r3, #2
 800658e:	d113      	bne.n	80065b8 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8006596:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800659a:	d106      	bne.n	80065aa <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2102      	movs	r1, #2
 80065a2:	4618      	mov	r0, r3
 80065a4:	f003 fe22 	bl	800a1ec <USB_InitFSLSPClkSel>
 80065a8:	e011      	b.n	80065ce <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	2101      	movs	r1, #1
 80065b0:	4618      	mov	r0, r3
 80065b2:	f003 fe1b 	bl	800a1ec <USB_InitFSLSPClkSel>
 80065b6:	e00a      	b.n	80065ce <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	68db      	ldr	r3, [r3, #12]
 80065bc:	2b01      	cmp	r3, #1
 80065be:	d106      	bne.n	80065ce <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80065c6:	461a      	mov	r2, r3
 80065c8:	f64e 2360 	movw	r3, #60000	; 0xea60
 80065cc:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80065ce:	6878      	ldr	r0, [r7, #4]
 80065d0:	f008 ff96 	bl	800f500 <HAL_HCD_PortEnabled_Callback>
 80065d4:	e002      	b.n	80065dc <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80065d6:	6878      	ldr	r0, [r7, #4]
 80065d8:	f008 ffa0 	bl	800f51c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f003 0320 	and.w	r3, r3, #32
 80065e2:	2b20      	cmp	r3, #32
 80065e4:	d103      	bne.n	80065ee <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	f043 0320 	orr.w	r3, r3, #32
 80065ec:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80065f4:	461a      	mov	r2, r3
 80065f6:	68bb      	ldr	r3, [r7, #8]
 80065f8:	6013      	str	r3, [r2, #0]
}
 80065fa:	bf00      	nop
 80065fc:	3718      	adds	r7, #24
 80065fe:	46bd      	mov	sp, r7
 8006600:	bd80      	pop	{r7, pc}
	...

08006604 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b084      	sub	sp, #16
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d101      	bne.n	8006616 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e11f      	b.n	8006856 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800661c:	b2db      	uxtb	r3, r3
 800661e:	2b00      	cmp	r3, #0
 8006620:	d106      	bne.n	8006630 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	f7fc fd44 	bl	80030b8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2224      	movs	r2, #36	; 0x24
 8006634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f022 0201 	bic.w	r2, r2, #1
 8006646:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006656:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	681a      	ldr	r2, [r3, #0]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006666:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006668:	f001 f94c 	bl	8007904 <HAL_RCC_GetPCLK1Freq>
 800666c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	685b      	ldr	r3, [r3, #4]
 8006672:	4a7b      	ldr	r2, [pc, #492]	; (8006860 <HAL_I2C_Init+0x25c>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d807      	bhi.n	8006688 <HAL_I2C_Init+0x84>
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	4a7a      	ldr	r2, [pc, #488]	; (8006864 <HAL_I2C_Init+0x260>)
 800667c:	4293      	cmp	r3, r2
 800667e:	bf94      	ite	ls
 8006680:	2301      	movls	r3, #1
 8006682:	2300      	movhi	r3, #0
 8006684:	b2db      	uxtb	r3, r3
 8006686:	e006      	b.n	8006696 <HAL_I2C_Init+0x92>
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	4a77      	ldr	r2, [pc, #476]	; (8006868 <HAL_I2C_Init+0x264>)
 800668c:	4293      	cmp	r3, r2
 800668e:	bf94      	ite	ls
 8006690:	2301      	movls	r3, #1
 8006692:	2300      	movhi	r3, #0
 8006694:	b2db      	uxtb	r3, r3
 8006696:	2b00      	cmp	r3, #0
 8006698:	d001      	beq.n	800669e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e0db      	b.n	8006856 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	4a72      	ldr	r2, [pc, #456]	; (800686c <HAL_I2C_Init+0x268>)
 80066a2:	fba2 2303 	umull	r2, r3, r2, r3
 80066a6:	0c9b      	lsrs	r3, r3, #18
 80066a8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	430a      	orrs	r2, r1
 80066bc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	6a1b      	ldr	r3, [r3, #32]
 80066c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	685b      	ldr	r3, [r3, #4]
 80066cc:	4a64      	ldr	r2, [pc, #400]	; (8006860 <HAL_I2C_Init+0x25c>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d802      	bhi.n	80066d8 <HAL_I2C_Init+0xd4>
 80066d2:	68bb      	ldr	r3, [r7, #8]
 80066d4:	3301      	adds	r3, #1
 80066d6:	e009      	b.n	80066ec <HAL_I2C_Init+0xe8>
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80066de:	fb02 f303 	mul.w	r3, r2, r3
 80066e2:	4a63      	ldr	r2, [pc, #396]	; (8006870 <HAL_I2C_Init+0x26c>)
 80066e4:	fba2 2303 	umull	r2, r3, r2, r3
 80066e8:	099b      	lsrs	r3, r3, #6
 80066ea:	3301      	adds	r3, #1
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	6812      	ldr	r2, [r2, #0]
 80066f0:	430b      	orrs	r3, r1
 80066f2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	69db      	ldr	r3, [r3, #28]
 80066fa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80066fe:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	4956      	ldr	r1, [pc, #344]	; (8006860 <HAL_I2C_Init+0x25c>)
 8006708:	428b      	cmp	r3, r1
 800670a:	d80d      	bhi.n	8006728 <HAL_I2C_Init+0x124>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	1e59      	subs	r1, r3, #1
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	005b      	lsls	r3, r3, #1
 8006716:	fbb1 f3f3 	udiv	r3, r1, r3
 800671a:	3301      	adds	r3, #1
 800671c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006720:	2b04      	cmp	r3, #4
 8006722:	bf38      	it	cc
 8006724:	2304      	movcc	r3, #4
 8006726:	e04f      	b.n	80067c8 <HAL_I2C_Init+0x1c4>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	689b      	ldr	r3, [r3, #8]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d111      	bne.n	8006754 <HAL_I2C_Init+0x150>
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	1e58      	subs	r0, r3, #1
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6859      	ldr	r1, [r3, #4]
 8006738:	460b      	mov	r3, r1
 800673a:	005b      	lsls	r3, r3, #1
 800673c:	440b      	add	r3, r1
 800673e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006742:	3301      	adds	r3, #1
 8006744:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006748:	2b00      	cmp	r3, #0
 800674a:	bf0c      	ite	eq
 800674c:	2301      	moveq	r3, #1
 800674e:	2300      	movne	r3, #0
 8006750:	b2db      	uxtb	r3, r3
 8006752:	e012      	b.n	800677a <HAL_I2C_Init+0x176>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	1e58      	subs	r0, r3, #1
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6859      	ldr	r1, [r3, #4]
 800675c:	460b      	mov	r3, r1
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	440b      	add	r3, r1
 8006762:	0099      	lsls	r1, r3, #2
 8006764:	440b      	add	r3, r1
 8006766:	fbb0 f3f3 	udiv	r3, r0, r3
 800676a:	3301      	adds	r3, #1
 800676c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006770:	2b00      	cmp	r3, #0
 8006772:	bf0c      	ite	eq
 8006774:	2301      	moveq	r3, #1
 8006776:	2300      	movne	r3, #0
 8006778:	b2db      	uxtb	r3, r3
 800677a:	2b00      	cmp	r3, #0
 800677c:	d001      	beq.n	8006782 <HAL_I2C_Init+0x17e>
 800677e:	2301      	movs	r3, #1
 8006780:	e022      	b.n	80067c8 <HAL_I2C_Init+0x1c4>
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	689b      	ldr	r3, [r3, #8]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d10e      	bne.n	80067a8 <HAL_I2C_Init+0x1a4>
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	1e58      	subs	r0, r3, #1
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	6859      	ldr	r1, [r3, #4]
 8006792:	460b      	mov	r3, r1
 8006794:	005b      	lsls	r3, r3, #1
 8006796:	440b      	add	r3, r1
 8006798:	fbb0 f3f3 	udiv	r3, r0, r3
 800679c:	3301      	adds	r3, #1
 800679e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067a6:	e00f      	b.n	80067c8 <HAL_I2C_Init+0x1c4>
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	1e58      	subs	r0, r3, #1
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6859      	ldr	r1, [r3, #4]
 80067b0:	460b      	mov	r3, r1
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	440b      	add	r3, r1
 80067b6:	0099      	lsls	r1, r3, #2
 80067b8:	440b      	add	r3, r1
 80067ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80067be:	3301      	adds	r3, #1
 80067c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80067c4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80067c8:	6879      	ldr	r1, [r7, #4]
 80067ca:	6809      	ldr	r1, [r1, #0]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	69da      	ldr	r2, [r3, #28]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6a1b      	ldr	r3, [r3, #32]
 80067e2:	431a      	orrs	r2, r3
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	430a      	orrs	r2, r1
 80067ea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80067f6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80067fa:	687a      	ldr	r2, [r7, #4]
 80067fc:	6911      	ldr	r1, [r2, #16]
 80067fe:	687a      	ldr	r2, [r7, #4]
 8006800:	68d2      	ldr	r2, [r2, #12]
 8006802:	4311      	orrs	r1, r2
 8006804:	687a      	ldr	r2, [r7, #4]
 8006806:	6812      	ldr	r2, [r2, #0]
 8006808:	430b      	orrs	r3, r1
 800680a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	68db      	ldr	r3, [r3, #12]
 8006812:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	695a      	ldr	r2, [r3, #20]
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	699b      	ldr	r3, [r3, #24]
 800681e:	431a      	orrs	r2, r3
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	430a      	orrs	r2, r1
 8006826:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f042 0201 	orr.w	r2, r2, #1
 8006836:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2200      	movs	r2, #0
 800683c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2220      	movs	r2, #32
 8006842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006854:	2300      	movs	r3, #0
}
 8006856:	4618      	mov	r0, r3
 8006858:	3710      	adds	r7, #16
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}
 800685e:	bf00      	nop
 8006860:	000186a0 	.word	0x000186a0
 8006864:	001e847f 	.word	0x001e847f
 8006868:	003d08ff 	.word	0x003d08ff
 800686c:	431bde83 	.word	0x431bde83
 8006870:	10624dd3 	.word	0x10624dd3

08006874 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006874:	b480      	push	{r7}
 8006876:	b083      	sub	sp, #12
 8006878:	af00      	add	r7, sp, #0
 800687a:	6078      	str	r0, [r7, #4]
 800687c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006884:	b2db      	uxtb	r3, r3
 8006886:	2b20      	cmp	r3, #32
 8006888:	d129      	bne.n	80068de <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	2224      	movs	r2, #36	; 0x24
 800688e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681a      	ldr	r2, [r3, #0]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f022 0201 	bic.w	r2, r2, #1
 80068a0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f022 0210 	bic.w	r2, r2, #16
 80068b0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	683a      	ldr	r2, [r7, #0]
 80068be:	430a      	orrs	r2, r1
 80068c0:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	681a      	ldr	r2, [r3, #0]
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f042 0201 	orr.w	r2, r2, #1
 80068d0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	2220      	movs	r2, #32
 80068d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80068da:	2300      	movs	r3, #0
 80068dc:	e000      	b.n	80068e0 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80068de:	2302      	movs	r3, #2
  }
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	370c      	adds	r7, #12
 80068e4:	46bd      	mov	sp, r7
 80068e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ea:	4770      	bx	lr

080068ec <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80068ec:	b480      	push	{r7}
 80068ee:	b085      	sub	sp, #20
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
 80068f4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80068f6:	2300      	movs	r3, #0
 80068f8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006900:	b2db      	uxtb	r3, r3
 8006902:	2b20      	cmp	r3, #32
 8006904:	d12a      	bne.n	800695c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2224      	movs	r2, #36	; 0x24
 800690a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	f022 0201 	bic.w	r2, r2, #1
 800691c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006924:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8006926:	89fb      	ldrh	r3, [r7, #14]
 8006928:	f023 030f 	bic.w	r3, r3, #15
 800692c:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	b29a      	uxth	r2, r3
 8006932:	89fb      	ldrh	r3, [r7, #14]
 8006934:	4313      	orrs	r3, r2
 8006936:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	89fa      	ldrh	r2, [r7, #14]
 800693e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f042 0201 	orr.w	r2, r2, #1
 800694e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	2220      	movs	r2, #32
 8006954:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006958:	2300      	movs	r3, #0
 800695a:	e000      	b.n	800695e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800695c:	2302      	movs	r3, #2
  }
}
 800695e:	4618      	mov	r0, r3
 8006960:	3714      	adds	r7, #20
 8006962:	46bd      	mov	sp, r7
 8006964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006968:	4770      	bx	lr
	...

0800696c <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800696c:	b580      	push	{r7, lr}
 800696e:	b084      	sub	sp, #16
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d101      	bne.n	800697e <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e0bf      	b.n	8006afe <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8006984:	b2db      	uxtb	r3, r3
 8006986:	2b00      	cmp	r3, #0
 8006988:	d106      	bne.n	8006998 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2200      	movs	r2, #0
 800698e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f7fc fbfa 	bl	800318c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2202      	movs	r2, #2
 800699c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	699a      	ldr	r2, [r3, #24]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 80069ae:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	6999      	ldr	r1, [r3, #24]
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	685a      	ldr	r2, [r3, #4]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80069c4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	691b      	ldr	r3, [r3, #16]
 80069ca:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	430a      	orrs	r2, r1
 80069d2:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	6899      	ldr	r1, [r3, #8]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	4b4a      	ldr	r3, [pc, #296]	; (8006b08 <HAL_LTDC_Init+0x19c>)
 80069e0:	400b      	ands	r3, r1
 80069e2:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	695b      	ldr	r3, [r3, #20]
 80069e8:	041b      	lsls	r3, r3, #16
 80069ea:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	6899      	ldr	r1, [r3, #8]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	699a      	ldr	r2, [r3, #24]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	431a      	orrs	r2, r3
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	430a      	orrs	r2, r1
 8006a00:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	68d9      	ldr	r1, [r3, #12]
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681a      	ldr	r2, [r3, #0]
 8006a0c:	4b3e      	ldr	r3, [pc, #248]	; (8006b08 <HAL_LTDC_Init+0x19c>)
 8006a0e:	400b      	ands	r3, r1
 8006a10:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	041b      	lsls	r3, r3, #16
 8006a18:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	68d9      	ldr	r1, [r3, #12]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6a1a      	ldr	r2, [r3, #32]
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	431a      	orrs	r2, r3
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	430a      	orrs	r2, r1
 8006a2e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	6919      	ldr	r1, [r3, #16]
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681a      	ldr	r2, [r3, #0]
 8006a3a:	4b33      	ldr	r3, [pc, #204]	; (8006b08 <HAL_LTDC_Init+0x19c>)
 8006a3c:	400b      	ands	r3, r1
 8006a3e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a44:	041b      	lsls	r3, r3, #16
 8006a46:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	6919      	ldr	r1, [r3, #16]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	431a      	orrs	r2, r3
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	430a      	orrs	r2, r1
 8006a5c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	6959      	ldr	r1, [r3, #20]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	4b27      	ldr	r3, [pc, #156]	; (8006b08 <HAL_LTDC_Init+0x19c>)
 8006a6a:	400b      	ands	r3, r1
 8006a6c:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a72:	041b      	lsls	r3, r3, #16
 8006a74:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	6959      	ldr	r1, [r3, #20]
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	431a      	orrs	r2, r3
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	430a      	orrs	r2, r1
 8006a8a:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006a92:	021b      	lsls	r3, r3, #8
 8006a94:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8006a9c:	041b      	lsls	r3, r3, #16
 8006a9e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8006aae:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006ab6:	68ba      	ldr	r2, [r7, #8]
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	4313      	orrs	r3, r2
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8006ac2:	431a      	orrs	r2, r3
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	430a      	orrs	r2, r1
 8006aca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f042 0206 	orr.w	r2, r2, #6
 8006ada:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	699a      	ldr	r2, [r3, #24]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f042 0201 	orr.w	r2, r2, #1
 8006aea:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2201      	movs	r2, #1
 8006af8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 8006afc:	2300      	movs	r3, #0
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3710      	adds	r7, #16
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	f000f800 	.word	0xf000f800

08006b0c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b1a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b22:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	f003 0304 	and.w	r3, r3, #4
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d023      	beq.n	8006b76 <HAL_LTDC_IRQHandler+0x6a>
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	f003 0304 	and.w	r3, r3, #4
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d01e      	beq.n	8006b76 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f022 0204 	bic.w	r2, r2, #4
 8006b46:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2204      	movs	r2, #4
 8006b4e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006b56:	f043 0201 	orr.w	r2, r3, #1
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2204      	movs	r2, #4
 8006b64:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f000 f86f 	bl	8006c54 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	f003 0302 	and.w	r3, r3, #2
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d023      	beq.n	8006bc8 <HAL_LTDC_IRQHandler+0xbc>
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	f003 0302 	and.w	r3, r3, #2
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d01e      	beq.n	8006bc8 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f022 0202 	bic.w	r2, r2, #2
 8006b98:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	2202      	movs	r2, #2
 8006ba0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8006ba8:	f043 0202 	orr.w	r2, r3, #2
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2204      	movs	r2, #4
 8006bb6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f000 f846 	bl	8006c54 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	f003 0301 	and.w	r3, r3, #1
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d01b      	beq.n	8006c0a <HAL_LTDC_IRQHandler+0xfe>
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	f003 0301 	and.w	r3, r3, #1
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d016      	beq.n	8006c0a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f022 0201 	bic.w	r2, r2, #1
 8006bea:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2201      	movs	r2, #1
 8006bf8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8006c04:	6878      	ldr	r0, [r7, #4]
 8006c06:	f000 f82f 	bl	8006c68 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	f003 0308 	and.w	r3, r3, #8
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d01b      	beq.n	8006c4c <HAL_LTDC_IRQHandler+0x140>
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	f003 0308 	and.w	r3, r3, #8
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d016      	beq.n	8006c4c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f022 0208 	bic.w	r2, r2, #8
 8006c2c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	2208      	movs	r2, #8
 8006c34:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	f000 f818 	bl	8006c7c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8006c4c:	bf00      	nop
 8006c4e:	3710      	adds	r7, #16
 8006c50:	46bd      	mov	sp, r7
 8006c52:	bd80      	pop	{r7, pc}

08006c54 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8006c5c:	bf00      	nop
 8006c5e:	370c      	adds	r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 8006c70:	bf00      	nop
 8006c72:	370c      	adds	r7, #12
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8006c7c:	b480      	push	{r7}
 8006c7e:	b083      	sub	sp, #12
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8006c84:	bf00      	nop
 8006c86:	370c      	adds	r7, #12
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c8e:	4770      	bx	lr

08006c90 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006c90:	b5b0      	push	{r4, r5, r7, lr}
 8006c92:	b084      	sub	sp, #16
 8006c94:	af00      	add	r7, sp, #0
 8006c96:	60f8      	str	r0, [r7, #12]
 8006c98:	60b9      	str	r1, [r7, #8]
 8006c9a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d101      	bne.n	8006caa <HAL_LTDC_ConfigLayer+0x1a>
 8006ca6:	2302      	movs	r3, #2
 8006ca8:	e02c      	b.n	8006d04 <HAL_LTDC_ConfigLayer+0x74>
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2201      	movs	r2, #1
 8006cae:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2202      	movs	r2, #2
 8006cb6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8006cba:	68fa      	ldr	r2, [r7, #12]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2134      	movs	r1, #52	; 0x34
 8006cc0:	fb01 f303 	mul.w	r3, r1, r3
 8006cc4:	4413      	add	r3, r2
 8006cc6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	4614      	mov	r4, r2
 8006cce:	461d      	mov	r5, r3
 8006cd0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006cd2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006cd4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006cd6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006cd8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006cda:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006cdc:	682b      	ldr	r3, [r5, #0]
 8006cde:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	68b9      	ldr	r1, [r7, #8]
 8006ce4:	68f8      	ldr	r0, [r7, #12]
 8006ce6:	f000 f83b 	bl	8006d60 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	2201      	movs	r2, #1
 8006cf0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2201      	movs	r2, #1
 8006cf6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006d02:	2300      	movs	r3, #0
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3710      	adds	r7, #16
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bdb0      	pop	{r4, r5, r7, pc}

08006d0c <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b083      	sub	sp, #12
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d101      	bne.n	8006d22 <HAL_LTDC_EnableDither+0x16>
 8006d1e:	2302      	movs	r3, #2
 8006d20:	e016      	b.n	8006d50 <HAL_LTDC_EnableDither+0x44>
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2202      	movs	r2, #2
 8006d2e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8006d32:	4b0a      	ldr	r3, [pc, #40]	; (8006d5c <HAL_LTDC_EnableDither+0x50>)
 8006d34:	699b      	ldr	r3, [r3, #24]
 8006d36:	4a09      	ldr	r2, [pc, #36]	; (8006d5c <HAL_LTDC_EnableDither+0x50>)
 8006d38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d3c:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2201      	movs	r2, #1
 8006d42:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	2200      	movs	r2, #0
 8006d4a:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8006d4e:	2300      	movs	r3, #0
}
 8006d50:	4618      	mov	r0, r3
 8006d52:	370c      	adds	r7, #12
 8006d54:	46bd      	mov	sp, r7
 8006d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5a:	4770      	bx	lr
 8006d5c:	40016800 	.word	0x40016800

08006d60 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b089      	sub	sp, #36	; 0x24
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	60f8      	str	r0, [r7, #12]
 8006d68:	60b9      	str	r1, [r7, #8]
 8006d6a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	685a      	ldr	r2, [r3, #4]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	68db      	ldr	r3, [r3, #12]
 8006d76:	0c1b      	lsrs	r3, r3, #16
 8006d78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006d7c:	4413      	add	r3, r2
 8006d7e:	041b      	lsls	r3, r3, #16
 8006d80:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	461a      	mov	r2, r3
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	01db      	lsls	r3, r3, #7
 8006d8c:	4413      	add	r3, r2
 8006d8e:	3384      	adds	r3, #132	; 0x84
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	6812      	ldr	r2, [r2, #0]
 8006d96:	4611      	mov	r1, r2
 8006d98:	687a      	ldr	r2, [r7, #4]
 8006d9a:	01d2      	lsls	r2, r2, #7
 8006d9c:	440a      	add	r2, r1
 8006d9e:	3284      	adds	r2, #132	; 0x84
 8006da0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006da4:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	681a      	ldr	r2, [r3, #0]
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	68db      	ldr	r3, [r3, #12]
 8006db0:	0c1b      	lsrs	r3, r3, #16
 8006db2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006db6:	4413      	add	r3, r2
 8006db8:	1c5a      	adds	r2, r3, #1
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4619      	mov	r1, r3
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	01db      	lsls	r3, r3, #7
 8006dc4:	440b      	add	r3, r1
 8006dc6:	3384      	adds	r3, #132	; 0x84
 8006dc8:	4619      	mov	r1, r3
 8006dca:	69fb      	ldr	r3, [r7, #28]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	68da      	ldr	r2, [r3, #12]
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	68db      	ldr	r3, [r3, #12]
 8006dda:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006dde:	4413      	add	r3, r2
 8006de0:	041b      	lsls	r3, r3, #16
 8006de2:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	461a      	mov	r2, r3
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	01db      	lsls	r3, r3, #7
 8006dee:	4413      	add	r3, r2
 8006df0:	3384      	adds	r3, #132	; 0x84
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	68fa      	ldr	r2, [r7, #12]
 8006df6:	6812      	ldr	r2, [r2, #0]
 8006df8:	4611      	mov	r1, r2
 8006dfa:	687a      	ldr	r2, [r7, #4]
 8006dfc:	01d2      	lsls	r2, r2, #7
 8006dfe:	440a      	add	r2, r1
 8006e00:	3284      	adds	r2, #132	; 0x84
 8006e02:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8006e06:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8006e08:	68bb      	ldr	r3, [r7, #8]
 8006e0a:	689a      	ldr	r2, [r3, #8]
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68db      	ldr	r3, [r3, #12]
 8006e12:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006e16:	4413      	add	r3, r2
 8006e18:	1c5a      	adds	r2, r3, #1
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4619      	mov	r1, r3
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	01db      	lsls	r3, r3, #7
 8006e24:	440b      	add	r3, r1
 8006e26:	3384      	adds	r3, #132	; 0x84
 8006e28:	4619      	mov	r1, r3
 8006e2a:	69fb      	ldr	r3, [r7, #28]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	461a      	mov	r2, r3
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	01db      	lsls	r3, r3, #7
 8006e3a:	4413      	add	r3, r2
 8006e3c:	3384      	adds	r3, #132	; 0x84
 8006e3e:	691b      	ldr	r3, [r3, #16]
 8006e40:	68fa      	ldr	r2, [r7, #12]
 8006e42:	6812      	ldr	r2, [r2, #0]
 8006e44:	4611      	mov	r1, r2
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	01d2      	lsls	r2, r2, #7
 8006e4a:	440a      	add	r2, r1
 8006e4c:	3284      	adds	r2, #132	; 0x84
 8006e4e:	f023 0307 	bic.w	r3, r3, #7
 8006e52:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	461a      	mov	r2, r3
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	01db      	lsls	r3, r3, #7
 8006e5e:	4413      	add	r3, r2
 8006e60:	3384      	adds	r3, #132	; 0x84
 8006e62:	461a      	mov	r2, r3
 8006e64:	68bb      	ldr	r3, [r7, #8]
 8006e66:	691b      	ldr	r3, [r3, #16]
 8006e68:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8006e6a:	68bb      	ldr	r3, [r7, #8]
 8006e6c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8006e70:	021b      	lsls	r3, r3, #8
 8006e72:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8006e7a:	041b      	lsls	r3, r3, #16
 8006e7c:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8006e7e:	68bb      	ldr	r3, [r7, #8]
 8006e80:	699b      	ldr	r3, [r3, #24]
 8006e82:	061b      	lsls	r3, r3, #24
 8006e84:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	01db      	lsls	r3, r3, #7
 8006e90:	4413      	add	r3, r2
 8006e92:	3384      	adds	r3, #132	; 0x84
 8006e94:	699b      	ldr	r3, [r3, #24]
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	461a      	mov	r2, r3
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	01db      	lsls	r3, r3, #7
 8006ea0:	4413      	add	r3, r2
 8006ea2:	3384      	adds	r3, #132	; 0x84
 8006ea4:	461a      	mov	r2, r3
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8006eaa:	68bb      	ldr	r3, [r7, #8]
 8006eac:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	69fb      	ldr	r3, [r7, #28]
 8006eb4:	431a      	orrs	r2, r3
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	431a      	orrs	r2, r3
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	4619      	mov	r1, r3
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	01db      	lsls	r3, r3, #7
 8006ec4:	440b      	add	r3, r1
 8006ec6:	3384      	adds	r3, #132	; 0x84
 8006ec8:	4619      	mov	r1, r3
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	01db      	lsls	r3, r3, #7
 8006eda:	4413      	add	r3, r2
 8006edc:	3384      	adds	r3, #132	; 0x84
 8006ede:	695b      	ldr	r3, [r3, #20]
 8006ee0:	68fa      	ldr	r2, [r7, #12]
 8006ee2:	6812      	ldr	r2, [r2, #0]
 8006ee4:	4611      	mov	r1, r2
 8006ee6:	687a      	ldr	r2, [r7, #4]
 8006ee8:	01d2      	lsls	r2, r2, #7
 8006eea:	440a      	add	r2, r1
 8006eec:	3284      	adds	r2, #132	; 0x84
 8006eee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006ef2:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	461a      	mov	r2, r3
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	01db      	lsls	r3, r3, #7
 8006efe:	4413      	add	r3, r2
 8006f00:	3384      	adds	r3, #132	; 0x84
 8006f02:	461a      	mov	r2, r3
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	695b      	ldr	r3, [r3, #20]
 8006f08:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	461a      	mov	r2, r3
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	01db      	lsls	r3, r3, #7
 8006f14:	4413      	add	r3, r2
 8006f16:	3384      	adds	r3, #132	; 0x84
 8006f18:	69db      	ldr	r3, [r3, #28]
 8006f1a:	68fa      	ldr	r2, [r7, #12]
 8006f1c:	6812      	ldr	r2, [r2, #0]
 8006f1e:	4611      	mov	r1, r2
 8006f20:	687a      	ldr	r2, [r7, #4]
 8006f22:	01d2      	lsls	r2, r2, #7
 8006f24:	440a      	add	r2, r1
 8006f26:	3284      	adds	r2, #132	; 0x84
 8006f28:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006f2c:	f023 0307 	bic.w	r3, r3, #7
 8006f30:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8006f32:	68bb      	ldr	r3, [r7, #8]
 8006f34:	69da      	ldr	r2, [r3, #28]
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	6a1b      	ldr	r3, [r3, #32]
 8006f3a:	68f9      	ldr	r1, [r7, #12]
 8006f3c:	6809      	ldr	r1, [r1, #0]
 8006f3e:	4608      	mov	r0, r1
 8006f40:	6879      	ldr	r1, [r7, #4]
 8006f42:	01c9      	lsls	r1, r1, #7
 8006f44:	4401      	add	r1, r0
 8006f46:	3184      	adds	r1, #132	; 0x84
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	461a      	mov	r2, r3
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	01db      	lsls	r3, r3, #7
 8006f56:	4413      	add	r3, r2
 8006f58:	3384      	adds	r3, #132	; 0x84
 8006f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	461a      	mov	r2, r3
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	01db      	lsls	r3, r3, #7
 8006f66:	4413      	add	r3, r2
 8006f68:	3384      	adds	r3, #132	; 0x84
 8006f6a:	461a      	mov	r2, r3
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	461a      	mov	r2, r3
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	01db      	lsls	r3, r3, #7
 8006f7a:	4413      	add	r3, r2
 8006f7c:	3384      	adds	r3, #132	; 0x84
 8006f7e:	461a      	mov	r2, r3
 8006f80:	68bb      	ldr	r3, [r7, #8]
 8006f82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f84:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8006f86:	68bb      	ldr	r3, [r7, #8]
 8006f88:	691b      	ldr	r3, [r3, #16]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d102      	bne.n	8006f94 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 8006f8e:	2304      	movs	r3, #4
 8006f90:	61fb      	str	r3, [r7, #28]
 8006f92:	e01b      	b.n	8006fcc <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	691b      	ldr	r3, [r3, #16]
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d102      	bne.n	8006fa2 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8006f9c:	2303      	movs	r3, #3
 8006f9e:	61fb      	str	r3, [r7, #28]
 8006fa0:	e014      	b.n	8006fcc <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	691b      	ldr	r3, [r3, #16]
 8006fa6:	2b04      	cmp	r3, #4
 8006fa8:	d00b      	beq.n	8006fc2 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006faa:	68bb      	ldr	r3, [r7, #8]
 8006fac:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8006fae:	2b02      	cmp	r3, #2
 8006fb0:	d007      	beq.n	8006fc2 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8006fb6:	2b03      	cmp	r3, #3
 8006fb8:	d003      	beq.n	8006fc2 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8006fbe:	2b07      	cmp	r3, #7
 8006fc0:	d102      	bne.n	8006fc8 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 8006fc2:	2302      	movs	r3, #2
 8006fc4:	61fb      	str	r3, [r7, #28]
 8006fc6:	e001      	b.n	8006fcc <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	01db      	lsls	r3, r3, #7
 8006fd6:	4413      	add	r3, r2
 8006fd8:	3384      	adds	r3, #132	; 0x84
 8006fda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fdc:	68fa      	ldr	r2, [r7, #12]
 8006fde:	6812      	ldr	r2, [r2, #0]
 8006fe0:	4611      	mov	r1, r2
 8006fe2:	687a      	ldr	r2, [r7, #4]
 8006fe4:	01d2      	lsls	r2, r2, #7
 8006fe6:	440a      	add	r2, r1
 8006fe8:	3284      	adds	r2, #132	; 0x84
 8006fea:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 8006fee:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ff4:	69fa      	ldr	r2, [r7, #28]
 8006ff6:	fb02 f303 	mul.w	r3, r2, r3
 8006ffa:	041a      	lsls	r2, r3, #16
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	6859      	ldr	r1, [r3, #4]
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	1acb      	subs	r3, r1, r3
 8007006:	69f9      	ldr	r1, [r7, #28]
 8007008:	fb01 f303 	mul.w	r3, r1, r3
 800700c:	3303      	adds	r3, #3
 800700e:	68f9      	ldr	r1, [r7, #12]
 8007010:	6809      	ldr	r1, [r1, #0]
 8007012:	4608      	mov	r0, r1
 8007014:	6879      	ldr	r1, [r7, #4]
 8007016:	01c9      	lsls	r1, r1, #7
 8007018:	4401      	add	r1, r0
 800701a:	3184      	adds	r1, #132	; 0x84
 800701c:	4313      	orrs	r3, r2
 800701e:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	461a      	mov	r2, r3
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	01db      	lsls	r3, r3, #7
 800702a:	4413      	add	r3, r2
 800702c:	3384      	adds	r3, #132	; 0x84
 800702e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007030:	68fa      	ldr	r2, [r7, #12]
 8007032:	6812      	ldr	r2, [r2, #0]
 8007034:	4611      	mov	r1, r2
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	01d2      	lsls	r2, r2, #7
 800703a:	440a      	add	r2, r1
 800703c:	3284      	adds	r2, #132	; 0x84
 800703e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007042:	f023 0307 	bic.w	r3, r3, #7
 8007046:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	461a      	mov	r2, r3
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	01db      	lsls	r3, r3, #7
 8007052:	4413      	add	r3, r2
 8007054:	3384      	adds	r3, #132	; 0x84
 8007056:	461a      	mov	r2, r3
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800705c:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	461a      	mov	r2, r3
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	01db      	lsls	r3, r3, #7
 8007068:	4413      	add	r3, r2
 800706a:	3384      	adds	r3, #132	; 0x84
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	68fa      	ldr	r2, [r7, #12]
 8007070:	6812      	ldr	r2, [r2, #0]
 8007072:	4611      	mov	r1, r2
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	01d2      	lsls	r2, r2, #7
 8007078:	440a      	add	r2, r1
 800707a:	3284      	adds	r2, #132	; 0x84
 800707c:	f043 0301 	orr.w	r3, r3, #1
 8007080:	6013      	str	r3, [r2, #0]
}
 8007082:	bf00      	nop
 8007084:	3724      	adds	r7, #36	; 0x24
 8007086:	46bd      	mov	sp, r7
 8007088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708c:	4770      	bx	lr
	...

08007090 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b086      	sub	sp, #24
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2b00      	cmp	r3, #0
 800709c:	d101      	bne.n	80070a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800709e:	2301      	movs	r3, #1
 80070a0:	e25b      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f003 0301 	and.w	r3, r3, #1
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d075      	beq.n	800719a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80070ae:	4ba3      	ldr	r3, [pc, #652]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80070b0:	689b      	ldr	r3, [r3, #8]
 80070b2:	f003 030c 	and.w	r3, r3, #12
 80070b6:	2b04      	cmp	r3, #4
 80070b8:	d00c      	beq.n	80070d4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80070ba:	4ba0      	ldr	r3, [pc, #640]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80070c2:	2b08      	cmp	r3, #8
 80070c4:	d112      	bne.n	80070ec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80070c6:	4b9d      	ldr	r3, [pc, #628]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80070ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80070d2:	d10b      	bne.n	80070ec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80070d4:	4b99      	ldr	r3, [pc, #612]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d05b      	beq.n	8007198 <HAL_RCC_OscConfig+0x108>
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	d157      	bne.n	8007198 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	e236      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80070f4:	d106      	bne.n	8007104 <HAL_RCC_OscConfig+0x74>
 80070f6:	4b91      	ldr	r3, [pc, #580]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	4a90      	ldr	r2, [pc, #576]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80070fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007100:	6013      	str	r3, [r2, #0]
 8007102:	e01d      	b.n	8007140 <HAL_RCC_OscConfig+0xb0>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	685b      	ldr	r3, [r3, #4]
 8007108:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800710c:	d10c      	bne.n	8007128 <HAL_RCC_OscConfig+0x98>
 800710e:	4b8b      	ldr	r3, [pc, #556]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a8a      	ldr	r2, [pc, #552]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 8007114:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007118:	6013      	str	r3, [r2, #0]
 800711a:	4b88      	ldr	r3, [pc, #544]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a87      	ldr	r2, [pc, #540]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 8007120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007124:	6013      	str	r3, [r2, #0]
 8007126:	e00b      	b.n	8007140 <HAL_RCC_OscConfig+0xb0>
 8007128:	4b84      	ldr	r3, [pc, #528]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4a83      	ldr	r2, [pc, #524]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 800712e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007132:	6013      	str	r3, [r2, #0]
 8007134:	4b81      	ldr	r3, [pc, #516]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a80      	ldr	r2, [pc, #512]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 800713a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800713e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	2b00      	cmp	r3, #0
 8007146:	d013      	beq.n	8007170 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007148:	f7fc fbe6 	bl	8003918 <HAL_GetTick>
 800714c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800714e:	e008      	b.n	8007162 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007150:	f7fc fbe2 	bl	8003918 <HAL_GetTick>
 8007154:	4602      	mov	r2, r0
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	1ad3      	subs	r3, r2, r3
 800715a:	2b64      	cmp	r3, #100	; 0x64
 800715c:	d901      	bls.n	8007162 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800715e:	2303      	movs	r3, #3
 8007160:	e1fb      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007162:	4b76      	ldr	r3, [pc, #472]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800716a:	2b00      	cmp	r3, #0
 800716c:	d0f0      	beq.n	8007150 <HAL_RCC_OscConfig+0xc0>
 800716e:	e014      	b.n	800719a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007170:	f7fc fbd2 	bl	8003918 <HAL_GetTick>
 8007174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007176:	e008      	b.n	800718a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007178:	f7fc fbce 	bl	8003918 <HAL_GetTick>
 800717c:	4602      	mov	r2, r0
 800717e:	693b      	ldr	r3, [r7, #16]
 8007180:	1ad3      	subs	r3, r2, r3
 8007182:	2b64      	cmp	r3, #100	; 0x64
 8007184:	d901      	bls.n	800718a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007186:	2303      	movs	r3, #3
 8007188:	e1e7      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800718a:	4b6c      	ldr	r3, [pc, #432]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007192:	2b00      	cmp	r3, #0
 8007194:	d1f0      	bne.n	8007178 <HAL_RCC_OscConfig+0xe8>
 8007196:	e000      	b.n	800719a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f003 0302 	and.w	r3, r3, #2
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d063      	beq.n	800726e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80071a6:	4b65      	ldr	r3, [pc, #404]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	f003 030c 	and.w	r3, r3, #12
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d00b      	beq.n	80071ca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80071b2:	4b62      	ldr	r3, [pc, #392]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80071ba:	2b08      	cmp	r3, #8
 80071bc:	d11c      	bne.n	80071f8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80071be:	4b5f      	ldr	r3, [pc, #380]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80071c0:	685b      	ldr	r3, [r3, #4]
 80071c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d116      	bne.n	80071f8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071ca:	4b5c      	ldr	r3, [pc, #368]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f003 0302 	and.w	r3, r3, #2
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d005      	beq.n	80071e2 <HAL_RCC_OscConfig+0x152>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	68db      	ldr	r3, [r3, #12]
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d001      	beq.n	80071e2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80071de:	2301      	movs	r3, #1
 80071e0:	e1bb      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80071e2:	4b56      	ldr	r3, [pc, #344]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	691b      	ldr	r3, [r3, #16]
 80071ee:	00db      	lsls	r3, r3, #3
 80071f0:	4952      	ldr	r1, [pc, #328]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80071f2:	4313      	orrs	r3, r2
 80071f4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80071f6:	e03a      	b.n	800726e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	68db      	ldr	r3, [r3, #12]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d020      	beq.n	8007242 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007200:	4b4f      	ldr	r3, [pc, #316]	; (8007340 <HAL_RCC_OscConfig+0x2b0>)
 8007202:	2201      	movs	r2, #1
 8007204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007206:	f7fc fb87 	bl	8003918 <HAL_GetTick>
 800720a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800720c:	e008      	b.n	8007220 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800720e:	f7fc fb83 	bl	8003918 <HAL_GetTick>
 8007212:	4602      	mov	r2, r0
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	1ad3      	subs	r3, r2, r3
 8007218:	2b02      	cmp	r3, #2
 800721a:	d901      	bls.n	8007220 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800721c:	2303      	movs	r3, #3
 800721e:	e19c      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007220:	4b46      	ldr	r3, [pc, #280]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 0302 	and.w	r3, r3, #2
 8007228:	2b00      	cmp	r3, #0
 800722a:	d0f0      	beq.n	800720e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800722c:	4b43      	ldr	r3, [pc, #268]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	691b      	ldr	r3, [r3, #16]
 8007238:	00db      	lsls	r3, r3, #3
 800723a:	4940      	ldr	r1, [pc, #256]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 800723c:	4313      	orrs	r3, r2
 800723e:	600b      	str	r3, [r1, #0]
 8007240:	e015      	b.n	800726e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007242:	4b3f      	ldr	r3, [pc, #252]	; (8007340 <HAL_RCC_OscConfig+0x2b0>)
 8007244:	2200      	movs	r2, #0
 8007246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007248:	f7fc fb66 	bl	8003918 <HAL_GetTick>
 800724c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800724e:	e008      	b.n	8007262 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007250:	f7fc fb62 	bl	8003918 <HAL_GetTick>
 8007254:	4602      	mov	r2, r0
 8007256:	693b      	ldr	r3, [r7, #16]
 8007258:	1ad3      	subs	r3, r2, r3
 800725a:	2b02      	cmp	r3, #2
 800725c:	d901      	bls.n	8007262 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800725e:	2303      	movs	r3, #3
 8007260:	e17b      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007262:	4b36      	ldr	r3, [pc, #216]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f003 0302 	and.w	r3, r3, #2
 800726a:	2b00      	cmp	r3, #0
 800726c:	d1f0      	bne.n	8007250 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	f003 0308 	and.w	r3, r3, #8
 8007276:	2b00      	cmp	r3, #0
 8007278:	d030      	beq.n	80072dc <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	695b      	ldr	r3, [r3, #20]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d016      	beq.n	80072b0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007282:	4b30      	ldr	r3, [pc, #192]	; (8007344 <HAL_RCC_OscConfig+0x2b4>)
 8007284:	2201      	movs	r2, #1
 8007286:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007288:	f7fc fb46 	bl	8003918 <HAL_GetTick>
 800728c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800728e:	e008      	b.n	80072a2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007290:	f7fc fb42 	bl	8003918 <HAL_GetTick>
 8007294:	4602      	mov	r2, r0
 8007296:	693b      	ldr	r3, [r7, #16]
 8007298:	1ad3      	subs	r3, r2, r3
 800729a:	2b02      	cmp	r3, #2
 800729c:	d901      	bls.n	80072a2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800729e:	2303      	movs	r3, #3
 80072a0:	e15b      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80072a2:	4b26      	ldr	r3, [pc, #152]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80072a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072a6:	f003 0302 	and.w	r3, r3, #2
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d0f0      	beq.n	8007290 <HAL_RCC_OscConfig+0x200>
 80072ae:	e015      	b.n	80072dc <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80072b0:	4b24      	ldr	r3, [pc, #144]	; (8007344 <HAL_RCC_OscConfig+0x2b4>)
 80072b2:	2200      	movs	r2, #0
 80072b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80072b6:	f7fc fb2f 	bl	8003918 <HAL_GetTick>
 80072ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072bc:	e008      	b.n	80072d0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80072be:	f7fc fb2b 	bl	8003918 <HAL_GetTick>
 80072c2:	4602      	mov	r2, r0
 80072c4:	693b      	ldr	r3, [r7, #16]
 80072c6:	1ad3      	subs	r3, r2, r3
 80072c8:	2b02      	cmp	r3, #2
 80072ca:	d901      	bls.n	80072d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80072cc:	2303      	movs	r3, #3
 80072ce:	e144      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80072d0:	4b1a      	ldr	r3, [pc, #104]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80072d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80072d4:	f003 0302 	and.w	r3, r3, #2
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d1f0      	bne.n	80072be <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	f003 0304 	and.w	r3, r3, #4
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	f000 80a0 	beq.w	800742a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80072ea:	2300      	movs	r3, #0
 80072ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80072ee:	4b13      	ldr	r3, [pc, #76]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 80072f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d10f      	bne.n	800731a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80072fa:	2300      	movs	r3, #0
 80072fc:	60bb      	str	r3, [r7, #8]
 80072fe:	4b0f      	ldr	r3, [pc, #60]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 8007300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007302:	4a0e      	ldr	r2, [pc, #56]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 8007304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007308:	6413      	str	r3, [r2, #64]	; 0x40
 800730a:	4b0c      	ldr	r3, [pc, #48]	; (800733c <HAL_RCC_OscConfig+0x2ac>)
 800730c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800730e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007312:	60bb      	str	r3, [r7, #8]
 8007314:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007316:	2301      	movs	r3, #1
 8007318:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800731a:	4b0b      	ldr	r3, [pc, #44]	; (8007348 <HAL_RCC_OscConfig+0x2b8>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007322:	2b00      	cmp	r3, #0
 8007324:	d121      	bne.n	800736a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007326:	4b08      	ldr	r3, [pc, #32]	; (8007348 <HAL_RCC_OscConfig+0x2b8>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a07      	ldr	r2, [pc, #28]	; (8007348 <HAL_RCC_OscConfig+0x2b8>)
 800732c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007330:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007332:	f7fc faf1 	bl	8003918 <HAL_GetTick>
 8007336:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007338:	e011      	b.n	800735e <HAL_RCC_OscConfig+0x2ce>
 800733a:	bf00      	nop
 800733c:	40023800 	.word	0x40023800
 8007340:	42470000 	.word	0x42470000
 8007344:	42470e80 	.word	0x42470e80
 8007348:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800734c:	f7fc fae4 	bl	8003918 <HAL_GetTick>
 8007350:	4602      	mov	r2, r0
 8007352:	693b      	ldr	r3, [r7, #16]
 8007354:	1ad3      	subs	r3, r2, r3
 8007356:	2b02      	cmp	r3, #2
 8007358:	d901      	bls.n	800735e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e0fd      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800735e:	4b81      	ldr	r3, [pc, #516]	; (8007564 <HAL_RCC_OscConfig+0x4d4>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007366:	2b00      	cmp	r3, #0
 8007368:	d0f0      	beq.n	800734c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	689b      	ldr	r3, [r3, #8]
 800736e:	2b01      	cmp	r3, #1
 8007370:	d106      	bne.n	8007380 <HAL_RCC_OscConfig+0x2f0>
 8007372:	4b7d      	ldr	r3, [pc, #500]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 8007374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007376:	4a7c      	ldr	r2, [pc, #496]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 8007378:	f043 0301 	orr.w	r3, r3, #1
 800737c:	6713      	str	r3, [r2, #112]	; 0x70
 800737e:	e01c      	b.n	80073ba <HAL_RCC_OscConfig+0x32a>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	689b      	ldr	r3, [r3, #8]
 8007384:	2b05      	cmp	r3, #5
 8007386:	d10c      	bne.n	80073a2 <HAL_RCC_OscConfig+0x312>
 8007388:	4b77      	ldr	r3, [pc, #476]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 800738a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800738c:	4a76      	ldr	r2, [pc, #472]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 800738e:	f043 0304 	orr.w	r3, r3, #4
 8007392:	6713      	str	r3, [r2, #112]	; 0x70
 8007394:	4b74      	ldr	r3, [pc, #464]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 8007396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007398:	4a73      	ldr	r2, [pc, #460]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 800739a:	f043 0301 	orr.w	r3, r3, #1
 800739e:	6713      	str	r3, [r2, #112]	; 0x70
 80073a0:	e00b      	b.n	80073ba <HAL_RCC_OscConfig+0x32a>
 80073a2:	4b71      	ldr	r3, [pc, #452]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 80073a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073a6:	4a70      	ldr	r2, [pc, #448]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 80073a8:	f023 0301 	bic.w	r3, r3, #1
 80073ac:	6713      	str	r3, [r2, #112]	; 0x70
 80073ae:	4b6e      	ldr	r3, [pc, #440]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 80073b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073b2:	4a6d      	ldr	r2, [pc, #436]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 80073b4:	f023 0304 	bic.w	r3, r3, #4
 80073b8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	689b      	ldr	r3, [r3, #8]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d015      	beq.n	80073ee <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073c2:	f7fc faa9 	bl	8003918 <HAL_GetTick>
 80073c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073c8:	e00a      	b.n	80073e0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80073ca:	f7fc faa5 	bl	8003918 <HAL_GetTick>
 80073ce:	4602      	mov	r2, r0
 80073d0:	693b      	ldr	r3, [r7, #16]
 80073d2:	1ad3      	subs	r3, r2, r3
 80073d4:	f241 3288 	movw	r2, #5000	; 0x1388
 80073d8:	4293      	cmp	r3, r2
 80073da:	d901      	bls.n	80073e0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80073dc:	2303      	movs	r3, #3
 80073de:	e0bc      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073e0:	4b61      	ldr	r3, [pc, #388]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 80073e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073e4:	f003 0302 	and.w	r3, r3, #2
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d0ee      	beq.n	80073ca <HAL_RCC_OscConfig+0x33a>
 80073ec:	e014      	b.n	8007418 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80073ee:	f7fc fa93 	bl	8003918 <HAL_GetTick>
 80073f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80073f4:	e00a      	b.n	800740c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80073f6:	f7fc fa8f 	bl	8003918 <HAL_GetTick>
 80073fa:	4602      	mov	r2, r0
 80073fc:	693b      	ldr	r3, [r7, #16]
 80073fe:	1ad3      	subs	r3, r2, r3
 8007400:	f241 3288 	movw	r2, #5000	; 0x1388
 8007404:	4293      	cmp	r3, r2
 8007406:	d901      	bls.n	800740c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8007408:	2303      	movs	r3, #3
 800740a:	e0a6      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800740c:	4b56      	ldr	r3, [pc, #344]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 800740e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007410:	f003 0302 	and.w	r3, r3, #2
 8007414:	2b00      	cmp	r3, #0
 8007416:	d1ee      	bne.n	80073f6 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007418:	7dfb      	ldrb	r3, [r7, #23]
 800741a:	2b01      	cmp	r3, #1
 800741c:	d105      	bne.n	800742a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800741e:	4b52      	ldr	r3, [pc, #328]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 8007420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007422:	4a51      	ldr	r2, [pc, #324]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 8007424:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007428:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	699b      	ldr	r3, [r3, #24]
 800742e:	2b00      	cmp	r3, #0
 8007430:	f000 8092 	beq.w	8007558 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007434:	4b4c      	ldr	r3, [pc, #304]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	f003 030c 	and.w	r3, r3, #12
 800743c:	2b08      	cmp	r3, #8
 800743e:	d05c      	beq.n	80074fa <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	699b      	ldr	r3, [r3, #24]
 8007444:	2b02      	cmp	r3, #2
 8007446:	d141      	bne.n	80074cc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007448:	4b48      	ldr	r3, [pc, #288]	; (800756c <HAL_RCC_OscConfig+0x4dc>)
 800744a:	2200      	movs	r2, #0
 800744c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800744e:	f7fc fa63 	bl	8003918 <HAL_GetTick>
 8007452:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007454:	e008      	b.n	8007468 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007456:	f7fc fa5f 	bl	8003918 <HAL_GetTick>
 800745a:	4602      	mov	r2, r0
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	1ad3      	subs	r3, r2, r3
 8007460:	2b02      	cmp	r3, #2
 8007462:	d901      	bls.n	8007468 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8007464:	2303      	movs	r3, #3
 8007466:	e078      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007468:	4b3f      	ldr	r3, [pc, #252]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007470:	2b00      	cmp	r3, #0
 8007472:	d1f0      	bne.n	8007456 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	69da      	ldr	r2, [r3, #28]
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6a1b      	ldr	r3, [r3, #32]
 800747c:	431a      	orrs	r2, r3
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007482:	019b      	lsls	r3, r3, #6
 8007484:	431a      	orrs	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800748a:	085b      	lsrs	r3, r3, #1
 800748c:	3b01      	subs	r3, #1
 800748e:	041b      	lsls	r3, r3, #16
 8007490:	431a      	orrs	r2, r3
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007496:	061b      	lsls	r3, r3, #24
 8007498:	4933      	ldr	r1, [pc, #204]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 800749a:	4313      	orrs	r3, r2
 800749c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800749e:	4b33      	ldr	r3, [pc, #204]	; (800756c <HAL_RCC_OscConfig+0x4dc>)
 80074a0:	2201      	movs	r2, #1
 80074a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074a4:	f7fc fa38 	bl	8003918 <HAL_GetTick>
 80074a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074aa:	e008      	b.n	80074be <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074ac:	f7fc fa34 	bl	8003918 <HAL_GetTick>
 80074b0:	4602      	mov	r2, r0
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	1ad3      	subs	r3, r2, r3
 80074b6:	2b02      	cmp	r3, #2
 80074b8:	d901      	bls.n	80074be <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80074ba:	2303      	movs	r3, #3
 80074bc:	e04d      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80074be:	4b2a      	ldr	r3, [pc, #168]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d0f0      	beq.n	80074ac <HAL_RCC_OscConfig+0x41c>
 80074ca:	e045      	b.n	8007558 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80074cc:	4b27      	ldr	r3, [pc, #156]	; (800756c <HAL_RCC_OscConfig+0x4dc>)
 80074ce:	2200      	movs	r2, #0
 80074d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80074d2:	f7fc fa21 	bl	8003918 <HAL_GetTick>
 80074d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074d8:	e008      	b.n	80074ec <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80074da:	f7fc fa1d 	bl	8003918 <HAL_GetTick>
 80074de:	4602      	mov	r2, r0
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	1ad3      	subs	r3, r2, r3
 80074e4:	2b02      	cmp	r3, #2
 80074e6:	d901      	bls.n	80074ec <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80074e8:	2303      	movs	r3, #3
 80074ea:	e036      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80074ec:	4b1e      	ldr	r3, [pc, #120]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d1f0      	bne.n	80074da <HAL_RCC_OscConfig+0x44a>
 80074f8:	e02e      	b.n	8007558 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	699b      	ldr	r3, [r3, #24]
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d101      	bne.n	8007506 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007502:	2301      	movs	r3, #1
 8007504:	e029      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007506:	4b18      	ldr	r3, [pc, #96]	; (8007568 <HAL_RCC_OscConfig+0x4d8>)
 8007508:	685b      	ldr	r3, [r3, #4]
 800750a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	69db      	ldr	r3, [r3, #28]
 8007516:	429a      	cmp	r2, r3
 8007518:	d11c      	bne.n	8007554 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007524:	429a      	cmp	r2, r3
 8007526:	d115      	bne.n	8007554 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007528:	68fa      	ldr	r2, [r7, #12]
 800752a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800752e:	4013      	ands	r3, r2
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007534:	4293      	cmp	r3, r2
 8007536:	d10d      	bne.n	8007554 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8007542:	429a      	cmp	r2, r3
 8007544:	d106      	bne.n	8007554 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007550:	429a      	cmp	r2, r3
 8007552:	d001      	beq.n	8007558 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8007554:	2301      	movs	r3, #1
 8007556:	e000      	b.n	800755a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8007558:	2300      	movs	r3, #0
}
 800755a:	4618      	mov	r0, r3
 800755c:	3718      	adds	r7, #24
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}
 8007562:	bf00      	nop
 8007564:	40007000 	.word	0x40007000
 8007568:	40023800 	.word	0x40023800
 800756c:	42470060 	.word	0x42470060

08007570 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b084      	sub	sp, #16
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
 8007578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d101      	bne.n	8007584 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	e0cc      	b.n	800771e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007584:	4b68      	ldr	r3, [pc, #416]	; (8007728 <HAL_RCC_ClockConfig+0x1b8>)
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	f003 030f 	and.w	r3, r3, #15
 800758c:	683a      	ldr	r2, [r7, #0]
 800758e:	429a      	cmp	r2, r3
 8007590:	d90c      	bls.n	80075ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007592:	4b65      	ldr	r3, [pc, #404]	; (8007728 <HAL_RCC_ClockConfig+0x1b8>)
 8007594:	683a      	ldr	r2, [r7, #0]
 8007596:	b2d2      	uxtb	r2, r2
 8007598:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800759a:	4b63      	ldr	r3, [pc, #396]	; (8007728 <HAL_RCC_ClockConfig+0x1b8>)
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	f003 030f 	and.w	r3, r3, #15
 80075a2:	683a      	ldr	r2, [r7, #0]
 80075a4:	429a      	cmp	r2, r3
 80075a6:	d001      	beq.n	80075ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80075a8:	2301      	movs	r3, #1
 80075aa:	e0b8      	b.n	800771e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	f003 0302 	and.w	r3, r3, #2
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d020      	beq.n	80075fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f003 0304 	and.w	r3, r3, #4
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d005      	beq.n	80075d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80075c4:	4b59      	ldr	r3, [pc, #356]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 80075c6:	689b      	ldr	r3, [r3, #8]
 80075c8:	4a58      	ldr	r2, [pc, #352]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 80075ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80075ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f003 0308 	and.w	r3, r3, #8
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d005      	beq.n	80075e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80075dc:	4b53      	ldr	r3, [pc, #332]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 80075de:	689b      	ldr	r3, [r3, #8]
 80075e0:	4a52      	ldr	r2, [pc, #328]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 80075e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80075e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80075e8:	4b50      	ldr	r3, [pc, #320]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 80075ea:	689b      	ldr	r3, [r3, #8]
 80075ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	689b      	ldr	r3, [r3, #8]
 80075f4:	494d      	ldr	r1, [pc, #308]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 80075f6:	4313      	orrs	r3, r2
 80075f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f003 0301 	and.w	r3, r3, #1
 8007602:	2b00      	cmp	r3, #0
 8007604:	d044      	beq.n	8007690 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	685b      	ldr	r3, [r3, #4]
 800760a:	2b01      	cmp	r3, #1
 800760c:	d107      	bne.n	800761e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800760e:	4b47      	ldr	r3, [pc, #284]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007616:	2b00      	cmp	r3, #0
 8007618:	d119      	bne.n	800764e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800761a:	2301      	movs	r3, #1
 800761c:	e07f      	b.n	800771e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	685b      	ldr	r3, [r3, #4]
 8007622:	2b02      	cmp	r3, #2
 8007624:	d003      	beq.n	800762e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800762a:	2b03      	cmp	r3, #3
 800762c:	d107      	bne.n	800763e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800762e:	4b3f      	ldr	r3, [pc, #252]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007636:	2b00      	cmp	r3, #0
 8007638:	d109      	bne.n	800764e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800763a:	2301      	movs	r3, #1
 800763c:	e06f      	b.n	800771e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800763e:	4b3b      	ldr	r3, [pc, #236]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f003 0302 	and.w	r3, r3, #2
 8007646:	2b00      	cmp	r3, #0
 8007648:	d101      	bne.n	800764e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800764a:	2301      	movs	r3, #1
 800764c:	e067      	b.n	800771e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800764e:	4b37      	ldr	r3, [pc, #220]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	f023 0203 	bic.w	r2, r3, #3
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	685b      	ldr	r3, [r3, #4]
 800765a:	4934      	ldr	r1, [pc, #208]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 800765c:	4313      	orrs	r3, r2
 800765e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007660:	f7fc f95a 	bl	8003918 <HAL_GetTick>
 8007664:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007666:	e00a      	b.n	800767e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007668:	f7fc f956 	bl	8003918 <HAL_GetTick>
 800766c:	4602      	mov	r2, r0
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	1ad3      	subs	r3, r2, r3
 8007672:	f241 3288 	movw	r2, #5000	; 0x1388
 8007676:	4293      	cmp	r3, r2
 8007678:	d901      	bls.n	800767e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800767a:	2303      	movs	r3, #3
 800767c:	e04f      	b.n	800771e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800767e:	4b2b      	ldr	r3, [pc, #172]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	f003 020c 	and.w	r2, r3, #12
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	685b      	ldr	r3, [r3, #4]
 800768a:	009b      	lsls	r3, r3, #2
 800768c:	429a      	cmp	r2, r3
 800768e:	d1eb      	bne.n	8007668 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007690:	4b25      	ldr	r3, [pc, #148]	; (8007728 <HAL_RCC_ClockConfig+0x1b8>)
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f003 030f 	and.w	r3, r3, #15
 8007698:	683a      	ldr	r2, [r7, #0]
 800769a:	429a      	cmp	r2, r3
 800769c:	d20c      	bcs.n	80076b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800769e:	4b22      	ldr	r3, [pc, #136]	; (8007728 <HAL_RCC_ClockConfig+0x1b8>)
 80076a0:	683a      	ldr	r2, [r7, #0]
 80076a2:	b2d2      	uxtb	r2, r2
 80076a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80076a6:	4b20      	ldr	r3, [pc, #128]	; (8007728 <HAL_RCC_ClockConfig+0x1b8>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f003 030f 	and.w	r3, r3, #15
 80076ae:	683a      	ldr	r2, [r7, #0]
 80076b0:	429a      	cmp	r2, r3
 80076b2:	d001      	beq.n	80076b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e032      	b.n	800771e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f003 0304 	and.w	r3, r3, #4
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d008      	beq.n	80076d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80076c4:	4b19      	ldr	r3, [pc, #100]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	4916      	ldr	r1, [pc, #88]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 80076d2:	4313      	orrs	r3, r2
 80076d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f003 0308 	and.w	r3, r3, #8
 80076de:	2b00      	cmp	r3, #0
 80076e0:	d009      	beq.n	80076f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80076e2:	4b12      	ldr	r3, [pc, #72]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 80076e4:	689b      	ldr	r3, [r3, #8]
 80076e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	00db      	lsls	r3, r3, #3
 80076f0:	490e      	ldr	r1, [pc, #56]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 80076f2:	4313      	orrs	r3, r2
 80076f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80076f6:	f000 f821 	bl	800773c <HAL_RCC_GetSysClockFreq>
 80076fa:	4601      	mov	r1, r0
 80076fc:	4b0b      	ldr	r3, [pc, #44]	; (800772c <HAL_RCC_ClockConfig+0x1bc>)
 80076fe:	689b      	ldr	r3, [r3, #8]
 8007700:	091b      	lsrs	r3, r3, #4
 8007702:	f003 030f 	and.w	r3, r3, #15
 8007706:	4a0a      	ldr	r2, [pc, #40]	; (8007730 <HAL_RCC_ClockConfig+0x1c0>)
 8007708:	5cd3      	ldrb	r3, [r2, r3]
 800770a:	fa21 f303 	lsr.w	r3, r1, r3
 800770e:	4a09      	ldr	r2, [pc, #36]	; (8007734 <HAL_RCC_ClockConfig+0x1c4>)
 8007710:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007712:	4b09      	ldr	r3, [pc, #36]	; (8007738 <HAL_RCC_ClockConfig+0x1c8>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4618      	mov	r0, r3
 8007718:	f7fb ffba 	bl	8003690 <HAL_InitTick>

  return HAL_OK;
 800771c:	2300      	movs	r3, #0
}
 800771e:	4618      	mov	r0, r3
 8007720:	3710      	adds	r7, #16
 8007722:	46bd      	mov	sp, r7
 8007724:	bd80      	pop	{r7, pc}
 8007726:	bf00      	nop
 8007728:	40023c00 	.word	0x40023c00
 800772c:	40023800 	.word	0x40023800
 8007730:	08014240 	.word	0x08014240
 8007734:	20000054 	.word	0x20000054
 8007738:	20000058 	.word	0x20000058

0800773c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800773c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800773e:	b085      	sub	sp, #20
 8007740:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007742:	2300      	movs	r3, #0
 8007744:	607b      	str	r3, [r7, #4]
 8007746:	2300      	movs	r3, #0
 8007748:	60fb      	str	r3, [r7, #12]
 800774a:	2300      	movs	r3, #0
 800774c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800774e:	2300      	movs	r3, #0
 8007750:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007752:	4b63      	ldr	r3, [pc, #396]	; (80078e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	f003 030c 	and.w	r3, r3, #12
 800775a:	2b04      	cmp	r3, #4
 800775c:	d007      	beq.n	800776e <HAL_RCC_GetSysClockFreq+0x32>
 800775e:	2b08      	cmp	r3, #8
 8007760:	d008      	beq.n	8007774 <HAL_RCC_GetSysClockFreq+0x38>
 8007762:	2b00      	cmp	r3, #0
 8007764:	f040 80b4 	bne.w	80078d0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007768:	4b5e      	ldr	r3, [pc, #376]	; (80078e4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800776a:	60bb      	str	r3, [r7, #8]
       break;
 800776c:	e0b3      	b.n	80078d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800776e:	4b5e      	ldr	r3, [pc, #376]	; (80078e8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8007770:	60bb      	str	r3, [r7, #8]
      break;
 8007772:	e0b0      	b.n	80078d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007774:	4b5a      	ldr	r3, [pc, #360]	; (80078e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007776:	685b      	ldr	r3, [r3, #4]
 8007778:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800777c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800777e:	4b58      	ldr	r3, [pc, #352]	; (80078e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007780:	685b      	ldr	r3, [r3, #4]
 8007782:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007786:	2b00      	cmp	r3, #0
 8007788:	d04a      	beq.n	8007820 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800778a:	4b55      	ldr	r3, [pc, #340]	; (80078e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800778c:	685b      	ldr	r3, [r3, #4]
 800778e:	099b      	lsrs	r3, r3, #6
 8007790:	f04f 0400 	mov.w	r4, #0
 8007794:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007798:	f04f 0200 	mov.w	r2, #0
 800779c:	ea03 0501 	and.w	r5, r3, r1
 80077a0:	ea04 0602 	and.w	r6, r4, r2
 80077a4:	4629      	mov	r1, r5
 80077a6:	4632      	mov	r2, r6
 80077a8:	f04f 0300 	mov.w	r3, #0
 80077ac:	f04f 0400 	mov.w	r4, #0
 80077b0:	0154      	lsls	r4, r2, #5
 80077b2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80077b6:	014b      	lsls	r3, r1, #5
 80077b8:	4619      	mov	r1, r3
 80077ba:	4622      	mov	r2, r4
 80077bc:	1b49      	subs	r1, r1, r5
 80077be:	eb62 0206 	sbc.w	r2, r2, r6
 80077c2:	f04f 0300 	mov.w	r3, #0
 80077c6:	f04f 0400 	mov.w	r4, #0
 80077ca:	0194      	lsls	r4, r2, #6
 80077cc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80077d0:	018b      	lsls	r3, r1, #6
 80077d2:	1a5b      	subs	r3, r3, r1
 80077d4:	eb64 0402 	sbc.w	r4, r4, r2
 80077d8:	f04f 0100 	mov.w	r1, #0
 80077dc:	f04f 0200 	mov.w	r2, #0
 80077e0:	00e2      	lsls	r2, r4, #3
 80077e2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80077e6:	00d9      	lsls	r1, r3, #3
 80077e8:	460b      	mov	r3, r1
 80077ea:	4614      	mov	r4, r2
 80077ec:	195b      	adds	r3, r3, r5
 80077ee:	eb44 0406 	adc.w	r4, r4, r6
 80077f2:	f04f 0100 	mov.w	r1, #0
 80077f6:	f04f 0200 	mov.w	r2, #0
 80077fa:	0262      	lsls	r2, r4, #9
 80077fc:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8007800:	0259      	lsls	r1, r3, #9
 8007802:	460b      	mov	r3, r1
 8007804:	4614      	mov	r4, r2
 8007806:	4618      	mov	r0, r3
 8007808:	4621      	mov	r1, r4
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	f04f 0400 	mov.w	r4, #0
 8007810:	461a      	mov	r2, r3
 8007812:	4623      	mov	r3, r4
 8007814:	f7f9 f9d8 	bl	8000bc8 <__aeabi_uldivmod>
 8007818:	4603      	mov	r3, r0
 800781a:	460c      	mov	r4, r1
 800781c:	60fb      	str	r3, [r7, #12]
 800781e:	e049      	b.n	80078b4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007820:	4b2f      	ldr	r3, [pc, #188]	; (80078e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	099b      	lsrs	r3, r3, #6
 8007826:	f04f 0400 	mov.w	r4, #0
 800782a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800782e:	f04f 0200 	mov.w	r2, #0
 8007832:	ea03 0501 	and.w	r5, r3, r1
 8007836:	ea04 0602 	and.w	r6, r4, r2
 800783a:	4629      	mov	r1, r5
 800783c:	4632      	mov	r2, r6
 800783e:	f04f 0300 	mov.w	r3, #0
 8007842:	f04f 0400 	mov.w	r4, #0
 8007846:	0154      	lsls	r4, r2, #5
 8007848:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800784c:	014b      	lsls	r3, r1, #5
 800784e:	4619      	mov	r1, r3
 8007850:	4622      	mov	r2, r4
 8007852:	1b49      	subs	r1, r1, r5
 8007854:	eb62 0206 	sbc.w	r2, r2, r6
 8007858:	f04f 0300 	mov.w	r3, #0
 800785c:	f04f 0400 	mov.w	r4, #0
 8007860:	0194      	lsls	r4, r2, #6
 8007862:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8007866:	018b      	lsls	r3, r1, #6
 8007868:	1a5b      	subs	r3, r3, r1
 800786a:	eb64 0402 	sbc.w	r4, r4, r2
 800786e:	f04f 0100 	mov.w	r1, #0
 8007872:	f04f 0200 	mov.w	r2, #0
 8007876:	00e2      	lsls	r2, r4, #3
 8007878:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800787c:	00d9      	lsls	r1, r3, #3
 800787e:	460b      	mov	r3, r1
 8007880:	4614      	mov	r4, r2
 8007882:	195b      	adds	r3, r3, r5
 8007884:	eb44 0406 	adc.w	r4, r4, r6
 8007888:	f04f 0100 	mov.w	r1, #0
 800788c:	f04f 0200 	mov.w	r2, #0
 8007890:	02a2      	lsls	r2, r4, #10
 8007892:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8007896:	0299      	lsls	r1, r3, #10
 8007898:	460b      	mov	r3, r1
 800789a:	4614      	mov	r4, r2
 800789c:	4618      	mov	r0, r3
 800789e:	4621      	mov	r1, r4
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f04f 0400 	mov.w	r4, #0
 80078a6:	461a      	mov	r2, r3
 80078a8:	4623      	mov	r3, r4
 80078aa:	f7f9 f98d 	bl	8000bc8 <__aeabi_uldivmod>
 80078ae:	4603      	mov	r3, r0
 80078b0:	460c      	mov	r4, r1
 80078b2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80078b4:	4b0a      	ldr	r3, [pc, #40]	; (80078e0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80078b6:	685b      	ldr	r3, [r3, #4]
 80078b8:	0c1b      	lsrs	r3, r3, #16
 80078ba:	f003 0303 	and.w	r3, r3, #3
 80078be:	3301      	adds	r3, #1
 80078c0:	005b      	lsls	r3, r3, #1
 80078c2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80078c4:	68fa      	ldr	r2, [r7, #12]
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80078cc:	60bb      	str	r3, [r7, #8]
      break;
 80078ce:	e002      	b.n	80078d6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80078d0:	4b04      	ldr	r3, [pc, #16]	; (80078e4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80078d2:	60bb      	str	r3, [r7, #8]
      break;
 80078d4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80078d6:	68bb      	ldr	r3, [r7, #8]
}
 80078d8:	4618      	mov	r0, r3
 80078da:	3714      	adds	r7, #20
 80078dc:	46bd      	mov	sp, r7
 80078de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80078e0:	40023800 	.word	0x40023800
 80078e4:	00f42400 	.word	0x00f42400
 80078e8:	007a1200 	.word	0x007a1200

080078ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80078ec:	b480      	push	{r7}
 80078ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80078f0:	4b03      	ldr	r3, [pc, #12]	; (8007900 <HAL_RCC_GetHCLKFreq+0x14>)
 80078f2:	681b      	ldr	r3, [r3, #0]
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr
 80078fe:	bf00      	nop
 8007900:	20000054 	.word	0x20000054

08007904 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007908:	f7ff fff0 	bl	80078ec <HAL_RCC_GetHCLKFreq>
 800790c:	4601      	mov	r1, r0
 800790e:	4b05      	ldr	r3, [pc, #20]	; (8007924 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007910:	689b      	ldr	r3, [r3, #8]
 8007912:	0a9b      	lsrs	r3, r3, #10
 8007914:	f003 0307 	and.w	r3, r3, #7
 8007918:	4a03      	ldr	r2, [pc, #12]	; (8007928 <HAL_RCC_GetPCLK1Freq+0x24>)
 800791a:	5cd3      	ldrb	r3, [r2, r3]
 800791c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007920:	4618      	mov	r0, r3
 8007922:	bd80      	pop	{r7, pc}
 8007924:	40023800 	.word	0x40023800
 8007928:	08014250 	.word	0x08014250

0800792c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800792c:	b580      	push	{r7, lr}
 800792e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007930:	f7ff ffdc 	bl	80078ec <HAL_RCC_GetHCLKFreq>
 8007934:	4601      	mov	r1, r0
 8007936:	4b05      	ldr	r3, [pc, #20]	; (800794c <HAL_RCC_GetPCLK2Freq+0x20>)
 8007938:	689b      	ldr	r3, [r3, #8]
 800793a:	0b5b      	lsrs	r3, r3, #13
 800793c:	f003 0307 	and.w	r3, r3, #7
 8007940:	4a03      	ldr	r2, [pc, #12]	; (8007950 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007942:	5cd3      	ldrb	r3, [r2, r3]
 8007944:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007948:	4618      	mov	r0, r3
 800794a:	bd80      	pop	{r7, pc}
 800794c:	40023800 	.word	0x40023800
 8007950:	08014250 	.word	0x08014250

08007954 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
 800795c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	220f      	movs	r2, #15
 8007962:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8007964:	4b12      	ldr	r3, [pc, #72]	; (80079b0 <HAL_RCC_GetClockConfig+0x5c>)
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	f003 0203 	and.w	r2, r3, #3
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007970:	4b0f      	ldr	r3, [pc, #60]	; (80079b0 <HAL_RCC_GetClockConfig+0x5c>)
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800797c:	4b0c      	ldr	r3, [pc, #48]	; (80079b0 <HAL_RCC_GetClockConfig+0x5c>)
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8007988:	4b09      	ldr	r3, [pc, #36]	; (80079b0 <HAL_RCC_GetClockConfig+0x5c>)
 800798a:	689b      	ldr	r3, [r3, #8]
 800798c:	08db      	lsrs	r3, r3, #3
 800798e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8007996:	4b07      	ldr	r3, [pc, #28]	; (80079b4 <HAL_RCC_GetClockConfig+0x60>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f003 020f 	and.w	r2, r3, #15
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	601a      	str	r2, [r3, #0]
}
 80079a2:	bf00      	nop
 80079a4:	370c      	adds	r7, #12
 80079a6:	46bd      	mov	sp, r7
 80079a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ac:	4770      	bx	lr
 80079ae:	bf00      	nop
 80079b0:	40023800 	.word	0x40023800
 80079b4:	40023c00 	.word	0x40023c00

080079b8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b086      	sub	sp, #24
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80079c0:	2300      	movs	r3, #0
 80079c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80079c4:	2300      	movs	r3, #0
 80079c6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	f003 0301 	and.w	r3, r3, #1
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d10b      	bne.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d105      	bne.n	80079ec <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d075      	beq.n	8007ad8 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80079ec:	4bad      	ldr	r3, [pc, #692]	; (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 80079ee:	2200      	movs	r2, #0
 80079f0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80079f2:	f7fb ff91 	bl	8003918 <HAL_GetTick>
 80079f6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80079f8:	e008      	b.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80079fa:	f7fb ff8d 	bl	8003918 <HAL_GetTick>
 80079fe:	4602      	mov	r2, r0
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	1ad3      	subs	r3, r2, r3
 8007a04:	2b02      	cmp	r3, #2
 8007a06:	d901      	bls.n	8007a0c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a08:	2303      	movs	r3, #3
 8007a0a:	e18b      	b.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007a0c:	4ba6      	ldr	r3, [pc, #664]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d1f0      	bne.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f003 0301 	and.w	r3, r3, #1
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d009      	beq.n	8007a38 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	019a      	lsls	r2, r3, #6
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	071b      	lsls	r3, r3, #28
 8007a30:	499d      	ldr	r1, [pc, #628]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007a32:	4313      	orrs	r3, r2
 8007a34:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 0302 	and.w	r3, r3, #2
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d01f      	beq.n	8007a84 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8007a44:	4b98      	ldr	r3, [pc, #608]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007a46:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a4a:	0f1b      	lsrs	r3, r3, #28
 8007a4c:	f003 0307 	and.w	r3, r3, #7
 8007a50:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	685b      	ldr	r3, [r3, #4]
 8007a56:	019a      	lsls	r2, r3, #6
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	061b      	lsls	r3, r3, #24
 8007a5e:	431a      	orrs	r2, r3
 8007a60:	693b      	ldr	r3, [r7, #16]
 8007a62:	071b      	lsls	r3, r3, #28
 8007a64:	4990      	ldr	r1, [pc, #576]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007a66:	4313      	orrs	r3, r2
 8007a68:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8007a6c:	4b8e      	ldr	r3, [pc, #568]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007a6e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a72:	f023 021f 	bic.w	r2, r3, #31
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	69db      	ldr	r3, [r3, #28]
 8007a7a:	3b01      	subs	r3, #1
 8007a7c:	498a      	ldr	r1, [pc, #552]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007a7e:	4313      	orrs	r3, r2
 8007a80:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d00d      	beq.n	8007aac <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	685b      	ldr	r3, [r3, #4]
 8007a94:	019a      	lsls	r2, r3, #6
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	68db      	ldr	r3, [r3, #12]
 8007a9a:	061b      	lsls	r3, r3, #24
 8007a9c:	431a      	orrs	r2, r3
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	689b      	ldr	r3, [r3, #8]
 8007aa2:	071b      	lsls	r3, r3, #28
 8007aa4:	4980      	ldr	r1, [pc, #512]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007aac:	4b7d      	ldr	r3, [pc, #500]	; (8007ca4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8007aae:	2201      	movs	r2, #1
 8007ab0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007ab2:	f7fb ff31 	bl	8003918 <HAL_GetTick>
 8007ab6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007ab8:	e008      	b.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8007aba:	f7fb ff2d 	bl	8003918 <HAL_GetTick>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	1ad3      	subs	r3, r2, r3
 8007ac4:	2b02      	cmp	r3, #2
 8007ac6:	d901      	bls.n	8007acc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007ac8:	2303      	movs	r3, #3
 8007aca:	e12b      	b.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007acc:	4b76      	ldr	r3, [pc, #472]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d0f0      	beq.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f003 0304 	and.w	r3, r3, #4
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d105      	bne.n	8007af0 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d079      	beq.n	8007be4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007af0:	4b6e      	ldr	r3, [pc, #440]	; (8007cac <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007af2:	2200      	movs	r2, #0
 8007af4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007af6:	f7fb ff0f 	bl	8003918 <HAL_GetTick>
 8007afa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007afc:	e008      	b.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007afe:	f7fb ff0b 	bl	8003918 <HAL_GetTick>
 8007b02:	4602      	mov	r2, r0
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	1ad3      	subs	r3, r2, r3
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	d901      	bls.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007b0c:	2303      	movs	r3, #3
 8007b0e:	e109      	b.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007b10:	4b65      	ldr	r3, [pc, #404]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007b18:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007b1c:	d0ef      	beq.n	8007afe <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f003 0304 	and.w	r3, r3, #4
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d020      	beq.n	8007b6c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007b2a:	4b5f      	ldr	r3, [pc, #380]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007b2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b30:	0f1b      	lsrs	r3, r3, #28
 8007b32:	f003 0307 	and.w	r3, r3, #7
 8007b36:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	691b      	ldr	r3, [r3, #16]
 8007b3c:	019a      	lsls	r2, r3, #6
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	695b      	ldr	r3, [r3, #20]
 8007b42:	061b      	lsls	r3, r3, #24
 8007b44:	431a      	orrs	r2, r3
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	071b      	lsls	r3, r3, #28
 8007b4a:	4957      	ldr	r1, [pc, #348]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007b4c:	4313      	orrs	r3, r2
 8007b4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007b52:	4b55      	ldr	r3, [pc, #340]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007b54:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007b58:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6a1b      	ldr	r3, [r3, #32]
 8007b60:	3b01      	subs	r3, #1
 8007b62:	021b      	lsls	r3, r3, #8
 8007b64:	4950      	ldr	r1, [pc, #320]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007b66:	4313      	orrs	r3, r2
 8007b68:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f003 0308 	and.w	r3, r3, #8
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d01e      	beq.n	8007bb6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007b78:	4b4b      	ldr	r3, [pc, #300]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007b7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b7e:	0e1b      	lsrs	r3, r3, #24
 8007b80:	f003 030f 	and.w	r3, r3, #15
 8007b84:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	691b      	ldr	r3, [r3, #16]
 8007b8a:	019a      	lsls	r2, r3, #6
 8007b8c:	693b      	ldr	r3, [r7, #16]
 8007b8e:	061b      	lsls	r3, r3, #24
 8007b90:	431a      	orrs	r2, r3
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	699b      	ldr	r3, [r3, #24]
 8007b96:	071b      	lsls	r3, r3, #28
 8007b98:	4943      	ldr	r1, [pc, #268]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007ba0:	4b41      	ldr	r3, [pc, #260]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007ba2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ba6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bae:	493e      	ldr	r1, [pc, #248]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007bb0:	4313      	orrs	r3, r2
 8007bb2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007bb6:	4b3d      	ldr	r3, [pc, #244]	; (8007cac <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8007bb8:	2201      	movs	r2, #1
 8007bba:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007bbc:	f7fb feac 	bl	8003918 <HAL_GetTick>
 8007bc0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007bc2:	e008      	b.n	8007bd6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8007bc4:	f7fb fea8 	bl	8003918 <HAL_GetTick>
 8007bc8:	4602      	mov	r2, r0
 8007bca:	697b      	ldr	r3, [r7, #20]
 8007bcc:	1ad3      	subs	r3, r2, r3
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d901      	bls.n	8007bd6 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007bd2:	2303      	movs	r3, #3
 8007bd4:	e0a6      	b.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007bd6:	4b34      	ldr	r3, [pc, #208]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007bde:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007be2:	d1ef      	bne.n	8007bc4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 0320 	and.w	r3, r3, #32
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	f000 808d 	beq.w	8007d0c <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	60fb      	str	r3, [r7, #12]
 8007bf6:	4b2c      	ldr	r3, [pc, #176]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bfa:	4a2b      	ldr	r2, [pc, #172]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007c00:	6413      	str	r3, [r2, #64]	; 0x40
 8007c02:	4b29      	ldr	r3, [pc, #164]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007c04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007c0a:	60fb      	str	r3, [r7, #12]
 8007c0c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007c0e:	4b28      	ldr	r3, [pc, #160]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a27      	ldr	r2, [pc, #156]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8007c14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c18:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007c1a:	f7fb fe7d 	bl	8003918 <HAL_GetTick>
 8007c1e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007c20:	e008      	b.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8007c22:	f7fb fe79 	bl	8003918 <HAL_GetTick>
 8007c26:	4602      	mov	r2, r0
 8007c28:	697b      	ldr	r3, [r7, #20]
 8007c2a:	1ad3      	subs	r3, r2, r3
 8007c2c:	2b02      	cmp	r3, #2
 8007c2e:	d901      	bls.n	8007c34 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8007c30:	2303      	movs	r3, #3
 8007c32:	e077      	b.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8007c34:	4b1e      	ldr	r3, [pc, #120]	; (8007cb0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d0f0      	beq.n	8007c22 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007c40:	4b19      	ldr	r3, [pc, #100]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007c42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c48:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007c4a:	693b      	ldr	r3, [r7, #16]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d039      	beq.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c54:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	d032      	beq.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007c5e:	4b12      	ldr	r3, [pc, #72]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007c60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c62:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c66:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007c68:	4b12      	ldr	r3, [pc, #72]	; (8007cb4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007c6e:	4b11      	ldr	r3, [pc, #68]	; (8007cb4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8007c70:	2200      	movs	r2, #0
 8007c72:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8007c74:	4a0c      	ldr	r2, [pc, #48]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007c7a:	4b0b      	ldr	r3, [pc, #44]	; (8007ca8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8007c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c7e:	f003 0301 	and.w	r3, r3, #1
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d11e      	bne.n	8007cc4 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8007c86:	f7fb fe47 	bl	8003918 <HAL_GetTick>
 8007c8a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c8c:	e014      	b.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007c8e:	f7fb fe43 	bl	8003918 <HAL_GetTick>
 8007c92:	4602      	mov	r2, r0
 8007c94:	697b      	ldr	r3, [r7, #20]
 8007c96:	1ad3      	subs	r3, r2, r3
 8007c98:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	d90b      	bls.n	8007cb8 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8007ca0:	2303      	movs	r3, #3
 8007ca2:	e03f      	b.n	8007d24 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8007ca4:	42470068 	.word	0x42470068
 8007ca8:	40023800 	.word	0x40023800
 8007cac:	42470070 	.word	0x42470070
 8007cb0:	40007000 	.word	0x40007000
 8007cb4:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007cb8:	4b1c      	ldr	r3, [pc, #112]	; (8007d2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007cbc:	f003 0302 	and.w	r3, r3, #2
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d0e4      	beq.n	8007c8e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007ccc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007cd0:	d10d      	bne.n	8007cee <HAL_RCCEx_PeriphCLKConfig+0x336>
 8007cd2:	4b16      	ldr	r3, [pc, #88]	; (8007d2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cde:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8007ce2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ce6:	4911      	ldr	r1, [pc, #68]	; (8007d2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	608b      	str	r3, [r1, #8]
 8007cec:	e005      	b.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0x342>
 8007cee:	4b0f      	ldr	r3, [pc, #60]	; (8007d2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	4a0e      	ldr	r2, [pc, #56]	; (8007d2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007cf4:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007cf8:	6093      	str	r3, [r2, #8]
 8007cfa:	4b0c      	ldr	r3, [pc, #48]	; (8007d2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007cfc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d06:	4909      	ldr	r1, [pc, #36]	; (8007d2c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8007d08:	4313      	orrs	r3, r2
 8007d0a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	f003 0310 	and.w	r3, r3, #16
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d004      	beq.n	8007d22 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8007d1e:	4b04      	ldr	r3, [pc, #16]	; (8007d30 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8007d20:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8007d22:	2300      	movs	r3, #0
}
 8007d24:	4618      	mov	r0, r3
 8007d26:	3718      	adds	r7, #24
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}
 8007d2c:	40023800 	.word	0x40023800
 8007d30:	424711e0 	.word	0x424711e0

08007d34 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b082      	sub	sp, #8
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
 8007d3c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d101      	bne.n	8007d48 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8007d44:	2301      	movs	r3, #1
 8007d46:	e025      	b.n	8007d94 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007d4e:	b2db      	uxtb	r3, r3
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d106      	bne.n	8007d62 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 8007d5c:	6878      	ldr	r0, [r7, #4]
 8007d5e:	f7fb fc8d 	bl	800367c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	2202      	movs	r2, #2
 8007d66:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681a      	ldr	r2, [r3, #0]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	3304      	adds	r3, #4
 8007d72:	4619      	mov	r1, r3
 8007d74:	4610      	mov	r0, r2
 8007d76:	f001 fe93 	bl	8009aa0 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6818      	ldr	r0, [r3, #0]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	685b      	ldr	r3, [r3, #4]
 8007d82:	461a      	mov	r2, r3
 8007d84:	6839      	ldr	r1, [r7, #0]
 8007d86:	f001 fefe 	bl	8009b86 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8007d92:	2300      	movs	r3, #0
}
 8007d94:	4618      	mov	r0, r3
 8007d96:	3708      	adds	r7, #8
 8007d98:	46bd      	mov	sp, r7
 8007d9a:	bd80      	pop	{r7, pc}

08007d9c <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8007d9c:	b580      	push	{r7, lr}
 8007d9e:	b084      	sub	sp, #16
 8007da0:	af00      	add	r7, sp, #0
 8007da2:	60f8      	str	r0, [r7, #12]
 8007da4:	60b9      	str	r1, [r7, #8]
 8007da6:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	2b02      	cmp	r3, #2
 8007db2:	d101      	bne.n	8007db8 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 8007db4:	2302      	movs	r3, #2
 8007db6:	e018      	b.n	8007dea <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2202      	movs	r2, #2
 8007dbc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	687a      	ldr	r2, [r7, #4]
 8007dc6:	68b9      	ldr	r1, [r7, #8]
 8007dc8:	4618      	mov	r0, r3
 8007dca:	f001 ff5b 	bl	8009c84 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	2b02      	cmp	r3, #2
 8007dd4:	d104      	bne.n	8007de0 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	2205      	movs	r2, #5
 8007dda:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 8007dde:	e003      	b.n	8007de8 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2201      	movs	r2, #1
 8007de4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 8007de8:	2300      	movs	r3, #0
}
 8007dea:	4618      	mov	r0, r3
 8007dec:	3710      	adds	r7, #16
 8007dee:	46bd      	mov	sp, r7
 8007df0:	bd80      	pop	{r7, pc}

08007df2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8007df2:	b580      	push	{r7, lr}
 8007df4:	b082      	sub	sp, #8
 8007df6:	af00      	add	r7, sp, #0
 8007df8:	6078      	str	r0, [r7, #4]
 8007dfa:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	d101      	bne.n	8007e0c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8007e08:	2302      	movs	r3, #2
 8007e0a:	e00e      	b.n	8007e2a <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2202      	movs	r2, #2
 8007e10:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	6839      	ldr	r1, [r7, #0]
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	f001 ff6e 	bl	8009cfc <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2201      	movs	r2, #1
 8007e24:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8007e28:	2300      	movs	r3, #0
}
 8007e2a:	4618      	mov	r0, r3
 8007e2c:	3708      	adds	r7, #8
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}

08007e32 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007e32:	b580      	push	{r7, lr}
 8007e34:	b082      	sub	sp, #8
 8007e36:	af00      	add	r7, sp, #0
 8007e38:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d101      	bne.n	8007e44 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007e40:	2301      	movs	r3, #1
 8007e42:	e056      	b.n	8007ef2 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2200      	movs	r2, #0
 8007e48:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d106      	bne.n	8007e64 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f7fb faaa 	bl	80033b8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	2202      	movs	r2, #2
 8007e68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007e7a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	685a      	ldr	r2, [r3, #4]
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	431a      	orrs	r2, r3
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	68db      	ldr	r3, [r3, #12]
 8007e8a:	431a      	orrs	r2, r3
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	691b      	ldr	r3, [r3, #16]
 8007e90:	431a      	orrs	r2, r3
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	695b      	ldr	r3, [r3, #20]
 8007e96:	431a      	orrs	r2, r3
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	699b      	ldr	r3, [r3, #24]
 8007e9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007ea0:	431a      	orrs	r2, r3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	69db      	ldr	r3, [r3, #28]
 8007ea6:	431a      	orrs	r2, r3
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	6a1b      	ldr	r3, [r3, #32]
 8007eac:	ea42 0103 	orr.w	r1, r2, r3
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	430a      	orrs	r2, r1
 8007eba:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	699b      	ldr	r3, [r3, #24]
 8007ec0:	0c1b      	lsrs	r3, r3, #16
 8007ec2:	f003 0104 	and.w	r1, r3, #4
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	430a      	orrs	r2, r1
 8007ed0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	69da      	ldr	r2, [r3, #28]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007ee0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8007ef0:	2300      	movs	r3, #0
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3708      	adds	r7, #8
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bd80      	pop	{r7, pc}

08007efa <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8007efa:	b580      	push	{r7, lr}
 8007efc:	b082      	sub	sp, #8
 8007efe:	af00      	add	r7, sp, #0
 8007f00:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d101      	bne.n	8007f0c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e01a      	b.n	8007f42 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	2202      	movs	r2, #2
 8007f10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	681a      	ldr	r2, [r3, #0]
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f22:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8007f24:	6878      	ldr	r0, [r7, #4]
 8007f26:	f7fb fa8f 	bl	8003448 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	2200      	movs	r2, #0
 8007f34:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	3708      	adds	r7, #8
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}

08007f4a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f4a:	b580      	push	{r7, lr}
 8007f4c:	b088      	sub	sp, #32
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	60f8      	str	r0, [r7, #12]
 8007f52:	60b9      	str	r1, [r7, #8]
 8007f54:	603b      	str	r3, [r7, #0]
 8007f56:	4613      	mov	r3, r2
 8007f58:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007f64:	2b01      	cmp	r3, #1
 8007f66:	d101      	bne.n	8007f6c <HAL_SPI_Transmit+0x22>
 8007f68:	2302      	movs	r3, #2
 8007f6a:	e11e      	b.n	80081aa <HAL_SPI_Transmit+0x260>
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	2201      	movs	r2, #1
 8007f70:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007f74:	f7fb fcd0 	bl	8003918 <HAL_GetTick>
 8007f78:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8007f7a:	88fb      	ldrh	r3, [r7, #6]
 8007f7c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007f84:	b2db      	uxtb	r3, r3
 8007f86:	2b01      	cmp	r3, #1
 8007f88:	d002      	beq.n	8007f90 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007f8a:	2302      	movs	r3, #2
 8007f8c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007f8e:	e103      	b.n	8008198 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007f90:	68bb      	ldr	r3, [r7, #8]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d002      	beq.n	8007f9c <HAL_SPI_Transmit+0x52>
 8007f96:	88fb      	ldrh	r3, [r7, #6]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d102      	bne.n	8007fa2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007fa0:	e0fa      	b.n	8008198 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2203      	movs	r2, #3
 8007fa6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	2200      	movs	r2, #0
 8007fae:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	68ba      	ldr	r2, [r7, #8]
 8007fb4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	88fa      	ldrh	r2, [r7, #6]
 8007fba:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	88fa      	ldrh	r2, [r7, #6]
 8007fc0:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	2200      	movs	r2, #0
 8007fc6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007fce:	68fb      	ldr	r3, [r7, #12]
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007fe8:	d107      	bne.n	8007ffa <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	681a      	ldr	r2, [r3, #0]
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007ff8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008004:	2b40      	cmp	r3, #64	; 0x40
 8008006:	d007      	beq.n	8008018 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	681a      	ldr	r2, [r3, #0]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008016:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	68db      	ldr	r3, [r3, #12]
 800801c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008020:	d14b      	bne.n	80080ba <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008022:	68fb      	ldr	r3, [r7, #12]
 8008024:	685b      	ldr	r3, [r3, #4]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d002      	beq.n	8008030 <HAL_SPI_Transmit+0xe6>
 800802a:	8afb      	ldrh	r3, [r7, #22]
 800802c:	2b01      	cmp	r3, #1
 800802e:	d13e      	bne.n	80080ae <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008034:	881a      	ldrh	r2, [r3, #0]
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008040:	1c9a      	adds	r2, r3, #2
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800804a:	b29b      	uxth	r3, r3
 800804c:	3b01      	subs	r3, #1
 800804e:	b29a      	uxth	r2, r3
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008054:	e02b      	b.n	80080ae <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	689b      	ldr	r3, [r3, #8]
 800805c:	f003 0302 	and.w	r3, r3, #2
 8008060:	2b02      	cmp	r3, #2
 8008062:	d112      	bne.n	800808a <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008068:	881a      	ldrh	r2, [r3, #0]
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008074:	1c9a      	adds	r2, r3, #2
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800807e:	b29b      	uxth	r3, r3
 8008080:	3b01      	subs	r3, #1
 8008082:	b29a      	uxth	r2, r3
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	86da      	strh	r2, [r3, #54]	; 0x36
 8008088:	e011      	b.n	80080ae <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800808a:	f7fb fc45 	bl	8003918 <HAL_GetTick>
 800808e:	4602      	mov	r2, r0
 8008090:	69bb      	ldr	r3, [r7, #24]
 8008092:	1ad3      	subs	r3, r2, r3
 8008094:	683a      	ldr	r2, [r7, #0]
 8008096:	429a      	cmp	r2, r3
 8008098:	d803      	bhi.n	80080a2 <HAL_SPI_Transmit+0x158>
 800809a:	683b      	ldr	r3, [r7, #0]
 800809c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080a0:	d102      	bne.n	80080a8 <HAL_SPI_Transmit+0x15e>
 80080a2:	683b      	ldr	r3, [r7, #0]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d102      	bne.n	80080ae <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80080a8:	2303      	movs	r3, #3
 80080aa:	77fb      	strb	r3, [r7, #31]
          goto error;
 80080ac:	e074      	b.n	8008198 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d1ce      	bne.n	8008056 <HAL_SPI_Transmit+0x10c>
 80080b8:	e04c      	b.n	8008154 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	685b      	ldr	r3, [r3, #4]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d002      	beq.n	80080c8 <HAL_SPI_Transmit+0x17e>
 80080c2:	8afb      	ldrh	r3, [r7, #22]
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d140      	bne.n	800814a <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	330c      	adds	r3, #12
 80080d2:	7812      	ldrb	r2, [r2, #0]
 80080d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80080da:	1c5a      	adds	r2, r3, #1
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80080e4:	b29b      	uxth	r3, r3
 80080e6:	3b01      	subs	r3, #1
 80080e8:	b29a      	uxth	r2, r3
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80080ee:	e02c      	b.n	800814a <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	f003 0302 	and.w	r3, r3, #2
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	d113      	bne.n	8008126 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	330c      	adds	r3, #12
 8008108:	7812      	ldrb	r2, [r2, #0]
 800810a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008110:	1c5a      	adds	r2, r3, #1
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800811a:	b29b      	uxth	r3, r3
 800811c:	3b01      	subs	r3, #1
 800811e:	b29a      	uxth	r2, r3
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	86da      	strh	r2, [r3, #54]	; 0x36
 8008124:	e011      	b.n	800814a <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008126:	f7fb fbf7 	bl	8003918 <HAL_GetTick>
 800812a:	4602      	mov	r2, r0
 800812c:	69bb      	ldr	r3, [r7, #24]
 800812e:	1ad3      	subs	r3, r2, r3
 8008130:	683a      	ldr	r2, [r7, #0]
 8008132:	429a      	cmp	r2, r3
 8008134:	d803      	bhi.n	800813e <HAL_SPI_Transmit+0x1f4>
 8008136:	683b      	ldr	r3, [r7, #0]
 8008138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800813c:	d102      	bne.n	8008144 <HAL_SPI_Transmit+0x1fa>
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d102      	bne.n	800814a <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8008144:	2303      	movs	r3, #3
 8008146:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008148:	e026      	b.n	8008198 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800814e:	b29b      	uxth	r3, r3
 8008150:	2b00      	cmp	r3, #0
 8008152:	d1cd      	bne.n	80080f0 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008154:	69ba      	ldr	r2, [r7, #24]
 8008156:	6839      	ldr	r1, [r7, #0]
 8008158:	68f8      	ldr	r0, [r7, #12]
 800815a:	f000 fbb3 	bl	80088c4 <SPI_EndRxTxTransaction>
 800815e:	4603      	mov	r3, r0
 8008160:	2b00      	cmp	r3, #0
 8008162:	d002      	beq.n	800816a <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	2220      	movs	r2, #32
 8008168:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	689b      	ldr	r3, [r3, #8]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d10a      	bne.n	8008188 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008172:	2300      	movs	r3, #0
 8008174:	613b      	str	r3, [r7, #16]
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	68db      	ldr	r3, [r3, #12]
 800817c:	613b      	str	r3, [r7, #16]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	689b      	ldr	r3, [r3, #8]
 8008184:	613b      	str	r3, [r7, #16]
 8008186:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800818c:	2b00      	cmp	r3, #0
 800818e:	d002      	beq.n	8008196 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8008190:	2301      	movs	r3, #1
 8008192:	77fb      	strb	r3, [r7, #31]
 8008194:	e000      	b.n	8008198 <HAL_SPI_Transmit+0x24e>
  }

error:
 8008196:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2201      	movs	r2, #1
 800819c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	2200      	movs	r2, #0
 80081a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80081a8:	7ffb      	ldrb	r3, [r7, #31]
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3720      	adds	r7, #32
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}

080081b2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081b2:	b580      	push	{r7, lr}
 80081b4:	b088      	sub	sp, #32
 80081b6:	af02      	add	r7, sp, #8
 80081b8:	60f8      	str	r0, [r7, #12]
 80081ba:	60b9      	str	r1, [r7, #8]
 80081bc:	603b      	str	r3, [r7, #0]
 80081be:	4613      	mov	r3, r2
 80081c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80081c2:	2300      	movs	r3, #0
 80081c4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80081ce:	d112      	bne.n	80081f6 <HAL_SPI_Receive+0x44>
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d10e      	bne.n	80081f6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	2204      	movs	r2, #4
 80081dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80081e0:	88fa      	ldrh	r2, [r7, #6]
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	9300      	str	r3, [sp, #0]
 80081e6:	4613      	mov	r3, r2
 80081e8:	68ba      	ldr	r2, [r7, #8]
 80081ea:	68b9      	ldr	r1, [r7, #8]
 80081ec:	68f8      	ldr	r0, [r7, #12]
 80081ee:	f000 f8e9 	bl	80083c4 <HAL_SPI_TransmitReceive>
 80081f2:	4603      	mov	r3, r0
 80081f4:	e0e2      	b.n	80083bc <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80081fc:	2b01      	cmp	r3, #1
 80081fe:	d101      	bne.n	8008204 <HAL_SPI_Receive+0x52>
 8008200:	2302      	movs	r3, #2
 8008202:	e0db      	b.n	80083bc <HAL_SPI_Receive+0x20a>
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2201      	movs	r2, #1
 8008208:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800820c:	f7fb fb84 	bl	8003918 <HAL_GetTick>
 8008210:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008218:	b2db      	uxtb	r3, r3
 800821a:	2b01      	cmp	r3, #1
 800821c:	d002      	beq.n	8008224 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800821e:	2302      	movs	r3, #2
 8008220:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008222:	e0c2      	b.n	80083aa <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008224:	68bb      	ldr	r3, [r7, #8]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d002      	beq.n	8008230 <HAL_SPI_Receive+0x7e>
 800822a:	88fb      	ldrh	r3, [r7, #6]
 800822c:	2b00      	cmp	r3, #0
 800822e:	d102      	bne.n	8008236 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008230:	2301      	movs	r3, #1
 8008232:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008234:	e0b9      	b.n	80083aa <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2204      	movs	r2, #4
 800823a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	2200      	movs	r2, #0
 8008242:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	68ba      	ldr	r2, [r7, #8]
 8008248:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	88fa      	ldrh	r2, [r7, #6]
 800824e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	88fa      	ldrh	r2, [r7, #6]
 8008254:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2200      	movs	r2, #0
 800825a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	2200      	movs	r2, #0
 8008260:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	2200      	movs	r2, #0
 8008266:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	2200      	movs	r2, #0
 800826c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2200      	movs	r2, #0
 8008272:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	689b      	ldr	r3, [r3, #8]
 8008278:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800827c:	d107      	bne.n	800828e <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	681a      	ldr	r2, [r3, #0]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800828c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008298:	2b40      	cmp	r3, #64	; 0x40
 800829a:	d007      	beq.n	80082ac <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	681a      	ldr	r2, [r3, #0]
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082aa:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	68db      	ldr	r3, [r3, #12]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d162      	bne.n	800837a <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80082b4:	e02e      	b.n	8008314 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	689b      	ldr	r3, [r3, #8]
 80082bc:	f003 0301 	and.w	r3, r3, #1
 80082c0:	2b01      	cmp	r3, #1
 80082c2:	d115      	bne.n	80082f0 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	f103 020c 	add.w	r2, r3, #12
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082d0:	7812      	ldrb	r2, [r2, #0]
 80082d2:	b2d2      	uxtb	r2, r2
 80082d4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082da:	1c5a      	adds	r2, r3, #1
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80082e4:	b29b      	uxth	r3, r3
 80082e6:	3b01      	subs	r3, #1
 80082e8:	b29a      	uxth	r2, r3
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	87da      	strh	r2, [r3, #62]	; 0x3e
 80082ee:	e011      	b.n	8008314 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80082f0:	f7fb fb12 	bl	8003918 <HAL_GetTick>
 80082f4:	4602      	mov	r2, r0
 80082f6:	693b      	ldr	r3, [r7, #16]
 80082f8:	1ad3      	subs	r3, r2, r3
 80082fa:	683a      	ldr	r2, [r7, #0]
 80082fc:	429a      	cmp	r2, r3
 80082fe:	d803      	bhi.n	8008308 <HAL_SPI_Receive+0x156>
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008306:	d102      	bne.n	800830e <HAL_SPI_Receive+0x15c>
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d102      	bne.n	8008314 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800830e:	2303      	movs	r3, #3
 8008310:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008312:	e04a      	b.n	80083aa <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008318:	b29b      	uxth	r3, r3
 800831a:	2b00      	cmp	r3, #0
 800831c:	d1cb      	bne.n	80082b6 <HAL_SPI_Receive+0x104>
 800831e:	e031      	b.n	8008384 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	f003 0301 	and.w	r3, r3, #1
 800832a:	2b01      	cmp	r3, #1
 800832c:	d113      	bne.n	8008356 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	68da      	ldr	r2, [r3, #12]
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008338:	b292      	uxth	r2, r2
 800833a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008340:	1c9a      	adds	r2, r3, #2
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800834a:	b29b      	uxth	r3, r3
 800834c:	3b01      	subs	r3, #1
 800834e:	b29a      	uxth	r2, r3
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	87da      	strh	r2, [r3, #62]	; 0x3e
 8008354:	e011      	b.n	800837a <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008356:	f7fb fadf 	bl	8003918 <HAL_GetTick>
 800835a:	4602      	mov	r2, r0
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	1ad3      	subs	r3, r2, r3
 8008360:	683a      	ldr	r2, [r7, #0]
 8008362:	429a      	cmp	r2, r3
 8008364:	d803      	bhi.n	800836e <HAL_SPI_Receive+0x1bc>
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	f1b3 3fff 	cmp.w	r3, #4294967295
 800836c:	d102      	bne.n	8008374 <HAL_SPI_Receive+0x1c2>
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d102      	bne.n	800837a <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8008374:	2303      	movs	r3, #3
 8008376:	75fb      	strb	r3, [r7, #23]
          goto error;
 8008378:	e017      	b.n	80083aa <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800837e:	b29b      	uxth	r3, r3
 8008380:	2b00      	cmp	r3, #0
 8008382:	d1cd      	bne.n	8008320 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008384:	693a      	ldr	r2, [r7, #16]
 8008386:	6839      	ldr	r1, [r7, #0]
 8008388:	68f8      	ldr	r0, [r7, #12]
 800838a:	f000 fa35 	bl	80087f8 <SPI_EndRxTransaction>
 800838e:	4603      	mov	r3, r0
 8008390:	2b00      	cmp	r3, #0
 8008392:	d002      	beq.n	800839a <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2220      	movs	r2, #32
 8008398:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d002      	beq.n	80083a8 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80083a2:	2301      	movs	r3, #1
 80083a4:	75fb      	strb	r3, [r7, #23]
 80083a6:	e000      	b.n	80083aa <HAL_SPI_Receive+0x1f8>
  }

error :
 80083a8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	2201      	movs	r2, #1
 80083ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2200      	movs	r2, #0
 80083b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80083ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80083bc:	4618      	mov	r0, r3
 80083be:	3718      	adds	r7, #24
 80083c0:	46bd      	mov	sp, r7
 80083c2:	bd80      	pop	{r7, pc}

080083c4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b08c      	sub	sp, #48	; 0x30
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	60f8      	str	r0, [r7, #12]
 80083cc:	60b9      	str	r1, [r7, #8]
 80083ce:	607a      	str	r2, [r7, #4]
 80083d0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80083d2:	2301      	movs	r3, #1
 80083d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80083d6:	2300      	movs	r3, #0
 80083d8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80083e2:	2b01      	cmp	r3, #1
 80083e4:	d101      	bne.n	80083ea <HAL_SPI_TransmitReceive+0x26>
 80083e6:	2302      	movs	r3, #2
 80083e8:	e18a      	b.n	8008700 <HAL_SPI_TransmitReceive+0x33c>
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	2201      	movs	r2, #1
 80083ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80083f2:	f7fb fa91 	bl	8003918 <HAL_GetTick>
 80083f6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80083fe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	685b      	ldr	r3, [r3, #4]
 8008406:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8008408:	887b      	ldrh	r3, [r7, #2]
 800840a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800840c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008410:	2b01      	cmp	r3, #1
 8008412:	d00f      	beq.n	8008434 <HAL_SPI_TransmitReceive+0x70>
 8008414:	69fb      	ldr	r3, [r7, #28]
 8008416:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800841a:	d107      	bne.n	800842c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	689b      	ldr	r3, [r3, #8]
 8008420:	2b00      	cmp	r3, #0
 8008422:	d103      	bne.n	800842c <HAL_SPI_TransmitReceive+0x68>
 8008424:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008428:	2b04      	cmp	r3, #4
 800842a:	d003      	beq.n	8008434 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800842c:	2302      	movs	r3, #2
 800842e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8008432:	e15b      	b.n	80086ec <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d005      	beq.n	8008446 <HAL_SPI_TransmitReceive+0x82>
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d002      	beq.n	8008446 <HAL_SPI_TransmitReceive+0x82>
 8008440:	887b      	ldrh	r3, [r7, #2]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d103      	bne.n	800844e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8008446:	2301      	movs	r3, #1
 8008448:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800844c:	e14e      	b.n	80086ec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008454:	b2db      	uxtb	r3, r3
 8008456:	2b04      	cmp	r3, #4
 8008458:	d003      	beq.n	8008462 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800845a:	68fb      	ldr	r3, [r7, #12]
 800845c:	2205      	movs	r2, #5
 800845e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	2200      	movs	r2, #0
 8008466:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	687a      	ldr	r2, [r7, #4]
 800846c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	887a      	ldrh	r2, [r7, #2]
 8008472:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	887a      	ldrh	r2, [r7, #2]
 8008478:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	68ba      	ldr	r2, [r7, #8]
 800847e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	887a      	ldrh	r2, [r7, #2]
 8008484:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	887a      	ldrh	r2, [r7, #2]
 800848a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	2200      	movs	r2, #0
 8008490:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	2200      	movs	r2, #0
 8008496:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084a2:	2b40      	cmp	r3, #64	; 0x40
 80084a4:	d007      	beq.n	80084b6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	681a      	ldr	r2, [r3, #0]
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80084b4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80084b6:	68fb      	ldr	r3, [r7, #12]
 80084b8:	68db      	ldr	r3, [r3, #12]
 80084ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80084be:	d178      	bne.n	80085b2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d002      	beq.n	80084ce <HAL_SPI_TransmitReceive+0x10a>
 80084c8:	8b7b      	ldrh	r3, [r7, #26]
 80084ca:	2b01      	cmp	r3, #1
 80084cc:	d166      	bne.n	800859c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084d2:	881a      	ldrh	r2, [r3, #0]
 80084d4:	68fb      	ldr	r3, [r7, #12]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084de:	1c9a      	adds	r2, r3, #2
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	3b01      	subs	r3, #1
 80084ec:	b29a      	uxth	r2, r3
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80084f2:	e053      	b.n	800859c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	689b      	ldr	r3, [r3, #8]
 80084fa:	f003 0302 	and.w	r3, r3, #2
 80084fe:	2b02      	cmp	r3, #2
 8008500:	d11b      	bne.n	800853a <HAL_SPI_TransmitReceive+0x176>
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008506:	b29b      	uxth	r3, r3
 8008508:	2b00      	cmp	r3, #0
 800850a:	d016      	beq.n	800853a <HAL_SPI_TransmitReceive+0x176>
 800850c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800850e:	2b01      	cmp	r3, #1
 8008510:	d113      	bne.n	800853a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008516:	881a      	ldrh	r2, [r3, #0]
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008522:	1c9a      	adds	r2, r3, #2
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008528:	68fb      	ldr	r3, [r7, #12]
 800852a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800852c:	b29b      	uxth	r3, r3
 800852e:	3b01      	subs	r3, #1
 8008530:	b29a      	uxth	r2, r3
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008536:	2300      	movs	r3, #0
 8008538:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	689b      	ldr	r3, [r3, #8]
 8008540:	f003 0301 	and.w	r3, r3, #1
 8008544:	2b01      	cmp	r3, #1
 8008546:	d119      	bne.n	800857c <HAL_SPI_TransmitReceive+0x1b8>
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800854c:	b29b      	uxth	r3, r3
 800854e:	2b00      	cmp	r3, #0
 8008550:	d014      	beq.n	800857c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	68da      	ldr	r2, [r3, #12]
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800855c:	b292      	uxth	r2, r2
 800855e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008564:	1c9a      	adds	r2, r3, #2
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800856a:	68fb      	ldr	r3, [r7, #12]
 800856c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800856e:	b29b      	uxth	r3, r3
 8008570:	3b01      	subs	r3, #1
 8008572:	b29a      	uxth	r2, r3
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008578:	2301      	movs	r3, #1
 800857a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800857c:	f7fb f9cc 	bl	8003918 <HAL_GetTick>
 8008580:	4602      	mov	r2, r0
 8008582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008584:	1ad3      	subs	r3, r2, r3
 8008586:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008588:	429a      	cmp	r2, r3
 800858a:	d807      	bhi.n	800859c <HAL_SPI_TransmitReceive+0x1d8>
 800858c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800858e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008592:	d003      	beq.n	800859c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8008594:	2303      	movs	r3, #3
 8008596:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800859a:	e0a7      	b.n	80086ec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085a0:	b29b      	uxth	r3, r3
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d1a6      	bne.n	80084f4 <HAL_SPI_TransmitReceive+0x130>
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80085aa:	b29b      	uxth	r3, r3
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d1a1      	bne.n	80084f4 <HAL_SPI_TransmitReceive+0x130>
 80085b0:	e07c      	b.n	80086ac <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	685b      	ldr	r3, [r3, #4]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d002      	beq.n	80085c0 <HAL_SPI_TransmitReceive+0x1fc>
 80085ba:	8b7b      	ldrh	r3, [r7, #26]
 80085bc:	2b01      	cmp	r3, #1
 80085be:	d16b      	bne.n	8008698 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	330c      	adds	r3, #12
 80085ca:	7812      	ldrb	r2, [r2, #0]
 80085cc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085d2:	1c5a      	adds	r2, r3, #1
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085dc:	b29b      	uxth	r3, r3
 80085de:	3b01      	subs	r3, #1
 80085e0:	b29a      	uxth	r2, r3
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80085e6:	e057      	b.n	8008698 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	689b      	ldr	r3, [r3, #8]
 80085ee:	f003 0302 	and.w	r3, r3, #2
 80085f2:	2b02      	cmp	r3, #2
 80085f4:	d11c      	bne.n	8008630 <HAL_SPI_TransmitReceive+0x26c>
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d017      	beq.n	8008630 <HAL_SPI_TransmitReceive+0x26c>
 8008600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008602:	2b01      	cmp	r3, #1
 8008604:	d114      	bne.n	8008630 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	330c      	adds	r3, #12
 8008610:	7812      	ldrb	r2, [r2, #0]
 8008612:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008618:	1c5a      	adds	r2, r3, #1
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008622:	b29b      	uxth	r3, r3
 8008624:	3b01      	subs	r3, #1
 8008626:	b29a      	uxth	r2, r3
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800862c:	2300      	movs	r3, #0
 800862e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	f003 0301 	and.w	r3, r3, #1
 800863a:	2b01      	cmp	r3, #1
 800863c:	d119      	bne.n	8008672 <HAL_SPI_TransmitReceive+0x2ae>
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008642:	b29b      	uxth	r3, r3
 8008644:	2b00      	cmp	r3, #0
 8008646:	d014      	beq.n	8008672 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	68da      	ldr	r2, [r3, #12]
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008652:	b2d2      	uxtb	r2, r2
 8008654:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800865a:	1c5a      	adds	r2, r3, #1
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8008664:	b29b      	uxth	r3, r3
 8008666:	3b01      	subs	r3, #1
 8008668:	b29a      	uxth	r2, r3
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800866e:	2301      	movs	r3, #1
 8008670:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008672:	f7fb f951 	bl	8003918 <HAL_GetTick>
 8008676:	4602      	mov	r2, r0
 8008678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800867a:	1ad3      	subs	r3, r2, r3
 800867c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800867e:	429a      	cmp	r2, r3
 8008680:	d803      	bhi.n	800868a <HAL_SPI_TransmitReceive+0x2c6>
 8008682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008688:	d102      	bne.n	8008690 <HAL_SPI_TransmitReceive+0x2cc>
 800868a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800868c:	2b00      	cmp	r3, #0
 800868e:	d103      	bne.n	8008698 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8008690:	2303      	movs	r3, #3
 8008692:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8008696:	e029      	b.n	80086ec <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800869c:	b29b      	uxth	r3, r3
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1a2      	bne.n	80085e8 <HAL_SPI_TransmitReceive+0x224>
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80086a6:	b29b      	uxth	r3, r3
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d19d      	bne.n	80085e8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80086ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086ae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80086b0:	68f8      	ldr	r0, [r7, #12]
 80086b2:	f000 f907 	bl	80088c4 <SPI_EndRxTxTransaction>
 80086b6:	4603      	mov	r3, r0
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d006      	beq.n	80086ca <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80086bc:	2301      	movs	r3, #1
 80086be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	2220      	movs	r2, #32
 80086c6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80086c8:	e010      	b.n	80086ec <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	689b      	ldr	r3, [r3, #8]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d10b      	bne.n	80086ea <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80086d2:	2300      	movs	r3, #0
 80086d4:	617b      	str	r3, [r7, #20]
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	68db      	ldr	r3, [r3, #12]
 80086dc:	617b      	str	r3, [r7, #20]
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	689b      	ldr	r3, [r3, #8]
 80086e4:	617b      	str	r3, [r7, #20]
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	e000      	b.n	80086ec <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80086ea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	2200      	movs	r2, #0
 80086f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80086fc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8008700:	4618      	mov	r0, r3
 8008702:	3730      	adds	r7, #48	; 0x30
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}

08008708 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8008708:	b480      	push	{r7}
 800870a:	b083      	sub	sp, #12
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008716:	b2db      	uxtb	r3, r3
}
 8008718:	4618      	mov	r0, r3
 800871a:	370c      	adds	r7, #12
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr

08008724 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	60f8      	str	r0, [r7, #12]
 800872c:	60b9      	str	r1, [r7, #8]
 800872e:	603b      	str	r3, [r7, #0]
 8008730:	4613      	mov	r3, r2
 8008732:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008734:	e04c      	b.n	80087d0 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008736:	683b      	ldr	r3, [r7, #0]
 8008738:	f1b3 3fff 	cmp.w	r3, #4294967295
 800873c:	d048      	beq.n	80087d0 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800873e:	f7fb f8eb 	bl	8003918 <HAL_GetTick>
 8008742:	4602      	mov	r2, r0
 8008744:	69bb      	ldr	r3, [r7, #24]
 8008746:	1ad3      	subs	r3, r2, r3
 8008748:	683a      	ldr	r2, [r7, #0]
 800874a:	429a      	cmp	r2, r3
 800874c:	d902      	bls.n	8008754 <SPI_WaitFlagStateUntilTimeout+0x30>
 800874e:	683b      	ldr	r3, [r7, #0]
 8008750:	2b00      	cmp	r3, #0
 8008752:	d13d      	bne.n	80087d0 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	685a      	ldr	r2, [r3, #4]
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8008762:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	685b      	ldr	r3, [r3, #4]
 8008768:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800876c:	d111      	bne.n	8008792 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008776:	d004      	beq.n	8008782 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008780:	d107      	bne.n	8008792 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	681a      	ldr	r2, [r3, #0]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008790:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008796:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800879a:	d10f      	bne.n	80087bc <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	681a      	ldr	r2, [r3, #0]
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80087aa:	601a      	str	r2, [r3, #0]
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	681a      	ldr	r2, [r3, #0]
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80087ba:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	2201      	movs	r2, #1
 80087c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2200      	movs	r2, #0
 80087c8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80087cc:	2303      	movs	r3, #3
 80087ce:	e00f      	b.n	80087f0 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	689a      	ldr	r2, [r3, #8]
 80087d6:	68bb      	ldr	r3, [r7, #8]
 80087d8:	4013      	ands	r3, r2
 80087da:	68ba      	ldr	r2, [r7, #8]
 80087dc:	429a      	cmp	r2, r3
 80087de:	bf0c      	ite	eq
 80087e0:	2301      	moveq	r3, #1
 80087e2:	2300      	movne	r3, #0
 80087e4:	b2db      	uxtb	r3, r3
 80087e6:	461a      	mov	r2, r3
 80087e8:	79fb      	ldrb	r3, [r7, #7]
 80087ea:	429a      	cmp	r2, r3
 80087ec:	d1a3      	bne.n	8008736 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80087ee:	2300      	movs	r3, #0
}
 80087f0:	4618      	mov	r0, r3
 80087f2:	3710      	adds	r7, #16
 80087f4:	46bd      	mov	sp, r7
 80087f6:	bd80      	pop	{r7, pc}

080087f8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b086      	sub	sp, #24
 80087fc:	af02      	add	r7, sp, #8
 80087fe:	60f8      	str	r0, [r7, #12]
 8008800:	60b9      	str	r1, [r7, #8]
 8008802:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	685b      	ldr	r3, [r3, #4]
 8008808:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800880c:	d111      	bne.n	8008832 <SPI_EndRxTransaction+0x3a>
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008816:	d004      	beq.n	8008822 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	689b      	ldr	r3, [r3, #8]
 800881c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008820:	d107      	bne.n	8008832 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	681a      	ldr	r2, [r3, #0]
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008830:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800883a:	d12a      	bne.n	8008892 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	689b      	ldr	r3, [r3, #8]
 8008840:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008844:	d012      	beq.n	800886c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	9300      	str	r3, [sp, #0]
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	2200      	movs	r2, #0
 800884e:	2180      	movs	r1, #128	; 0x80
 8008850:	68f8      	ldr	r0, [r7, #12]
 8008852:	f7ff ff67 	bl	8008724 <SPI_WaitFlagStateUntilTimeout>
 8008856:	4603      	mov	r3, r0
 8008858:	2b00      	cmp	r3, #0
 800885a:	d02d      	beq.n	80088b8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008860:	f043 0220 	orr.w	r2, r3, #32
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8008868:	2303      	movs	r3, #3
 800886a:	e026      	b.n	80088ba <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	9300      	str	r3, [sp, #0]
 8008870:	68bb      	ldr	r3, [r7, #8]
 8008872:	2200      	movs	r2, #0
 8008874:	2101      	movs	r1, #1
 8008876:	68f8      	ldr	r0, [r7, #12]
 8008878:	f7ff ff54 	bl	8008724 <SPI_WaitFlagStateUntilTimeout>
 800887c:	4603      	mov	r3, r0
 800887e:	2b00      	cmp	r3, #0
 8008880:	d01a      	beq.n	80088b8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008886:	f043 0220 	orr.w	r2, r3, #32
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800888e:	2303      	movs	r3, #3
 8008890:	e013      	b.n	80088ba <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	9300      	str	r3, [sp, #0]
 8008896:	68bb      	ldr	r3, [r7, #8]
 8008898:	2200      	movs	r2, #0
 800889a:	2101      	movs	r1, #1
 800889c:	68f8      	ldr	r0, [r7, #12]
 800889e:	f7ff ff41 	bl	8008724 <SPI_WaitFlagStateUntilTimeout>
 80088a2:	4603      	mov	r3, r0
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	d007      	beq.n	80088b8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088ac:	f043 0220 	orr.w	r2, r3, #32
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80088b4:	2303      	movs	r3, #3
 80088b6:	e000      	b.n	80088ba <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80088b8:	2300      	movs	r3, #0
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	3710      	adds	r7, #16
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}
	...

080088c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b088      	sub	sp, #32
 80088c8:	af02      	add	r7, sp, #8
 80088ca:	60f8      	str	r0, [r7, #12]
 80088cc:	60b9      	str	r1, [r7, #8]
 80088ce:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80088d0:	4b1b      	ldr	r3, [pc, #108]	; (8008940 <SPI_EndRxTxTransaction+0x7c>)
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	4a1b      	ldr	r2, [pc, #108]	; (8008944 <SPI_EndRxTxTransaction+0x80>)
 80088d6:	fba2 2303 	umull	r2, r3, r2, r3
 80088da:	0d5b      	lsrs	r3, r3, #21
 80088dc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80088e0:	fb02 f303 	mul.w	r3, r2, r3
 80088e4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	685b      	ldr	r3, [r3, #4]
 80088ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80088ee:	d112      	bne.n	8008916 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	9300      	str	r3, [sp, #0]
 80088f4:	68bb      	ldr	r3, [r7, #8]
 80088f6:	2200      	movs	r2, #0
 80088f8:	2180      	movs	r1, #128	; 0x80
 80088fa:	68f8      	ldr	r0, [r7, #12]
 80088fc:	f7ff ff12 	bl	8008724 <SPI_WaitFlagStateUntilTimeout>
 8008900:	4603      	mov	r3, r0
 8008902:	2b00      	cmp	r3, #0
 8008904:	d016      	beq.n	8008934 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800890a:	f043 0220 	orr.w	r2, r3, #32
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8008912:	2303      	movs	r3, #3
 8008914:	e00f      	b.n	8008936 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8008916:	697b      	ldr	r3, [r7, #20]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d00a      	beq.n	8008932 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800891c:	697b      	ldr	r3, [r7, #20]
 800891e:	3b01      	subs	r3, #1
 8008920:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	689b      	ldr	r3, [r3, #8]
 8008928:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800892c:	2b80      	cmp	r3, #128	; 0x80
 800892e:	d0f2      	beq.n	8008916 <SPI_EndRxTxTransaction+0x52>
 8008930:	e000      	b.n	8008934 <SPI_EndRxTxTransaction+0x70>
        break;
 8008932:	bf00      	nop
  }

  return HAL_OK;
 8008934:	2300      	movs	r3, #0
}
 8008936:	4618      	mov	r0, r3
 8008938:	3718      	adds	r7, #24
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}
 800893e:	bf00      	nop
 8008940:	20000054 	.word	0x20000054
 8008944:	165e9f81 	.word	0x165e9f81

08008948 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b082      	sub	sp, #8
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d101      	bne.n	800895a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008956:	2301      	movs	r3, #1
 8008958:	e01d      	b.n	8008996 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008960:	b2db      	uxtb	r3, r3
 8008962:	2b00      	cmp	r3, #0
 8008964:	d106      	bne.n	8008974 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2200      	movs	r2, #0
 800896a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f7fa fd88 	bl	8003484 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	2202      	movs	r2, #2
 8008978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681a      	ldr	r2, [r3, #0]
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	3304      	adds	r3, #4
 8008984:	4619      	mov	r1, r3
 8008986:	4610      	mov	r0, r2
 8008988:	f000 fa14 	bl	8008db4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2201      	movs	r2, #1
 8008990:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008994:	2300      	movs	r3, #0
}
 8008996:	4618      	mov	r0, r3
 8008998:	3708      	adds	r7, #8
 800899a:	46bd      	mov	sp, r7
 800899c:	bd80      	pop	{r7, pc}

0800899e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800899e:	b480      	push	{r7}
 80089a0:	b085      	sub	sp, #20
 80089a2:	af00      	add	r7, sp, #0
 80089a4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	68da      	ldr	r2, [r3, #12]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	f042 0201 	orr.w	r2, r2, #1
 80089b4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	689b      	ldr	r3, [r3, #8]
 80089bc:	f003 0307 	and.w	r3, r3, #7
 80089c0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	2b06      	cmp	r3, #6
 80089c6:	d007      	beq.n	80089d8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	681a      	ldr	r2, [r3, #0]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f042 0201 	orr.w	r2, r2, #1
 80089d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80089d8:	2300      	movs	r3, #0
}
 80089da:	4618      	mov	r0, r3
 80089dc:	3714      	adds	r7, #20
 80089de:	46bd      	mov	sp, r7
 80089e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e4:	4770      	bx	lr

080089e6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80089e6:	b580      	push	{r7, lr}
 80089e8:	b082      	sub	sp, #8
 80089ea:	af00      	add	r7, sp, #0
 80089ec:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	691b      	ldr	r3, [r3, #16]
 80089f4:	f003 0302 	and.w	r3, r3, #2
 80089f8:	2b02      	cmp	r3, #2
 80089fa:	d122      	bne.n	8008a42 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	68db      	ldr	r3, [r3, #12]
 8008a02:	f003 0302 	and.w	r3, r3, #2
 8008a06:	2b02      	cmp	r3, #2
 8008a08:	d11b      	bne.n	8008a42 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f06f 0202 	mvn.w	r2, #2
 8008a12:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2201      	movs	r2, #1
 8008a18:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008a1a:	687b      	ldr	r3, [r7, #4]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	699b      	ldr	r3, [r3, #24]
 8008a20:	f003 0303 	and.w	r3, r3, #3
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d003      	beq.n	8008a30 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f000 f9a5 	bl	8008d78 <HAL_TIM_IC_CaptureCallback>
 8008a2e:	e005      	b.n	8008a3c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f000 f997 	bl	8008d64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f000 f9a8 	bl	8008d8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	691b      	ldr	r3, [r3, #16]
 8008a48:	f003 0304 	and.w	r3, r3, #4
 8008a4c:	2b04      	cmp	r3, #4
 8008a4e:	d122      	bne.n	8008a96 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	68db      	ldr	r3, [r3, #12]
 8008a56:	f003 0304 	and.w	r3, r3, #4
 8008a5a:	2b04      	cmp	r3, #4
 8008a5c:	d11b      	bne.n	8008a96 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f06f 0204 	mvn.w	r2, #4
 8008a66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2202      	movs	r2, #2
 8008a6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	699b      	ldr	r3, [r3, #24]
 8008a74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d003      	beq.n	8008a84 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 f97b 	bl	8008d78 <HAL_TIM_IC_CaptureCallback>
 8008a82:	e005      	b.n	8008a90 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 f96d 	bl	8008d64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a8a:	6878      	ldr	r0, [r7, #4]
 8008a8c:	f000 f97e 	bl	8008d8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2200      	movs	r2, #0
 8008a94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	691b      	ldr	r3, [r3, #16]
 8008a9c:	f003 0308 	and.w	r3, r3, #8
 8008aa0:	2b08      	cmp	r3, #8
 8008aa2:	d122      	bne.n	8008aea <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	68db      	ldr	r3, [r3, #12]
 8008aaa:	f003 0308 	and.w	r3, r3, #8
 8008aae:	2b08      	cmp	r3, #8
 8008ab0:	d11b      	bne.n	8008aea <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	f06f 0208 	mvn.w	r2, #8
 8008aba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2204      	movs	r2, #4
 8008ac0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	69db      	ldr	r3, [r3, #28]
 8008ac8:	f003 0303 	and.w	r3, r3, #3
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d003      	beq.n	8008ad8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008ad0:	6878      	ldr	r0, [r7, #4]
 8008ad2:	f000 f951 	bl	8008d78 <HAL_TIM_IC_CaptureCallback>
 8008ad6:	e005      	b.n	8008ae4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008ad8:	6878      	ldr	r0, [r7, #4]
 8008ada:	f000 f943 	bl	8008d64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008ade:	6878      	ldr	r0, [r7, #4]
 8008ae0:	f000 f954 	bl	8008d8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	691b      	ldr	r3, [r3, #16]
 8008af0:	f003 0310 	and.w	r3, r3, #16
 8008af4:	2b10      	cmp	r3, #16
 8008af6:	d122      	bne.n	8008b3e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	68db      	ldr	r3, [r3, #12]
 8008afe:	f003 0310 	and.w	r3, r3, #16
 8008b02:	2b10      	cmp	r3, #16
 8008b04:	d11b      	bne.n	8008b3e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	681b      	ldr	r3, [r3, #0]
 8008b0a:	f06f 0210 	mvn.w	r2, #16
 8008b0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2208      	movs	r2, #8
 8008b14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	69db      	ldr	r3, [r3, #28]
 8008b1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d003      	beq.n	8008b2c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f000 f927 	bl	8008d78 <HAL_TIM_IC_CaptureCallback>
 8008b2a:	e005      	b.n	8008b38 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008b2c:	6878      	ldr	r0, [r7, #4]
 8008b2e:	f000 f919 	bl	8008d64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008b32:	6878      	ldr	r0, [r7, #4]
 8008b34:	f000 f92a 	bl	8008d8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2200      	movs	r2, #0
 8008b3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	691b      	ldr	r3, [r3, #16]
 8008b44:	f003 0301 	and.w	r3, r3, #1
 8008b48:	2b01      	cmp	r3, #1
 8008b4a:	d10e      	bne.n	8008b6a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	68db      	ldr	r3, [r3, #12]
 8008b52:	f003 0301 	and.w	r3, r3, #1
 8008b56:	2b01      	cmp	r3, #1
 8008b58:	d107      	bne.n	8008b6a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f06f 0201 	mvn.w	r2, #1
 8008b62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f7f9 f9f5 	bl	8001f54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	691b      	ldr	r3, [r3, #16]
 8008b70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b74:	2b80      	cmp	r3, #128	; 0x80
 8008b76:	d10e      	bne.n	8008b96 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	68db      	ldr	r3, [r3, #12]
 8008b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b82:	2b80      	cmp	r3, #128	; 0x80
 8008b84:	d107      	bne.n	8008b96 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008b90:	6878      	ldr	r0, [r7, #4]
 8008b92:	f000 facf 	bl	8009134 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ba0:	2b40      	cmp	r3, #64	; 0x40
 8008ba2:	d10e      	bne.n	8008bc2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	68db      	ldr	r3, [r3, #12]
 8008baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bae:	2b40      	cmp	r3, #64	; 0x40
 8008bb0:	d107      	bne.n	8008bc2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008bba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008bbc:	6878      	ldr	r0, [r7, #4]
 8008bbe:	f000 f8ef 	bl	8008da0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	691b      	ldr	r3, [r3, #16]
 8008bc8:	f003 0320 	and.w	r3, r3, #32
 8008bcc:	2b20      	cmp	r3, #32
 8008bce:	d10e      	bne.n	8008bee <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	68db      	ldr	r3, [r3, #12]
 8008bd6:	f003 0320 	and.w	r3, r3, #32
 8008bda:	2b20      	cmp	r3, #32
 8008bdc:	d107      	bne.n	8008bee <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f06f 0220 	mvn.w	r2, #32
 8008be6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008be8:	6878      	ldr	r0, [r7, #4]
 8008bea:	f000 fa99 	bl	8009120 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008bee:	bf00      	nop
 8008bf0:	3708      	adds	r7, #8
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	bd80      	pop	{r7, pc}

08008bf6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008bf6:	b580      	push	{r7, lr}
 8008bf8:	b084      	sub	sp, #16
 8008bfa:	af00      	add	r7, sp, #0
 8008bfc:	6078      	str	r0, [r7, #4]
 8008bfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c06:	2b01      	cmp	r3, #1
 8008c08:	d101      	bne.n	8008c0e <HAL_TIM_ConfigClockSource+0x18>
 8008c0a:	2302      	movs	r3, #2
 8008c0c:	e0a6      	b.n	8008d5c <HAL_TIM_ConfigClockSource+0x166>
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2201      	movs	r2, #1
 8008c12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2202      	movs	r2, #2
 8008c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	689b      	ldr	r3, [r3, #8]
 8008c24:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008c2c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c34:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	68fa      	ldr	r2, [r7, #12]
 8008c3c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	2b40      	cmp	r3, #64	; 0x40
 8008c44:	d067      	beq.n	8008d16 <HAL_TIM_ConfigClockSource+0x120>
 8008c46:	2b40      	cmp	r3, #64	; 0x40
 8008c48:	d80b      	bhi.n	8008c62 <HAL_TIM_ConfigClockSource+0x6c>
 8008c4a:	2b10      	cmp	r3, #16
 8008c4c:	d073      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x140>
 8008c4e:	2b10      	cmp	r3, #16
 8008c50:	d802      	bhi.n	8008c58 <HAL_TIM_ConfigClockSource+0x62>
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d06f      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008c56:	e078      	b.n	8008d4a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008c58:	2b20      	cmp	r3, #32
 8008c5a:	d06c      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x140>
 8008c5c:	2b30      	cmp	r3, #48	; 0x30
 8008c5e:	d06a      	beq.n	8008d36 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8008c60:	e073      	b.n	8008d4a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008c62:	2b70      	cmp	r3, #112	; 0x70
 8008c64:	d00d      	beq.n	8008c82 <HAL_TIM_ConfigClockSource+0x8c>
 8008c66:	2b70      	cmp	r3, #112	; 0x70
 8008c68:	d804      	bhi.n	8008c74 <HAL_TIM_ConfigClockSource+0x7e>
 8008c6a:	2b50      	cmp	r3, #80	; 0x50
 8008c6c:	d033      	beq.n	8008cd6 <HAL_TIM_ConfigClockSource+0xe0>
 8008c6e:	2b60      	cmp	r3, #96	; 0x60
 8008c70:	d041      	beq.n	8008cf6 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8008c72:	e06a      	b.n	8008d4a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008c74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c78:	d066      	beq.n	8008d48 <HAL_TIM_ConfigClockSource+0x152>
 8008c7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008c7e:	d017      	beq.n	8008cb0 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8008c80:	e063      	b.n	8008d4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6818      	ldr	r0, [r3, #0]
 8008c86:	683b      	ldr	r3, [r7, #0]
 8008c88:	6899      	ldr	r1, [r3, #8]
 8008c8a:	683b      	ldr	r3, [r7, #0]
 8008c8c:	685a      	ldr	r2, [r3, #4]
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	68db      	ldr	r3, [r3, #12]
 8008c92:	f000 f9a9 	bl	8008fe8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	689b      	ldr	r3, [r3, #8]
 8008c9c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8008ca4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	68fa      	ldr	r2, [r7, #12]
 8008cac:	609a      	str	r2, [r3, #8]
      break;
 8008cae:	e04c      	b.n	8008d4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6818      	ldr	r0, [r3, #0]
 8008cb4:	683b      	ldr	r3, [r7, #0]
 8008cb6:	6899      	ldr	r1, [r3, #8]
 8008cb8:	683b      	ldr	r3, [r7, #0]
 8008cba:	685a      	ldr	r2, [r3, #4]
 8008cbc:	683b      	ldr	r3, [r7, #0]
 8008cbe:	68db      	ldr	r3, [r3, #12]
 8008cc0:	f000 f992 	bl	8008fe8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	689a      	ldr	r2, [r3, #8]
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008cd2:	609a      	str	r2, [r3, #8]
      break;
 8008cd4:	e039      	b.n	8008d4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6818      	ldr	r0, [r3, #0]
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	6859      	ldr	r1, [r3, #4]
 8008cde:	683b      	ldr	r3, [r7, #0]
 8008ce0:	68db      	ldr	r3, [r3, #12]
 8008ce2:	461a      	mov	r2, r3
 8008ce4:	f000 f906 	bl	8008ef4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	2150      	movs	r1, #80	; 0x50
 8008cee:	4618      	mov	r0, r3
 8008cf0:	f000 f95f 	bl	8008fb2 <TIM_ITRx_SetConfig>
      break;
 8008cf4:	e029      	b.n	8008d4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6818      	ldr	r0, [r3, #0]
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	6859      	ldr	r1, [r3, #4]
 8008cfe:	683b      	ldr	r3, [r7, #0]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	461a      	mov	r2, r3
 8008d04:	f000 f925 	bl	8008f52 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2160      	movs	r1, #96	; 0x60
 8008d0e:	4618      	mov	r0, r3
 8008d10:	f000 f94f 	bl	8008fb2 <TIM_ITRx_SetConfig>
      break;
 8008d14:	e019      	b.n	8008d4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	6818      	ldr	r0, [r3, #0]
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	6859      	ldr	r1, [r3, #4]
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	68db      	ldr	r3, [r3, #12]
 8008d22:	461a      	mov	r2, r3
 8008d24:	f000 f8e6 	bl	8008ef4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	2140      	movs	r1, #64	; 0x40
 8008d2e:	4618      	mov	r0, r3
 8008d30:	f000 f93f 	bl	8008fb2 <TIM_ITRx_SetConfig>
      break;
 8008d34:	e009      	b.n	8008d4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	681a      	ldr	r2, [r3, #0]
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	4619      	mov	r1, r3
 8008d40:	4610      	mov	r0, r2
 8008d42:	f000 f936 	bl	8008fb2 <TIM_ITRx_SetConfig>
      break;
 8008d46:	e000      	b.n	8008d4a <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008d48:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	2201      	movs	r2, #1
 8008d4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2200      	movs	r2, #0
 8008d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d5a:	2300      	movs	r3, #0
}
 8008d5c:	4618      	mov	r0, r3
 8008d5e:	3710      	adds	r7, #16
 8008d60:	46bd      	mov	sp, r7
 8008d62:	bd80      	pop	{r7, pc}

08008d64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008d64:	b480      	push	{r7}
 8008d66:	b083      	sub	sp, #12
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008d6c:	bf00      	nop
 8008d6e:	370c      	adds	r7, #12
 8008d70:	46bd      	mov	sp, r7
 8008d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d76:	4770      	bx	lr

08008d78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008d78:	b480      	push	{r7}
 8008d7a:	b083      	sub	sp, #12
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008d80:	bf00      	nop
 8008d82:	370c      	adds	r7, #12
 8008d84:	46bd      	mov	sp, r7
 8008d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d8a:	4770      	bx	lr

08008d8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008d8c:	b480      	push	{r7}
 8008d8e:	b083      	sub	sp, #12
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008d94:	bf00      	nop
 8008d96:	370c      	adds	r7, #12
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr

08008da0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b083      	sub	sp, #12
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008da8:	bf00      	nop
 8008daa:	370c      	adds	r7, #12
 8008dac:	46bd      	mov	sp, r7
 8008dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db2:	4770      	bx	lr

08008db4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b085      	sub	sp, #20
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
 8008dbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	4a40      	ldr	r2, [pc, #256]	; (8008ec8 <TIM_Base_SetConfig+0x114>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d013      	beq.n	8008df4 <TIM_Base_SetConfig+0x40>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008dd2:	d00f      	beq.n	8008df4 <TIM_Base_SetConfig+0x40>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4a3d      	ldr	r2, [pc, #244]	; (8008ecc <TIM_Base_SetConfig+0x118>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d00b      	beq.n	8008df4 <TIM_Base_SetConfig+0x40>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	4a3c      	ldr	r2, [pc, #240]	; (8008ed0 <TIM_Base_SetConfig+0x11c>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d007      	beq.n	8008df4 <TIM_Base_SetConfig+0x40>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	4a3b      	ldr	r2, [pc, #236]	; (8008ed4 <TIM_Base_SetConfig+0x120>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d003      	beq.n	8008df4 <TIM_Base_SetConfig+0x40>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	4a3a      	ldr	r2, [pc, #232]	; (8008ed8 <TIM_Base_SetConfig+0x124>)
 8008df0:	4293      	cmp	r3, r2
 8008df2:	d108      	bne.n	8008e06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dfa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	68fa      	ldr	r2, [r7, #12]
 8008e02:	4313      	orrs	r3, r2
 8008e04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	4a2f      	ldr	r2, [pc, #188]	; (8008ec8 <TIM_Base_SetConfig+0x114>)
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d02b      	beq.n	8008e66 <TIM_Base_SetConfig+0xb2>
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e14:	d027      	beq.n	8008e66 <TIM_Base_SetConfig+0xb2>
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	4a2c      	ldr	r2, [pc, #176]	; (8008ecc <TIM_Base_SetConfig+0x118>)
 8008e1a:	4293      	cmp	r3, r2
 8008e1c:	d023      	beq.n	8008e66 <TIM_Base_SetConfig+0xb2>
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	4a2b      	ldr	r2, [pc, #172]	; (8008ed0 <TIM_Base_SetConfig+0x11c>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d01f      	beq.n	8008e66 <TIM_Base_SetConfig+0xb2>
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	4a2a      	ldr	r2, [pc, #168]	; (8008ed4 <TIM_Base_SetConfig+0x120>)
 8008e2a:	4293      	cmp	r3, r2
 8008e2c:	d01b      	beq.n	8008e66 <TIM_Base_SetConfig+0xb2>
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	4a29      	ldr	r2, [pc, #164]	; (8008ed8 <TIM_Base_SetConfig+0x124>)
 8008e32:	4293      	cmp	r3, r2
 8008e34:	d017      	beq.n	8008e66 <TIM_Base_SetConfig+0xb2>
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	4a28      	ldr	r2, [pc, #160]	; (8008edc <TIM_Base_SetConfig+0x128>)
 8008e3a:	4293      	cmp	r3, r2
 8008e3c:	d013      	beq.n	8008e66 <TIM_Base_SetConfig+0xb2>
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	4a27      	ldr	r2, [pc, #156]	; (8008ee0 <TIM_Base_SetConfig+0x12c>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d00f      	beq.n	8008e66 <TIM_Base_SetConfig+0xb2>
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	4a26      	ldr	r2, [pc, #152]	; (8008ee4 <TIM_Base_SetConfig+0x130>)
 8008e4a:	4293      	cmp	r3, r2
 8008e4c:	d00b      	beq.n	8008e66 <TIM_Base_SetConfig+0xb2>
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	4a25      	ldr	r2, [pc, #148]	; (8008ee8 <TIM_Base_SetConfig+0x134>)
 8008e52:	4293      	cmp	r3, r2
 8008e54:	d007      	beq.n	8008e66 <TIM_Base_SetConfig+0xb2>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	4a24      	ldr	r2, [pc, #144]	; (8008eec <TIM_Base_SetConfig+0x138>)
 8008e5a:	4293      	cmp	r3, r2
 8008e5c:	d003      	beq.n	8008e66 <TIM_Base_SetConfig+0xb2>
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	4a23      	ldr	r2, [pc, #140]	; (8008ef0 <TIM_Base_SetConfig+0x13c>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	d108      	bne.n	8008e78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008e6e:	683b      	ldr	r3, [r7, #0]
 8008e70:	68db      	ldr	r3, [r3, #12]
 8008e72:	68fa      	ldr	r2, [r7, #12]
 8008e74:	4313      	orrs	r3, r2
 8008e76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	695b      	ldr	r3, [r3, #20]
 8008e82:	4313      	orrs	r3, r2
 8008e84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	689a      	ldr	r2, [r3, #8]
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	4a0a      	ldr	r2, [pc, #40]	; (8008ec8 <TIM_Base_SetConfig+0x114>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d003      	beq.n	8008eac <TIM_Base_SetConfig+0xf8>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	4a0c      	ldr	r2, [pc, #48]	; (8008ed8 <TIM_Base_SetConfig+0x124>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d103      	bne.n	8008eb4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008eac:	683b      	ldr	r3, [r7, #0]
 8008eae:	691a      	ldr	r2, [r3, #16]
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	615a      	str	r2, [r3, #20]
}
 8008eba:	bf00      	nop
 8008ebc:	3714      	adds	r7, #20
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec4:	4770      	bx	lr
 8008ec6:	bf00      	nop
 8008ec8:	40010000 	.word	0x40010000
 8008ecc:	40000400 	.word	0x40000400
 8008ed0:	40000800 	.word	0x40000800
 8008ed4:	40000c00 	.word	0x40000c00
 8008ed8:	40010400 	.word	0x40010400
 8008edc:	40014000 	.word	0x40014000
 8008ee0:	40014400 	.word	0x40014400
 8008ee4:	40014800 	.word	0x40014800
 8008ee8:	40001800 	.word	0x40001800
 8008eec:	40001c00 	.word	0x40001c00
 8008ef0:	40002000 	.word	0x40002000

08008ef4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b087      	sub	sp, #28
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	60f8      	str	r0, [r7, #12]
 8008efc:	60b9      	str	r1, [r7, #8]
 8008efe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	6a1b      	ldr	r3, [r3, #32]
 8008f04:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	6a1b      	ldr	r3, [r3, #32]
 8008f0a:	f023 0201 	bic.w	r2, r3, #1
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	699b      	ldr	r3, [r3, #24]
 8008f16:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008f1e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	011b      	lsls	r3, r3, #4
 8008f24:	693a      	ldr	r2, [r7, #16]
 8008f26:	4313      	orrs	r3, r2
 8008f28:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f2a:	697b      	ldr	r3, [r7, #20]
 8008f2c:	f023 030a 	bic.w	r3, r3, #10
 8008f30:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f32:	697a      	ldr	r2, [r7, #20]
 8008f34:	68bb      	ldr	r3, [r7, #8]
 8008f36:	4313      	orrs	r3, r2
 8008f38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	693a      	ldr	r2, [r7, #16]
 8008f3e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	697a      	ldr	r2, [r7, #20]
 8008f44:	621a      	str	r2, [r3, #32]
}
 8008f46:	bf00      	nop
 8008f48:	371c      	adds	r7, #28
 8008f4a:	46bd      	mov	sp, r7
 8008f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f50:	4770      	bx	lr

08008f52 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f52:	b480      	push	{r7}
 8008f54:	b087      	sub	sp, #28
 8008f56:	af00      	add	r7, sp, #0
 8008f58:	60f8      	str	r0, [r7, #12]
 8008f5a:	60b9      	str	r1, [r7, #8]
 8008f5c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	6a1b      	ldr	r3, [r3, #32]
 8008f62:	f023 0210 	bic.w	r2, r3, #16
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	699b      	ldr	r3, [r3, #24]
 8008f6e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	6a1b      	ldr	r3, [r3, #32]
 8008f74:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008f7c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	031b      	lsls	r3, r3, #12
 8008f82:	697a      	ldr	r2, [r7, #20]
 8008f84:	4313      	orrs	r3, r2
 8008f86:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008f88:	693b      	ldr	r3, [r7, #16]
 8008f8a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008f8e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008f90:	68bb      	ldr	r3, [r7, #8]
 8008f92:	011b      	lsls	r3, r3, #4
 8008f94:	693a      	ldr	r2, [r7, #16]
 8008f96:	4313      	orrs	r3, r2
 8008f98:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	697a      	ldr	r2, [r7, #20]
 8008f9e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	693a      	ldr	r2, [r7, #16]
 8008fa4:	621a      	str	r2, [r3, #32]
}
 8008fa6:	bf00      	nop
 8008fa8:	371c      	adds	r7, #28
 8008faa:	46bd      	mov	sp, r7
 8008fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb0:	4770      	bx	lr

08008fb2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008fb2:	b480      	push	{r7}
 8008fb4:	b085      	sub	sp, #20
 8008fb6:	af00      	add	r7, sp, #0
 8008fb8:	6078      	str	r0, [r7, #4]
 8008fba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	689b      	ldr	r3, [r3, #8]
 8008fc0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fc8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008fca:	683a      	ldr	r2, [r7, #0]
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	4313      	orrs	r3, r2
 8008fd0:	f043 0307 	orr.w	r3, r3, #7
 8008fd4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	68fa      	ldr	r2, [r7, #12]
 8008fda:	609a      	str	r2, [r3, #8]
}
 8008fdc:	bf00      	nop
 8008fde:	3714      	adds	r7, #20
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe6:	4770      	bx	lr

08008fe8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008fe8:	b480      	push	{r7}
 8008fea:	b087      	sub	sp, #28
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	60f8      	str	r0, [r7, #12]
 8008ff0:	60b9      	str	r1, [r7, #8]
 8008ff2:	607a      	str	r2, [r7, #4]
 8008ff4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	689b      	ldr	r3, [r3, #8]
 8008ffa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008ffc:	697b      	ldr	r3, [r7, #20]
 8008ffe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009002:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	021a      	lsls	r2, r3, #8
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	431a      	orrs	r2, r3
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	4313      	orrs	r3, r2
 8009010:	697a      	ldr	r2, [r7, #20]
 8009012:	4313      	orrs	r3, r2
 8009014:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	697a      	ldr	r2, [r7, #20]
 800901a:	609a      	str	r2, [r3, #8]
}
 800901c:	bf00      	nop
 800901e:	371c      	adds	r7, #28
 8009020:	46bd      	mov	sp, r7
 8009022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009026:	4770      	bx	lr

08009028 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009028:	b480      	push	{r7}
 800902a:	b085      	sub	sp, #20
 800902c:	af00      	add	r7, sp, #0
 800902e:	6078      	str	r0, [r7, #4]
 8009030:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009038:	2b01      	cmp	r3, #1
 800903a:	d101      	bne.n	8009040 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800903c:	2302      	movs	r3, #2
 800903e:	e05a      	b.n	80090f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2201      	movs	r2, #1
 8009044:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	2202      	movs	r2, #2
 800904c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009066:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	68fa      	ldr	r2, [r7, #12]
 800906e:	4313      	orrs	r3, r2
 8009070:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	68fa      	ldr	r2, [r7, #12]
 8009078:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a21      	ldr	r2, [pc, #132]	; (8009104 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d022      	beq.n	80090ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800908c:	d01d      	beq.n	80090ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	4a1d      	ldr	r2, [pc, #116]	; (8009108 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009094:	4293      	cmp	r3, r2
 8009096:	d018      	beq.n	80090ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4a1b      	ldr	r2, [pc, #108]	; (800910c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800909e:	4293      	cmp	r3, r2
 80090a0:	d013      	beq.n	80090ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	4a1a      	ldr	r2, [pc, #104]	; (8009110 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d00e      	beq.n	80090ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	4a18      	ldr	r2, [pc, #96]	; (8009114 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80090b2:	4293      	cmp	r3, r2
 80090b4:	d009      	beq.n	80090ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	4a17      	ldr	r2, [pc, #92]	; (8009118 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80090bc:	4293      	cmp	r3, r2
 80090be:	d004      	beq.n	80090ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	4a15      	ldr	r2, [pc, #84]	; (800911c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80090c6:	4293      	cmp	r3, r2
 80090c8:	d10c      	bne.n	80090e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80090ca:	68bb      	ldr	r3, [r7, #8]
 80090cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80090d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	685b      	ldr	r3, [r3, #4]
 80090d6:	68ba      	ldr	r2, [r7, #8]
 80090d8:	4313      	orrs	r3, r2
 80090da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	68ba      	ldr	r2, [r7, #8]
 80090e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2201      	movs	r2, #1
 80090e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2200      	movs	r2, #0
 80090f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80090f4:	2300      	movs	r3, #0
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3714      	adds	r7, #20
 80090fa:	46bd      	mov	sp, r7
 80090fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009100:	4770      	bx	lr
 8009102:	bf00      	nop
 8009104:	40010000 	.word	0x40010000
 8009108:	40000400 	.word	0x40000400
 800910c:	40000800 	.word	0x40000800
 8009110:	40000c00 	.word	0x40000c00
 8009114:	40010400 	.word	0x40010400
 8009118:	40014000 	.word	0x40014000
 800911c:	40001800 	.word	0x40001800

08009120 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009120:	b480      	push	{r7}
 8009122:	b083      	sub	sp, #12
 8009124:	af00      	add	r7, sp, #0
 8009126:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009128:	bf00      	nop
 800912a:	370c      	adds	r7, #12
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr

08009134 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009134:	b480      	push	{r7}
 8009136:	b083      	sub	sp, #12
 8009138:	af00      	add	r7, sp, #0
 800913a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800913c:	bf00      	nop
 800913e:	370c      	adds	r7, #12
 8009140:	46bd      	mov	sp, r7
 8009142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009146:	4770      	bx	lr

08009148 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b082      	sub	sp, #8
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d101      	bne.n	800915a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009156:	2301      	movs	r3, #1
 8009158:	e03f      	b.n	80091da <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8009160:	b2db      	uxtb	r3, r3
 8009162:	2b00      	cmp	r3, #0
 8009164:	d106      	bne.n	8009174 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	2200      	movs	r2, #0
 800916a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f7fa f9aa 	bl	80034c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2224      	movs	r2, #36	; 0x24
 8009178:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	68da      	ldr	r2, [r3, #12]
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800918a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 f90b 	bl	80093a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	691a      	ldr	r2, [r3, #16]
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80091a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	695a      	ldr	r2, [r3, #20]
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80091b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	68da      	ldr	r2, [r3, #12]
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80091c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	2200      	movs	r2, #0
 80091c6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	2220      	movs	r2, #32
 80091cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	2220      	movs	r2, #32
 80091d4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80091d8:	2300      	movs	r3, #0
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3708      	adds	r7, #8
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}

080091e2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091e2:	b580      	push	{r7, lr}
 80091e4:	b088      	sub	sp, #32
 80091e6:	af02      	add	r7, sp, #8
 80091e8:	60f8      	str	r0, [r7, #12]
 80091ea:	60b9      	str	r1, [r7, #8]
 80091ec:	603b      	str	r3, [r7, #0]
 80091ee:	4613      	mov	r3, r2
 80091f0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80091f2:	2300      	movs	r3, #0
 80091f4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80091fc:	b2db      	uxtb	r3, r3
 80091fe:	2b20      	cmp	r3, #32
 8009200:	f040 8083 	bne.w	800930a <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d002      	beq.n	8009210 <HAL_UART_Transmit+0x2e>
 800920a:	88fb      	ldrh	r3, [r7, #6]
 800920c:	2b00      	cmp	r3, #0
 800920e:	d101      	bne.n	8009214 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8009210:	2301      	movs	r3, #1
 8009212:	e07b      	b.n	800930c <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800921a:	2b01      	cmp	r3, #1
 800921c:	d101      	bne.n	8009222 <HAL_UART_Transmit+0x40>
 800921e:	2302      	movs	r3, #2
 8009220:	e074      	b.n	800930c <HAL_UART_Transmit+0x12a>
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	2201      	movs	r2, #1
 8009226:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	2200      	movs	r2, #0
 800922e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	2221      	movs	r2, #33	; 0x21
 8009234:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8009238:	f7fa fb6e 	bl	8003918 <HAL_GetTick>
 800923c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	88fa      	ldrh	r2, [r7, #6]
 8009242:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	88fa      	ldrh	r2, [r7, #6]
 8009248:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	2200      	movs	r2, #0
 800924e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8009252:	e042      	b.n	80092da <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009258:	b29b      	uxth	r3, r3
 800925a:	3b01      	subs	r3, #1
 800925c:	b29a      	uxth	r2, r3
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	689b      	ldr	r3, [r3, #8]
 8009266:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800926a:	d122      	bne.n	80092b2 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	9300      	str	r3, [sp, #0]
 8009270:	697b      	ldr	r3, [r7, #20]
 8009272:	2200      	movs	r2, #0
 8009274:	2180      	movs	r1, #128	; 0x80
 8009276:	68f8      	ldr	r0, [r7, #12]
 8009278:	f000 f84c 	bl	8009314 <UART_WaitOnFlagUntilTimeout>
 800927c:	4603      	mov	r3, r0
 800927e:	2b00      	cmp	r3, #0
 8009280:	d001      	beq.n	8009286 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8009282:	2303      	movs	r3, #3
 8009284:	e042      	b.n	800930c <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800928a:	693b      	ldr	r3, [r7, #16]
 800928c:	881b      	ldrh	r3, [r3, #0]
 800928e:	461a      	mov	r2, r3
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	681b      	ldr	r3, [r3, #0]
 8009294:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009298:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	691b      	ldr	r3, [r3, #16]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d103      	bne.n	80092aa <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	3302      	adds	r3, #2
 80092a6:	60bb      	str	r3, [r7, #8]
 80092a8:	e017      	b.n	80092da <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	3301      	adds	r3, #1
 80092ae:	60bb      	str	r3, [r7, #8]
 80092b0:	e013      	b.n	80092da <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	9300      	str	r3, [sp, #0]
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	2200      	movs	r2, #0
 80092ba:	2180      	movs	r1, #128	; 0x80
 80092bc:	68f8      	ldr	r0, [r7, #12]
 80092be:	f000 f829 	bl	8009314 <UART_WaitOnFlagUntilTimeout>
 80092c2:	4603      	mov	r3, r0
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	d001      	beq.n	80092cc <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80092c8:	2303      	movs	r3, #3
 80092ca:	e01f      	b.n	800930c <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	1c5a      	adds	r2, r3, #1
 80092d0:	60ba      	str	r2, [r7, #8]
 80092d2:	781a      	ldrb	r2, [r3, #0]
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80092de:	b29b      	uxth	r3, r3
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d1b7      	bne.n	8009254 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	9300      	str	r3, [sp, #0]
 80092e8:	697b      	ldr	r3, [r7, #20]
 80092ea:	2200      	movs	r2, #0
 80092ec:	2140      	movs	r1, #64	; 0x40
 80092ee:	68f8      	ldr	r0, [r7, #12]
 80092f0:	f000 f810 	bl	8009314 <UART_WaitOnFlagUntilTimeout>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d001      	beq.n	80092fe <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80092fa:	2303      	movs	r3, #3
 80092fc:	e006      	b.n	800930c <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	2220      	movs	r2, #32
 8009302:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8009306:	2300      	movs	r3, #0
 8009308:	e000      	b.n	800930c <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800930a:	2302      	movs	r3, #2
  }
}
 800930c:	4618      	mov	r0, r3
 800930e:	3718      	adds	r7, #24
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8009314:	b580      	push	{r7, lr}
 8009316:	b084      	sub	sp, #16
 8009318:	af00      	add	r7, sp, #0
 800931a:	60f8      	str	r0, [r7, #12]
 800931c:	60b9      	str	r1, [r7, #8]
 800931e:	603b      	str	r3, [r7, #0]
 8009320:	4613      	mov	r3, r2
 8009322:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009324:	e02c      	b.n	8009380 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009326:	69bb      	ldr	r3, [r7, #24]
 8009328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800932c:	d028      	beq.n	8009380 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800932e:	69bb      	ldr	r3, [r7, #24]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d007      	beq.n	8009344 <UART_WaitOnFlagUntilTimeout+0x30>
 8009334:	f7fa faf0 	bl	8003918 <HAL_GetTick>
 8009338:	4602      	mov	r2, r0
 800933a:	683b      	ldr	r3, [r7, #0]
 800933c:	1ad3      	subs	r3, r2, r3
 800933e:	69ba      	ldr	r2, [r7, #24]
 8009340:	429a      	cmp	r2, r3
 8009342:	d21d      	bcs.n	8009380 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	68da      	ldr	r2, [r3, #12]
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8009352:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	695a      	ldr	r2, [r3, #20]
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f022 0201 	bic.w	r2, r2, #1
 8009362:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2220      	movs	r2, #32
 8009368:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	2220      	movs	r2, #32
 8009370:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	2200      	movs	r2, #0
 8009378:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800937c:	2303      	movs	r3, #3
 800937e:	e00f      	b.n	80093a0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	681a      	ldr	r2, [r3, #0]
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	4013      	ands	r3, r2
 800938a:	68ba      	ldr	r2, [r7, #8]
 800938c:	429a      	cmp	r2, r3
 800938e:	bf0c      	ite	eq
 8009390:	2301      	moveq	r3, #1
 8009392:	2300      	movne	r3, #0
 8009394:	b2db      	uxtb	r3, r3
 8009396:	461a      	mov	r2, r3
 8009398:	79fb      	ldrb	r3, [r7, #7]
 800939a:	429a      	cmp	r2, r3
 800939c:	d0c3      	beq.n	8009326 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800939e:	2300      	movs	r3, #0
}
 80093a0:	4618      	mov	r0, r3
 80093a2:	3710      	adds	r7, #16
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093ac:	b085      	sub	sp, #20
 80093ae:	af00      	add	r7, sp, #0
 80093b0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	691b      	ldr	r3, [r3, #16]
 80093b8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	68da      	ldr	r2, [r3, #12]
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	430a      	orrs	r2, r1
 80093c6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	689a      	ldr	r2, [r3, #8]
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	691b      	ldr	r3, [r3, #16]
 80093d0:	431a      	orrs	r2, r3
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	695b      	ldr	r3, [r3, #20]
 80093d6:	431a      	orrs	r2, r3
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	69db      	ldr	r3, [r3, #28]
 80093dc:	4313      	orrs	r3, r2
 80093de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	68db      	ldr	r3, [r3, #12]
 80093e6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80093ea:	f023 030c 	bic.w	r3, r3, #12
 80093ee:	687a      	ldr	r2, [r7, #4]
 80093f0:	6812      	ldr	r2, [r2, #0]
 80093f2:	68f9      	ldr	r1, [r7, #12]
 80093f4:	430b      	orrs	r3, r1
 80093f6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	695b      	ldr	r3, [r3, #20]
 80093fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	699a      	ldr	r2, [r3, #24]
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	430a      	orrs	r2, r1
 800940c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	69db      	ldr	r3, [r3, #28]
 8009412:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009416:	f040 818b 	bne.w	8009730 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	4ac1      	ldr	r2, [pc, #772]	; (8009724 <UART_SetConfig+0x37c>)
 8009420:	4293      	cmp	r3, r2
 8009422:	d005      	beq.n	8009430 <UART_SetConfig+0x88>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	4abf      	ldr	r2, [pc, #764]	; (8009728 <UART_SetConfig+0x380>)
 800942a:	4293      	cmp	r3, r2
 800942c:	f040 80bd 	bne.w	80095aa <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009430:	f7fe fa7c 	bl	800792c <HAL_RCC_GetPCLK2Freq>
 8009434:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009436:	68bb      	ldr	r3, [r7, #8]
 8009438:	461d      	mov	r5, r3
 800943a:	f04f 0600 	mov.w	r6, #0
 800943e:	46a8      	mov	r8, r5
 8009440:	46b1      	mov	r9, r6
 8009442:	eb18 0308 	adds.w	r3, r8, r8
 8009446:	eb49 0409 	adc.w	r4, r9, r9
 800944a:	4698      	mov	r8, r3
 800944c:	46a1      	mov	r9, r4
 800944e:	eb18 0805 	adds.w	r8, r8, r5
 8009452:	eb49 0906 	adc.w	r9, r9, r6
 8009456:	f04f 0100 	mov.w	r1, #0
 800945a:	f04f 0200 	mov.w	r2, #0
 800945e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009462:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009466:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800946a:	4688      	mov	r8, r1
 800946c:	4691      	mov	r9, r2
 800946e:	eb18 0005 	adds.w	r0, r8, r5
 8009472:	eb49 0106 	adc.w	r1, r9, r6
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	685b      	ldr	r3, [r3, #4]
 800947a:	461d      	mov	r5, r3
 800947c:	f04f 0600 	mov.w	r6, #0
 8009480:	196b      	adds	r3, r5, r5
 8009482:	eb46 0406 	adc.w	r4, r6, r6
 8009486:	461a      	mov	r2, r3
 8009488:	4623      	mov	r3, r4
 800948a:	f7f7 fb9d 	bl	8000bc8 <__aeabi_uldivmod>
 800948e:	4603      	mov	r3, r0
 8009490:	460c      	mov	r4, r1
 8009492:	461a      	mov	r2, r3
 8009494:	4ba5      	ldr	r3, [pc, #660]	; (800972c <UART_SetConfig+0x384>)
 8009496:	fba3 2302 	umull	r2, r3, r3, r2
 800949a:	095b      	lsrs	r3, r3, #5
 800949c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80094a0:	68bb      	ldr	r3, [r7, #8]
 80094a2:	461d      	mov	r5, r3
 80094a4:	f04f 0600 	mov.w	r6, #0
 80094a8:	46a9      	mov	r9, r5
 80094aa:	46b2      	mov	sl, r6
 80094ac:	eb19 0309 	adds.w	r3, r9, r9
 80094b0:	eb4a 040a 	adc.w	r4, sl, sl
 80094b4:	4699      	mov	r9, r3
 80094b6:	46a2      	mov	sl, r4
 80094b8:	eb19 0905 	adds.w	r9, r9, r5
 80094bc:	eb4a 0a06 	adc.w	sl, sl, r6
 80094c0:	f04f 0100 	mov.w	r1, #0
 80094c4:	f04f 0200 	mov.w	r2, #0
 80094c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80094cc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80094d0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80094d4:	4689      	mov	r9, r1
 80094d6:	4692      	mov	sl, r2
 80094d8:	eb19 0005 	adds.w	r0, r9, r5
 80094dc:	eb4a 0106 	adc.w	r1, sl, r6
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	685b      	ldr	r3, [r3, #4]
 80094e4:	461d      	mov	r5, r3
 80094e6:	f04f 0600 	mov.w	r6, #0
 80094ea:	196b      	adds	r3, r5, r5
 80094ec:	eb46 0406 	adc.w	r4, r6, r6
 80094f0:	461a      	mov	r2, r3
 80094f2:	4623      	mov	r3, r4
 80094f4:	f7f7 fb68 	bl	8000bc8 <__aeabi_uldivmod>
 80094f8:	4603      	mov	r3, r0
 80094fa:	460c      	mov	r4, r1
 80094fc:	461a      	mov	r2, r3
 80094fe:	4b8b      	ldr	r3, [pc, #556]	; (800972c <UART_SetConfig+0x384>)
 8009500:	fba3 1302 	umull	r1, r3, r3, r2
 8009504:	095b      	lsrs	r3, r3, #5
 8009506:	2164      	movs	r1, #100	; 0x64
 8009508:	fb01 f303 	mul.w	r3, r1, r3
 800950c:	1ad3      	subs	r3, r2, r3
 800950e:	00db      	lsls	r3, r3, #3
 8009510:	3332      	adds	r3, #50	; 0x32
 8009512:	4a86      	ldr	r2, [pc, #536]	; (800972c <UART_SetConfig+0x384>)
 8009514:	fba2 2303 	umull	r2, r3, r2, r3
 8009518:	095b      	lsrs	r3, r3, #5
 800951a:	005b      	lsls	r3, r3, #1
 800951c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009520:	4498      	add	r8, r3
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	461d      	mov	r5, r3
 8009526:	f04f 0600 	mov.w	r6, #0
 800952a:	46a9      	mov	r9, r5
 800952c:	46b2      	mov	sl, r6
 800952e:	eb19 0309 	adds.w	r3, r9, r9
 8009532:	eb4a 040a 	adc.w	r4, sl, sl
 8009536:	4699      	mov	r9, r3
 8009538:	46a2      	mov	sl, r4
 800953a:	eb19 0905 	adds.w	r9, r9, r5
 800953e:	eb4a 0a06 	adc.w	sl, sl, r6
 8009542:	f04f 0100 	mov.w	r1, #0
 8009546:	f04f 0200 	mov.w	r2, #0
 800954a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800954e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009552:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009556:	4689      	mov	r9, r1
 8009558:	4692      	mov	sl, r2
 800955a:	eb19 0005 	adds.w	r0, r9, r5
 800955e:	eb4a 0106 	adc.w	r1, sl, r6
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	461d      	mov	r5, r3
 8009568:	f04f 0600 	mov.w	r6, #0
 800956c:	196b      	adds	r3, r5, r5
 800956e:	eb46 0406 	adc.w	r4, r6, r6
 8009572:	461a      	mov	r2, r3
 8009574:	4623      	mov	r3, r4
 8009576:	f7f7 fb27 	bl	8000bc8 <__aeabi_uldivmod>
 800957a:	4603      	mov	r3, r0
 800957c:	460c      	mov	r4, r1
 800957e:	461a      	mov	r2, r3
 8009580:	4b6a      	ldr	r3, [pc, #424]	; (800972c <UART_SetConfig+0x384>)
 8009582:	fba3 1302 	umull	r1, r3, r3, r2
 8009586:	095b      	lsrs	r3, r3, #5
 8009588:	2164      	movs	r1, #100	; 0x64
 800958a:	fb01 f303 	mul.w	r3, r1, r3
 800958e:	1ad3      	subs	r3, r2, r3
 8009590:	00db      	lsls	r3, r3, #3
 8009592:	3332      	adds	r3, #50	; 0x32
 8009594:	4a65      	ldr	r2, [pc, #404]	; (800972c <UART_SetConfig+0x384>)
 8009596:	fba2 2303 	umull	r2, r3, r2, r3
 800959a:	095b      	lsrs	r3, r3, #5
 800959c:	f003 0207 	and.w	r2, r3, #7
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4442      	add	r2, r8
 80095a6:	609a      	str	r2, [r3, #8]
 80095a8:	e26f      	b.n	8009a8a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80095aa:	f7fe f9ab 	bl	8007904 <HAL_RCC_GetPCLK1Freq>
 80095ae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	461d      	mov	r5, r3
 80095b4:	f04f 0600 	mov.w	r6, #0
 80095b8:	46a8      	mov	r8, r5
 80095ba:	46b1      	mov	r9, r6
 80095bc:	eb18 0308 	adds.w	r3, r8, r8
 80095c0:	eb49 0409 	adc.w	r4, r9, r9
 80095c4:	4698      	mov	r8, r3
 80095c6:	46a1      	mov	r9, r4
 80095c8:	eb18 0805 	adds.w	r8, r8, r5
 80095cc:	eb49 0906 	adc.w	r9, r9, r6
 80095d0:	f04f 0100 	mov.w	r1, #0
 80095d4:	f04f 0200 	mov.w	r2, #0
 80095d8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80095dc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80095e0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80095e4:	4688      	mov	r8, r1
 80095e6:	4691      	mov	r9, r2
 80095e8:	eb18 0005 	adds.w	r0, r8, r5
 80095ec:	eb49 0106 	adc.w	r1, r9, r6
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	685b      	ldr	r3, [r3, #4]
 80095f4:	461d      	mov	r5, r3
 80095f6:	f04f 0600 	mov.w	r6, #0
 80095fa:	196b      	adds	r3, r5, r5
 80095fc:	eb46 0406 	adc.w	r4, r6, r6
 8009600:	461a      	mov	r2, r3
 8009602:	4623      	mov	r3, r4
 8009604:	f7f7 fae0 	bl	8000bc8 <__aeabi_uldivmod>
 8009608:	4603      	mov	r3, r0
 800960a:	460c      	mov	r4, r1
 800960c:	461a      	mov	r2, r3
 800960e:	4b47      	ldr	r3, [pc, #284]	; (800972c <UART_SetConfig+0x384>)
 8009610:	fba3 2302 	umull	r2, r3, r3, r2
 8009614:	095b      	lsrs	r3, r3, #5
 8009616:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	461d      	mov	r5, r3
 800961e:	f04f 0600 	mov.w	r6, #0
 8009622:	46a9      	mov	r9, r5
 8009624:	46b2      	mov	sl, r6
 8009626:	eb19 0309 	adds.w	r3, r9, r9
 800962a:	eb4a 040a 	adc.w	r4, sl, sl
 800962e:	4699      	mov	r9, r3
 8009630:	46a2      	mov	sl, r4
 8009632:	eb19 0905 	adds.w	r9, r9, r5
 8009636:	eb4a 0a06 	adc.w	sl, sl, r6
 800963a:	f04f 0100 	mov.w	r1, #0
 800963e:	f04f 0200 	mov.w	r2, #0
 8009642:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009646:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800964a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800964e:	4689      	mov	r9, r1
 8009650:	4692      	mov	sl, r2
 8009652:	eb19 0005 	adds.w	r0, r9, r5
 8009656:	eb4a 0106 	adc.w	r1, sl, r6
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	685b      	ldr	r3, [r3, #4]
 800965e:	461d      	mov	r5, r3
 8009660:	f04f 0600 	mov.w	r6, #0
 8009664:	196b      	adds	r3, r5, r5
 8009666:	eb46 0406 	adc.w	r4, r6, r6
 800966a:	461a      	mov	r2, r3
 800966c:	4623      	mov	r3, r4
 800966e:	f7f7 faab 	bl	8000bc8 <__aeabi_uldivmod>
 8009672:	4603      	mov	r3, r0
 8009674:	460c      	mov	r4, r1
 8009676:	461a      	mov	r2, r3
 8009678:	4b2c      	ldr	r3, [pc, #176]	; (800972c <UART_SetConfig+0x384>)
 800967a:	fba3 1302 	umull	r1, r3, r3, r2
 800967e:	095b      	lsrs	r3, r3, #5
 8009680:	2164      	movs	r1, #100	; 0x64
 8009682:	fb01 f303 	mul.w	r3, r1, r3
 8009686:	1ad3      	subs	r3, r2, r3
 8009688:	00db      	lsls	r3, r3, #3
 800968a:	3332      	adds	r3, #50	; 0x32
 800968c:	4a27      	ldr	r2, [pc, #156]	; (800972c <UART_SetConfig+0x384>)
 800968e:	fba2 2303 	umull	r2, r3, r2, r3
 8009692:	095b      	lsrs	r3, r3, #5
 8009694:	005b      	lsls	r3, r3, #1
 8009696:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800969a:	4498      	add	r8, r3
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	461d      	mov	r5, r3
 80096a0:	f04f 0600 	mov.w	r6, #0
 80096a4:	46a9      	mov	r9, r5
 80096a6:	46b2      	mov	sl, r6
 80096a8:	eb19 0309 	adds.w	r3, r9, r9
 80096ac:	eb4a 040a 	adc.w	r4, sl, sl
 80096b0:	4699      	mov	r9, r3
 80096b2:	46a2      	mov	sl, r4
 80096b4:	eb19 0905 	adds.w	r9, r9, r5
 80096b8:	eb4a 0a06 	adc.w	sl, sl, r6
 80096bc:	f04f 0100 	mov.w	r1, #0
 80096c0:	f04f 0200 	mov.w	r2, #0
 80096c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80096c8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80096cc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80096d0:	4689      	mov	r9, r1
 80096d2:	4692      	mov	sl, r2
 80096d4:	eb19 0005 	adds.w	r0, r9, r5
 80096d8:	eb4a 0106 	adc.w	r1, sl, r6
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	461d      	mov	r5, r3
 80096e2:	f04f 0600 	mov.w	r6, #0
 80096e6:	196b      	adds	r3, r5, r5
 80096e8:	eb46 0406 	adc.w	r4, r6, r6
 80096ec:	461a      	mov	r2, r3
 80096ee:	4623      	mov	r3, r4
 80096f0:	f7f7 fa6a 	bl	8000bc8 <__aeabi_uldivmod>
 80096f4:	4603      	mov	r3, r0
 80096f6:	460c      	mov	r4, r1
 80096f8:	461a      	mov	r2, r3
 80096fa:	4b0c      	ldr	r3, [pc, #48]	; (800972c <UART_SetConfig+0x384>)
 80096fc:	fba3 1302 	umull	r1, r3, r3, r2
 8009700:	095b      	lsrs	r3, r3, #5
 8009702:	2164      	movs	r1, #100	; 0x64
 8009704:	fb01 f303 	mul.w	r3, r1, r3
 8009708:	1ad3      	subs	r3, r2, r3
 800970a:	00db      	lsls	r3, r3, #3
 800970c:	3332      	adds	r3, #50	; 0x32
 800970e:	4a07      	ldr	r2, [pc, #28]	; (800972c <UART_SetConfig+0x384>)
 8009710:	fba2 2303 	umull	r2, r3, r2, r3
 8009714:	095b      	lsrs	r3, r3, #5
 8009716:	f003 0207 	and.w	r2, r3, #7
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4442      	add	r2, r8
 8009720:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8009722:	e1b2      	b.n	8009a8a <UART_SetConfig+0x6e2>
 8009724:	40011000 	.word	0x40011000
 8009728:	40011400 	.word	0x40011400
 800972c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4ad7      	ldr	r2, [pc, #860]	; (8009a94 <UART_SetConfig+0x6ec>)
 8009736:	4293      	cmp	r3, r2
 8009738:	d005      	beq.n	8009746 <UART_SetConfig+0x39e>
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	4ad6      	ldr	r2, [pc, #856]	; (8009a98 <UART_SetConfig+0x6f0>)
 8009740:	4293      	cmp	r3, r2
 8009742:	f040 80d1 	bne.w	80098e8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8009746:	f7fe f8f1 	bl	800792c <HAL_RCC_GetPCLK2Freq>
 800974a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	469a      	mov	sl, r3
 8009750:	f04f 0b00 	mov.w	fp, #0
 8009754:	46d0      	mov	r8, sl
 8009756:	46d9      	mov	r9, fp
 8009758:	eb18 0308 	adds.w	r3, r8, r8
 800975c:	eb49 0409 	adc.w	r4, r9, r9
 8009760:	4698      	mov	r8, r3
 8009762:	46a1      	mov	r9, r4
 8009764:	eb18 080a 	adds.w	r8, r8, sl
 8009768:	eb49 090b 	adc.w	r9, r9, fp
 800976c:	f04f 0100 	mov.w	r1, #0
 8009770:	f04f 0200 	mov.w	r2, #0
 8009774:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8009778:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800977c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009780:	4688      	mov	r8, r1
 8009782:	4691      	mov	r9, r2
 8009784:	eb1a 0508 	adds.w	r5, sl, r8
 8009788:	eb4b 0609 	adc.w	r6, fp, r9
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	685b      	ldr	r3, [r3, #4]
 8009790:	4619      	mov	r1, r3
 8009792:	f04f 0200 	mov.w	r2, #0
 8009796:	f04f 0300 	mov.w	r3, #0
 800979a:	f04f 0400 	mov.w	r4, #0
 800979e:	0094      	lsls	r4, r2, #2
 80097a0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80097a4:	008b      	lsls	r3, r1, #2
 80097a6:	461a      	mov	r2, r3
 80097a8:	4623      	mov	r3, r4
 80097aa:	4628      	mov	r0, r5
 80097ac:	4631      	mov	r1, r6
 80097ae:	f7f7 fa0b 	bl	8000bc8 <__aeabi_uldivmod>
 80097b2:	4603      	mov	r3, r0
 80097b4:	460c      	mov	r4, r1
 80097b6:	461a      	mov	r2, r3
 80097b8:	4bb8      	ldr	r3, [pc, #736]	; (8009a9c <UART_SetConfig+0x6f4>)
 80097ba:	fba3 2302 	umull	r2, r3, r3, r2
 80097be:	095b      	lsrs	r3, r3, #5
 80097c0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	469b      	mov	fp, r3
 80097c8:	f04f 0c00 	mov.w	ip, #0
 80097cc:	46d9      	mov	r9, fp
 80097ce:	46e2      	mov	sl, ip
 80097d0:	eb19 0309 	adds.w	r3, r9, r9
 80097d4:	eb4a 040a 	adc.w	r4, sl, sl
 80097d8:	4699      	mov	r9, r3
 80097da:	46a2      	mov	sl, r4
 80097dc:	eb19 090b 	adds.w	r9, r9, fp
 80097e0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80097e4:	f04f 0100 	mov.w	r1, #0
 80097e8:	f04f 0200 	mov.w	r2, #0
 80097ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80097f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80097f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80097f8:	4689      	mov	r9, r1
 80097fa:	4692      	mov	sl, r2
 80097fc:	eb1b 0509 	adds.w	r5, fp, r9
 8009800:	eb4c 060a 	adc.w	r6, ip, sl
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	685b      	ldr	r3, [r3, #4]
 8009808:	4619      	mov	r1, r3
 800980a:	f04f 0200 	mov.w	r2, #0
 800980e:	f04f 0300 	mov.w	r3, #0
 8009812:	f04f 0400 	mov.w	r4, #0
 8009816:	0094      	lsls	r4, r2, #2
 8009818:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800981c:	008b      	lsls	r3, r1, #2
 800981e:	461a      	mov	r2, r3
 8009820:	4623      	mov	r3, r4
 8009822:	4628      	mov	r0, r5
 8009824:	4631      	mov	r1, r6
 8009826:	f7f7 f9cf 	bl	8000bc8 <__aeabi_uldivmod>
 800982a:	4603      	mov	r3, r0
 800982c:	460c      	mov	r4, r1
 800982e:	461a      	mov	r2, r3
 8009830:	4b9a      	ldr	r3, [pc, #616]	; (8009a9c <UART_SetConfig+0x6f4>)
 8009832:	fba3 1302 	umull	r1, r3, r3, r2
 8009836:	095b      	lsrs	r3, r3, #5
 8009838:	2164      	movs	r1, #100	; 0x64
 800983a:	fb01 f303 	mul.w	r3, r1, r3
 800983e:	1ad3      	subs	r3, r2, r3
 8009840:	011b      	lsls	r3, r3, #4
 8009842:	3332      	adds	r3, #50	; 0x32
 8009844:	4a95      	ldr	r2, [pc, #596]	; (8009a9c <UART_SetConfig+0x6f4>)
 8009846:	fba2 2303 	umull	r2, r3, r2, r3
 800984a:	095b      	lsrs	r3, r3, #5
 800984c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009850:	4498      	add	r8, r3
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	469b      	mov	fp, r3
 8009856:	f04f 0c00 	mov.w	ip, #0
 800985a:	46d9      	mov	r9, fp
 800985c:	46e2      	mov	sl, ip
 800985e:	eb19 0309 	adds.w	r3, r9, r9
 8009862:	eb4a 040a 	adc.w	r4, sl, sl
 8009866:	4699      	mov	r9, r3
 8009868:	46a2      	mov	sl, r4
 800986a:	eb19 090b 	adds.w	r9, r9, fp
 800986e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009872:	f04f 0100 	mov.w	r1, #0
 8009876:	f04f 0200 	mov.w	r2, #0
 800987a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800987e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009882:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009886:	4689      	mov	r9, r1
 8009888:	4692      	mov	sl, r2
 800988a:	eb1b 0509 	adds.w	r5, fp, r9
 800988e:	eb4c 060a 	adc.w	r6, ip, sl
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	685b      	ldr	r3, [r3, #4]
 8009896:	4619      	mov	r1, r3
 8009898:	f04f 0200 	mov.w	r2, #0
 800989c:	f04f 0300 	mov.w	r3, #0
 80098a0:	f04f 0400 	mov.w	r4, #0
 80098a4:	0094      	lsls	r4, r2, #2
 80098a6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80098aa:	008b      	lsls	r3, r1, #2
 80098ac:	461a      	mov	r2, r3
 80098ae:	4623      	mov	r3, r4
 80098b0:	4628      	mov	r0, r5
 80098b2:	4631      	mov	r1, r6
 80098b4:	f7f7 f988 	bl	8000bc8 <__aeabi_uldivmod>
 80098b8:	4603      	mov	r3, r0
 80098ba:	460c      	mov	r4, r1
 80098bc:	461a      	mov	r2, r3
 80098be:	4b77      	ldr	r3, [pc, #476]	; (8009a9c <UART_SetConfig+0x6f4>)
 80098c0:	fba3 1302 	umull	r1, r3, r3, r2
 80098c4:	095b      	lsrs	r3, r3, #5
 80098c6:	2164      	movs	r1, #100	; 0x64
 80098c8:	fb01 f303 	mul.w	r3, r1, r3
 80098cc:	1ad3      	subs	r3, r2, r3
 80098ce:	011b      	lsls	r3, r3, #4
 80098d0:	3332      	adds	r3, #50	; 0x32
 80098d2:	4a72      	ldr	r2, [pc, #456]	; (8009a9c <UART_SetConfig+0x6f4>)
 80098d4:	fba2 2303 	umull	r2, r3, r2, r3
 80098d8:	095b      	lsrs	r3, r3, #5
 80098da:	f003 020f 	and.w	r2, r3, #15
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	4442      	add	r2, r8
 80098e4:	609a      	str	r2, [r3, #8]
 80098e6:	e0d0      	b.n	8009a8a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80098e8:	f7fe f80c 	bl	8007904 <HAL_RCC_GetPCLK1Freq>
 80098ec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	469a      	mov	sl, r3
 80098f2:	f04f 0b00 	mov.w	fp, #0
 80098f6:	46d0      	mov	r8, sl
 80098f8:	46d9      	mov	r9, fp
 80098fa:	eb18 0308 	adds.w	r3, r8, r8
 80098fe:	eb49 0409 	adc.w	r4, r9, r9
 8009902:	4698      	mov	r8, r3
 8009904:	46a1      	mov	r9, r4
 8009906:	eb18 080a 	adds.w	r8, r8, sl
 800990a:	eb49 090b 	adc.w	r9, r9, fp
 800990e:	f04f 0100 	mov.w	r1, #0
 8009912:	f04f 0200 	mov.w	r2, #0
 8009916:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800991a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800991e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009922:	4688      	mov	r8, r1
 8009924:	4691      	mov	r9, r2
 8009926:	eb1a 0508 	adds.w	r5, sl, r8
 800992a:	eb4b 0609 	adc.w	r6, fp, r9
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	685b      	ldr	r3, [r3, #4]
 8009932:	4619      	mov	r1, r3
 8009934:	f04f 0200 	mov.w	r2, #0
 8009938:	f04f 0300 	mov.w	r3, #0
 800993c:	f04f 0400 	mov.w	r4, #0
 8009940:	0094      	lsls	r4, r2, #2
 8009942:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009946:	008b      	lsls	r3, r1, #2
 8009948:	461a      	mov	r2, r3
 800994a:	4623      	mov	r3, r4
 800994c:	4628      	mov	r0, r5
 800994e:	4631      	mov	r1, r6
 8009950:	f7f7 f93a 	bl	8000bc8 <__aeabi_uldivmod>
 8009954:	4603      	mov	r3, r0
 8009956:	460c      	mov	r4, r1
 8009958:	461a      	mov	r2, r3
 800995a:	4b50      	ldr	r3, [pc, #320]	; (8009a9c <UART_SetConfig+0x6f4>)
 800995c:	fba3 2302 	umull	r2, r3, r3, r2
 8009960:	095b      	lsrs	r3, r3, #5
 8009962:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8009966:	68bb      	ldr	r3, [r7, #8]
 8009968:	469b      	mov	fp, r3
 800996a:	f04f 0c00 	mov.w	ip, #0
 800996e:	46d9      	mov	r9, fp
 8009970:	46e2      	mov	sl, ip
 8009972:	eb19 0309 	adds.w	r3, r9, r9
 8009976:	eb4a 040a 	adc.w	r4, sl, sl
 800997a:	4699      	mov	r9, r3
 800997c:	46a2      	mov	sl, r4
 800997e:	eb19 090b 	adds.w	r9, r9, fp
 8009982:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009986:	f04f 0100 	mov.w	r1, #0
 800998a:	f04f 0200 	mov.w	r2, #0
 800998e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009992:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009996:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800999a:	4689      	mov	r9, r1
 800999c:	4692      	mov	sl, r2
 800999e:	eb1b 0509 	adds.w	r5, fp, r9
 80099a2:	eb4c 060a 	adc.w	r6, ip, sl
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	685b      	ldr	r3, [r3, #4]
 80099aa:	4619      	mov	r1, r3
 80099ac:	f04f 0200 	mov.w	r2, #0
 80099b0:	f04f 0300 	mov.w	r3, #0
 80099b4:	f04f 0400 	mov.w	r4, #0
 80099b8:	0094      	lsls	r4, r2, #2
 80099ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80099be:	008b      	lsls	r3, r1, #2
 80099c0:	461a      	mov	r2, r3
 80099c2:	4623      	mov	r3, r4
 80099c4:	4628      	mov	r0, r5
 80099c6:	4631      	mov	r1, r6
 80099c8:	f7f7 f8fe 	bl	8000bc8 <__aeabi_uldivmod>
 80099cc:	4603      	mov	r3, r0
 80099ce:	460c      	mov	r4, r1
 80099d0:	461a      	mov	r2, r3
 80099d2:	4b32      	ldr	r3, [pc, #200]	; (8009a9c <UART_SetConfig+0x6f4>)
 80099d4:	fba3 1302 	umull	r1, r3, r3, r2
 80099d8:	095b      	lsrs	r3, r3, #5
 80099da:	2164      	movs	r1, #100	; 0x64
 80099dc:	fb01 f303 	mul.w	r3, r1, r3
 80099e0:	1ad3      	subs	r3, r2, r3
 80099e2:	011b      	lsls	r3, r3, #4
 80099e4:	3332      	adds	r3, #50	; 0x32
 80099e6:	4a2d      	ldr	r2, [pc, #180]	; (8009a9c <UART_SetConfig+0x6f4>)
 80099e8:	fba2 2303 	umull	r2, r3, r2, r3
 80099ec:	095b      	lsrs	r3, r3, #5
 80099ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80099f2:	4498      	add	r8, r3
 80099f4:	68bb      	ldr	r3, [r7, #8]
 80099f6:	469b      	mov	fp, r3
 80099f8:	f04f 0c00 	mov.w	ip, #0
 80099fc:	46d9      	mov	r9, fp
 80099fe:	46e2      	mov	sl, ip
 8009a00:	eb19 0309 	adds.w	r3, r9, r9
 8009a04:	eb4a 040a 	adc.w	r4, sl, sl
 8009a08:	4699      	mov	r9, r3
 8009a0a:	46a2      	mov	sl, r4
 8009a0c:	eb19 090b 	adds.w	r9, r9, fp
 8009a10:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009a14:	f04f 0100 	mov.w	r1, #0
 8009a18:	f04f 0200 	mov.w	r2, #0
 8009a1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009a20:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009a24:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009a28:	4689      	mov	r9, r1
 8009a2a:	4692      	mov	sl, r2
 8009a2c:	eb1b 0509 	adds.w	r5, fp, r9
 8009a30:	eb4c 060a 	adc.w	r6, ip, sl
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	685b      	ldr	r3, [r3, #4]
 8009a38:	4619      	mov	r1, r3
 8009a3a:	f04f 0200 	mov.w	r2, #0
 8009a3e:	f04f 0300 	mov.w	r3, #0
 8009a42:	f04f 0400 	mov.w	r4, #0
 8009a46:	0094      	lsls	r4, r2, #2
 8009a48:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009a4c:	008b      	lsls	r3, r1, #2
 8009a4e:	461a      	mov	r2, r3
 8009a50:	4623      	mov	r3, r4
 8009a52:	4628      	mov	r0, r5
 8009a54:	4631      	mov	r1, r6
 8009a56:	f7f7 f8b7 	bl	8000bc8 <__aeabi_uldivmod>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	460c      	mov	r4, r1
 8009a5e:	461a      	mov	r2, r3
 8009a60:	4b0e      	ldr	r3, [pc, #56]	; (8009a9c <UART_SetConfig+0x6f4>)
 8009a62:	fba3 1302 	umull	r1, r3, r3, r2
 8009a66:	095b      	lsrs	r3, r3, #5
 8009a68:	2164      	movs	r1, #100	; 0x64
 8009a6a:	fb01 f303 	mul.w	r3, r1, r3
 8009a6e:	1ad3      	subs	r3, r2, r3
 8009a70:	011b      	lsls	r3, r3, #4
 8009a72:	3332      	adds	r3, #50	; 0x32
 8009a74:	4a09      	ldr	r2, [pc, #36]	; (8009a9c <UART_SetConfig+0x6f4>)
 8009a76:	fba2 2303 	umull	r2, r3, r2, r3
 8009a7a:	095b      	lsrs	r3, r3, #5
 8009a7c:	f003 020f 	and.w	r2, r3, #15
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	4442      	add	r2, r8
 8009a86:	609a      	str	r2, [r3, #8]
}
 8009a88:	e7ff      	b.n	8009a8a <UART_SetConfig+0x6e2>
 8009a8a:	bf00      	nop
 8009a8c:	3714      	adds	r7, #20
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a94:	40011000 	.word	0x40011000
 8009a98:	40011400 	.word	0x40011400
 8009a9c:	51eb851f 	.word	0x51eb851f

08009aa0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b085      	sub	sp, #20
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
 8009aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 8009aae:	2300      	movs	r3, #0
 8009ab0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	2b01      	cmp	r3, #1
 8009ab8:	d029      	beq.n	8009b0e <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8009ac6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009aca:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 8009ad0:	683b      	ldr	r3, [r7, #0]
 8009ad2:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009ad4:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 8009ad6:	683b      	ldr	r3, [r7, #0]
 8009ad8:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8009ada:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 8009ae0:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 8009ae6:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8009aec:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 8009aee:	683b      	ldr	r3, [r7, #0]
 8009af0:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 8009af2:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8009af8:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 8009afe:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009b00:	68fa      	ldr	r2, [r7, #12]
 8009b02:	4313      	orrs	r3, r2
 8009b04:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	68fa      	ldr	r2, [r7, #12]
 8009b0a:	601a      	str	r2, [r3, #0]
 8009b0c:	e034      	b.n	8009b78 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009b1a:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009b1c:	683b      	ldr	r3, [r7, #0]
 8009b1e:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 8009b20:	683b      	ldr	r3, [r7, #0]
 8009b22:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009b24:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 8009b26:	683b      	ldr	r3, [r7, #0]
 8009b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8009b2a:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8009b2c:	68fa      	ldr	r2, [r7, #12]
 8009b2e:	4313      	orrs	r3, r2
 8009b30:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	685b      	ldr	r3, [r3, #4]
 8009b36:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8009b38:	68bb      	ldr	r3, [r7, #8]
 8009b3a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8009b3e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009b42:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009b44:	683b      	ldr	r3, [r7, #0]
 8009b46:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009b4c:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 8009b4e:	683b      	ldr	r3, [r7, #0]
 8009b50:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 8009b52:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 8009b58:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 8009b5a:	683b      	ldr	r3, [r7, #0]
 8009b5c:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 8009b5e:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 8009b64:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8009b66:	68ba      	ldr	r2, [r7, #8]
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	68fa      	ldr	r2, [r7, #12]
 8009b70:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	68ba      	ldr	r2, [r7, #8]
 8009b76:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8009b78:	2300      	movs	r3, #0
}
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	3714      	adds	r7, #20
 8009b7e:	46bd      	mov	sp, r7
 8009b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b84:	4770      	bx	lr

08009b86 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8009b86:	b480      	push	{r7}
 8009b88:	b087      	sub	sp, #28
 8009b8a:	af00      	add	r7, sp, #0
 8009b8c:	60f8      	str	r0, [r7, #12]
 8009b8e:	60b9      	str	r1, [r7, #8]
 8009b90:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 8009b92:	2300      	movs	r3, #0
 8009b94:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 8009b96:	2300      	movs	r3, #0
 8009b98:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2b01      	cmp	r3, #1
 8009b9e:	d02e      	beq.n	8009bfe <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	689b      	ldr	r3, [r3, #8]
 8009ba4:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8009ba6:	697b      	ldr	r3, [r7, #20]
 8009ba8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009bac:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8009bae:	68bb      	ldr	r3, [r7, #8]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8009bb4:	68bb      	ldr	r3, [r7, #8]
 8009bb6:	685b      	ldr	r3, [r3, #4]
 8009bb8:	3b01      	subs	r3, #1
 8009bba:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8009bbc:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	689b      	ldr	r3, [r3, #8]
 8009bc2:	3b01      	subs	r3, #1
 8009bc4:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8009bc6:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	68db      	ldr	r3, [r3, #12]
 8009bcc:	3b01      	subs	r3, #1
 8009bce:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 8009bd0:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	691b      	ldr	r3, [r3, #16]
 8009bd6:	3b01      	subs	r3, #1
 8009bd8:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8009bda:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8009bdc:	68bb      	ldr	r3, [r7, #8]
 8009bde:	695b      	ldr	r3, [r3, #20]
 8009be0:	3b01      	subs	r3, #1
 8009be2:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8009be4:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	699b      	ldr	r3, [r3, #24]
 8009bea:	3b01      	subs	r3, #1
 8009bec:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8009bee:	4313      	orrs	r3, r2
 8009bf0:	697a      	ldr	r2, [r7, #20]
 8009bf2:	4313      	orrs	r3, r2
 8009bf4:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	697a      	ldr	r2, [r7, #20]
 8009bfa:	609a      	str	r2, [r3, #8]
 8009bfc:	e03b      	b.n	8009c76 <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	689b      	ldr	r3, [r3, #8]
 8009c02:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009c0a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009c0e:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	68db      	ldr	r3, [r3, #12]
 8009c14:	3b01      	subs	r3, #1
 8009c16:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 8009c18:	68bb      	ldr	r3, [r7, #8]
 8009c1a:	695b      	ldr	r3, [r3, #20]
 8009c1c:	3b01      	subs	r3, #1
 8009c1e:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 8009c20:	4313      	orrs	r3, r2
 8009c22:	697a      	ldr	r2, [r7, #20]
 8009c24:	4313      	orrs	r3, r2
 8009c26:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	68db      	ldr	r3, [r3, #12]
 8009c2c:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8009c2e:	693b      	ldr	r3, [r7, #16]
 8009c30:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8009c34:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8009c3c:	68bb      	ldr	r3, [r7, #8]
 8009c3e:	685b      	ldr	r3, [r3, #4]
 8009c40:	3b01      	subs	r3, #1
 8009c42:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8009c44:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	689b      	ldr	r3, [r3, #8]
 8009c4a:	3b01      	subs	r3, #1
 8009c4c:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 8009c4e:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 8009c50:	68bb      	ldr	r3, [r7, #8]
 8009c52:	691b      	ldr	r3, [r3, #16]
 8009c54:	3b01      	subs	r3, #1
 8009c56:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 8009c58:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	699b      	ldr	r3, [r3, #24]
 8009c5e:	3b01      	subs	r3, #1
 8009c60:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 8009c62:	4313      	orrs	r3, r2
 8009c64:	693a      	ldr	r2, [r7, #16]
 8009c66:	4313      	orrs	r3, r2
 8009c68:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	697a      	ldr	r2, [r7, #20]
 8009c6e:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	693a      	ldr	r2, [r7, #16]
 8009c74:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 8009c76:	2300      	movs	r3, #0
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	371c      	adds	r7, #28
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c82:	4770      	bx	lr

08009c84 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b086      	sub	sp, #24
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 8009c90:	2300      	movs	r3, #0
 8009c92:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8009c94:	2300      	movs	r3, #0
 8009c96:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8009ca0:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	689b      	ldr	r3, [r3, #8]
 8009ca6:	3b01      	subs	r3, #1
 8009ca8:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8009caa:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	68db      	ldr	r3, [r3, #12]
 8009cb0:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8009cb2:	4313      	orrs	r3, r2
 8009cb4:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 8009cb6:	693a      	ldr	r2, [r7, #16]
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8009cbc:	f7f9 fe2c 	bl	8003918 <HAL_GetTick>
 8009cc0:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8009cc2:	e010      	b.n	8009ce6 <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009cca:	d00c      	beq.n	8009ce6 <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d007      	beq.n	8009ce2 <FMC_SDRAM_SendCommand+0x5e>
 8009cd2:	f7f9 fe21 	bl	8003918 <HAL_GetTick>
 8009cd6:	4602      	mov	r2, r0
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	1ad3      	subs	r3, r2, r3
 8009cdc:	687a      	ldr	r2, [r7, #4]
 8009cde:	429a      	cmp	r2, r3
 8009ce0:	d201      	bcs.n	8009ce6 <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 8009ce2:	2303      	movs	r3, #3
 8009ce4:	e006      	b.n	8009cf4 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	699b      	ldr	r3, [r3, #24]
 8009cea:	f003 0320 	and.w	r3, r3, #32
 8009cee:	2b20      	cmp	r3, #32
 8009cf0:	d0e8      	beq.n	8009cc4 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 8009cf2:	2300      	movs	r3, #0
}
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	3718      	adds	r7, #24
 8009cf8:	46bd      	mov	sp, r7
 8009cfa:	bd80      	pop	{r7, pc}

08009cfc <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8009cfc:	b480      	push	{r7}
 8009cfe:	b083      	sub	sp, #12
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	6078      	str	r0, [r7, #4]
 8009d04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	695a      	ldr	r2, [r3, #20]
 8009d0a:	683b      	ldr	r3, [r7, #0]
 8009d0c:	005b      	lsls	r3, r3, #1
 8009d0e:	431a      	orrs	r2, r3
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8009d14:	2300      	movs	r3, #0
}
 8009d16:	4618      	mov	r0, r3
 8009d18:	370c      	adds	r7, #12
 8009d1a:	46bd      	mov	sp, r7
 8009d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d20:	4770      	bx	lr

08009d22 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009d22:	b084      	sub	sp, #16
 8009d24:	b580      	push	{r7, lr}
 8009d26:	b084      	sub	sp, #16
 8009d28:	af00      	add	r7, sp, #0
 8009d2a:	6078      	str	r0, [r7, #4]
 8009d2c:	f107 001c 	add.w	r0, r7, #28
 8009d30:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009d36:	2b01      	cmp	r3, #1
 8009d38:	d122      	bne.n	8009d80 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d3e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	68db      	ldr	r3, [r3, #12]
 8009d4a:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009d4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009d52:	687a      	ldr	r2, [r7, #4]
 8009d54:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	68db      	ldr	r3, [r3, #12]
 8009d5a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009d62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009d64:	2b01      	cmp	r3, #1
 8009d66:	d105      	bne.n	8009d74 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	68db      	ldr	r3, [r3, #12]
 8009d6c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f000 f949 	bl	800a00c <USB_CoreReset>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	73fb      	strb	r3, [r7, #15]
 8009d7e:	e01a      	b.n	8009db6 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	68db      	ldr	r3, [r3, #12]
 8009d84:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009d8c:	6878      	ldr	r0, [r7, #4]
 8009d8e:	f000 f93d 	bl	800a00c <USB_CoreReset>
 8009d92:	4603      	mov	r3, r0
 8009d94:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009d96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d106      	bne.n	8009daa <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009da0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	639a      	str	r2, [r3, #56]	; 0x38
 8009da8:	e005      	b.n	8009db6 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009dae:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009db8:	2b01      	cmp	r3, #1
 8009dba:	d10b      	bne.n	8009dd4 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	689b      	ldr	r3, [r3, #8]
 8009dc0:	f043 0206 	orr.w	r2, r3, #6
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	689b      	ldr	r3, [r3, #8]
 8009dcc:	f043 0220 	orr.w	r2, r3, #32
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009dd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009dd6:	4618      	mov	r0, r3
 8009dd8:	3710      	adds	r7, #16
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009de0:	b004      	add	sp, #16
 8009de2:	4770      	bx	lr

08009de4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009de4:	b480      	push	{r7}
 8009de6:	b083      	sub	sp, #12
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	689b      	ldr	r3, [r3, #8]
 8009df0:	f043 0201 	orr.w	r2, r3, #1
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009df8:	2300      	movs	r3, #0
}
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	370c      	adds	r7, #12
 8009dfe:	46bd      	mov	sp, r7
 8009e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e04:	4770      	bx	lr

08009e06 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009e06:	b480      	push	{r7}
 8009e08:	b083      	sub	sp, #12
 8009e0a:	af00      	add	r7, sp, #0
 8009e0c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	689b      	ldr	r3, [r3, #8]
 8009e12:	f023 0201 	bic.w	r2, r3, #1
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009e1a:	2300      	movs	r3, #0
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	370c      	adds	r7, #12
 8009e20:	46bd      	mov	sp, r7
 8009e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e26:	4770      	bx	lr

08009e28 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	b082      	sub	sp, #8
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
 8009e30:	460b      	mov	r3, r1
 8009e32:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	68db      	ldr	r3, [r3, #12]
 8009e38:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009e40:	78fb      	ldrb	r3, [r7, #3]
 8009e42:	2b01      	cmp	r3, #1
 8009e44:	d106      	bne.n	8009e54 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	68db      	ldr	r3, [r3, #12]
 8009e4a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	60da      	str	r2, [r3, #12]
 8009e52:	e00b      	b.n	8009e6c <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8009e54:	78fb      	ldrb	r3, [r7, #3]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d106      	bne.n	8009e68 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	68db      	ldr	r3, [r3, #12]
 8009e5e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	60da      	str	r2, [r3, #12]
 8009e66:	e001      	b.n	8009e6c <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8009e68:	2301      	movs	r3, #1
 8009e6a:	e003      	b.n	8009e74 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8009e6c:	2032      	movs	r0, #50	; 0x32
 8009e6e:	f7f9 fd5f 	bl	8003930 <HAL_Delay>

  return HAL_OK;
 8009e72:	2300      	movs	r3, #0
}
 8009e74:	4618      	mov	r0, r3
 8009e76:	3708      	adds	r7, #8
 8009e78:	46bd      	mov	sp, r7
 8009e7a:	bd80      	pop	{r7, pc}

08009e7c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b085      	sub	sp, #20
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8009e86:	2300      	movs	r3, #0
 8009e88:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	019b      	lsls	r3, r3, #6
 8009e8e:	f043 0220 	orr.w	r2, r3, #32
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	3301      	adds	r3, #1
 8009e9a:	60fb      	str	r3, [r7, #12]
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	4a09      	ldr	r2, [pc, #36]	; (8009ec4 <USB_FlushTxFifo+0x48>)
 8009ea0:	4293      	cmp	r3, r2
 8009ea2:	d901      	bls.n	8009ea8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8009ea4:	2303      	movs	r3, #3
 8009ea6:	e006      	b.n	8009eb6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	691b      	ldr	r3, [r3, #16]
 8009eac:	f003 0320 	and.w	r3, r3, #32
 8009eb0:	2b20      	cmp	r3, #32
 8009eb2:	d0f0      	beq.n	8009e96 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8009eb4:	2300      	movs	r3, #0
}
 8009eb6:	4618      	mov	r0, r3
 8009eb8:	3714      	adds	r7, #20
 8009eba:	46bd      	mov	sp, r7
 8009ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec0:	4770      	bx	lr
 8009ec2:	bf00      	nop
 8009ec4:	00030d40 	.word	0x00030d40

08009ec8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b085      	sub	sp, #20
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8009ed0:	2300      	movs	r3, #0
 8009ed2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009ed4:	687b      	ldr	r3, [r7, #4]
 8009ed6:	2210      	movs	r2, #16
 8009ed8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	3301      	adds	r3, #1
 8009ede:	60fb      	str	r3, [r7, #12]
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	4a09      	ldr	r2, [pc, #36]	; (8009f08 <USB_FlushRxFifo+0x40>)
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	d901      	bls.n	8009eec <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8009ee8:	2303      	movs	r3, #3
 8009eea:	e006      	b.n	8009efa <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	691b      	ldr	r3, [r3, #16]
 8009ef0:	f003 0310 	and.w	r3, r3, #16
 8009ef4:	2b10      	cmp	r3, #16
 8009ef6:	d0f0      	beq.n	8009eda <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8009ef8:	2300      	movs	r3, #0
}
 8009efa:	4618      	mov	r0, r3
 8009efc:	3714      	adds	r7, #20
 8009efe:	46bd      	mov	sp, r7
 8009f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f04:	4770      	bx	lr
 8009f06:	bf00      	nop
 8009f08:	00030d40 	.word	0x00030d40

08009f0c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009f0c:	b480      	push	{r7}
 8009f0e:	b089      	sub	sp, #36	; 0x24
 8009f10:	af00      	add	r7, sp, #0
 8009f12:	60f8      	str	r0, [r7, #12]
 8009f14:	60b9      	str	r1, [r7, #8]
 8009f16:	4611      	mov	r1, r2
 8009f18:	461a      	mov	r2, r3
 8009f1a:	460b      	mov	r3, r1
 8009f1c:	71fb      	strb	r3, [r7, #7]
 8009f1e:	4613      	mov	r3, r2
 8009f20:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8009f26:	68bb      	ldr	r3, [r7, #8]
 8009f28:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 8009f2a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d11a      	bne.n	8009f68 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009f32:	88bb      	ldrh	r3, [r7, #4]
 8009f34:	3303      	adds	r3, #3
 8009f36:	089b      	lsrs	r3, r3, #2
 8009f38:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	61bb      	str	r3, [r7, #24]
 8009f3e:	e00f      	b.n	8009f60 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009f40:	79fb      	ldrb	r3, [r7, #7]
 8009f42:	031a      	lsls	r2, r3, #12
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	4413      	add	r3, r2
 8009f48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009f4c:	461a      	mov	r2, r3
 8009f4e:	69fb      	ldr	r3, [r7, #28]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009f54:	69fb      	ldr	r3, [r7, #28]
 8009f56:	3304      	adds	r3, #4
 8009f58:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009f5a:	69bb      	ldr	r3, [r7, #24]
 8009f5c:	3301      	adds	r3, #1
 8009f5e:	61bb      	str	r3, [r7, #24]
 8009f60:	69ba      	ldr	r2, [r7, #24]
 8009f62:	693b      	ldr	r3, [r7, #16]
 8009f64:	429a      	cmp	r2, r3
 8009f66:	d3eb      	bcc.n	8009f40 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8009f68:	2300      	movs	r3, #0
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3724      	adds	r7, #36	; 0x24
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f74:	4770      	bx	lr

08009f76 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009f76:	b480      	push	{r7}
 8009f78:	b089      	sub	sp, #36	; 0x24
 8009f7a:	af00      	add	r7, sp, #0
 8009f7c:	60f8      	str	r0, [r7, #12]
 8009f7e:	60b9      	str	r1, [r7, #8]
 8009f80:	4613      	mov	r3, r2
 8009f82:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8009f8c:	88fb      	ldrh	r3, [r7, #6]
 8009f8e:	3303      	adds	r3, #3
 8009f90:	089b      	lsrs	r3, r3, #2
 8009f92:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8009f94:	2300      	movs	r3, #0
 8009f96:	61bb      	str	r3, [r7, #24]
 8009f98:	e00b      	b.n	8009fb2 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fa0:	681a      	ldr	r2, [r3, #0]
 8009fa2:	69fb      	ldr	r3, [r7, #28]
 8009fa4:	601a      	str	r2, [r3, #0]
    pDest++;
 8009fa6:	69fb      	ldr	r3, [r7, #28]
 8009fa8:	3304      	adds	r3, #4
 8009faa:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009fac:	69bb      	ldr	r3, [r7, #24]
 8009fae:	3301      	adds	r3, #1
 8009fb0:	61bb      	str	r3, [r7, #24]
 8009fb2:	69ba      	ldr	r2, [r7, #24]
 8009fb4:	693b      	ldr	r3, [r7, #16]
 8009fb6:	429a      	cmp	r2, r3
 8009fb8:	d3ef      	bcc.n	8009f9a <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8009fba:	69fb      	ldr	r3, [r7, #28]
}
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	3724      	adds	r7, #36	; 0x24
 8009fc0:	46bd      	mov	sp, r7
 8009fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc6:	4770      	bx	lr

08009fc8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009fc8:	b480      	push	{r7}
 8009fca:	b085      	sub	sp, #20
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	695b      	ldr	r3, [r3, #20]
 8009fd4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	699b      	ldr	r3, [r3, #24]
 8009fda:	68fa      	ldr	r2, [r7, #12]
 8009fdc:	4013      	ands	r3, r2
 8009fde:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009fe0:	68fb      	ldr	r3, [r7, #12]
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3714      	adds	r7, #20
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fec:	4770      	bx	lr

08009fee <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009fee:	b480      	push	{r7}
 8009ff0:	b083      	sub	sp, #12
 8009ff2:	af00      	add	r7, sp, #0
 8009ff4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	695b      	ldr	r3, [r3, #20]
 8009ffa:	f003 0301 	and.w	r3, r3, #1
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	370c      	adds	r7, #12
 800a002:	46bd      	mov	sp, r7
 800a004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a008:	4770      	bx	lr
	...

0800a00c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a00c:	b480      	push	{r7}
 800a00e:	b085      	sub	sp, #20
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a014:	2300      	movs	r3, #0
 800a016:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	3301      	adds	r3, #1
 800a01c:	60fb      	str	r3, [r7, #12]
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	4a13      	ldr	r2, [pc, #76]	; (800a070 <USB_CoreReset+0x64>)
 800a022:	4293      	cmp	r3, r2
 800a024:	d901      	bls.n	800a02a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a026:	2303      	movs	r3, #3
 800a028:	e01b      	b.n	800a062 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	691b      	ldr	r3, [r3, #16]
 800a02e:	2b00      	cmp	r3, #0
 800a030:	daf2      	bge.n	800a018 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a032:	2300      	movs	r3, #0
 800a034:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	691b      	ldr	r3, [r3, #16]
 800a03a:	f043 0201 	orr.w	r2, r3, #1
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	3301      	adds	r3, #1
 800a046:	60fb      	str	r3, [r7, #12]
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	4a09      	ldr	r2, [pc, #36]	; (800a070 <USB_CoreReset+0x64>)
 800a04c:	4293      	cmp	r3, r2
 800a04e:	d901      	bls.n	800a054 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a050:	2303      	movs	r3, #3
 800a052:	e006      	b.n	800a062 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	691b      	ldr	r3, [r3, #16]
 800a058:	f003 0301 	and.w	r3, r3, #1
 800a05c:	2b01      	cmp	r3, #1
 800a05e:	d0f0      	beq.n	800a042 <USB_CoreReset+0x36>

  return HAL_OK;
 800a060:	2300      	movs	r3, #0
}
 800a062:	4618      	mov	r0, r3
 800a064:	3714      	adds	r7, #20
 800a066:	46bd      	mov	sp, r7
 800a068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06c:	4770      	bx	lr
 800a06e:	bf00      	nop
 800a070:	00030d40 	.word	0x00030d40

0800a074 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a074:	b084      	sub	sp, #16
 800a076:	b580      	push	{r7, lr}
 800a078:	b084      	sub	sp, #16
 800a07a:	af00      	add	r7, sp, #0
 800a07c:	6078      	str	r0, [r7, #4]
 800a07e:	f107 001c 	add.w	r0, r7, #28
 800a082:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a090:	461a      	mov	r2, r3
 800a092:	2300      	movs	r3, #0
 800a094:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a09a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0a6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0b2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d018      	beq.n	800a0f8 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800a0c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0c8:	2b01      	cmp	r3, #1
 800a0ca:	d10a      	bne.n	800a0e2 <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	68ba      	ldr	r2, [r7, #8]
 800a0d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a0da:	f043 0304 	orr.w	r3, r3, #4
 800a0de:	6013      	str	r3, [r2, #0]
 800a0e0:	e014      	b.n	800a10c <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a0e8:	681b      	ldr	r3, [r3, #0]
 800a0ea:	68ba      	ldr	r2, [r7, #8]
 800a0ec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a0f0:	f023 0304 	bic.w	r3, r3, #4
 800a0f4:	6013      	str	r3, [r2, #0]
 800a0f6:	e009      	b.n	800a10c <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a0f8:	68bb      	ldr	r3, [r7, #8]
 800a0fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	68ba      	ldr	r2, [r7, #8]
 800a102:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a106:	f023 0304 	bic.w	r3, r3, #4
 800a10a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a10c:	2110      	movs	r1, #16
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f7ff feb4 	bl	8009e7c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f7ff fed7 	bl	8009ec8 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a11a:	2300      	movs	r3, #0
 800a11c:	60fb      	str	r3, [r7, #12]
 800a11e:	e015      	b.n	800a14c <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	015a      	lsls	r2, r3, #5
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	4413      	add	r3, r2
 800a128:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a12c:	461a      	mov	r2, r3
 800a12e:	f04f 33ff 	mov.w	r3, #4294967295
 800a132:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	015a      	lsls	r2, r3, #5
 800a138:	68bb      	ldr	r3, [r7, #8]
 800a13a:	4413      	add	r3, r2
 800a13c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a140:	461a      	mov	r2, r3
 800a142:	2300      	movs	r3, #0
 800a144:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	3301      	adds	r3, #1
 800a14a:	60fb      	str	r3, [r7, #12]
 800a14c:	6a3b      	ldr	r3, [r7, #32]
 800a14e:	68fa      	ldr	r2, [r7, #12]
 800a150:	429a      	cmp	r2, r3
 800a152:	d3e5      	bcc.n	800a120 <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800a154:	2101      	movs	r1, #1
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 f8ac 	bl	800a2b4 <USB_DriveVbus>

  HAL_Delay(200U);
 800a15c:	20c8      	movs	r0, #200	; 0xc8
 800a15e:	f7f9 fbe7 	bl	8003930 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	2200      	movs	r2, #0
 800a166:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	f04f 32ff 	mov.w	r2, #4294967295
 800a16e:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d00b      	beq.n	800a194 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a182:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	4a14      	ldr	r2, [pc, #80]	; (800a1d8 <USB_HostInit+0x164>)
 800a188:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	4a13      	ldr	r2, [pc, #76]	; (800a1dc <USB_HostInit+0x168>)
 800a18e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800a192:	e009      	b.n	800a1a8 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	2280      	movs	r2, #128	; 0x80
 800a198:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	4a10      	ldr	r2, [pc, #64]	; (800a1e0 <USB_HostInit+0x16c>)
 800a19e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	4a10      	ldr	r2, [pc, #64]	; (800a1e4 <USB_HostInit+0x170>)
 800a1a4:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d105      	bne.n	800a1ba <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	699b      	ldr	r3, [r3, #24]
 800a1b2:	f043 0210 	orr.w	r2, r3, #16
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	699a      	ldr	r2, [r3, #24]
 800a1be:	4b0a      	ldr	r3, [pc, #40]	; (800a1e8 <USB_HostInit+0x174>)
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	687a      	ldr	r2, [r7, #4]
 800a1c4:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800a1c6:	2300      	movs	r3, #0
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3710      	adds	r7, #16
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a1d2:	b004      	add	sp, #16
 800a1d4:	4770      	bx	lr
 800a1d6:	bf00      	nop
 800a1d8:	01000200 	.word	0x01000200
 800a1dc:	00e00300 	.word	0x00e00300
 800a1e0:	00600080 	.word	0x00600080
 800a1e4:	004000e0 	.word	0x004000e0
 800a1e8:	a3200008 	.word	0xa3200008

0800a1ec <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a1ec:	b480      	push	{r7}
 800a1ee:	b085      	sub	sp, #20
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
 800a1f4:	460b      	mov	r3, r1
 800a1f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a202:	681b      	ldr	r3, [r3, #0]
 800a204:	68fa      	ldr	r2, [r7, #12]
 800a206:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a20a:	f023 0303 	bic.w	r3, r3, #3
 800a20e:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a216:	681a      	ldr	r2, [r3, #0]
 800a218:	78fb      	ldrb	r3, [r7, #3]
 800a21a:	f003 0303 	and.w	r3, r3, #3
 800a21e:	68f9      	ldr	r1, [r7, #12]
 800a220:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a224:	4313      	orrs	r3, r2
 800a226:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a228:	78fb      	ldrb	r3, [r7, #3]
 800a22a:	2b01      	cmp	r3, #1
 800a22c:	d107      	bne.n	800a23e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a234:	461a      	mov	r2, r3
 800a236:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a23a:	6053      	str	r3, [r2, #4]
 800a23c:	e009      	b.n	800a252 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800a23e:	78fb      	ldrb	r3, [r7, #3]
 800a240:	2b02      	cmp	r3, #2
 800a242:	d106      	bne.n	800a252 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a24a:	461a      	mov	r2, r3
 800a24c:	f241 7370 	movw	r3, #6000	; 0x1770
 800a250:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a252:	2300      	movs	r3, #0
}
 800a254:	4618      	mov	r0, r3
 800a256:	3714      	adds	r7, #20
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800a260:	b580      	push	{r7, lr}
 800a262:	b084      	sub	sp, #16
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800a26c:	2300      	movs	r3, #0
 800a26e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a280:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	68fa      	ldr	r2, [r7, #12]
 800a286:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a28a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a28e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800a290:	2064      	movs	r0, #100	; 0x64
 800a292:	f7f9 fb4d 	bl	8003930 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800a296:	68bb      	ldr	r3, [r7, #8]
 800a298:	68fa      	ldr	r2, [r7, #12]
 800a29a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a29e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a2a2:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800a2a4:	200a      	movs	r0, #10
 800a2a6:	f7f9 fb43 	bl	8003930 <HAL_Delay>

  return HAL_OK;
 800a2aa:	2300      	movs	r3, #0
}
 800a2ac:	4618      	mov	r0, r3
 800a2ae:	3710      	adds	r7, #16
 800a2b0:	46bd      	mov	sp, r7
 800a2b2:	bd80      	pop	{r7, pc}

0800a2b4 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a2b4:	b480      	push	{r7}
 800a2b6:	b085      	sub	sp, #20
 800a2b8:	af00      	add	r7, sp, #0
 800a2ba:	6078      	str	r0, [r7, #4]
 800a2bc:	460b      	mov	r3, r1
 800a2be:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a2d8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d109      	bne.n	800a2f8 <USB_DriveVbus+0x44>
 800a2e4:	78fb      	ldrb	r3, [r7, #3]
 800a2e6:	2b01      	cmp	r3, #1
 800a2e8:	d106      	bne.n	800a2f8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	68fa      	ldr	r2, [r7, #12]
 800a2ee:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a2f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a2f6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a2fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a302:	d109      	bne.n	800a318 <USB_DriveVbus+0x64>
 800a304:	78fb      	ldrb	r3, [r7, #3]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d106      	bne.n	800a318 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a30a:	68bb      	ldr	r3, [r7, #8]
 800a30c:	68fa      	ldr	r2, [r7, #12]
 800a30e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a312:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a316:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a318:	2300      	movs	r3, #0
}
 800a31a:	4618      	mov	r0, r3
 800a31c:	3714      	adds	r7, #20
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr

0800a326 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a326:	b480      	push	{r7}
 800a328:	b085      	sub	sp, #20
 800a32a:	af00      	add	r7, sp, #0
 800a32c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a32e:	687b      	ldr	r3, [r7, #4]
 800a330:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a332:	2300      	movs	r3, #0
 800a334:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	0c5b      	lsrs	r3, r3, #17
 800a344:	f003 0303 	and.w	r3, r3, #3
}
 800a348:	4618      	mov	r0, r3
 800a34a:	3714      	adds	r7, #20
 800a34c:	46bd      	mov	sp, r7
 800a34e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a352:	4770      	bx	lr

0800a354 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a354:	b480      	push	{r7}
 800a356:	b085      	sub	sp, #20
 800a358:	af00      	add	r7, sp, #0
 800a35a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	b29b      	uxth	r3, r3
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3714      	adds	r7, #20
 800a36e:	46bd      	mov	sp, r7
 800a370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a374:	4770      	bx	lr
	...

0800a378 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800a378:	b480      	push	{r7}
 800a37a:	b087      	sub	sp, #28
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	6078      	str	r0, [r7, #4]
 800a380:	4608      	mov	r0, r1
 800a382:	4611      	mov	r1, r2
 800a384:	461a      	mov	r2, r3
 800a386:	4603      	mov	r3, r0
 800a388:	70fb      	strb	r3, [r7, #3]
 800a38a:	460b      	mov	r3, r1
 800a38c:	70bb      	strb	r3, [r7, #2]
 800a38e:	4613      	mov	r3, r2
 800a390:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a392:	2300      	movs	r3, #0
 800a394:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a39a:	78fb      	ldrb	r3, [r7, #3]
 800a39c:	015a      	lsls	r2, r3, #5
 800a39e:	68bb      	ldr	r3, [r7, #8]
 800a3a0:	4413      	add	r3, r2
 800a3a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3a6:	461a      	mov	r2, r3
 800a3a8:	f04f 33ff 	mov.w	r3, #4294967295
 800a3ac:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a3ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a3b2:	2b03      	cmp	r3, #3
 800a3b4:	d87e      	bhi.n	800a4b4 <USB_HC_Init+0x13c>
 800a3b6:	a201      	add	r2, pc, #4	; (adr r2, 800a3bc <USB_HC_Init+0x44>)
 800a3b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3bc:	0800a3cd 	.word	0x0800a3cd
 800a3c0:	0800a477 	.word	0x0800a477
 800a3c4:	0800a3cd 	.word	0x0800a3cd
 800a3c8:	0800a439 	.word	0x0800a439
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a3cc:	78fb      	ldrb	r3, [r7, #3]
 800a3ce:	015a      	lsls	r2, r3, #5
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	4413      	add	r3, r2
 800a3d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3d8:	461a      	mov	r2, r3
 800a3da:	f240 439d 	movw	r3, #1181	; 0x49d
 800a3de:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a3e0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	da10      	bge.n	800a40a <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a3e8:	78fb      	ldrb	r3, [r7, #3]
 800a3ea:	015a      	lsls	r2, r3, #5
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a3f4:	68db      	ldr	r3, [r3, #12]
 800a3f6:	78fa      	ldrb	r2, [r7, #3]
 800a3f8:	0151      	lsls	r1, r2, #5
 800a3fa:	68ba      	ldr	r2, [r7, #8]
 800a3fc:	440a      	add	r2, r1
 800a3fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a402:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a406:	60d3      	str	r3, [r2, #12]
        if ((USBx->CID & (0x1U << 8)) != 0U)
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
        }
      }
      break;
 800a408:	e057      	b.n	800a4ba <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a40e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a412:	2b00      	cmp	r3, #0
 800a414:	d051      	beq.n	800a4ba <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800a416:	78fb      	ldrb	r3, [r7, #3]
 800a418:	015a      	lsls	r2, r3, #5
 800a41a:	68bb      	ldr	r3, [r7, #8]
 800a41c:	4413      	add	r3, r2
 800a41e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a422:	68db      	ldr	r3, [r3, #12]
 800a424:	78fa      	ldrb	r2, [r7, #3]
 800a426:	0151      	lsls	r1, r2, #5
 800a428:	68ba      	ldr	r2, [r7, #8]
 800a42a:	440a      	add	r2, r1
 800a42c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a430:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a434:	60d3      	str	r3, [r2, #12]
      break;
 800a436:	e040      	b.n	800a4ba <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a438:	78fb      	ldrb	r3, [r7, #3]
 800a43a:	015a      	lsls	r2, r3, #5
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	4413      	add	r3, r2
 800a440:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a444:	461a      	mov	r2, r3
 800a446:	f240 639d 	movw	r3, #1693	; 0x69d
 800a44a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a44c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a450:	2b00      	cmp	r3, #0
 800a452:	da34      	bge.n	800a4be <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a454:	78fb      	ldrb	r3, [r7, #3]
 800a456:	015a      	lsls	r2, r3, #5
 800a458:	68bb      	ldr	r3, [r7, #8]
 800a45a:	4413      	add	r3, r2
 800a45c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a460:	68db      	ldr	r3, [r3, #12]
 800a462:	78fa      	ldrb	r2, [r7, #3]
 800a464:	0151      	lsls	r1, r2, #5
 800a466:	68ba      	ldr	r2, [r7, #8]
 800a468:	440a      	add	r2, r1
 800a46a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a46e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a472:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a474:	e023      	b.n	800a4be <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a476:	78fb      	ldrb	r3, [r7, #3]
 800a478:	015a      	lsls	r2, r3, #5
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	4413      	add	r3, r2
 800a47e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a482:	461a      	mov	r2, r3
 800a484:	f240 2325 	movw	r3, #549	; 0x225
 800a488:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a48a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a48e:	2b00      	cmp	r3, #0
 800a490:	da17      	bge.n	800a4c2 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a492:	78fb      	ldrb	r3, [r7, #3]
 800a494:	015a      	lsls	r2, r3, #5
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	4413      	add	r3, r2
 800a49a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a49e:	68db      	ldr	r3, [r3, #12]
 800a4a0:	78fa      	ldrb	r2, [r7, #3]
 800a4a2:	0151      	lsls	r1, r2, #5
 800a4a4:	68ba      	ldr	r2, [r7, #8]
 800a4a6:	440a      	add	r2, r1
 800a4a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a4ac:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a4b0:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a4b2:	e006      	b.n	800a4c2 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800a4b4:	2301      	movs	r3, #1
 800a4b6:	75fb      	strb	r3, [r7, #23]
      break;
 800a4b8:	e004      	b.n	800a4c4 <USB_HC_Init+0x14c>
      break;
 800a4ba:	bf00      	nop
 800a4bc:	e002      	b.n	800a4c4 <USB_HC_Init+0x14c>
      break;
 800a4be:	bf00      	nop
 800a4c0:	e000      	b.n	800a4c4 <USB_HC_Init+0x14c>
      break;
 800a4c2:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a4ca:	699a      	ldr	r2, [r3, #24]
 800a4cc:	78fb      	ldrb	r3, [r7, #3]
 800a4ce:	f003 030f 	and.w	r3, r3, #15
 800a4d2:	2101      	movs	r1, #1
 800a4d4:	fa01 f303 	lsl.w	r3, r1, r3
 800a4d8:	68b9      	ldr	r1, [r7, #8]
 800a4da:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a4de:	4313      	orrs	r3, r2
 800a4e0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	699b      	ldr	r3, [r3, #24]
 800a4e6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a4ee:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	da03      	bge.n	800a4fe <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a4f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a4fa:	613b      	str	r3, [r7, #16]
 800a4fc:	e001      	b.n	800a502 <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800a4fe:	2300      	movs	r3, #0
 800a500:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800a502:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a506:	2b02      	cmp	r3, #2
 800a508:	d103      	bne.n	800a512 <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a50a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a50e:	60fb      	str	r3, [r7, #12]
 800a510:	e001      	b.n	800a516 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a512:	2300      	movs	r3, #0
 800a514:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a516:	787b      	ldrb	r3, [r7, #1]
 800a518:	059b      	lsls	r3, r3, #22
 800a51a:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a51e:	78bb      	ldrb	r3, [r7, #2]
 800a520:	02db      	lsls	r3, r3, #11
 800a522:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a526:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a528:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a52c:	049b      	lsls	r3, r3, #18
 800a52e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a532:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a534:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800a536:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800a53a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a53c:	693b      	ldr	r3, [r7, #16]
 800a53e:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a540:	78fb      	ldrb	r3, [r7, #3]
 800a542:	0159      	lsls	r1, r3, #5
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	440b      	add	r3, r1
 800a548:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a54c:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a552:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800a554:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a558:	2b03      	cmp	r3, #3
 800a55a:	d10f      	bne.n	800a57c <USB_HC_Init+0x204>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800a55c:	78fb      	ldrb	r3, [r7, #3]
 800a55e:	015a      	lsls	r2, r3, #5
 800a560:	68bb      	ldr	r3, [r7, #8]
 800a562:	4413      	add	r3, r2
 800a564:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	78fa      	ldrb	r2, [r7, #3]
 800a56c:	0151      	lsls	r1, r2, #5
 800a56e:	68ba      	ldr	r2, [r7, #8]
 800a570:	440a      	add	r2, r1
 800a572:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a576:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800a57a:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800a57c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a57e:	4618      	mov	r0, r3
 800a580:	371c      	adds	r7, #28
 800a582:	46bd      	mov	sp, r7
 800a584:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a588:	4770      	bx	lr
 800a58a:	bf00      	nop

0800a58c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b08c      	sub	sp, #48	; 0x30
 800a590:	af02      	add	r7, sp, #8
 800a592:	60f8      	str	r0, [r7, #12]
 800a594:	60b9      	str	r1, [r7, #8]
 800a596:	4613      	mov	r3, r2
 800a598:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800a59e:	68bb      	ldr	r3, [r7, #8]
 800a5a0:	785b      	ldrb	r3, [r3, #1]
 800a5a2:	61fb      	str	r3, [r7, #28]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800a5a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a5a8:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a5ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d028      	beq.n	800a608 <USB_HC_StartXfer+0x7c>
 800a5b6:	68bb      	ldr	r3, [r7, #8]
 800a5b8:	791b      	ldrb	r3, [r3, #4]
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d124      	bne.n	800a608 <USB_HC_StartXfer+0x7c>
  {
    if ((dma == 0U) && (hc->do_ping == 1U))
 800a5be:	79fb      	ldrb	r3, [r7, #7]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d10b      	bne.n	800a5dc <USB_HC_StartXfer+0x50>
 800a5c4:	68bb      	ldr	r3, [r7, #8]
 800a5c6:	795b      	ldrb	r3, [r3, #5]
 800a5c8:	2b01      	cmp	r3, #1
 800a5ca:	d107      	bne.n	800a5dc <USB_HC_StartXfer+0x50>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	785b      	ldrb	r3, [r3, #1]
 800a5d0:	4619      	mov	r1, r3
 800a5d2:	68f8      	ldr	r0, [r7, #12]
 800a5d4:	f000 fa30 	bl	800aa38 <USB_DoPing>
      return HAL_OK;
 800a5d8:	2300      	movs	r3, #0
 800a5da:	e114      	b.n	800a806 <USB_HC_StartXfer+0x27a>
    }
    else if (dma == 1U)
 800a5dc:	79fb      	ldrb	r3, [r7, #7]
 800a5de:	2b01      	cmp	r3, #1
 800a5e0:	d112      	bne.n	800a608 <USB_HC_StartXfer+0x7c>
    {
      USBx_HC(ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET | USB_OTG_HCINTMSK_ACKM);
 800a5e2:	69fb      	ldr	r3, [r7, #28]
 800a5e4:	015a      	lsls	r2, r3, #5
 800a5e6:	6a3b      	ldr	r3, [r7, #32]
 800a5e8:	4413      	add	r3, r2
 800a5ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a5ee:	68db      	ldr	r3, [r3, #12]
 800a5f0:	69fa      	ldr	r2, [r7, #28]
 800a5f2:	0151      	lsls	r1, r2, #5
 800a5f4:	6a3a      	ldr	r2, [r7, #32]
 800a5f6:	440a      	add	r2, r1
 800a5f8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a5fc:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800a600:	60d3      	str	r3, [r2, #12]
      hc->do_ping = 0U;
 800a602:	68bb      	ldr	r3, [r7, #8]
 800a604:	2200      	movs	r2, #0
 800a606:	715a      	strb	r2, [r3, #5]
      /* ... */
    }
  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800a608:	68bb      	ldr	r3, [r7, #8]
 800a60a:	691b      	ldr	r3, [r3, #16]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d018      	beq.n	800a642 <USB_HC_StartXfer+0xb6>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	691b      	ldr	r3, [r3, #16]
 800a614:	68ba      	ldr	r2, [r7, #8]
 800a616:	8912      	ldrh	r2, [r2, #8]
 800a618:	4413      	add	r3, r2
 800a61a:	3b01      	subs	r3, #1
 800a61c:	68ba      	ldr	r2, [r7, #8]
 800a61e:	8912      	ldrh	r2, [r2, #8]
 800a620:	fbb3 f3f2 	udiv	r3, r3, r2
 800a624:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800a626:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800a628:	8b7b      	ldrh	r3, [r7, #26]
 800a62a:	429a      	cmp	r2, r3
 800a62c:	d90b      	bls.n	800a646 <USB_HC_StartXfer+0xba>
    {
      num_packets = max_hc_pkt_count;
 800a62e:	8b7b      	ldrh	r3, [r7, #26]
 800a630:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a632:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a634:	68ba      	ldr	r2, [r7, #8]
 800a636:	8912      	ldrh	r2, [r2, #8]
 800a638:	fb02 f203 	mul.w	r2, r2, r3
 800a63c:	68bb      	ldr	r3, [r7, #8]
 800a63e:	611a      	str	r2, [r3, #16]
 800a640:	e001      	b.n	800a646 <USB_HC_StartXfer+0xba>
    }
  }
  else
  {
    num_packets = 1U;
 800a642:	2301      	movs	r3, #1
 800a644:	84fb      	strh	r3, [r7, #38]	; 0x26
  }
  if (hc->ep_is_in != 0U)
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	78db      	ldrb	r3, [r3, #3]
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d006      	beq.n	800a65c <USB_HC_StartXfer+0xd0>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800a64e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a650:	68ba      	ldr	r2, [r7, #8]
 800a652:	8912      	ldrh	r2, [r2, #8]
 800a654:	fb02 f203 	mul.w	r2, r2, r3
 800a658:	68bb      	ldr	r3, [r7, #8]
 800a65a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a65c:	68bb      	ldr	r3, [r7, #8]
 800a65e:	691b      	ldr	r3, [r3, #16]
 800a660:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a664:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800a666:	04d9      	lsls	r1, r3, #19
 800a668:	4b69      	ldr	r3, [pc, #420]	; (800a810 <USB_HC_StartXfer+0x284>)
 800a66a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a66c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800a66e:	68bb      	ldr	r3, [r7, #8]
 800a670:	7a9b      	ldrb	r3, [r3, #10]
 800a672:	075b      	lsls	r3, r3, #29
 800a674:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a678:	69f9      	ldr	r1, [r7, #28]
 800a67a:	0148      	lsls	r0, r1, #5
 800a67c:	6a39      	ldr	r1, [r7, #32]
 800a67e:	4401      	add	r1, r0
 800a680:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800a684:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800a686:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800a688:	79fb      	ldrb	r3, [r7, #7]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d009      	beq.n	800a6a2 <USB_HC_StartXfer+0x116>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800a68e:	68bb      	ldr	r3, [r7, #8]
 800a690:	68d9      	ldr	r1, [r3, #12]
 800a692:	69fb      	ldr	r3, [r7, #28]
 800a694:	015a      	lsls	r2, r3, #5
 800a696:	6a3b      	ldr	r3, [r7, #32]
 800a698:	4413      	add	r3, r2
 800a69a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a69e:	460a      	mov	r2, r1
 800a6a0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800a6a2:	6a3b      	ldr	r3, [r7, #32]
 800a6a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6a8:	689b      	ldr	r3, [r3, #8]
 800a6aa:	f003 0301 	and.w	r3, r3, #1
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	bf0c      	ite	eq
 800a6b2:	2301      	moveq	r3, #1
 800a6b4:	2300      	movne	r3, #0
 800a6b6:	b2db      	uxtb	r3, r3
 800a6b8:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800a6ba:	69fb      	ldr	r3, [r7, #28]
 800a6bc:	015a      	lsls	r2, r3, #5
 800a6be:	6a3b      	ldr	r3, [r7, #32]
 800a6c0:	4413      	add	r3, r2
 800a6c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	69fa      	ldr	r2, [r7, #28]
 800a6ca:	0151      	lsls	r1, r2, #5
 800a6cc:	6a3a      	ldr	r2, [r7, #32]
 800a6ce:	440a      	add	r2, r1
 800a6d0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a6d4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800a6d8:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800a6da:	69fb      	ldr	r3, [r7, #28]
 800a6dc:	015a      	lsls	r2, r3, #5
 800a6de:	6a3b      	ldr	r3, [r7, #32]
 800a6e0:	4413      	add	r3, r2
 800a6e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6e6:	681a      	ldr	r2, [r3, #0]
 800a6e8:	7e7b      	ldrb	r3, [r7, #25]
 800a6ea:	075b      	lsls	r3, r3, #29
 800a6ec:	69f9      	ldr	r1, [r7, #28]
 800a6ee:	0148      	lsls	r0, r1, #5
 800a6f0:	6a39      	ldr	r1, [r7, #32]
 800a6f2:	4401      	add	r1, r0
 800a6f4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800a6f8:	4313      	orrs	r3, r2
 800a6fa:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800a6fc:	69fb      	ldr	r3, [r7, #28]
 800a6fe:	015a      	lsls	r2, r3, #5
 800a700:	6a3b      	ldr	r3, [r7, #32]
 800a702:	4413      	add	r3, r2
 800a704:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	4a42      	ldr	r2, [pc, #264]	; (800a814 <USB_HC_StartXfer+0x288>)
 800a70c:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800a70e:	4b41      	ldr	r3, [pc, #260]	; (800a814 <USB_HC_StartXfer+0x288>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800a716:	4a3f      	ldr	r2, [pc, #252]	; (800a814 <USB_HC_StartXfer+0x288>)
 800a718:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800a71a:	68bb      	ldr	r3, [r7, #8]
 800a71c:	78db      	ldrb	r3, [r3, #3]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d006      	beq.n	800a730 <USB_HC_StartXfer+0x1a4>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800a722:	4b3c      	ldr	r3, [pc, #240]	; (800a814 <USB_HC_StartXfer+0x288>)
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a72a:	4a3a      	ldr	r2, [pc, #232]	; (800a814 <USB_HC_StartXfer+0x288>)
 800a72c:	6013      	str	r3, [r2, #0]
 800a72e:	e005      	b.n	800a73c <USB_HC_StartXfer+0x1b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800a730:	4b38      	ldr	r3, [pc, #224]	; (800a814 <USB_HC_StartXfer+0x288>)
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a738:	4a36      	ldr	r2, [pc, #216]	; (800a814 <USB_HC_StartXfer+0x288>)
 800a73a:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800a73c:	4b35      	ldr	r3, [pc, #212]	; (800a814 <USB_HC_StartXfer+0x288>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a744:	4a33      	ldr	r2, [pc, #204]	; (800a814 <USB_HC_StartXfer+0x288>)
 800a746:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800a748:	69fb      	ldr	r3, [r7, #28]
 800a74a:	015a      	lsls	r2, r3, #5
 800a74c:	6a3b      	ldr	r3, [r7, #32]
 800a74e:	4413      	add	r3, r2
 800a750:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a754:	461a      	mov	r2, r3
 800a756:	4b2f      	ldr	r3, [pc, #188]	; (800a814 <USB_HC_StartXfer+0x288>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800a75c:	79fb      	ldrb	r3, [r7, #7]
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d001      	beq.n	800a766 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800a762:	2300      	movs	r3, #0
 800a764:	e04f      	b.n	800a806 <USB_HC_StartXfer+0x27a>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800a766:	68bb      	ldr	r3, [r7, #8]
 800a768:	78db      	ldrb	r3, [r3, #3]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d14a      	bne.n	800a804 <USB_HC_StartXfer+0x278>
 800a76e:	68bb      	ldr	r3, [r7, #8]
 800a770:	691b      	ldr	r3, [r3, #16]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d046      	beq.n	800a804 <USB_HC_StartXfer+0x278>
  {
    switch (hc->ep_type)
 800a776:	68bb      	ldr	r3, [r7, #8]
 800a778:	79db      	ldrb	r3, [r3, #7]
 800a77a:	2b03      	cmp	r3, #3
 800a77c:	d830      	bhi.n	800a7e0 <USB_HC_StartXfer+0x254>
 800a77e:	a201      	add	r2, pc, #4	; (adr r2, 800a784 <USB_HC_StartXfer+0x1f8>)
 800a780:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a784:	0800a795 	.word	0x0800a795
 800a788:	0800a7b9 	.word	0x0800a7b9
 800a78c:	0800a795 	.word	0x0800a795
 800a790:	0800a7b9 	.word	0x0800a7b9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a794:	68bb      	ldr	r3, [r7, #8]
 800a796:	691b      	ldr	r3, [r3, #16]
 800a798:	3303      	adds	r3, #3
 800a79a:	089b      	lsrs	r3, r3, #2
 800a79c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800a79e:	8afa      	ldrh	r2, [r7, #22]
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7a4:	b29b      	uxth	r3, r3
 800a7a6:	429a      	cmp	r2, r3
 800a7a8:	d91c      	bls.n	800a7e4 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	699b      	ldr	r3, [r3, #24]
 800a7ae:	f043 0220 	orr.w	r2, r3, #32
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	619a      	str	r2, [r3, #24]
        }
        break;
 800a7b6:	e015      	b.n	800a7e4 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800a7b8:	68bb      	ldr	r3, [r7, #8]
 800a7ba:	691b      	ldr	r3, [r3, #16]
 800a7bc:	3303      	adds	r3, #3
 800a7be:	089b      	lsrs	r3, r3, #2
 800a7c0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800a7c2:	8afa      	ldrh	r2, [r7, #22]
 800a7c4:	6a3b      	ldr	r3, [r7, #32]
 800a7c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a7ca:	691b      	ldr	r3, [r3, #16]
 800a7cc:	b29b      	uxth	r3, r3
 800a7ce:	429a      	cmp	r2, r3
 800a7d0:	d90a      	bls.n	800a7e8 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	699b      	ldr	r3, [r3, #24]
 800a7d6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	619a      	str	r2, [r3, #24]
        }
        break;
 800a7de:	e003      	b.n	800a7e8 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800a7e0:	bf00      	nop
 800a7e2:	e002      	b.n	800a7ea <USB_HC_StartXfer+0x25e>
        break;
 800a7e4:	bf00      	nop
 800a7e6:	e000      	b.n	800a7ea <USB_HC_StartXfer+0x25e>
        break;
 800a7e8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	68d9      	ldr	r1, [r3, #12]
 800a7ee:	68bb      	ldr	r3, [r7, #8]
 800a7f0:	785a      	ldrb	r2, [r3, #1]
 800a7f2:	68bb      	ldr	r3, [r7, #8]
 800a7f4:	691b      	ldr	r3, [r3, #16]
 800a7f6:	b298      	uxth	r0, r3
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	9300      	str	r3, [sp, #0]
 800a7fc:	4603      	mov	r3, r0
 800a7fe:	68f8      	ldr	r0, [r7, #12]
 800a800:	f7ff fb84 	bl	8009f0c <USB_WritePacket>
  }

  return HAL_OK;
 800a804:	2300      	movs	r3, #0
}
 800a806:	4618      	mov	r0, r3
 800a808:	3728      	adds	r7, #40	; 0x28
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}
 800a80e:	bf00      	nop
 800a810:	1ff80000 	.word	0x1ff80000
 800a814:	20000678 	.word	0x20000678

0800a818 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800a818:	b480      	push	{r7}
 800a81a:	b085      	sub	sp, #20
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a82a:	695b      	ldr	r3, [r3, #20]
 800a82c:	b29b      	uxth	r3, r3
}
 800a82e:	4618      	mov	r0, r3
 800a830:	3714      	adds	r7, #20
 800a832:	46bd      	mov	sp, r7
 800a834:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a838:	4770      	bx	lr

0800a83a <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800a83a:	b480      	push	{r7}
 800a83c:	b087      	sub	sp, #28
 800a83e:	af00      	add	r7, sp, #0
 800a840:	6078      	str	r0, [r7, #4]
 800a842:	460b      	mov	r3, r1
 800a844:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800a84a:	78fb      	ldrb	r3, [r7, #3]
 800a84c:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800a84e:	2300      	movs	r3, #0
 800a850:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	015a      	lsls	r2, r3, #5
 800a856:	693b      	ldr	r3, [r7, #16]
 800a858:	4413      	add	r3, r2
 800a85a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	0c9b      	lsrs	r3, r3, #18
 800a862:	f003 0303 	and.w	r3, r3, #3
 800a866:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d002      	beq.n	800a874 <USB_HC_Halt+0x3a>
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	2b02      	cmp	r3, #2
 800a872:	d16c      	bne.n	800a94e <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	015a      	lsls	r2, r3, #5
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	4413      	add	r3, r2
 800a87c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	68fa      	ldr	r2, [r7, #12]
 800a884:	0151      	lsls	r1, r2, #5
 800a886:	693a      	ldr	r2, [r7, #16]
 800a888:	440a      	add	r2, r1
 800a88a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a88e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a892:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a898:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d143      	bne.n	800a928 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	015a      	lsls	r2, r3, #5
 800a8a4:	693b      	ldr	r3, [r7, #16]
 800a8a6:	4413      	add	r3, r2
 800a8a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	68fa      	ldr	r2, [r7, #12]
 800a8b0:	0151      	lsls	r1, r2, #5
 800a8b2:	693a      	ldr	r2, [r7, #16]
 800a8b4:	440a      	add	r2, r1
 800a8b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a8ba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a8be:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a8c0:	68fb      	ldr	r3, [r7, #12]
 800a8c2:	015a      	lsls	r2, r3, #5
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	4413      	add	r3, r2
 800a8c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	68fa      	ldr	r2, [r7, #12]
 800a8d0:	0151      	lsls	r1, r2, #5
 800a8d2:	693a      	ldr	r2, [r7, #16]
 800a8d4:	440a      	add	r2, r1
 800a8d6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a8da:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a8de:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	015a      	lsls	r2, r3, #5
 800a8e4:	693b      	ldr	r3, [r7, #16]
 800a8e6:	4413      	add	r3, r2
 800a8e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	68fa      	ldr	r2, [r7, #12]
 800a8f0:	0151      	lsls	r1, r2, #5
 800a8f2:	693a      	ldr	r2, [r7, #16]
 800a8f4:	440a      	add	r2, r1
 800a8f6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a8fa:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a8fe:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a900:	697b      	ldr	r3, [r7, #20]
 800a902:	3301      	adds	r3, #1
 800a904:	617b      	str	r3, [r7, #20]
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a90c:	d81d      	bhi.n	800a94a <USB_HC_Halt+0x110>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	015a      	lsls	r2, r3, #5
 800a912:	693b      	ldr	r3, [r7, #16]
 800a914:	4413      	add	r3, r2
 800a916:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a920:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a924:	d0ec      	beq.n	800a900 <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a926:	e080      	b.n	800aa2a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	015a      	lsls	r2, r3, #5
 800a92c:	693b      	ldr	r3, [r7, #16]
 800a92e:	4413      	add	r3, r2
 800a930:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	68fa      	ldr	r2, [r7, #12]
 800a938:	0151      	lsls	r1, r2, #5
 800a93a:	693a      	ldr	r2, [r7, #16]
 800a93c:	440a      	add	r2, r1
 800a93e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a942:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a946:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a948:	e06f      	b.n	800aa2a <USB_HC_Halt+0x1f0>
          break;
 800a94a:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800a94c:	e06d      	b.n	800aa2a <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	015a      	lsls	r2, r3, #5
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	4413      	add	r3, r2
 800a956:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a95a:	681b      	ldr	r3, [r3, #0]
 800a95c:	68fa      	ldr	r2, [r7, #12]
 800a95e:	0151      	lsls	r1, r2, #5
 800a960:	693a      	ldr	r2, [r7, #16]
 800a962:	440a      	add	r2, r1
 800a964:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a968:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a96c:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800a96e:	693b      	ldr	r3, [r7, #16]
 800a970:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a974:	691b      	ldr	r3, [r3, #16]
 800a976:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d143      	bne.n	800aa06 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	015a      	lsls	r2, r3, #5
 800a982:	693b      	ldr	r3, [r7, #16]
 800a984:	4413      	add	r3, r2
 800a986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	68fa      	ldr	r2, [r7, #12]
 800a98e:	0151      	lsls	r1, r2, #5
 800a990:	693a      	ldr	r2, [r7, #16]
 800a992:	440a      	add	r2, r1
 800a994:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a998:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a99c:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	015a      	lsls	r2, r3, #5
 800a9a2:	693b      	ldr	r3, [r7, #16]
 800a9a4:	4413      	add	r3, r2
 800a9a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	68fa      	ldr	r2, [r7, #12]
 800a9ae:	0151      	lsls	r1, r2, #5
 800a9b0:	693a      	ldr	r2, [r7, #16]
 800a9b2:	440a      	add	r2, r1
 800a9b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a9b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a9bc:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	015a      	lsls	r2, r3, #5
 800a9c2:	693b      	ldr	r3, [r7, #16]
 800a9c4:	4413      	add	r3, r2
 800a9c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	68fa      	ldr	r2, [r7, #12]
 800a9ce:	0151      	lsls	r1, r2, #5
 800a9d0:	693a      	ldr	r2, [r7, #16]
 800a9d2:	440a      	add	r2, r1
 800a9d4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a9d8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800a9dc:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800a9de:	697b      	ldr	r3, [r7, #20]
 800a9e0:	3301      	adds	r3, #1
 800a9e2:	617b      	str	r3, [r7, #20]
 800a9e4:	697b      	ldr	r3, [r7, #20]
 800a9e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a9ea:	d81d      	bhi.n	800aa28 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800a9ec:	68fb      	ldr	r3, [r7, #12]
 800a9ee:	015a      	lsls	r2, r3, #5
 800a9f0:	693b      	ldr	r3, [r7, #16]
 800a9f2:	4413      	add	r3, r2
 800a9f4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a9fe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa02:	d0ec      	beq.n	800a9de <USB_HC_Halt+0x1a4>
 800aa04:	e011      	b.n	800aa2a <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	015a      	lsls	r2, r3, #5
 800aa0a:	693b      	ldr	r3, [r7, #16]
 800aa0c:	4413      	add	r3, r2
 800aa0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	68fa      	ldr	r2, [r7, #12]
 800aa16:	0151      	lsls	r1, r2, #5
 800aa18:	693a      	ldr	r2, [r7, #16]
 800aa1a:	440a      	add	r2, r1
 800aa1c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa20:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aa24:	6013      	str	r3, [r2, #0]
 800aa26:	e000      	b.n	800aa2a <USB_HC_Halt+0x1f0>
          break;
 800aa28:	bf00      	nop
    }
  }

  return HAL_OK;
 800aa2a:	2300      	movs	r3, #0
}
 800aa2c:	4618      	mov	r0, r3
 800aa2e:	371c      	adds	r7, #28
 800aa30:	46bd      	mov	sp, r7
 800aa32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa36:	4770      	bx	lr

0800aa38 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800aa38:	b480      	push	{r7}
 800aa3a:	b087      	sub	sp, #28
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	6078      	str	r0, [r7, #4]
 800aa40:	460b      	mov	r3, r1
 800aa42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800aa48:	78fb      	ldrb	r3, [r7, #3]
 800aa4a:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800aa4c:	2301      	movs	r3, #1
 800aa4e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	04da      	lsls	r2, r3, #19
 800aa54:	4b15      	ldr	r3, [pc, #84]	; (800aaac <USB_DoPing+0x74>)
 800aa56:	4013      	ands	r3, r2
 800aa58:	693a      	ldr	r2, [r7, #16]
 800aa5a:	0151      	lsls	r1, r2, #5
 800aa5c:	697a      	ldr	r2, [r7, #20]
 800aa5e:	440a      	add	r2, r1
 800aa60:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa64:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aa68:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800aa6a:	693b      	ldr	r3, [r7, #16]
 800aa6c:	015a      	lsls	r2, r3, #5
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	4413      	add	r3, r2
 800aa72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800aa7a:	68bb      	ldr	r3, [r7, #8]
 800aa7c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800aa80:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800aa82:	68bb      	ldr	r3, [r7, #8]
 800aa84:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aa88:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800aa8a:	693b      	ldr	r3, [r7, #16]
 800aa8c:	015a      	lsls	r2, r3, #5
 800aa8e:	697b      	ldr	r3, [r7, #20]
 800aa90:	4413      	add	r3, r2
 800aa92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa96:	461a      	mov	r2, r3
 800aa98:	68bb      	ldr	r3, [r7, #8]
 800aa9a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800aa9c:	2300      	movs	r3, #0
}
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	371c      	adds	r7, #28
 800aaa2:	46bd      	mov	sp, r7
 800aaa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaa8:	4770      	bx	lr
 800aaaa:	bf00      	nop
 800aaac:	1ff80000 	.word	0x1ff80000

0800aab0 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800aab0:	b580      	push	{r7, lr}
 800aab2:	b086      	sub	sp, #24
 800aab4:	af00      	add	r7, sp, #0
 800aab6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800aabc:	2300      	movs	r3, #0
 800aabe:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800aac0:	6878      	ldr	r0, [r7, #4]
 800aac2:	f7ff f9a0 	bl	8009e06 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800aac6:	2110      	movs	r1, #16
 800aac8:	6878      	ldr	r0, [r7, #4]
 800aaca:	f7ff f9d7 	bl	8009e7c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f7ff f9fa 	bl	8009ec8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800aad4:	2300      	movs	r3, #0
 800aad6:	613b      	str	r3, [r7, #16]
 800aad8:	e01f      	b.n	800ab1a <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800aada:	693b      	ldr	r3, [r7, #16]
 800aadc:	015a      	lsls	r2, r3, #5
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	4413      	add	r3, r2
 800aae2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aaf0:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800aaf2:	68bb      	ldr	r3, [r7, #8]
 800aaf4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aaf8:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800aafa:	68bb      	ldr	r3, [r7, #8]
 800aafc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ab00:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800ab02:	693b      	ldr	r3, [r7, #16]
 800ab04:	015a      	lsls	r2, r3, #5
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	4413      	add	r3, r2
 800ab0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab0e:	461a      	mov	r2, r3
 800ab10:	68bb      	ldr	r3, [r7, #8]
 800ab12:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800ab14:	693b      	ldr	r3, [r7, #16]
 800ab16:	3301      	adds	r3, #1
 800ab18:	613b      	str	r3, [r7, #16]
 800ab1a:	693b      	ldr	r3, [r7, #16]
 800ab1c:	2b0f      	cmp	r3, #15
 800ab1e:	d9dc      	bls.n	800aada <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800ab20:	2300      	movs	r3, #0
 800ab22:	613b      	str	r3, [r7, #16]
 800ab24:	e034      	b.n	800ab90 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800ab26:	693b      	ldr	r3, [r7, #16]
 800ab28:	015a      	lsls	r2, r3, #5
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	4413      	add	r3, r2
 800ab2e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab3c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800ab3e:	68bb      	ldr	r3, [r7, #8]
 800ab40:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ab44:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ab4c:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800ab4e:	693b      	ldr	r3, [r7, #16]
 800ab50:	015a      	lsls	r2, r3, #5
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	4413      	add	r3, r2
 800ab56:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab5a:	461a      	mov	r2, r3
 800ab5c:	68bb      	ldr	r3, [r7, #8]
 800ab5e:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800ab60:	697b      	ldr	r3, [r7, #20]
 800ab62:	3301      	adds	r3, #1
 800ab64:	617b      	str	r3, [r7, #20]
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ab6c:	d80c      	bhi.n	800ab88 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	015a      	lsls	r2, r3, #5
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	4413      	add	r3, r2
 800ab76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ab80:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ab84:	d0ec      	beq.n	800ab60 <USB_StopHost+0xb0>
 800ab86:	e000      	b.n	800ab8a <USB_StopHost+0xda>
        break;
 800ab88:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800ab8a:	693b      	ldr	r3, [r7, #16]
 800ab8c:	3301      	adds	r3, #1
 800ab8e:	613b      	str	r3, [r7, #16]
 800ab90:	693b      	ldr	r3, [r7, #16]
 800ab92:	2b0f      	cmp	r3, #15
 800ab94:	d9c7      	bls.n	800ab26 <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ab9c:	461a      	mov	r2, r3
 800ab9e:	f04f 33ff 	mov.w	r3, #4294967295
 800aba2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	f04f 32ff 	mov.w	r2, #4294967295
 800abaa:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800abac:	6878      	ldr	r0, [r7, #4]
 800abae:	f7ff f919 	bl	8009de4 <USB_EnableGlobalInt>

  return HAL_OK;
 800abb2:	2300      	movs	r3, #0
}
 800abb4:	4618      	mov	r0, r3
 800abb6:	3718      	adds	r7, #24
 800abb8:	46bd      	mov	sp, r7
 800abba:	bd80      	pop	{r7, pc}

0800abbc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800abbc:	b590      	push	{r4, r7, lr}
 800abbe:	b089      	sub	sp, #36	; 0x24
 800abc0:	af04      	add	r7, sp, #16
 800abc2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800abc4:	2301      	movs	r3, #1
 800abc6:	2202      	movs	r2, #2
 800abc8:	2102      	movs	r1, #2
 800abca:	6878      	ldr	r0, [r7, #4]
 800abcc:	f000 fcba 	bl	800b544 <USBH_FindInterface>
 800abd0:	4603      	mov	r3, r0
 800abd2:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800abd4:	7bfb      	ldrb	r3, [r7, #15]
 800abd6:	2bff      	cmp	r3, #255	; 0xff
 800abd8:	d002      	beq.n	800abe0 <USBH_CDC_InterfaceInit+0x24>
 800abda:	7bfb      	ldrb	r3, [r7, #15]
 800abdc:	2b01      	cmp	r3, #1
 800abde:	d901      	bls.n	800abe4 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800abe0:	2302      	movs	r3, #2
 800abe2:	e13d      	b.n	800ae60 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800abe4:	7bfb      	ldrb	r3, [r7, #15]
 800abe6:	4619      	mov	r1, r3
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f000 fc8f 	bl	800b50c <USBH_SelectInterface>
 800abee:	4603      	mov	r3, r0
 800abf0:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800abf2:	7bbb      	ldrb	r3, [r7, #14]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d001      	beq.n	800abfc <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800abf8:	2302      	movs	r3, #2
 800abfa:	e131      	b.n	800ae60 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800ac02:	2050      	movs	r0, #80	; 0x50
 800ac04:	f004 fec0 	bl	800f988 <malloc>
 800ac08:	4603      	mov	r3, r0
 800ac0a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ac12:	69db      	ldr	r3, [r3, #28]
 800ac14:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800ac16:	68bb      	ldr	r3, [r7, #8]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d101      	bne.n	800ac20 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800ac1c:	2302      	movs	r3, #2
 800ac1e:	e11f      	b.n	800ae60 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800ac20:	2250      	movs	r2, #80	; 0x50
 800ac22:	2100      	movs	r1, #0
 800ac24:	68b8      	ldr	r0, [r7, #8]
 800ac26:	f004 feca 	bl	800f9be <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800ac2a:	7bfb      	ldrb	r3, [r7, #15]
 800ac2c:	687a      	ldr	r2, [r7, #4]
 800ac2e:	211a      	movs	r1, #26
 800ac30:	fb01 f303 	mul.w	r3, r1, r3
 800ac34:	4413      	add	r3, r2
 800ac36:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800ac3a:	781b      	ldrb	r3, [r3, #0]
 800ac3c:	b25b      	sxtb	r3, r3
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	da15      	bge.n	800ac6e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ac42:	7bfb      	ldrb	r3, [r7, #15]
 800ac44:	687a      	ldr	r2, [r7, #4]
 800ac46:	211a      	movs	r1, #26
 800ac48:	fb01 f303 	mul.w	r3, r1, r3
 800ac4c:	4413      	add	r3, r2
 800ac4e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800ac52:	781a      	ldrb	r2, [r3, #0]
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ac58:	7bfb      	ldrb	r3, [r7, #15]
 800ac5a:	687a      	ldr	r2, [r7, #4]
 800ac5c:	211a      	movs	r1, #26
 800ac5e:	fb01 f303 	mul.w	r3, r1, r3
 800ac62:	4413      	add	r3, r2
 800ac64:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800ac68:	881a      	ldrh	r2, [r3, #0]
 800ac6a:	68bb      	ldr	r3, [r7, #8]
 800ac6c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800ac6e:	68bb      	ldr	r3, [r7, #8]
 800ac70:	785b      	ldrb	r3, [r3, #1]
 800ac72:	4619      	mov	r1, r3
 800ac74:	6878      	ldr	r0, [r7, #4]
 800ac76:	f002 f894 	bl	800cda2 <USBH_AllocPipe>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	461a      	mov	r2, r3
 800ac7e:	68bb      	ldr	r3, [r7, #8]
 800ac80:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800ac82:	68bb      	ldr	r3, [r7, #8]
 800ac84:	7819      	ldrb	r1, [r3, #0]
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	7858      	ldrb	r0, [r3, #1]
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ac96:	68ba      	ldr	r2, [r7, #8]
 800ac98:	8952      	ldrh	r2, [r2, #10]
 800ac9a:	9202      	str	r2, [sp, #8]
 800ac9c:	2203      	movs	r2, #3
 800ac9e:	9201      	str	r2, [sp, #4]
 800aca0:	9300      	str	r3, [sp, #0]
 800aca2:	4623      	mov	r3, r4
 800aca4:	4602      	mov	r2, r0
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f002 f84c 	bl	800cd44 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800acac:	68bb      	ldr	r3, [r7, #8]
 800acae:	781b      	ldrb	r3, [r3, #0]
 800acb0:	2200      	movs	r2, #0
 800acb2:	4619      	mov	r1, r3
 800acb4:	6878      	ldr	r0, [r7, #4]
 800acb6:	f004 fdb7 	bl	800f828 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800acba:	2300      	movs	r3, #0
 800acbc:	2200      	movs	r2, #0
 800acbe:	210a      	movs	r1, #10
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	f000 fc3f 	bl	800b544 <USBH_FindInterface>
 800acc6:	4603      	mov	r3, r0
 800acc8:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800acca:	7bfb      	ldrb	r3, [r7, #15]
 800accc:	2bff      	cmp	r3, #255	; 0xff
 800acce:	d002      	beq.n	800acd6 <USBH_CDC_InterfaceInit+0x11a>
 800acd0:	7bfb      	ldrb	r3, [r7, #15]
 800acd2:	2b01      	cmp	r3, #1
 800acd4:	d901      	bls.n	800acda <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800acd6:	2302      	movs	r3, #2
 800acd8:	e0c2      	b.n	800ae60 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800acda:	7bfb      	ldrb	r3, [r7, #15]
 800acdc:	687a      	ldr	r2, [r7, #4]
 800acde:	211a      	movs	r1, #26
 800ace0:	fb01 f303 	mul.w	r3, r1, r3
 800ace4:	4413      	add	r3, r2
 800ace6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800acea:	781b      	ldrb	r3, [r3, #0]
 800acec:	b25b      	sxtb	r3, r3
 800acee:	2b00      	cmp	r3, #0
 800acf0:	da16      	bge.n	800ad20 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800acf2:	7bfb      	ldrb	r3, [r7, #15]
 800acf4:	687a      	ldr	r2, [r7, #4]
 800acf6:	211a      	movs	r1, #26
 800acf8:	fb01 f303 	mul.w	r3, r1, r3
 800acfc:	4413      	add	r3, r2
 800acfe:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800ad02:	781a      	ldrb	r2, [r3, #0]
 800ad04:	68bb      	ldr	r3, [r7, #8]
 800ad06:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ad08:	7bfb      	ldrb	r3, [r7, #15]
 800ad0a:	687a      	ldr	r2, [r7, #4]
 800ad0c:	211a      	movs	r1, #26
 800ad0e:	fb01 f303 	mul.w	r3, r1, r3
 800ad12:	4413      	add	r3, r2
 800ad14:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800ad18:	881a      	ldrh	r2, [r3, #0]
 800ad1a:	68bb      	ldr	r3, [r7, #8]
 800ad1c:	835a      	strh	r2, [r3, #26]
 800ad1e:	e015      	b.n	800ad4c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800ad20:	7bfb      	ldrb	r3, [r7, #15]
 800ad22:	687a      	ldr	r2, [r7, #4]
 800ad24:	211a      	movs	r1, #26
 800ad26:	fb01 f303 	mul.w	r3, r1, r3
 800ad2a:	4413      	add	r3, r2
 800ad2c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800ad30:	781a      	ldrb	r2, [r3, #0]
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800ad36:	7bfb      	ldrb	r3, [r7, #15]
 800ad38:	687a      	ldr	r2, [r7, #4]
 800ad3a:	211a      	movs	r1, #26
 800ad3c:	fb01 f303 	mul.w	r3, r1, r3
 800ad40:	4413      	add	r3, r2
 800ad42:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800ad46:	881a      	ldrh	r2, [r3, #0]
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800ad4c:	7bfb      	ldrb	r3, [r7, #15]
 800ad4e:	687a      	ldr	r2, [r7, #4]
 800ad50:	211a      	movs	r1, #26
 800ad52:	fb01 f303 	mul.w	r3, r1, r3
 800ad56:	4413      	add	r3, r2
 800ad58:	f203 3356 	addw	r3, r3, #854	; 0x356
 800ad5c:	781b      	ldrb	r3, [r3, #0]
 800ad5e:	b25b      	sxtb	r3, r3
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	da16      	bge.n	800ad92 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800ad64:	7bfb      	ldrb	r3, [r7, #15]
 800ad66:	687a      	ldr	r2, [r7, #4]
 800ad68:	211a      	movs	r1, #26
 800ad6a:	fb01 f303 	mul.w	r3, r1, r3
 800ad6e:	4413      	add	r3, r2
 800ad70:	f203 3356 	addw	r3, r3, #854	; 0x356
 800ad74:	781a      	ldrb	r2, [r3, #0]
 800ad76:	68bb      	ldr	r3, [r7, #8]
 800ad78:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800ad7a:	7bfb      	ldrb	r3, [r7, #15]
 800ad7c:	687a      	ldr	r2, [r7, #4]
 800ad7e:	211a      	movs	r1, #26
 800ad80:	fb01 f303 	mul.w	r3, r1, r3
 800ad84:	4413      	add	r3, r2
 800ad86:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800ad8a:	881a      	ldrh	r2, [r3, #0]
 800ad8c:	68bb      	ldr	r3, [r7, #8]
 800ad8e:	835a      	strh	r2, [r3, #26]
 800ad90:	e015      	b.n	800adbe <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800ad92:	7bfb      	ldrb	r3, [r7, #15]
 800ad94:	687a      	ldr	r2, [r7, #4]
 800ad96:	211a      	movs	r1, #26
 800ad98:	fb01 f303 	mul.w	r3, r1, r3
 800ad9c:	4413      	add	r3, r2
 800ad9e:	f203 3356 	addw	r3, r3, #854	; 0x356
 800ada2:	781a      	ldrb	r2, [r3, #0]
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800ada8:	7bfb      	ldrb	r3, [r7, #15]
 800adaa:	687a      	ldr	r2, [r7, #4]
 800adac:	211a      	movs	r1, #26
 800adae:	fb01 f303 	mul.w	r3, r1, r3
 800adb2:	4413      	add	r3, r2
 800adb4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800adb8:	881a      	ldrh	r2, [r3, #0]
 800adba:	68bb      	ldr	r3, [r7, #8]
 800adbc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800adbe:	68bb      	ldr	r3, [r7, #8]
 800adc0:	7b9b      	ldrb	r3, [r3, #14]
 800adc2:	4619      	mov	r1, r3
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f001 ffec 	bl	800cda2 <USBH_AllocPipe>
 800adca:	4603      	mov	r3, r0
 800adcc:	461a      	mov	r2, r3
 800adce:	68bb      	ldr	r3, [r7, #8]
 800add0:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800add2:	68bb      	ldr	r3, [r7, #8]
 800add4:	7bdb      	ldrb	r3, [r3, #15]
 800add6:	4619      	mov	r1, r3
 800add8:	6878      	ldr	r0, [r7, #4]
 800adda:	f001 ffe2 	bl	800cda2 <USBH_AllocPipe>
 800adde:	4603      	mov	r3, r0
 800ade0:	461a      	mov	r2, r3
 800ade2:	68bb      	ldr	r3, [r7, #8]
 800ade4:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800ade6:	68bb      	ldr	r3, [r7, #8]
 800ade8:	7b59      	ldrb	r1, [r3, #13]
 800adea:	68bb      	ldr	r3, [r7, #8]
 800adec:	7b98      	ldrb	r0, [r3, #14]
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800adfa:	68ba      	ldr	r2, [r7, #8]
 800adfc:	8b12      	ldrh	r2, [r2, #24]
 800adfe:	9202      	str	r2, [sp, #8]
 800ae00:	2202      	movs	r2, #2
 800ae02:	9201      	str	r2, [sp, #4]
 800ae04:	9300      	str	r3, [sp, #0]
 800ae06:	4623      	mov	r3, r4
 800ae08:	4602      	mov	r2, r0
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f001 ff9a 	bl	800cd44 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800ae10:	68bb      	ldr	r3, [r7, #8]
 800ae12:	7b19      	ldrb	r1, [r3, #12]
 800ae14:	68bb      	ldr	r3, [r7, #8]
 800ae16:	7bd8      	ldrb	r0, [r3, #15]
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ae24:	68ba      	ldr	r2, [r7, #8]
 800ae26:	8b52      	ldrh	r2, [r2, #26]
 800ae28:	9202      	str	r2, [sp, #8]
 800ae2a:	2202      	movs	r2, #2
 800ae2c:	9201      	str	r2, [sp, #4]
 800ae2e:	9300      	str	r3, [sp, #0]
 800ae30:	4623      	mov	r3, r4
 800ae32:	4602      	mov	r2, r0
 800ae34:	6878      	ldr	r0, [r7, #4]
 800ae36:	f001 ff85 	bl	800cd44 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800ae3a:	68bb      	ldr	r3, [r7, #8]
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800ae42:	68bb      	ldr	r3, [r7, #8]
 800ae44:	7b5b      	ldrb	r3, [r3, #13]
 800ae46:	2200      	movs	r2, #0
 800ae48:	4619      	mov	r1, r3
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f004 fcec 	bl	800f828 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800ae50:	68bb      	ldr	r3, [r7, #8]
 800ae52:	7b1b      	ldrb	r3, [r3, #12]
 800ae54:	2200      	movs	r2, #0
 800ae56:	4619      	mov	r1, r3
 800ae58:	6878      	ldr	r0, [r7, #4]
 800ae5a:	f004 fce5 	bl	800f828 <USBH_LL_SetToggle>

  return USBH_OK;
 800ae5e:	2300      	movs	r3, #0
}
 800ae60:	4618      	mov	r0, r3
 800ae62:	3714      	adds	r7, #20
 800ae64:	46bd      	mov	sp, r7
 800ae66:	bd90      	pop	{r4, r7, pc}

0800ae68 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b084      	sub	sp, #16
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ae76:	69db      	ldr	r3, [r3, #28]
 800ae78:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	781b      	ldrb	r3, [r3, #0]
 800ae7e:	2b00      	cmp	r3, #0
 800ae80:	d00e      	beq.n	800aea0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	781b      	ldrb	r3, [r3, #0]
 800ae86:	4619      	mov	r1, r3
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f001 ff7a 	bl	800cd82 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	781b      	ldrb	r3, [r3, #0]
 800ae92:	4619      	mov	r1, r3
 800ae94:	6878      	ldr	r0, [r7, #4]
 800ae96:	f001 ffa5 	bl	800cde4 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	2200      	movs	r2, #0
 800ae9e:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	7b1b      	ldrb	r3, [r3, #12]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d00e      	beq.n	800aec6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800aea8:	68fb      	ldr	r3, [r7, #12]
 800aeaa:	7b1b      	ldrb	r3, [r3, #12]
 800aeac:	4619      	mov	r1, r3
 800aeae:	6878      	ldr	r0, [r7, #4]
 800aeb0:	f001 ff67 	bl	800cd82 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	7b1b      	ldrb	r3, [r3, #12]
 800aeb8:	4619      	mov	r1, r3
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	f001 ff92 	bl	800cde4 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	2200      	movs	r2, #0
 800aec4:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800aec6:	68fb      	ldr	r3, [r7, #12]
 800aec8:	7b5b      	ldrb	r3, [r3, #13]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d00e      	beq.n	800aeec <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	7b5b      	ldrb	r3, [r3, #13]
 800aed2:	4619      	mov	r1, r3
 800aed4:	6878      	ldr	r0, [r7, #4]
 800aed6:	f001 ff54 	bl	800cd82 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	7b5b      	ldrb	r3, [r3, #13]
 800aede:	4619      	mov	r1, r3
 800aee0:	6878      	ldr	r0, [r7, #4]
 800aee2:	f001 ff7f 	bl	800cde4 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800aee6:	68fb      	ldr	r3, [r7, #12]
 800aee8:	2200      	movs	r2, #0
 800aeea:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aef2:	69db      	ldr	r3, [r3, #28]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d00b      	beq.n	800af10 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800aefe:	69db      	ldr	r3, [r3, #28]
 800af00:	4618      	mov	r0, r3
 800af02:	f004 fd49 	bl	800f998 <free>
    phost->pActiveClass->pData = 0U;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af0c:	2200      	movs	r2, #0
 800af0e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800af10:	2300      	movs	r3, #0
}
 800af12:	4618      	mov	r0, r3
 800af14:	3710      	adds	r7, #16
 800af16:	46bd      	mov	sp, r7
 800af18:	bd80      	pop	{r7, pc}

0800af1a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800af1a:	b580      	push	{r7, lr}
 800af1c:	b084      	sub	sp, #16
 800af1e:	af00      	add	r7, sp, #0
 800af20:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af28:	69db      	ldr	r3, [r3, #28]
 800af2a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	3340      	adds	r3, #64	; 0x40
 800af30:	4619      	mov	r1, r3
 800af32:	6878      	ldr	r0, [r7, #4]
 800af34:	f000 f8b1 	bl	800b09a <GetLineCoding>
 800af38:	4603      	mov	r3, r0
 800af3a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800af3c:	7afb      	ldrb	r3, [r7, #11]
 800af3e:	2b00      	cmp	r3, #0
 800af40:	d105      	bne.n	800af4e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800af48:	2102      	movs	r1, #2
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800af4e:	7afb      	ldrb	r3, [r7, #11]
}
 800af50:	4618      	mov	r0, r3
 800af52:	3710      	adds	r7, #16
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}

0800af58 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b084      	sub	sp, #16
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800af60:	2301      	movs	r3, #1
 800af62:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800af64:	2300      	movs	r3, #0
 800af66:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800af6e:	69db      	ldr	r3, [r3, #28]
 800af70:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800af72:	68bb      	ldr	r3, [r7, #8]
 800af74:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800af78:	2b04      	cmp	r3, #4
 800af7a:	d877      	bhi.n	800b06c <USBH_CDC_Process+0x114>
 800af7c:	a201      	add	r2, pc, #4	; (adr r2, 800af84 <USBH_CDC_Process+0x2c>)
 800af7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af82:	bf00      	nop
 800af84:	0800af99 	.word	0x0800af99
 800af88:	0800af9f 	.word	0x0800af9f
 800af8c:	0800afcf 	.word	0x0800afcf
 800af90:	0800b043 	.word	0x0800b043
 800af94:	0800b051 	.word	0x0800b051
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800af98:	2300      	movs	r3, #0
 800af9a:	73fb      	strb	r3, [r7, #15]
      break;
 800af9c:	e06d      	b.n	800b07a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800af9e:	68bb      	ldr	r3, [r7, #8]
 800afa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800afa2:	4619      	mov	r1, r3
 800afa4:	6878      	ldr	r0, [r7, #4]
 800afa6:	f000 f897 	bl	800b0d8 <SetLineCoding>
 800afaa:	4603      	mov	r3, r0
 800afac:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800afae:	7bbb      	ldrb	r3, [r7, #14]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d104      	bne.n	800afbe <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800afb4:	68bb      	ldr	r3, [r7, #8]
 800afb6:	2202      	movs	r2, #2
 800afb8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800afbc:	e058      	b.n	800b070 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800afbe:	7bbb      	ldrb	r3, [r7, #14]
 800afc0:	2b01      	cmp	r3, #1
 800afc2:	d055      	beq.n	800b070 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800afc4:	68bb      	ldr	r3, [r7, #8]
 800afc6:	2204      	movs	r2, #4
 800afc8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800afcc:	e050      	b.n	800b070 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800afce:	68bb      	ldr	r3, [r7, #8]
 800afd0:	3340      	adds	r3, #64	; 0x40
 800afd2:	4619      	mov	r1, r3
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f000 f860 	bl	800b09a <GetLineCoding>
 800afda:	4603      	mov	r3, r0
 800afdc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800afde:	7bbb      	ldrb	r3, [r7, #14]
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d126      	bne.n	800b032 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	2200      	movs	r2, #0
 800afe8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800aff2:	68bb      	ldr	r3, [r7, #8]
 800aff4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800aff6:	791b      	ldrb	r3, [r3, #4]
 800aff8:	429a      	cmp	r2, r3
 800affa:	d13b      	bne.n	800b074 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b006:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b008:	429a      	cmp	r2, r3
 800b00a:	d133      	bne.n	800b074 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b00c:	68bb      	ldr	r3, [r7, #8]
 800b00e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800b012:	68bb      	ldr	r3, [r7, #8]
 800b014:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b016:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b018:	429a      	cmp	r2, r3
 800b01a:	d12b      	bne.n	800b074 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b020:	68bb      	ldr	r3, [r7, #8]
 800b022:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b024:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b026:	429a      	cmp	r2, r3
 800b028:	d124      	bne.n	800b074 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800b02a:	6878      	ldr	r0, [r7, #4]
 800b02c:	f000 f984 	bl	800b338 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800b030:	e020      	b.n	800b074 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800b032:	7bbb      	ldrb	r3, [r7, #14]
 800b034:	2b01      	cmp	r3, #1
 800b036:	d01d      	beq.n	800b074 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	2204      	movs	r2, #4
 800b03c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800b040:	e018      	b.n	800b074 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	f000 f867 	bl	800b116 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800b048:	6878      	ldr	r0, [r7, #4]
 800b04a:	f000 f8f8 	bl	800b23e <CDC_ProcessReception>
      break;
 800b04e:	e014      	b.n	800b07a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800b050:	2100      	movs	r1, #0
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f001 f953 	bl	800c2fe <USBH_ClrFeature>
 800b058:	4603      	mov	r3, r0
 800b05a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800b05c:	7bbb      	ldrb	r3, [r7, #14]
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d10a      	bne.n	800b078 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800b062:	68bb      	ldr	r3, [r7, #8]
 800b064:	2200      	movs	r2, #0
 800b066:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800b06a:	e005      	b.n	800b078 <USBH_CDC_Process+0x120>

    default:
      break;
 800b06c:	bf00      	nop
 800b06e:	e004      	b.n	800b07a <USBH_CDC_Process+0x122>
      break;
 800b070:	bf00      	nop
 800b072:	e002      	b.n	800b07a <USBH_CDC_Process+0x122>
      break;
 800b074:	bf00      	nop
 800b076:	e000      	b.n	800b07a <USBH_CDC_Process+0x122>
      break;
 800b078:	bf00      	nop

  }

  return status;
 800b07a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b07c:	4618      	mov	r0, r3
 800b07e:	3710      	adds	r7, #16
 800b080:	46bd      	mov	sp, r7
 800b082:	bd80      	pop	{r7, pc}

0800b084 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800b084:	b480      	push	{r7}
 800b086:	b083      	sub	sp, #12
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800b08c:	2300      	movs	r3, #0
}
 800b08e:	4618      	mov	r0, r3
 800b090:	370c      	adds	r7, #12
 800b092:	46bd      	mov	sp, r7
 800b094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b098:	4770      	bx	lr

0800b09a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800b09a:	b580      	push	{r7, lr}
 800b09c:	b082      	sub	sp, #8
 800b09e:	af00      	add	r7, sp, #0
 800b0a0:	6078      	str	r0, [r7, #4]
 800b0a2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	22a1      	movs	r2, #161	; 0xa1
 800b0a8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2221      	movs	r2, #33	; 0x21
 800b0ae:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	2200      	movs	r2, #0
 800b0ba:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	2207      	movs	r2, #7
 800b0c0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b0c2:	683b      	ldr	r3, [r7, #0]
 800b0c4:	2207      	movs	r2, #7
 800b0c6:	4619      	mov	r1, r3
 800b0c8:	6878      	ldr	r0, [r7, #4]
 800b0ca:	f001 faf8 	bl	800c6be <USBH_CtlReq>
 800b0ce:	4603      	mov	r3, r0
}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	3708      	adds	r7, #8
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	bd80      	pop	{r7, pc}

0800b0d8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b0d8:	b580      	push	{r7, lr}
 800b0da:	b082      	sub	sp, #8
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
 800b0e0:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	2221      	movs	r2, #33	; 0x21
 800b0e6:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	2220      	movs	r2, #32
 800b0ec:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	2200      	movs	r2, #0
 800b0f2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	2207      	movs	r2, #7
 800b0fe:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b100:	683b      	ldr	r3, [r7, #0]
 800b102:	2207      	movs	r2, #7
 800b104:	4619      	mov	r1, r3
 800b106:	6878      	ldr	r0, [r7, #4]
 800b108:	f001 fad9 	bl	800c6be <USBH_CtlReq>
 800b10c:	4603      	mov	r3, r0
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3708      	adds	r7, #8
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}

0800b116 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800b116:	b580      	push	{r7, lr}
 800b118:	b086      	sub	sp, #24
 800b11a:	af02      	add	r7, sp, #8
 800b11c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b124:	69db      	ldr	r3, [r3, #28]
 800b126:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b128:	2300      	movs	r3, #0
 800b12a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800b132:	2b01      	cmp	r3, #1
 800b134:	d002      	beq.n	800b13c <CDC_ProcessTransmission+0x26>
 800b136:	2b02      	cmp	r3, #2
 800b138:	d025      	beq.n	800b186 <CDC_ProcessTransmission+0x70>
        }
      }
      break;

    default:
      break;
 800b13a:	e07c      	b.n	800b236 <CDC_ProcessTransmission+0x120>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b13c:	68fb      	ldr	r3, [r7, #12]
 800b13e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b140:	68fa      	ldr	r2, [r7, #12]
 800b142:	8b12      	ldrh	r2, [r2, #24]
 800b144:	4293      	cmp	r3, r2
 800b146:	d90c      	bls.n	800b162 <CDC_ProcessTransmission+0x4c>
        USBH_BulkSendData(phost,
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	69d9      	ldr	r1, [r3, #28]
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	8b1a      	ldrh	r2, [r3, #24]
 800b150:	68fb      	ldr	r3, [r7, #12]
 800b152:	7b58      	ldrb	r0, [r3, #13]
 800b154:	2301      	movs	r3, #1
 800b156:	9300      	str	r3, [sp, #0]
 800b158:	4603      	mov	r3, r0
 800b15a:	6878      	ldr	r0, [r7, #4]
 800b15c:	f001 fdaf 	bl	800ccbe <USBH_BulkSendData>
 800b160:	e00c      	b.n	800b17c <CDC_ProcessTransmission+0x66>
        USBH_BulkSendData(phost,
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 800b16a:	b29a      	uxth	r2, r3
 800b16c:	68fb      	ldr	r3, [r7, #12]
 800b16e:	7b58      	ldrb	r0, [r3, #13]
 800b170:	2301      	movs	r3, #1
 800b172:	9300      	str	r3, [sp, #0]
 800b174:	4603      	mov	r3, r0
 800b176:	6878      	ldr	r0, [r7, #4]
 800b178:	f001 fda1 	bl	800ccbe <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	2202      	movs	r2, #2
 800b180:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800b184:	e057      	b.n	800b236 <CDC_ProcessTransmission+0x120>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	7b5b      	ldrb	r3, [r3, #13]
 800b18a:	4619      	mov	r1, r3
 800b18c:	6878      	ldr	r0, [r7, #4]
 800b18e:	f004 fb21 	bl	800f7d4 <USBH_LL_GetURBState>
 800b192:	4603      	mov	r3, r0
 800b194:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800b196:	7afb      	ldrb	r3, [r7, #11]
 800b198:	2b01      	cmp	r3, #1
 800b19a:	d136      	bne.n	800b20a <CDC_ProcessTransmission+0xf4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b19c:	68fb      	ldr	r3, [r7, #12]
 800b19e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1a0:	68fa      	ldr	r2, [r7, #12]
 800b1a2:	8b12      	ldrh	r2, [r2, #24]
 800b1a4:	4293      	cmp	r3, r2
 800b1a6:	d90e      	bls.n	800b1c6 <CDC_ProcessTransmission+0xb0>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1ac:	68fa      	ldr	r2, [r7, #12]
 800b1ae:	8b12      	ldrh	r2, [r2, #24]
 800b1b0:	1a9a      	subs	r2, r3, r2
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	69db      	ldr	r3, [r3, #28]
 800b1ba:	68fa      	ldr	r2, [r7, #12]
 800b1bc:	8b12      	ldrh	r2, [r2, #24]
 800b1be:	441a      	add	r2, r3
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	61da      	str	r2, [r3, #28]
 800b1c4:	e002      	b.n	800b1cc <CDC_ProcessTransmission+0xb6>
          CDC_Handle->TxDataLength = 0U;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d004      	beq.n	800b1de <CDC_ProcessTransmission+0xc8>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	2201      	movs	r2, #1
 800b1d8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 800b1dc:	e006      	b.n	800b1ec <CDC_ProcessTransmission+0xd6>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f000 f892 	bl	800b310 <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	2204      	movs	r2, #4
 800b1f0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b200:	2200      	movs	r2, #0
 800b202:	4619      	mov	r1, r3
 800b204:	f001 feea 	bl	800cfdc <osMessagePut>
      break;
 800b208:	e014      	b.n	800b234 <CDC_ProcessTransmission+0x11e>
        if (URB_Status == USBH_URB_NOTREADY)
 800b20a:	7afb      	ldrb	r3, [r7, #11]
 800b20c:	2b02      	cmp	r3, #2
 800b20e:	d111      	bne.n	800b234 <CDC_ProcessTransmission+0x11e>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	2201      	movs	r2, #1
 800b214:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	2204      	movs	r2, #4
 800b21c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b22c:	2200      	movs	r2, #0
 800b22e:	4619      	mov	r1, r3
 800b230:	f001 fed4 	bl	800cfdc <osMessagePut>
      break;
 800b234:	bf00      	nop
  }
}
 800b236:	bf00      	nop
 800b238:	3710      	adds	r7, #16
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bd80      	pop	{r7, pc}

0800b23e <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800b23e:	b580      	push	{r7, lr}
 800b240:	b086      	sub	sp, #24
 800b242:	af00      	add	r7, sp, #0
 800b244:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b24c:	69db      	ldr	r3, [r3, #28]
 800b24e:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b250:	2300      	movs	r3, #0
 800b252:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800b254:	697b      	ldr	r3, [r7, #20]
 800b256:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800b25a:	2b03      	cmp	r3, #3
 800b25c:	d002      	beq.n	800b264 <CDC_ProcessReception+0x26>
 800b25e:	2b04      	cmp	r3, #4
 800b260:	d00e      	beq.n	800b280 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800b262:	e051      	b.n	800b308 <CDC_ProcessReception+0xca>
      USBH_BulkReceiveData(phost,
 800b264:	697b      	ldr	r3, [r7, #20]
 800b266:	6a19      	ldr	r1, [r3, #32]
 800b268:	697b      	ldr	r3, [r7, #20]
 800b26a:	8b5a      	ldrh	r2, [r3, #26]
 800b26c:	697b      	ldr	r3, [r7, #20]
 800b26e:	7b1b      	ldrb	r3, [r3, #12]
 800b270:	6878      	ldr	r0, [r7, #4]
 800b272:	f001 fd49 	bl	800cd08 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b276:	697b      	ldr	r3, [r7, #20]
 800b278:	2204      	movs	r2, #4
 800b27a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800b27e:	e043      	b.n	800b308 <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b280:	697b      	ldr	r3, [r7, #20]
 800b282:	7b1b      	ldrb	r3, [r3, #12]
 800b284:	4619      	mov	r1, r3
 800b286:	6878      	ldr	r0, [r7, #4]
 800b288:	f004 faa4 	bl	800f7d4 <USBH_LL_GetURBState>
 800b28c:	4603      	mov	r3, r0
 800b28e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800b290:	7cfb      	ldrb	r3, [r7, #19]
 800b292:	2b01      	cmp	r3, #1
 800b294:	d137      	bne.n	800b306 <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b296:	697b      	ldr	r3, [r7, #20]
 800b298:	7b1b      	ldrb	r3, [r3, #12]
 800b29a:	4619      	mov	r1, r3
 800b29c:	6878      	ldr	r0, [r7, #4]
 800b29e:	f004 fa07 	bl	800f6b0 <USBH_LL_GetLastXferSize>
 800b2a2:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2a8:	68fa      	ldr	r2, [r7, #12]
 800b2aa:	429a      	cmp	r2, r3
 800b2ac:	d016      	beq.n	800b2dc <CDC_ProcessReception+0x9e>
 800b2ae:	697b      	ldr	r3, [r7, #20]
 800b2b0:	8b5b      	ldrh	r3, [r3, #26]
 800b2b2:	461a      	mov	r2, r3
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	4293      	cmp	r3, r2
 800b2b8:	d910      	bls.n	800b2dc <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800b2ba:	697b      	ldr	r3, [r7, #20]
 800b2bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	1ad2      	subs	r2, r2, r3
 800b2c2:	697b      	ldr	r3, [r7, #20]
 800b2c4:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	6a1a      	ldr	r2, [r3, #32]
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	441a      	add	r2, r3
 800b2ce:	697b      	ldr	r3, [r7, #20]
 800b2d0:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b2d2:	697b      	ldr	r3, [r7, #20]
 800b2d4:	2203      	movs	r2, #3
 800b2d6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 800b2da:	e006      	b.n	800b2ea <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800b2dc:	697b      	ldr	r3, [r7, #20]
 800b2de:	2200      	movs	r2, #0
 800b2e0:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f000 f81d 	bl	800b324 <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2204      	movs	r2, #4
 800b2ee:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b2fe:	2200      	movs	r2, #0
 800b300:	4619      	mov	r1, r3
 800b302:	f001 fe6b 	bl	800cfdc <osMessagePut>
      break;
 800b306:	bf00      	nop
  }
}
 800b308:	bf00      	nop
 800b30a:	3718      	adds	r7, #24
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}

0800b310 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b310:	b480      	push	{r7}
 800b312:	b083      	sub	sp, #12
 800b314:	af00      	add	r7, sp, #0
 800b316:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b318:	bf00      	nop
 800b31a:	370c      	adds	r7, #12
 800b31c:	46bd      	mov	sp, r7
 800b31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b322:	4770      	bx	lr

0800b324 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800b324:	b480      	push	{r7}
 800b326:	b083      	sub	sp, #12
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b32c:	bf00      	nop
 800b32e:	370c      	adds	r7, #12
 800b330:	46bd      	mov	sp, r7
 800b332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b336:	4770      	bx	lr

0800b338 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800b338:	b480      	push	{r7}
 800b33a:	b083      	sub	sp, #12
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800b340:	bf00      	nop
 800b342:	370c      	adds	r7, #12
 800b344:	46bd      	mov	sp, r7
 800b346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34a:	4770      	bx	lr

0800b34c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800b34c:	b5b0      	push	{r4, r5, r7, lr}
 800b34e:	b090      	sub	sp, #64	; 0x40
 800b350:	af00      	add	r7, sp, #0
 800b352:	60f8      	str	r0, [r7, #12]
 800b354:	60b9      	str	r1, [r7, #8]
 800b356:	4613      	mov	r3, r2
 800b358:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d101      	bne.n	800b364 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b360:	2302      	movs	r3, #2
 800b362:	e04d      	b.n	800b400 <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	79fa      	ldrb	r2, [r7, #7]
 800b368:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	2200      	movs	r2, #0
 800b370:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	2200      	movs	r2, #0
 800b378:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800b37c:	68f8      	ldr	r0, [r7, #12]
 800b37e:	f000 f847 	bl	800b410 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	2200      	movs	r2, #0
 800b386:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	2200      	movs	r2, #0
 800b38e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	2200      	movs	r2, #0
 800b396:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	2200      	movs	r2, #0
 800b39e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800b3a2:	68bb      	ldr	r3, [r7, #8]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d003      	beq.n	800b3b0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	68ba      	ldr	r2, [r7, #8]
 800b3ac:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 800b3b0:	4b15      	ldr	r3, [pc, #84]	; (800b408 <USBH_Init+0xbc>)
 800b3b2:	f107 0430 	add.w	r4, r7, #48	; 0x30
 800b3b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800b3b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 800b3bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800b3c0:	2100      	movs	r1, #0
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	f001 fde1 	bl	800cf8a <osMessageCreate>
 800b3c8:	4602      	mov	r2, r0
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 800b3d0:	4b0e      	ldr	r3, [pc, #56]	; (800b40c <USBH_Init+0xc0>)
 800b3d2:	f107 0414 	add.w	r4, r7, #20
 800b3d6:	461d      	mov	r5, r3
 800b3d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800b3da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800b3dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800b3e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 800b3e4:	f107 0314 	add.w	r3, r7, #20
 800b3e8:	68f9      	ldr	r1, [r7, #12]
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	f001 fd6d 	bl	800ceca <osThreadCreate>
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800b3f8:	68f8      	ldr	r0, [r7, #12]
 800b3fa:	f004 f89d 	bl	800f538 <USBH_LL_Init>

  return USBH_OK;
 800b3fe:	2300      	movs	r3, #0
}
 800b400:	4618      	mov	r0, r3
 800b402:	3740      	adds	r7, #64	; 0x40
 800b404:	46bd      	mov	sp, r7
 800b406:	bdb0      	pop	{r4, r5, r7, pc}
 800b408:	08011b68 	.word	0x08011b68
 800b40c:	08011b84 	.word	0x08011b84

0800b410 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b410:	b480      	push	{r7}
 800b412:	b085      	sub	sp, #20
 800b414:	af00      	add	r7, sp, #0
 800b416:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b418:	2300      	movs	r3, #0
 800b41a:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b41c:	2300      	movs	r3, #0
 800b41e:	60fb      	str	r3, [r7, #12]
 800b420:	e009      	b.n	800b436 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800b422:	687a      	ldr	r2, [r7, #4]
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	33e0      	adds	r3, #224	; 0xe0
 800b428:	009b      	lsls	r3, r3, #2
 800b42a:	4413      	add	r3, r2
 800b42c:	2200      	movs	r2, #0
 800b42e:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	3301      	adds	r3, #1
 800b434:	60fb      	str	r3, [r7, #12]
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	2b0e      	cmp	r3, #14
 800b43a:	d9f2      	bls.n	800b422 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b43c:	2300      	movs	r3, #0
 800b43e:	60fb      	str	r3, [r7, #12]
 800b440:	e009      	b.n	800b456 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800b442:	687a      	ldr	r2, [r7, #4]
 800b444:	68fb      	ldr	r3, [r7, #12]
 800b446:	4413      	add	r3, r2
 800b448:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b44c:	2200      	movs	r2, #0
 800b44e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	3301      	adds	r3, #1
 800b454:	60fb      	str	r3, [r7, #12]
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b45c:	d3f1      	bcc.n	800b442 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	2200      	movs	r2, #0
 800b462:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2200      	movs	r2, #0
 800b468:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	2201      	movs	r2, #1
 800b46e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	2200      	movs	r2, #0
 800b474:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	2201      	movs	r2, #1
 800b47c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	2240      	movs	r2, #64	; 0x40
 800b482:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b484:	687b      	ldr	r3, [r7, #4]
 800b486:	2200      	movs	r2, #0
 800b488:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2200      	movs	r2, #0
 800b48e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	2201      	movs	r2, #1
 800b496:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	2200      	movs	r2, #0
 800b49e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800b4aa:	2300      	movs	r3, #0
}
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	3714      	adds	r7, #20
 800b4b0:	46bd      	mov	sp, r7
 800b4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b6:	4770      	bx	lr

0800b4b8 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b4b8:	b480      	push	{r7}
 800b4ba:	b085      	sub	sp, #20
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
 800b4c0:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800b4c6:	683b      	ldr	r3, [r7, #0]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d016      	beq.n	800b4fa <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d10e      	bne.n	800b4f4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b4dc:	1c59      	adds	r1, r3, #1
 800b4de:	687a      	ldr	r2, [r7, #4]
 800b4e0:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800b4e4:	687a      	ldr	r2, [r7, #4]
 800b4e6:	33de      	adds	r3, #222	; 0xde
 800b4e8:	6839      	ldr	r1, [r7, #0]
 800b4ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	73fb      	strb	r3, [r7, #15]
 800b4f2:	e004      	b.n	800b4fe <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b4f4:	2302      	movs	r3, #2
 800b4f6:	73fb      	strb	r3, [r7, #15]
 800b4f8:	e001      	b.n	800b4fe <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b4fa:	2302      	movs	r3, #2
 800b4fc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b4fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800b500:	4618      	mov	r0, r3
 800b502:	3714      	adds	r7, #20
 800b504:	46bd      	mov	sp, r7
 800b506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b50a:	4770      	bx	lr

0800b50c <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b50c:	b480      	push	{r7}
 800b50e:	b085      	sub	sp, #20
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
 800b514:	460b      	mov	r3, r1
 800b516:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800b518:	2300      	movs	r3, #0
 800b51a:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800b522:	78fa      	ldrb	r2, [r7, #3]
 800b524:	429a      	cmp	r2, r3
 800b526:	d204      	bcs.n	800b532 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	78fa      	ldrb	r2, [r7, #3]
 800b52c:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800b530:	e001      	b.n	800b536 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b532:	2302      	movs	r3, #2
 800b534:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b536:	7bfb      	ldrb	r3, [r7, #15]
}
 800b538:	4618      	mov	r0, r3
 800b53a:	3714      	adds	r7, #20
 800b53c:	46bd      	mov	sp, r7
 800b53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b542:	4770      	bx	lr

0800b544 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b544:	b480      	push	{r7}
 800b546:	b087      	sub	sp, #28
 800b548:	af00      	add	r7, sp, #0
 800b54a:	6078      	str	r0, [r7, #4]
 800b54c:	4608      	mov	r0, r1
 800b54e:	4611      	mov	r1, r2
 800b550:	461a      	mov	r2, r3
 800b552:	4603      	mov	r3, r0
 800b554:	70fb      	strb	r3, [r7, #3]
 800b556:	460b      	mov	r3, r1
 800b558:	70bb      	strb	r3, [r7, #2]
 800b55a:	4613      	mov	r3, r2
 800b55c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800b55e:	2300      	movs	r3, #0
 800b560:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800b562:	2300      	movs	r3, #0
 800b564:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800b56c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b56e:	e025      	b.n	800b5bc <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b570:	7dfb      	ldrb	r3, [r7, #23]
 800b572:	221a      	movs	r2, #26
 800b574:	fb02 f303 	mul.w	r3, r2, r3
 800b578:	3308      	adds	r3, #8
 800b57a:	68fa      	ldr	r2, [r7, #12]
 800b57c:	4413      	add	r3, r2
 800b57e:	3302      	adds	r3, #2
 800b580:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b582:	693b      	ldr	r3, [r7, #16]
 800b584:	795b      	ldrb	r3, [r3, #5]
 800b586:	78fa      	ldrb	r2, [r7, #3]
 800b588:	429a      	cmp	r2, r3
 800b58a:	d002      	beq.n	800b592 <USBH_FindInterface+0x4e>
 800b58c:	78fb      	ldrb	r3, [r7, #3]
 800b58e:	2bff      	cmp	r3, #255	; 0xff
 800b590:	d111      	bne.n	800b5b6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b592:	693b      	ldr	r3, [r7, #16]
 800b594:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800b596:	78ba      	ldrb	r2, [r7, #2]
 800b598:	429a      	cmp	r2, r3
 800b59a:	d002      	beq.n	800b5a2 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b59c:	78bb      	ldrb	r3, [r7, #2]
 800b59e:	2bff      	cmp	r3, #255	; 0xff
 800b5a0:	d109      	bne.n	800b5b6 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b5a2:	693b      	ldr	r3, [r7, #16]
 800b5a4:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800b5a6:	787a      	ldrb	r2, [r7, #1]
 800b5a8:	429a      	cmp	r2, r3
 800b5aa:	d002      	beq.n	800b5b2 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b5ac:	787b      	ldrb	r3, [r7, #1]
 800b5ae:	2bff      	cmp	r3, #255	; 0xff
 800b5b0:	d101      	bne.n	800b5b6 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b5b2:	7dfb      	ldrb	r3, [r7, #23]
 800b5b4:	e006      	b.n	800b5c4 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b5b6:	7dfb      	ldrb	r3, [r7, #23]
 800b5b8:	3301      	adds	r3, #1
 800b5ba:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b5bc:	7dfb      	ldrb	r3, [r7, #23]
 800b5be:	2b01      	cmp	r3, #1
 800b5c0:	d9d6      	bls.n	800b570 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b5c2:	23ff      	movs	r3, #255	; 0xff
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	371c      	adds	r7, #28
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr

0800b5d0 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b082      	sub	sp, #8
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f003 fff3 	bl	800f5c4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800b5de:	2101      	movs	r1, #1
 800b5e0:	6878      	ldr	r0, [r7, #4]
 800b5e2:	f004 f90a 	bl	800f7fa <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b5e6:	2300      	movs	r3, #0
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	3708      	adds	r7, #8
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}

0800b5f0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b088      	sub	sp, #32
 800b5f4:	af04      	add	r7, sp, #16
 800b5f6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800b5f8:	2302      	movs	r3, #2
 800b5fa:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800b5fc:	2300      	movs	r3, #0
 800b5fe:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800b606:	b2db      	uxtb	r3, r3
 800b608:	2b01      	cmp	r3, #1
 800b60a:	d102      	bne.n	800b612 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2203      	movs	r2, #3
 800b610:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	781b      	ldrb	r3, [r3, #0]
 800b616:	b2db      	uxtb	r3, r3
 800b618:	2b0b      	cmp	r3, #11
 800b61a:	f200 823c 	bhi.w	800ba96 <USBH_Process+0x4a6>
 800b61e:	a201      	add	r2, pc, #4	; (adr r2, 800b624 <USBH_Process+0x34>)
 800b620:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b624:	0800b655 	.word	0x0800b655
 800b628:	0800b6a3 	.word	0x0800b6a3
 800b62c:	0800b727 	.word	0x0800b727
 800b630:	0800ba15 	.word	0x0800ba15
 800b634:	0800ba97 	.word	0x0800ba97
 800b638:	0800b7e7 	.word	0x0800b7e7
 800b63c:	0800b99f 	.word	0x0800b99f
 800b640:	0800b839 	.word	0x0800b839
 800b644:	0800b875 	.word	0x0800b875
 800b648:	0800b8af 	.word	0x0800b8af
 800b64c:	0800b8f7 	.word	0x0800b8f7
 800b650:	0800b9fd 	.word	0x0800b9fd
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800b65a:	b2db      	uxtb	r3, r3
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	f000 821c 	beq.w	800ba9a <USBH_Process+0x4aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	2201      	movs	r2, #1
 800b666:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800b668:	20c8      	movs	r0, #200	; 0xc8
 800b66a:	f004 f910 	bl	800f88e <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800b66e:	6878      	ldr	r0, [r7, #4]
 800b670:	f004 f803 	bl	800f67a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2200      	movs	r2, #0
 800b678:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	2200      	movs	r2, #0
 800b680:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	2201      	movs	r2, #1
 800b688:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b698:	2200      	movs	r2, #0
 800b69a:	4619      	mov	r1, r3
 800b69c:	f001 fc9e 	bl	800cfdc <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800b6a0:	e1fb      	b.n	800ba9a <USBH_Process+0x4aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800b6a8:	2b01      	cmp	r3, #1
 800b6aa:	d107      	bne.n	800b6bc <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	2202      	movs	r2, #2
 800b6b8:	701a      	strb	r2, [r3, #0]
 800b6ba:	e025      	b.n	800b708 <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b6c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b6c6:	d914      	bls.n	800b6f2 <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b6ce:	3301      	adds	r3, #1
 800b6d0:	b2da      	uxtb	r2, r3
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b6de:	2b03      	cmp	r3, #3
 800b6e0:	d903      	bls.n	800b6ea <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	220d      	movs	r2, #13
 800b6e6:	701a      	strb	r2, [r3, #0]
 800b6e8:	e00e      	b.n	800b708 <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	701a      	strb	r2, [r3, #0]
 800b6f0:	e00a      	b.n	800b708 <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b6f8:	f103 020a 	add.w	r2, r3, #10
 800b6fc:	687b      	ldr	r3, [r7, #4]
 800b6fe:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800b702:	200a      	movs	r0, #10
 800b704:	f004 f8c3 	bl	800f88e <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	2201      	movs	r2, #1
 800b70c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b71c:	2200      	movs	r2, #0
 800b71e:	4619      	mov	r1, r3
 800b720:	f001 fc5c 	bl	800cfdc <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b724:	e1c0      	b.n	800baa8 <USBH_Process+0x4b8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d005      	beq.n	800b73c <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b736:	2104      	movs	r1, #4
 800b738:	6878      	ldr	r0, [r7, #4]
 800b73a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800b73c:	2064      	movs	r0, #100	; 0x64
 800b73e:	f004 f8a6 	bl	800f88e <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	f003 ff74 	bl	800f630 <USBH_LL_GetSpeed>
 800b748:	4603      	mov	r3, r0
 800b74a:	461a      	mov	r2, r3
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	2205      	movs	r2, #5
 800b756:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800b758:	2100      	movs	r1, #0
 800b75a:	6878      	ldr	r0, [r7, #4]
 800b75c:	f001 fb21 	bl	800cda2 <USBH_AllocPipe>
 800b760:	4603      	mov	r3, r0
 800b762:	461a      	mov	r2, r3
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800b768:	2180      	movs	r1, #128	; 0x80
 800b76a:	6878      	ldr	r0, [r7, #4]
 800b76c:	f001 fb19 	bl	800cda2 <USBH_AllocPipe>
 800b770:	4603      	mov	r3, r0
 800b772:	461a      	mov	r2, r3
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	7919      	ldrb	r1, [r3, #4]
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b788:	687a      	ldr	r2, [r7, #4]
 800b78a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800b78c:	b292      	uxth	r2, r2
 800b78e:	9202      	str	r2, [sp, #8]
 800b790:	2200      	movs	r2, #0
 800b792:	9201      	str	r2, [sp, #4]
 800b794:	9300      	str	r3, [sp, #0]
 800b796:	4603      	mov	r3, r0
 800b798:	2280      	movs	r2, #128	; 0x80
 800b79a:	6878      	ldr	r0, [r7, #4]
 800b79c:	f001 fad2 	bl	800cd44 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	7959      	ldrb	r1, [r3, #5]
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800b7b0:	687a      	ldr	r2, [r7, #4]
 800b7b2:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800b7b4:	b292      	uxth	r2, r2
 800b7b6:	9202      	str	r2, [sp, #8]
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	9201      	str	r2, [sp, #4]
 800b7bc:	9300      	str	r3, [sp, #0]
 800b7be:	4603      	mov	r3, r0
 800b7c0:	2200      	movs	r2, #0
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f001 fabe 	bl	800cd44 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	2201      	movs	r2, #1
 800b7cc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b7dc:	2200      	movs	r2, #0
 800b7de:	4619      	mov	r1, r3
 800b7e0:	f001 fbfc 	bl	800cfdc <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b7e4:	e160      	b.n	800baa8 <USBH_Process+0x4b8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f000 f964 	bl	800bab4 <USBH_HandleEnum>
 800b7ec:	4603      	mov	r3, r0
 800b7ee:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800b7f0:	7bbb      	ldrb	r3, [r7, #14]
 800b7f2:	b2db      	uxtb	r3, r3
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	f040 8152 	bne.w	800ba9e <USBH_Process+0x4ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800b802:	687b      	ldr	r3, [r7, #4]
 800b804:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800b808:	2b01      	cmp	r3, #1
 800b80a:	d103      	bne.n	800b814 <USBH_Process+0x224>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2208      	movs	r2, #8
 800b810:	701a      	strb	r2, [r3, #0]
 800b812:	e002      	b.n	800b81a <USBH_Process+0x22a>
        }
        else
        {
          phost->gState = HOST_INPUT;
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	2207      	movs	r2, #7
 800b818:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	2205      	movs	r2, #5
 800b81e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b82e:	2200      	movs	r2, #0
 800b830:	4619      	mov	r1, r3
 800b832:	f001 fbd3 	bl	800cfdc <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800b836:	e132      	b.n	800ba9e <USBH_Process+0x4ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b83e:	2b00      	cmp	r3, #0
 800b840:	f000 812f 	beq.w	800baa2 <USBH_Process+0x4b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b84a:	2101      	movs	r1, #1
 800b84c:	6878      	ldr	r0, [r7, #4]
 800b84e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	2208      	movs	r2, #8
 800b854:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	2205      	movs	r2, #5
 800b85a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b86a:	2200      	movs	r2, #0
 800b86c:	4619      	mov	r1, r3
 800b86e:	f001 fbb5 	bl	800cfdc <osMessagePut>
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800b872:	e116      	b.n	800baa2 <USBH_Process+0x4b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800b87a:	b29b      	uxth	r3, r3
 800b87c:	4619      	mov	r1, r3
 800b87e:	6878      	ldr	r0, [r7, #4]
 800b880:	f000 fcf6 	bl	800c270 <USBH_SetCfg>
 800b884:	4603      	mov	r3, r0
 800b886:	2b00      	cmp	r3, #0
 800b888:	d102      	bne.n	800b890 <USBH_Process+0x2a0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	2209      	movs	r2, #9
 800b88e:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	2201      	movs	r2, #1
 800b894:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	4619      	mov	r1, r3
 800b8a8:	f001 fb98 	bl	800cfdc <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b8ac:	e0fc      	b.n	800baa8 <USBH_Process+0x4b8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800b8b4:	f003 0320 	and.w	r3, r3, #32
 800b8b8:	2b00      	cmp	r3, #0
 800b8ba:	d00a      	beq.n	800b8d2 <USBH_Process+0x2e2>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800b8bc:	2101      	movs	r1, #1
 800b8be:	6878      	ldr	r0, [r7, #4]
 800b8c0:	f000 fcf9 	bl	800c2b6 <USBH_SetFeature>
 800b8c4:	4603      	mov	r3, r0
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d106      	bne.n	800b8d8 <USBH_Process+0x2e8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	220a      	movs	r2, #10
 800b8ce:	701a      	strb	r2, [r3, #0]
 800b8d0:	e002      	b.n	800b8d8 <USBH_Process+0x2e8>
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	220a      	movs	r2, #10
 800b8d6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2201      	movs	r2, #1
 800b8dc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b8ec:	2200      	movs	r2, #0
 800b8ee:	4619      	mov	r1, r3
 800b8f0:	f001 fb74 	bl	800cfdc <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b8f4:	e0d8      	b.n	800baa8 <USBH_Process+0x4b8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800b8fc:	2b00      	cmp	r3, #0
 800b8fe:	d03f      	beq.n	800b980 <USBH_Process+0x390>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	2200      	movs	r2, #0
 800b904:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b908:	2300      	movs	r3, #0
 800b90a:	73fb      	strb	r3, [r7, #15]
 800b90c:	e016      	b.n	800b93c <USBH_Process+0x34c>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800b90e:	7bfa      	ldrb	r2, [r7, #15]
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	32de      	adds	r2, #222	; 0xde
 800b914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b918:	791a      	ldrb	r2, [r3, #4]
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800b920:	429a      	cmp	r2, r3
 800b922:	d108      	bne.n	800b936 <USBH_Process+0x346>
          {
            phost->pActiveClass = phost->pClass[idx];
 800b924:	7bfa      	ldrb	r2, [r7, #15]
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	32de      	adds	r2, #222	; 0xde
 800b92a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800b934:	e005      	b.n	800b942 <USBH_Process+0x352>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800b936:	7bfb      	ldrb	r3, [r7, #15]
 800b938:	3301      	adds	r3, #1
 800b93a:	73fb      	strb	r3, [r7, #15]
 800b93c:	7bfb      	ldrb	r3, [r7, #15]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d0e5      	beq.n	800b90e <USBH_Process+0x31e>
          }
        }

        if (phost->pActiveClass != NULL)
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d016      	beq.n	800b97a <USBH_Process+0x38a>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b952:	689b      	ldr	r3, [r3, #8]
 800b954:	6878      	ldr	r0, [r7, #4]
 800b956:	4798      	blx	r3
 800b958:	4603      	mov	r3, r0
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d109      	bne.n	800b972 <USBH_Process+0x382>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2206      	movs	r2, #6
 800b962:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800b96a:	2103      	movs	r1, #3
 800b96c:	6878      	ldr	r0, [r7, #4]
 800b96e:	4798      	blx	r3
 800b970:	e006      	b.n	800b980 <USBH_Process+0x390>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	220d      	movs	r2, #13
 800b976:	701a      	strb	r2, [r3, #0]
 800b978:	e002      	b.n	800b980 <USBH_Process+0x390>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	220d      	movs	r2, #13
 800b97e:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2205      	movs	r2, #5
 800b984:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b98e:	687b      	ldr	r3, [r7, #4]
 800b990:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b994:	2200      	movs	r2, #0
 800b996:	4619      	mov	r1, r3
 800b998:	f001 fb20 	bl	800cfdc <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b99c:	e084      	b.n	800baa8 <USBH_Process+0x4b8>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d017      	beq.n	800b9d8 <USBH_Process+0x3e8>
      {
        status = phost->pActiveClass->Requests(phost);
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b9ae:	691b      	ldr	r3, [r3, #16]
 800b9b0:	6878      	ldr	r0, [r7, #4]
 800b9b2:	4798      	blx	r3
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800b9b8:	7bbb      	ldrb	r3, [r7, #14]
 800b9ba:	b2db      	uxtb	r3, r3
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d103      	bne.n	800b9c8 <USBH_Process+0x3d8>
        {
          phost->gState = HOST_CLASS;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	220b      	movs	r2, #11
 800b9c4:	701a      	strb	r2, [r3, #0]
 800b9c6:	e00a      	b.n	800b9de <USBH_Process+0x3ee>
        }
        else if (status == USBH_FAIL)
 800b9c8:	7bbb      	ldrb	r3, [r7, #14]
 800b9ca:	b2db      	uxtb	r3, r3
 800b9cc:	2b02      	cmp	r3, #2
 800b9ce:	d106      	bne.n	800b9de <USBH_Process+0x3ee>
        {
          phost->gState = HOST_ABORT_STATE;
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	220d      	movs	r2, #13
 800b9d4:	701a      	strb	r2, [r3, #0]
 800b9d6:	e002      	b.n	800b9de <USBH_Process+0x3ee>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	220d      	movs	r2, #13
 800b9dc:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	2205      	movs	r2, #5
 800b9e2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	4619      	mov	r1, r3
 800b9f6:	f001 faf1 	bl	800cfdc <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800b9fa:	e055      	b.n	800baa8 <USBH_Process+0x4b8>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d04f      	beq.n	800baa6 <USBH_Process+0x4b6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba0c:	695b      	ldr	r3, [r3, #20]
 800ba0e:	6878      	ldr	r0, [r7, #4]
 800ba10:	4798      	blx	r3
      }
      break;
 800ba12:	e048      	b.n	800baa6 <USBH_Process+0x4b6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2200      	movs	r2, #0
 800ba18:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800ba1c:	6878      	ldr	r0, [r7, #4]
 800ba1e:	f7ff fcf7 	bl	800b410 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d009      	beq.n	800ba40 <USBH_Process+0x450>
      {
        phost->pActiveClass->DeInit(phost);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ba32:	68db      	ldr	r3, [r3, #12]
 800ba34:	6878      	ldr	r0, [r7, #4]
 800ba36:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d005      	beq.n	800ba56 <USBH_Process+0x466>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800ba50:	2105      	movs	r1, #5
 800ba52:	6878      	ldr	r0, [r7, #4]
 800ba54:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800ba5c:	b2db      	uxtb	r3, r3
 800ba5e:	2b01      	cmp	r3, #1
 800ba60:	d107      	bne.n	800ba72 <USBH_Process+0x482>
      {
        phost->device.is_ReEnumerated = 0U;
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	2200      	movs	r2, #0
 800ba66:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800ba6a:	6878      	ldr	r0, [r7, #4]
 800ba6c:	f7ff fdb0 	bl	800b5d0 <USBH_Start>
 800ba70:	e002      	b.n	800ba78 <USBH_Process+0x488>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        USBH_LL_Start(phost);
 800ba72:	6878      	ldr	r0, [r7, #4]
 800ba74:	f003 fda6 	bl	800f5c4 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	2201      	movs	r2, #1
 800ba7c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ba8c:	2200      	movs	r2, #0
 800ba8e:	4619      	mov	r1, r3
 800ba90:	f001 faa4 	bl	800cfdc <osMessagePut>
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800ba94:	e008      	b.n	800baa8 <USBH_Process+0x4b8>

    case HOST_ABORT_STATE:
    default :
      break;
 800ba96:	bf00      	nop
 800ba98:	e006      	b.n	800baa8 <USBH_Process+0x4b8>
      break;
 800ba9a:	bf00      	nop
 800ba9c:	e004      	b.n	800baa8 <USBH_Process+0x4b8>
      break;
 800ba9e:	bf00      	nop
 800baa0:	e002      	b.n	800baa8 <USBH_Process+0x4b8>
    break;
 800baa2:	bf00      	nop
 800baa4:	e000      	b.n	800baa8 <USBH_Process+0x4b8>
      break;
 800baa6:	bf00      	nop
  }
  return USBH_OK;
 800baa8:	2300      	movs	r3, #0
}
 800baaa:	4618      	mov	r0, r3
 800baac:	3710      	adds	r7, #16
 800baae:	46bd      	mov	sp, r7
 800bab0:	bd80      	pop	{r7, pc}
 800bab2:	bf00      	nop

0800bab4 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b088      	sub	sp, #32
 800bab8:	af04      	add	r7, sp, #16
 800baba:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800babc:	2301      	movs	r3, #1
 800babe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800bac0:	2301      	movs	r3, #1
 800bac2:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	785b      	ldrb	r3, [r3, #1]
 800bac8:	2b07      	cmp	r3, #7
 800baca:	f200 8208 	bhi.w	800bede <USBH_HandleEnum+0x42a>
 800bace:	a201      	add	r2, pc, #4	; (adr r2, 800bad4 <USBH_HandleEnum+0x20>)
 800bad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bad4:	0800baf5 	.word	0x0800baf5
 800bad8:	0800bbb3 	.word	0x0800bbb3
 800badc:	0800bc1d 	.word	0x0800bc1d
 800bae0:	0800bcab 	.word	0x0800bcab
 800bae4:	0800bd15 	.word	0x0800bd15
 800bae8:	0800bd85 	.word	0x0800bd85
 800baec:	0800be21 	.word	0x0800be21
 800baf0:	0800be9f 	.word	0x0800be9f
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800baf4:	2108      	movs	r1, #8
 800baf6:	6878      	ldr	r0, [r7, #4]
 800baf8:	f000 faea 	bl	800c0d0 <USBH_Get_DevDesc>
 800bafc:	4603      	mov	r3, r0
 800bafe:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bb00:	7bbb      	ldrb	r3, [r7, #14]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d130      	bne.n	800bb68 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2201      	movs	r2, #1
 800bb14:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	7919      	ldrb	r1, [r3, #4]
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bb20:	687b      	ldr	r3, [r7, #4]
 800bb22:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800bb26:	687a      	ldr	r2, [r7, #4]
 800bb28:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800bb2a:	b292      	uxth	r2, r2
 800bb2c:	9202      	str	r2, [sp, #8]
 800bb2e:	2200      	movs	r2, #0
 800bb30:	9201      	str	r2, [sp, #4]
 800bb32:	9300      	str	r3, [sp, #0]
 800bb34:	4603      	mov	r3, r0
 800bb36:	2280      	movs	r2, #128	; 0x80
 800bb38:	6878      	ldr	r0, [r7, #4]
 800bb3a:	f001 f903 	bl	800cd44 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	7959      	ldrb	r1, [r3, #5]
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800bb4e:	687a      	ldr	r2, [r7, #4]
 800bb50:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bb52:	b292      	uxth	r2, r2
 800bb54:	9202      	str	r2, [sp, #8]
 800bb56:	2200      	movs	r2, #0
 800bb58:	9201      	str	r2, [sp, #4]
 800bb5a:	9300      	str	r3, [sp, #0]
 800bb5c:	4603      	mov	r3, r0
 800bb5e:	2200      	movs	r2, #0
 800bb60:	6878      	ldr	r0, [r7, #4]
 800bb62:	f001 f8ef 	bl	800cd44 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800bb66:	e1bc      	b.n	800bee2 <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bb68:	7bbb      	ldrb	r3, [r7, #14]
 800bb6a:	2b03      	cmp	r3, #3
 800bb6c:	f040 81b9 	bne.w	800bee2 <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bb76:	3301      	adds	r3, #1
 800bb78:	b2da      	uxtb	r2, r3
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bb86:	2b03      	cmp	r3, #3
 800bb88:	d903      	bls.n	800bb92 <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	220d      	movs	r2, #13
 800bb8e:	701a      	strb	r2, [r3, #0]
      break;
 800bb90:	e1a7      	b.n	800bee2 <USBH_HandleEnum+0x42e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	795b      	ldrb	r3, [r3, #5]
 800bb96:	4619      	mov	r1, r3
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f001 f923 	bl	800cde4 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	791b      	ldrb	r3, [r3, #4]
 800bba2:	4619      	mov	r1, r3
 800bba4:	6878      	ldr	r0, [r7, #4]
 800bba6:	f001 f91d 	bl	800cde4 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2200      	movs	r2, #0
 800bbae:	701a      	strb	r2, [r3, #0]
      break;
 800bbb0:	e197      	b.n	800bee2 <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800bbb2:	2112      	movs	r1, #18
 800bbb4:	6878      	ldr	r0, [r7, #4]
 800bbb6:	f000 fa8b 	bl	800c0d0 <USBH_Get_DevDesc>
 800bbba:	4603      	mov	r3, r0
 800bbbc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bbbe:	7bbb      	ldrb	r3, [r7, #14]
 800bbc0:	2b00      	cmp	r3, #0
 800bbc2:	d103      	bne.n	800bbcc <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	2202      	movs	r2, #2
 800bbc8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bbca:	e18c      	b.n	800bee6 <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bbcc:	7bbb      	ldrb	r3, [r7, #14]
 800bbce:	2b03      	cmp	r3, #3
 800bbd0:	f040 8189 	bne.w	800bee6 <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bbda:	3301      	adds	r3, #1
 800bbdc:	b2da      	uxtb	r2, r3
 800bbde:	687b      	ldr	r3, [r7, #4]
 800bbe0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bbea:	2b03      	cmp	r3, #3
 800bbec:	d903      	bls.n	800bbf6 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	220d      	movs	r2, #13
 800bbf2:	701a      	strb	r2, [r3, #0]
      break;
 800bbf4:	e177      	b.n	800bee6 <USBH_HandleEnum+0x432>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	795b      	ldrb	r3, [r3, #5]
 800bbfa:	4619      	mov	r1, r3
 800bbfc:	6878      	ldr	r0, [r7, #4]
 800bbfe:	f001 f8f1 	bl	800cde4 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	791b      	ldrb	r3, [r3, #4]
 800bc06:	4619      	mov	r1, r3
 800bc08:	6878      	ldr	r0, [r7, #4]
 800bc0a:	f001 f8eb 	bl	800cde4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	2200      	movs	r2, #0
 800bc12:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2200      	movs	r2, #0
 800bc18:	701a      	strb	r2, [r3, #0]
      break;
 800bc1a:	e164      	b.n	800bee6 <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800bc1c:	2101      	movs	r1, #1
 800bc1e:	6878      	ldr	r0, [r7, #4]
 800bc20:	f000 fb02 	bl	800c228 <USBH_SetAddress>
 800bc24:	4603      	mov	r3, r0
 800bc26:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bc28:	7bbb      	ldrb	r3, [r7, #14]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d132      	bne.n	800bc94 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800bc2e:	2002      	movs	r0, #2
 800bc30:	f003 fe2d 	bl	800f88e <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	2201      	movs	r2, #1
 800bc38:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2203      	movs	r2, #3
 800bc40:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	7919      	ldrb	r1, [r3, #4]
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800bc52:	687a      	ldr	r2, [r7, #4]
 800bc54:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800bc56:	b292      	uxth	r2, r2
 800bc58:	9202      	str	r2, [sp, #8]
 800bc5a:	2200      	movs	r2, #0
 800bc5c:	9201      	str	r2, [sp, #4]
 800bc5e:	9300      	str	r3, [sp, #0]
 800bc60:	4603      	mov	r3, r0
 800bc62:	2280      	movs	r2, #128	; 0x80
 800bc64:	6878      	ldr	r0, [r7, #4]
 800bc66:	f001 f86d 	bl	800cd44 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	7959      	ldrb	r1, [r3, #5]
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800bc7a:	687a      	ldr	r2, [r7, #4]
 800bc7c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800bc7e:	b292      	uxth	r2, r2
 800bc80:	9202      	str	r2, [sp, #8]
 800bc82:	2200      	movs	r2, #0
 800bc84:	9201      	str	r2, [sp, #4]
 800bc86:	9300      	str	r3, [sp, #0]
 800bc88:	4603      	mov	r3, r0
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	6878      	ldr	r0, [r7, #4]
 800bc8e:	f001 f859 	bl	800cd44 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800bc92:	e12a      	b.n	800beea <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bc94:	7bbb      	ldrb	r3, [r7, #14]
 800bc96:	2b03      	cmp	r3, #3
 800bc98:	f040 8127 	bne.w	800beea <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	220d      	movs	r2, #13
 800bca0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2200      	movs	r2, #0
 800bca6:	705a      	strb	r2, [r3, #1]
      break;
 800bca8:	e11f      	b.n	800beea <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800bcaa:	2109      	movs	r1, #9
 800bcac:	6878      	ldr	r0, [r7, #4]
 800bcae:	f000 fa37 	bl	800c120 <USBH_Get_CfgDesc>
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bcb6:	7bbb      	ldrb	r3, [r7, #14]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d103      	bne.n	800bcc4 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	2204      	movs	r2, #4
 800bcc0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bcc2:	e114      	b.n	800beee <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bcc4:	7bbb      	ldrb	r3, [r7, #14]
 800bcc6:	2b03      	cmp	r3, #3
 800bcc8:	f040 8111 	bne.w	800beee <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bcd2:	3301      	adds	r3, #1
 800bcd4:	b2da      	uxtb	r2, r3
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bce2:	2b03      	cmp	r3, #3
 800bce4:	d903      	bls.n	800bcee <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	220d      	movs	r2, #13
 800bcea:	701a      	strb	r2, [r3, #0]
      break;
 800bcec:	e0ff      	b.n	800beee <USBH_HandleEnum+0x43a>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	795b      	ldrb	r3, [r3, #5]
 800bcf2:	4619      	mov	r1, r3
 800bcf4:	6878      	ldr	r0, [r7, #4]
 800bcf6:	f001 f875 	bl	800cde4 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	791b      	ldrb	r3, [r3, #4]
 800bcfe:	4619      	mov	r1, r3
 800bd00:	6878      	ldr	r0, [r7, #4]
 800bd02:	f001 f86f 	bl	800cde4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	2200      	movs	r2, #0
 800bd0a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2200      	movs	r2, #0
 800bd10:	701a      	strb	r2, [r3, #0]
      break;
 800bd12:	e0ec      	b.n	800beee <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800bd1a:	4619      	mov	r1, r3
 800bd1c:	6878      	ldr	r0, [r7, #4]
 800bd1e:	f000 f9ff 	bl	800c120 <USBH_Get_CfgDesc>
 800bd22:	4603      	mov	r3, r0
 800bd24:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800bd26:	7bbb      	ldrb	r3, [r7, #14]
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d103      	bne.n	800bd34 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	2205      	movs	r2, #5
 800bd30:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800bd32:	e0de      	b.n	800bef2 <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bd34:	7bbb      	ldrb	r3, [r7, #14]
 800bd36:	2b03      	cmp	r3, #3
 800bd38:	f040 80db 	bne.w	800bef2 <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bd42:	3301      	adds	r3, #1
 800bd44:	b2da      	uxtb	r2, r3
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800bd52:	2b03      	cmp	r3, #3
 800bd54:	d903      	bls.n	800bd5e <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	220d      	movs	r2, #13
 800bd5a:	701a      	strb	r2, [r3, #0]
      break;
 800bd5c:	e0c9      	b.n	800bef2 <USBH_HandleEnum+0x43e>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	795b      	ldrb	r3, [r3, #5]
 800bd62:	4619      	mov	r1, r3
 800bd64:	6878      	ldr	r0, [r7, #4]
 800bd66:	f001 f83d 	bl	800cde4 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	791b      	ldrb	r3, [r3, #4]
 800bd6e:	4619      	mov	r1, r3
 800bd70:	6878      	ldr	r0, [r7, #4]
 800bd72:	f001 f837 	bl	800cde4 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	2200      	movs	r2, #0
 800bd7a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	2200      	movs	r2, #0
 800bd80:	701a      	strb	r2, [r3, #0]
      break;
 800bd82:	e0b6      	b.n	800bef2 <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800bd8a:	2b00      	cmp	r3, #0
 800bd8c:	d036      	beq.n	800bdfc <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800bd9a:	23ff      	movs	r3, #255	; 0xff
 800bd9c:	6878      	ldr	r0, [r7, #4]
 800bd9e:	f000 f9e3 	bl	800c168 <USBH_Get_StringDesc>
 800bda2:	4603      	mov	r3, r0
 800bda4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bda6:	7bbb      	ldrb	r3, [r7, #14]
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d111      	bne.n	800bdd0 <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	2206      	movs	r2, #6
 800bdb0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	2205      	movs	r2, #5
 800bdb6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	4619      	mov	r1, r3
 800bdca:	f001 f907 	bl	800cfdc <osMessagePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800bdce:	e092      	b.n	800bef6 <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800bdd0:	7bbb      	ldrb	r3, [r7, #14]
 800bdd2:	2b03      	cmp	r3, #3
 800bdd4:	f040 808f 	bne.w	800bef6 <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	2206      	movs	r2, #6
 800bddc:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	2205      	movs	r2, #5
 800bde2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	4619      	mov	r1, r3
 800bdf6:	f001 f8f1 	bl	800cfdc <osMessagePut>
      break;
 800bdfa:	e07c      	b.n	800bef6 <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	2206      	movs	r2, #6
 800be00:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	2205      	movs	r2, #5
 800be06:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800be16:	2200      	movs	r2, #0
 800be18:	4619      	mov	r1, r3
 800be1a:	f001 f8df 	bl	800cfdc <osMessagePut>
      break;
 800be1e:	e06a      	b.n	800bef6 <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800be26:	2b00      	cmp	r3, #0
 800be28:	d027      	beq.n	800be7a <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800be36:	23ff      	movs	r3, #255	; 0xff
 800be38:	6878      	ldr	r0, [r7, #4]
 800be3a:	f000 f995 	bl	800c168 <USBH_Get_StringDesc>
 800be3e:	4603      	mov	r3, r0
 800be40:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800be42:	7bbb      	ldrb	r3, [r7, #14]
 800be44:	2b00      	cmp	r3, #0
 800be46:	d103      	bne.n	800be50 <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	2207      	movs	r2, #7
 800be4c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800be4e:	e054      	b.n	800befa <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800be50:	7bbb      	ldrb	r3, [r7, #14]
 800be52:	2b03      	cmp	r3, #3
 800be54:	d151      	bne.n	800befa <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800be56:	687b      	ldr	r3, [r7, #4]
 800be58:	2207      	movs	r2, #7
 800be5a:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	2205      	movs	r2, #5
 800be60:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800be70:	2200      	movs	r2, #0
 800be72:	4619      	mov	r1, r3
 800be74:	f001 f8b2 	bl	800cfdc <osMessagePut>
      break;
 800be78:	e03f      	b.n	800befa <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	2207      	movs	r2, #7
 800be7e:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2205      	movs	r2, #5
 800be84:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800be94:	2200      	movs	r2, #0
 800be96:	4619      	mov	r1, r3
 800be98:	f001 f8a0 	bl	800cfdc <osMessagePut>
      break;
 800be9c:	e02d      	b.n	800befa <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d017      	beq.n	800bed8 <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800beb4:	23ff      	movs	r3, #255	; 0xff
 800beb6:	6878      	ldr	r0, [r7, #4]
 800beb8:	f000 f956 	bl	800c168 <USBH_Get_StringDesc>
 800bebc:	4603      	mov	r3, r0
 800bebe:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800bec0:	7bbb      	ldrb	r3, [r7, #14]
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d102      	bne.n	800becc <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800bec6:	2300      	movs	r3, #0
 800bec8:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800beca:	e018      	b.n	800befe <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800becc:	7bbb      	ldrb	r3, [r7, #14]
 800bece:	2b03      	cmp	r3, #3
 800bed0:	d115      	bne.n	800befe <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 800bed2:	2300      	movs	r3, #0
 800bed4:	73fb      	strb	r3, [r7, #15]
      break;
 800bed6:	e012      	b.n	800befe <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 800bed8:	2300      	movs	r3, #0
 800beda:	73fb      	strb	r3, [r7, #15]
      break;
 800bedc:	e00f      	b.n	800befe <USBH_HandleEnum+0x44a>

    default:
      break;
 800bede:	bf00      	nop
 800bee0:	e00e      	b.n	800bf00 <USBH_HandleEnum+0x44c>
      break;
 800bee2:	bf00      	nop
 800bee4:	e00c      	b.n	800bf00 <USBH_HandleEnum+0x44c>
      break;
 800bee6:	bf00      	nop
 800bee8:	e00a      	b.n	800bf00 <USBH_HandleEnum+0x44c>
      break;
 800beea:	bf00      	nop
 800beec:	e008      	b.n	800bf00 <USBH_HandleEnum+0x44c>
      break;
 800beee:	bf00      	nop
 800bef0:	e006      	b.n	800bf00 <USBH_HandleEnum+0x44c>
      break;
 800bef2:	bf00      	nop
 800bef4:	e004      	b.n	800bf00 <USBH_HandleEnum+0x44c>
      break;
 800bef6:	bf00      	nop
 800bef8:	e002      	b.n	800bf00 <USBH_HandleEnum+0x44c>
      break;
 800befa:	bf00      	nop
 800befc:	e000      	b.n	800bf00 <USBH_HandleEnum+0x44c>
      break;
 800befe:	bf00      	nop
  }
  return Status;
 800bf00:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf02:	4618      	mov	r0, r3
 800bf04:	3710      	adds	r7, #16
 800bf06:	46bd      	mov	sp, r7
 800bf08:	bd80      	pop	{r7, pc}
 800bf0a:	bf00      	nop

0800bf0c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800bf0c:	b480      	push	{r7}
 800bf0e:	b083      	sub	sp, #12
 800bf10:	af00      	add	r7, sp, #0
 800bf12:	6078      	str	r0, [r7, #4]
 800bf14:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	683a      	ldr	r2, [r7, #0]
 800bf1a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800bf1e:	bf00      	nop
 800bf20:	370c      	adds	r7, #12
 800bf22:	46bd      	mov	sp, r7
 800bf24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf28:	4770      	bx	lr

0800bf2a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800bf2a:	b580      	push	{r7, lr}
 800bf2c:	b082      	sub	sp, #8
 800bf2e:	af00      	add	r7, sp, #0
 800bf30:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800bf32:	687b      	ldr	r3, [r7, #4]
 800bf34:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800bf38:	1c5a      	adds	r2, r3, #1
 800bf3a:	687b      	ldr	r3, [r7, #4]
 800bf3c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f000 f804 	bl	800bf4e <USBH_HandleSof>
}
 800bf46:	bf00      	nop
 800bf48:	3708      	adds	r7, #8
 800bf4a:	46bd      	mov	sp, r7
 800bf4c:	bd80      	pop	{r7, pc}

0800bf4e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800bf4e:	b580      	push	{r7, lr}
 800bf50:	b082      	sub	sp, #8
 800bf52:	af00      	add	r7, sp, #0
 800bf54:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	781b      	ldrb	r3, [r3, #0]
 800bf5a:	b2db      	uxtb	r3, r3
 800bf5c:	2b0b      	cmp	r3, #11
 800bf5e:	d10a      	bne.n	800bf76 <USBH_HandleSof+0x28>
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d005      	beq.n	800bf76 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800bf70:	699b      	ldr	r3, [r3, #24]
 800bf72:	6878      	ldr	r0, [r7, #4]
 800bf74:	4798      	blx	r3
  }
}
 800bf76:	bf00      	nop
 800bf78:	3708      	adds	r7, #8
 800bf7a:	46bd      	mov	sp, r7
 800bf7c:	bd80      	pop	{r7, pc}

0800bf7e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800bf7e:	b580      	push	{r7, lr}
 800bf80:	b082      	sub	sp, #8
 800bf82:	af00      	add	r7, sp, #0
 800bf84:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	2201      	movs	r2, #1
 800bf8a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	2201      	movs	r2, #1
 800bf92:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	f001 f819 	bl	800cfdc <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800bfaa:	bf00      	nop
}
 800bfac:	3708      	adds	r7, #8
 800bfae:	46bd      	mov	sp, r7
 800bfb0:	bd80      	pop	{r7, pc}

0800bfb2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800bfb2:	b480      	push	{r7}
 800bfb4:	b083      	sub	sp, #12
 800bfb6:	af00      	add	r7, sp, #0
 800bfb8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	2200      	movs	r2, #0
 800bfbe:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800bfc2:	bf00      	nop
}
 800bfc4:	370c      	adds	r7, #12
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfcc:	4770      	bx	lr

0800bfce <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800bfce:	b580      	push	{r7, lr}
 800bfd0:	b082      	sub	sp, #8
 800bfd2:	af00      	add	r7, sp, #0
 800bfd4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	2201      	movs	r2, #1
 800bfda:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	2200      	movs	r2, #0
 800bfe2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	2200      	movs	r2, #0
 800bfea:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	2201      	movs	r2, #1
 800bff2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c002:	2200      	movs	r2, #0
 800c004:	4619      	mov	r1, r3
 800c006:	f000 ffe9 	bl	800cfdc <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800c00a:	2300      	movs	r3, #0
}
 800c00c:	4618      	mov	r0, r3
 800c00e:	3708      	adds	r7, #8
 800c010:	46bd      	mov	sp, r7
 800c012:	bd80      	pop	{r7, pc}

0800c014 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800c014:	b580      	push	{r7, lr}
 800c016:	b082      	sub	sp, #8
 800c018:	af00      	add	r7, sp, #0
 800c01a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800c01c:	687b      	ldr	r3, [r7, #4]
 800c01e:	2201      	movs	r2, #1
 800c020:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	2200      	movs	r2, #0
 800c028:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	2200      	movs	r2, #0
 800c030:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800c034:	6878      	ldr	r0, [r7, #4]
 800c036:	f003 fae0 	bl	800f5fa <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	791b      	ldrb	r3, [r3, #4]
 800c03e:	4619      	mov	r1, r3
 800c040:	6878      	ldr	r0, [r7, #4]
 800c042:	f000 fecf 	bl	800cde4 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	795b      	ldrb	r3, [r3, #5]
 800c04a:	4619      	mov	r1, r3
 800c04c:	6878      	ldr	r0, [r7, #4]
 800c04e:	f000 fec9 	bl	800cde4 <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	2201      	movs	r2, #1
 800c056:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c05a:	687b      	ldr	r3, [r7, #4]
 800c05c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c066:	2200      	movs	r2, #0
 800c068:	4619      	mov	r1, r3
 800c06a:	f000 ffb7 	bl	800cfdc <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800c06e:	2300      	movs	r3, #0
}
 800c070:	4618      	mov	r0, r3
 800c072:	3708      	adds	r7, #8
 800c074:	46bd      	mov	sp, r7
 800c076:	bd80      	pop	{r7, pc}

0800c078 <USBH_Process_OS>:
  * @retval None
  */

#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 800c078:	b580      	push	{r7, lr}
 800c07a:	b086      	sub	sp, #24
 800c07c:	af00      	add	r7, sp, #0
 800c07e:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	f8d3 13d8 	ldr.w	r1, [r3, #984]	; 0x3d8
 800c086:	f107 030c 	add.w	r3, r7, #12
 800c08a:	f04f 32ff 	mov.w	r2, #4294967295
 800c08e:	4618      	mov	r0, r3
 800c090:	f000 ffe4 	bl	800d05c <osMessageGet>
    if (event.status == osEventMessage)
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	2b10      	cmp	r3, #16
 800c098:	d1f2      	bne.n	800c080 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 800c09a:	6878      	ldr	r0, [r7, #4]
 800c09c:	f7ff faa8 	bl	800b5f0 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 800c0a0:	e7ee      	b.n	800c080 <USBH_Process_OS+0x8>

0800c0a2 <USBH_LL_NotifyURBChange>:
*         Notify URB state Change
* @param  phost: Host handle
* @retval USBH Status
*/
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 800c0a2:	b580      	push	{r7, lr}
 800c0a4:	b082      	sub	sp, #8
 800c0a6:	af00      	add	r7, sp, #0
 800c0a8:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	2201      	movs	r2, #1
 800c0ae:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c0b2:	687b      	ldr	r3, [r7, #4]
 800c0b4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c0be:	2200      	movs	r2, #0
 800c0c0:	4619      	mov	r1, r3
 800c0c2:	f000 ff8b 	bl	800cfdc <osMessagePut>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif

  return USBH_OK;
 800c0c6:	2300      	movs	r3, #0
}
 800c0c8:	4618      	mov	r0, r3
 800c0ca:	3708      	adds	r7, #8
 800c0cc:	46bd      	mov	sp, r7
 800c0ce:	bd80      	pop	{r7, pc}

0800c0d0 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800c0d0:	b580      	push	{r7, lr}
 800c0d2:	b086      	sub	sp, #24
 800c0d4:	af02      	add	r7, sp, #8
 800c0d6:	6078      	str	r0, [r7, #4]
 800c0d8:	460b      	mov	r3, r1
 800c0da:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800c0e2:	78fb      	ldrb	r3, [r7, #3]
 800c0e4:	b29b      	uxth	r3, r3
 800c0e6:	9300      	str	r3, [sp, #0]
 800c0e8:	4613      	mov	r3, r2
 800c0ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c0ee:	2100      	movs	r1, #0
 800c0f0:	6878      	ldr	r0, [r7, #4]
 800c0f2:	f000 f864 	bl	800c1be <USBH_GetDescriptor>
 800c0f6:	4603      	mov	r3, r0
 800c0f8:	73fb      	strb	r3, [r7, #15]
 800c0fa:	7bfb      	ldrb	r3, [r7, #15]
 800c0fc:	2b00      	cmp	r3, #0
 800c0fe:	d10a      	bne.n	800c116 <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	f203 3026 	addw	r0, r3, #806	; 0x326
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c10c:	78fa      	ldrb	r2, [r7, #3]
 800c10e:	b292      	uxth	r2, r2
 800c110:	4619      	mov	r1, r3
 800c112:	f000 f918 	bl	800c346 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800c116:	7bfb      	ldrb	r3, [r7, #15]
}
 800c118:	4618      	mov	r0, r3
 800c11a:	3710      	adds	r7, #16
 800c11c:	46bd      	mov	sp, r7
 800c11e:	bd80      	pop	{r7, pc}

0800c120 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800c120:	b580      	push	{r7, lr}
 800c122:	b086      	sub	sp, #24
 800c124:	af02      	add	r7, sp, #8
 800c126:	6078      	str	r0, [r7, #4]
 800c128:	460b      	mov	r3, r1
 800c12a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	331c      	adds	r3, #28
 800c130:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800c132:	887b      	ldrh	r3, [r7, #2]
 800c134:	9300      	str	r3, [sp, #0]
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c13c:	2100      	movs	r1, #0
 800c13e:	6878      	ldr	r0, [r7, #4]
 800c140:	f000 f83d 	bl	800c1be <USBH_GetDescriptor>
 800c144:	4603      	mov	r3, r0
 800c146:	72fb      	strb	r3, [r7, #11]
 800c148:	7afb      	ldrb	r3, [r7, #11]
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d107      	bne.n	800c15e <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800c154:	887a      	ldrh	r2, [r7, #2]
 800c156:	68f9      	ldr	r1, [r7, #12]
 800c158:	4618      	mov	r0, r3
 800c15a:	f000 f964 	bl	800c426 <USBH_ParseCfgDesc>
  }

  return status;
 800c15e:	7afb      	ldrb	r3, [r7, #11]
}
 800c160:	4618      	mov	r0, r3
 800c162:	3710      	adds	r7, #16
 800c164:	46bd      	mov	sp, r7
 800c166:	bd80      	pop	{r7, pc}

0800c168 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	b088      	sub	sp, #32
 800c16c:	af02      	add	r7, sp, #8
 800c16e:	60f8      	str	r0, [r7, #12]
 800c170:	607a      	str	r2, [r7, #4]
 800c172:	461a      	mov	r2, r3
 800c174:	460b      	mov	r3, r1
 800c176:	72fb      	strb	r3, [r7, #11]
 800c178:	4613      	mov	r3, r2
 800c17a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800c17c:	7afb      	ldrb	r3, [r7, #11]
 800c17e:	b29b      	uxth	r3, r3
 800c180:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800c184:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800c18c:	893b      	ldrh	r3, [r7, #8]
 800c18e:	9300      	str	r3, [sp, #0]
 800c190:	460b      	mov	r3, r1
 800c192:	2100      	movs	r1, #0
 800c194:	68f8      	ldr	r0, [r7, #12]
 800c196:	f000 f812 	bl	800c1be <USBH_GetDescriptor>
 800c19a:	4603      	mov	r3, r0
 800c19c:	75fb      	strb	r3, [r7, #23]
 800c19e:	7dfb      	ldrb	r3, [r7, #23]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d107      	bne.n	800c1b4 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800c1aa:	893a      	ldrh	r2, [r7, #8]
 800c1ac:	6879      	ldr	r1, [r7, #4]
 800c1ae:	4618      	mov	r0, r3
 800c1b0:	f000 fa37 	bl	800c622 <USBH_ParseStringDesc>
  }

  return status;
 800c1b4:	7dfb      	ldrb	r3, [r7, #23]
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	3718      	adds	r7, #24
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	bd80      	pop	{r7, pc}

0800c1be <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800c1be:	b580      	push	{r7, lr}
 800c1c0:	b084      	sub	sp, #16
 800c1c2:	af00      	add	r7, sp, #0
 800c1c4:	60f8      	str	r0, [r7, #12]
 800c1c6:	607b      	str	r3, [r7, #4]
 800c1c8:	460b      	mov	r3, r1
 800c1ca:	72fb      	strb	r3, [r7, #11]
 800c1cc:	4613      	mov	r3, r2
 800c1ce:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	789b      	ldrb	r3, [r3, #2]
 800c1d4:	2b01      	cmp	r3, #1
 800c1d6:	d11c      	bne.n	800c212 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800c1d8:	7afb      	ldrb	r3, [r7, #11]
 800c1da:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c1de:	b2da      	uxtb	r2, r3
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	2206      	movs	r2, #6
 800c1e8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	893a      	ldrh	r2, [r7, #8]
 800c1ee:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800c1f0:	893b      	ldrh	r3, [r7, #8]
 800c1f2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800c1f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c1fa:	d104      	bne.n	800c206 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	f240 4209 	movw	r2, #1033	; 0x409
 800c202:	829a      	strh	r2, [r3, #20]
 800c204:	e002      	b.n	800c20c <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	2200      	movs	r2, #0
 800c20a:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	8b3a      	ldrh	r2, [r7, #24]
 800c210:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800c212:	8b3b      	ldrh	r3, [r7, #24]
 800c214:	461a      	mov	r2, r3
 800c216:	6879      	ldr	r1, [r7, #4]
 800c218:	68f8      	ldr	r0, [r7, #12]
 800c21a:	f000 fa50 	bl	800c6be <USBH_CtlReq>
 800c21e:	4603      	mov	r3, r0
}
 800c220:	4618      	mov	r0, r3
 800c222:	3710      	adds	r7, #16
 800c224:	46bd      	mov	sp, r7
 800c226:	bd80      	pop	{r7, pc}

0800c228 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b082      	sub	sp, #8
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
 800c230:	460b      	mov	r3, r1
 800c232:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	789b      	ldrb	r3, [r3, #2]
 800c238:	2b01      	cmp	r3, #1
 800c23a:	d10f      	bne.n	800c25c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	2200      	movs	r2, #0
 800c240:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	2205      	movs	r2, #5
 800c246:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800c248:	78fb      	ldrb	r3, [r7, #3]
 800c24a:	b29a      	uxth	r2, r3
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	2200      	movs	r2, #0
 800c254:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	2200      	movs	r2, #0
 800c25a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800c25c:	2200      	movs	r2, #0
 800c25e:	2100      	movs	r1, #0
 800c260:	6878      	ldr	r0, [r7, #4]
 800c262:	f000 fa2c 	bl	800c6be <USBH_CtlReq>
 800c266:	4603      	mov	r3, r0
}
 800c268:	4618      	mov	r0, r3
 800c26a:	3708      	adds	r7, #8
 800c26c:	46bd      	mov	sp, r7
 800c26e:	bd80      	pop	{r7, pc}

0800c270 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b082      	sub	sp, #8
 800c274:	af00      	add	r7, sp, #0
 800c276:	6078      	str	r0, [r7, #4]
 800c278:	460b      	mov	r3, r1
 800c27a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	789b      	ldrb	r3, [r3, #2]
 800c280:	2b01      	cmp	r3, #1
 800c282:	d10e      	bne.n	800c2a2 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	2200      	movs	r2, #0
 800c288:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	2209      	movs	r2, #9
 800c28e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	887a      	ldrh	r2, [r7, #2]
 800c294:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	2200      	movs	r2, #0
 800c29a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	2200      	movs	r2, #0
 800c2a0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	2100      	movs	r1, #0
 800c2a6:	6878      	ldr	r0, [r7, #4]
 800c2a8:	f000 fa09 	bl	800c6be <USBH_CtlReq>
 800c2ac:	4603      	mov	r3, r0
}
 800c2ae:	4618      	mov	r0, r3
 800c2b0:	3708      	adds	r7, #8
 800c2b2:	46bd      	mov	sp, r7
 800c2b4:	bd80      	pop	{r7, pc}

0800c2b6 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800c2b6:	b580      	push	{r7, lr}
 800c2b8:	b082      	sub	sp, #8
 800c2ba:	af00      	add	r7, sp, #0
 800c2bc:	6078      	str	r0, [r7, #4]
 800c2be:	460b      	mov	r3, r1
 800c2c0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	789b      	ldrb	r3, [r3, #2]
 800c2c6:	2b01      	cmp	r3, #1
 800c2c8:	d10f      	bne.n	800c2ea <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2200      	movs	r2, #0
 800c2ce:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	2203      	movs	r2, #3
 800c2d4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800c2d6:	78fb      	ldrb	r3, [r7, #3]
 800c2d8:	b29a      	uxth	r2, r3
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800c2ea:	2200      	movs	r2, #0
 800c2ec:	2100      	movs	r1, #0
 800c2ee:	6878      	ldr	r0, [r7, #4]
 800c2f0:	f000 f9e5 	bl	800c6be <USBH_CtlReq>
 800c2f4:	4603      	mov	r3, r0
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	3708      	adds	r7, #8
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}

0800c2fe <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800c2fe:	b580      	push	{r7, lr}
 800c300:	b082      	sub	sp, #8
 800c302:	af00      	add	r7, sp, #0
 800c304:	6078      	str	r0, [r7, #4]
 800c306:	460b      	mov	r3, r1
 800c308:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800c30a:	687b      	ldr	r3, [r7, #4]
 800c30c:	789b      	ldrb	r3, [r3, #2]
 800c30e:	2b01      	cmp	r3, #1
 800c310:	d10f      	bne.n	800c332 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800c312:	687b      	ldr	r3, [r7, #4]
 800c314:	2202      	movs	r2, #2
 800c316:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	2201      	movs	r2, #1
 800c31c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	2200      	movs	r2, #0
 800c322:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800c324:	78fb      	ldrb	r3, [r7, #3]
 800c326:	b29a      	uxth	r2, r3
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	2200      	movs	r2, #0
 800c330:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800c332:	2200      	movs	r2, #0
 800c334:	2100      	movs	r1, #0
 800c336:	6878      	ldr	r0, [r7, #4]
 800c338:	f000 f9c1 	bl	800c6be <USBH_CtlReq>
 800c33c:	4603      	mov	r3, r0
}
 800c33e:	4618      	mov	r0, r3
 800c340:	3708      	adds	r7, #8
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}

0800c346 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800c346:	b480      	push	{r7}
 800c348:	b085      	sub	sp, #20
 800c34a:	af00      	add	r7, sp, #0
 800c34c:	60f8      	str	r0, [r7, #12]
 800c34e:	60b9      	str	r1, [r7, #8]
 800c350:	4613      	mov	r3, r2
 800c352:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	781a      	ldrb	r2, [r3, #0]
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800c35c:	68bb      	ldr	r3, [r7, #8]
 800c35e:	785a      	ldrb	r2, [r3, #1]
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800c364:	68bb      	ldr	r3, [r7, #8]
 800c366:	3302      	adds	r3, #2
 800c368:	781b      	ldrb	r3, [r3, #0]
 800c36a:	b29a      	uxth	r2, r3
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	3303      	adds	r3, #3
 800c370:	781b      	ldrb	r3, [r3, #0]
 800c372:	b29b      	uxth	r3, r3
 800c374:	021b      	lsls	r3, r3, #8
 800c376:	b29b      	uxth	r3, r3
 800c378:	4313      	orrs	r3, r2
 800c37a:	b29a      	uxth	r2, r3
 800c37c:	68fb      	ldr	r3, [r7, #12]
 800c37e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	791a      	ldrb	r2, [r3, #4]
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800c388:	68bb      	ldr	r3, [r7, #8]
 800c38a:	795a      	ldrb	r2, [r3, #5]
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800c390:	68bb      	ldr	r3, [r7, #8]
 800c392:	799a      	ldrb	r2, [r3, #6]
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800c398:	68bb      	ldr	r3, [r7, #8]
 800c39a:	79da      	ldrb	r2, [r3, #7]
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800c3a0:	88fb      	ldrh	r3, [r7, #6]
 800c3a2:	2b08      	cmp	r3, #8
 800c3a4:	d939      	bls.n	800c41a <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800c3a6:	68bb      	ldr	r3, [r7, #8]
 800c3a8:	3308      	adds	r3, #8
 800c3aa:	781b      	ldrb	r3, [r3, #0]
 800c3ac:	b29a      	uxth	r2, r3
 800c3ae:	68bb      	ldr	r3, [r7, #8]
 800c3b0:	3309      	adds	r3, #9
 800c3b2:	781b      	ldrb	r3, [r3, #0]
 800c3b4:	b29b      	uxth	r3, r3
 800c3b6:	021b      	lsls	r3, r3, #8
 800c3b8:	b29b      	uxth	r3, r3
 800c3ba:	4313      	orrs	r3, r2
 800c3bc:	b29a      	uxth	r2, r3
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800c3c2:	68bb      	ldr	r3, [r7, #8]
 800c3c4:	330a      	adds	r3, #10
 800c3c6:	781b      	ldrb	r3, [r3, #0]
 800c3c8:	b29a      	uxth	r2, r3
 800c3ca:	68bb      	ldr	r3, [r7, #8]
 800c3cc:	330b      	adds	r3, #11
 800c3ce:	781b      	ldrb	r3, [r3, #0]
 800c3d0:	b29b      	uxth	r3, r3
 800c3d2:	021b      	lsls	r3, r3, #8
 800c3d4:	b29b      	uxth	r3, r3
 800c3d6:	4313      	orrs	r3, r2
 800c3d8:	b29a      	uxth	r2, r3
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800c3de:	68bb      	ldr	r3, [r7, #8]
 800c3e0:	330c      	adds	r3, #12
 800c3e2:	781b      	ldrb	r3, [r3, #0]
 800c3e4:	b29a      	uxth	r2, r3
 800c3e6:	68bb      	ldr	r3, [r7, #8]
 800c3e8:	330d      	adds	r3, #13
 800c3ea:	781b      	ldrb	r3, [r3, #0]
 800c3ec:	b29b      	uxth	r3, r3
 800c3ee:	021b      	lsls	r3, r3, #8
 800c3f0:	b29b      	uxth	r3, r3
 800c3f2:	4313      	orrs	r3, r2
 800c3f4:	b29a      	uxth	r2, r3
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	7b9a      	ldrb	r2, [r3, #14]
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800c402:	68bb      	ldr	r3, [r7, #8]
 800c404:	7bda      	ldrb	r2, [r3, #15]
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800c40a:	68bb      	ldr	r3, [r7, #8]
 800c40c:	7c1a      	ldrb	r2, [r3, #16]
 800c40e:	68fb      	ldr	r3, [r7, #12]
 800c410:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800c412:	68bb      	ldr	r3, [r7, #8]
 800c414:	7c5a      	ldrb	r2, [r3, #17]
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	745a      	strb	r2, [r3, #17]
  }
}
 800c41a:	bf00      	nop
 800c41c:	3714      	adds	r7, #20
 800c41e:	46bd      	mov	sp, r7
 800c420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c424:	4770      	bx	lr

0800c426 <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800c426:	b580      	push	{r7, lr}
 800c428:	b08a      	sub	sp, #40	; 0x28
 800c42a:	af00      	add	r7, sp, #0
 800c42c:	60f8      	str	r0, [r7, #12]
 800c42e:	60b9      	str	r1, [r7, #8]
 800c430:	4613      	mov	r3, r2
 800c432:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800c434:	68bb      	ldr	r3, [r7, #8]
 800c436:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800c438:	2300      	movs	r3, #0
 800c43a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800c43e:	2300      	movs	r3, #0
 800c440:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800c444:	68bb      	ldr	r3, [r7, #8]
 800c446:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800c448:	68bb      	ldr	r3, [r7, #8]
 800c44a:	781a      	ldrb	r2, [r3, #0]
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800c450:	68bb      	ldr	r3, [r7, #8]
 800c452:	785a      	ldrb	r2, [r3, #1]
 800c454:	68fb      	ldr	r3, [r7, #12]
 800c456:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800c458:	68bb      	ldr	r3, [r7, #8]
 800c45a:	3302      	adds	r3, #2
 800c45c:	781b      	ldrb	r3, [r3, #0]
 800c45e:	b29a      	uxth	r2, r3
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	3303      	adds	r3, #3
 800c464:	781b      	ldrb	r3, [r3, #0]
 800c466:	b29b      	uxth	r3, r3
 800c468:	021b      	lsls	r3, r3, #8
 800c46a:	b29b      	uxth	r3, r3
 800c46c:	4313      	orrs	r3, r2
 800c46e:	b29a      	uxth	r2, r3
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	791a      	ldrb	r2, [r3, #4]
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800c47c:	68bb      	ldr	r3, [r7, #8]
 800c47e:	795a      	ldrb	r2, [r3, #5]
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800c484:	68bb      	ldr	r3, [r7, #8]
 800c486:	799a      	ldrb	r2, [r3, #6]
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800c48c:	68bb      	ldr	r3, [r7, #8]
 800c48e:	79da      	ldrb	r2, [r3, #7]
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800c494:	68bb      	ldr	r3, [r7, #8]
 800c496:	7a1a      	ldrb	r2, [r3, #8]
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800c49c:	88fb      	ldrh	r3, [r7, #6]
 800c49e:	2b09      	cmp	r3, #9
 800c4a0:	d95f      	bls.n	800c562 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800c4a2:	2309      	movs	r3, #9
 800c4a4:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c4aa:	e051      	b.n	800c550 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c4ac:	f107 0316 	add.w	r3, r7, #22
 800c4b0:	4619      	mov	r1, r3
 800c4b2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c4b4:	f000 f8e8 	bl	800c688 <USBH_GetNextDesc>
 800c4b8:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800c4ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4bc:	785b      	ldrb	r3, [r3, #1]
 800c4be:	2b04      	cmp	r3, #4
 800c4c0:	d146      	bne.n	800c550 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800c4c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c4c6:	221a      	movs	r2, #26
 800c4c8:	fb02 f303 	mul.w	r3, r2, r3
 800c4cc:	3308      	adds	r3, #8
 800c4ce:	68fa      	ldr	r2, [r7, #12]
 800c4d0:	4413      	add	r3, r2
 800c4d2:	3302      	adds	r3, #2
 800c4d4:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800c4d6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c4d8:	69f8      	ldr	r0, [r7, #28]
 800c4da:	f000 f846 	bl	800c56a <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800c4de:	2300      	movs	r3, #0
 800c4e0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800c4e4:	2300      	movs	r3, #0
 800c4e6:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c4e8:	e022      	b.n	800c530 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800c4ea:	f107 0316 	add.w	r3, r7, #22
 800c4ee:	4619      	mov	r1, r3
 800c4f0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800c4f2:	f000 f8c9 	bl	800c688 <USBH_GetNextDesc>
 800c4f6:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800c4f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c4fa:	785b      	ldrb	r3, [r3, #1]
 800c4fc:	2b05      	cmp	r3, #5
 800c4fe:	d117      	bne.n	800c530 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800c500:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c504:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800c508:	3201      	adds	r2, #1
 800c50a:	00d2      	lsls	r2, r2, #3
 800c50c:	211a      	movs	r1, #26
 800c50e:	fb01 f303 	mul.w	r3, r1, r3
 800c512:	4413      	add	r3, r2
 800c514:	3308      	adds	r3, #8
 800c516:	68fa      	ldr	r2, [r7, #12]
 800c518:	4413      	add	r3, r2
 800c51a:	3304      	adds	r3, #4
 800c51c:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800c51e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c520:	69b8      	ldr	r0, [r7, #24]
 800c522:	f000 f851 	bl	800c5c8 <USBH_ParseEPDesc>
            ep_ix++;
 800c526:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800c52a:	3301      	adds	r3, #1
 800c52c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800c530:	69fb      	ldr	r3, [r7, #28]
 800c532:	791b      	ldrb	r3, [r3, #4]
 800c534:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800c538:	429a      	cmp	r2, r3
 800c53a:	d204      	bcs.n	800c546 <USBH_ParseCfgDesc+0x120>
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	885a      	ldrh	r2, [r3, #2]
 800c540:	8afb      	ldrh	r3, [r7, #22]
 800c542:	429a      	cmp	r2, r3
 800c544:	d8d1      	bhi.n	800c4ea <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800c546:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c54a:	3301      	adds	r3, #1
 800c54c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800c550:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800c554:	2b01      	cmp	r3, #1
 800c556:	d804      	bhi.n	800c562 <USBH_ParseCfgDesc+0x13c>
 800c558:	68fb      	ldr	r3, [r7, #12]
 800c55a:	885a      	ldrh	r2, [r3, #2]
 800c55c:	8afb      	ldrh	r3, [r7, #22]
 800c55e:	429a      	cmp	r2, r3
 800c560:	d8a4      	bhi.n	800c4ac <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800c562:	bf00      	nop
 800c564:	3728      	adds	r7, #40	; 0x28
 800c566:	46bd      	mov	sp, r7
 800c568:	bd80      	pop	{r7, pc}

0800c56a <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800c56a:	b480      	push	{r7}
 800c56c:	b083      	sub	sp, #12
 800c56e:	af00      	add	r7, sp, #0
 800c570:	6078      	str	r0, [r7, #4]
 800c572:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800c574:	683b      	ldr	r3, [r7, #0]
 800c576:	781a      	ldrb	r2, [r3, #0]
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800c57c:	683b      	ldr	r3, [r7, #0]
 800c57e:	785a      	ldrb	r2, [r3, #1]
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	789a      	ldrb	r2, [r3, #2]
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800c58c:	683b      	ldr	r3, [r7, #0]
 800c58e:	78da      	ldrb	r2, [r3, #3]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800c594:	683b      	ldr	r3, [r7, #0]
 800c596:	791a      	ldrb	r2, [r3, #4]
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	795a      	ldrb	r2, [r3, #5]
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800c5a4:	683b      	ldr	r3, [r7, #0]
 800c5a6:	799a      	ldrb	r2, [r3, #6]
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	79da      	ldrb	r2, [r3, #7]
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800c5b4:	683b      	ldr	r3, [r7, #0]
 800c5b6:	7a1a      	ldrb	r2, [r3, #8]
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	721a      	strb	r2, [r3, #8]
}
 800c5bc:	bf00      	nop
 800c5be:	370c      	adds	r7, #12
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c6:	4770      	bx	lr

0800c5c8 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b083      	sub	sp, #12
 800c5cc:	af00      	add	r7, sp, #0
 800c5ce:	6078      	str	r0, [r7, #4]
 800c5d0:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800c5d2:	683b      	ldr	r3, [r7, #0]
 800c5d4:	781a      	ldrb	r2, [r3, #0]
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800c5da:	683b      	ldr	r3, [r7, #0]
 800c5dc:	785a      	ldrb	r2, [r3, #1]
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	789a      	ldrb	r2, [r3, #2]
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	78da      	ldrb	r2, [r3, #3]
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800c5f2:	683b      	ldr	r3, [r7, #0]
 800c5f4:	3304      	adds	r3, #4
 800c5f6:	781b      	ldrb	r3, [r3, #0]
 800c5f8:	b29a      	uxth	r2, r3
 800c5fa:	683b      	ldr	r3, [r7, #0]
 800c5fc:	3305      	adds	r3, #5
 800c5fe:	781b      	ldrb	r3, [r3, #0]
 800c600:	b29b      	uxth	r3, r3
 800c602:	021b      	lsls	r3, r3, #8
 800c604:	b29b      	uxth	r3, r3
 800c606:	4313      	orrs	r3, r2
 800c608:	b29a      	uxth	r2, r3
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800c60e:	683b      	ldr	r3, [r7, #0]
 800c610:	799a      	ldrb	r2, [r3, #6]
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	719a      	strb	r2, [r3, #6]
}
 800c616:	bf00      	nop
 800c618:	370c      	adds	r7, #12
 800c61a:	46bd      	mov	sp, r7
 800c61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c620:	4770      	bx	lr

0800c622 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800c622:	b480      	push	{r7}
 800c624:	b087      	sub	sp, #28
 800c626:	af00      	add	r7, sp, #0
 800c628:	60f8      	str	r0, [r7, #12]
 800c62a:	60b9      	str	r1, [r7, #8]
 800c62c:	4613      	mov	r3, r2
 800c62e:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	3301      	adds	r3, #1
 800c634:	781b      	ldrb	r3, [r3, #0]
 800c636:	2b03      	cmp	r3, #3
 800c638:	d120      	bne.n	800c67c <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800c63a:	68fb      	ldr	r3, [r7, #12]
 800c63c:	781b      	ldrb	r3, [r3, #0]
 800c63e:	1e9a      	subs	r2, r3, #2
 800c640:	88fb      	ldrh	r3, [r7, #6]
 800c642:	4293      	cmp	r3, r2
 800c644:	bf28      	it	cs
 800c646:	4613      	movcs	r3, r2
 800c648:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800c64a:	68fb      	ldr	r3, [r7, #12]
 800c64c:	3302      	adds	r3, #2
 800c64e:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800c650:	2300      	movs	r3, #0
 800c652:	82fb      	strh	r3, [r7, #22]
 800c654:	e00b      	b.n	800c66e <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800c656:	8afb      	ldrh	r3, [r7, #22]
 800c658:	68fa      	ldr	r2, [r7, #12]
 800c65a:	4413      	add	r3, r2
 800c65c:	781a      	ldrb	r2, [r3, #0]
 800c65e:	68bb      	ldr	r3, [r7, #8]
 800c660:	701a      	strb	r2, [r3, #0]
      pdest++;
 800c662:	68bb      	ldr	r3, [r7, #8]
 800c664:	3301      	adds	r3, #1
 800c666:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800c668:	8afb      	ldrh	r3, [r7, #22]
 800c66a:	3302      	adds	r3, #2
 800c66c:	82fb      	strh	r3, [r7, #22]
 800c66e:	8afa      	ldrh	r2, [r7, #22]
 800c670:	8abb      	ldrh	r3, [r7, #20]
 800c672:	429a      	cmp	r2, r3
 800c674:	d3ef      	bcc.n	800c656 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800c676:	68bb      	ldr	r3, [r7, #8]
 800c678:	2200      	movs	r2, #0
 800c67a:	701a      	strb	r2, [r3, #0]
  }
}
 800c67c:	bf00      	nop
 800c67e:	371c      	adds	r7, #28
 800c680:	46bd      	mov	sp, r7
 800c682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c686:	4770      	bx	lr

0800c688 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800c688:	b480      	push	{r7}
 800c68a:	b085      	sub	sp, #20
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
 800c690:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800c692:	683b      	ldr	r3, [r7, #0]
 800c694:	881a      	ldrh	r2, [r3, #0]
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	781b      	ldrb	r3, [r3, #0]
 800c69a:	b29b      	uxth	r3, r3
 800c69c:	4413      	add	r3, r2
 800c69e:	b29a      	uxth	r2, r3
 800c6a0:	683b      	ldr	r3, [r7, #0]
 800c6a2:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	781b      	ldrb	r3, [r3, #0]
 800c6a8:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800c6aa:	687b      	ldr	r3, [r7, #4]
 800c6ac:	4413      	add	r3, r2
 800c6ae:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c6b0:	68fb      	ldr	r3, [r7, #12]
}
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	3714      	adds	r7, #20
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6bc:	4770      	bx	lr

0800c6be <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800c6be:	b580      	push	{r7, lr}
 800c6c0:	b086      	sub	sp, #24
 800c6c2:	af00      	add	r7, sp, #0
 800c6c4:	60f8      	str	r0, [r7, #12]
 800c6c6:	60b9      	str	r1, [r7, #8]
 800c6c8:	4613      	mov	r3, r2
 800c6ca:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800c6cc:	2301      	movs	r3, #1
 800c6ce:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	789b      	ldrb	r3, [r3, #2]
 800c6d4:	2b01      	cmp	r3, #1
 800c6d6:	d002      	beq.n	800c6de <USBH_CtlReq+0x20>
 800c6d8:	2b02      	cmp	r3, #2
 800c6da:	d01d      	beq.n	800c718 <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 800c6dc:	e043      	b.n	800c766 <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 800c6de:	68fb      	ldr	r3, [r7, #12]
 800c6e0:	68ba      	ldr	r2, [r7, #8]
 800c6e2:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	88fa      	ldrh	r2, [r7, #6]
 800c6e8:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800c6ea:	68fb      	ldr	r3, [r7, #12]
 800c6ec:	2201      	movs	r2, #1
 800c6ee:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800c6f0:	68fb      	ldr	r3, [r7, #12]
 800c6f2:	2202      	movs	r2, #2
 800c6f4:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800c6f6:	2301      	movs	r3, #1
 800c6f8:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	2203      	movs	r2, #3
 800c6fe:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c702:	68fb      	ldr	r3, [r7, #12]
 800c704:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c70e:	2200      	movs	r2, #0
 800c710:	4619      	mov	r1, r3
 800c712:	f000 fc63 	bl	800cfdc <osMessagePut>
      break;
 800c716:	e026      	b.n	800c766 <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 800c718:	68f8      	ldr	r0, [r7, #12]
 800c71a:	f000 f829 	bl	800c770 <USBH_HandleControl>
 800c71e:	4603      	mov	r3, r0
 800c720:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800c722:	7dfb      	ldrb	r3, [r7, #23]
 800c724:	2b00      	cmp	r3, #0
 800c726:	d002      	beq.n	800c72e <USBH_CtlReq+0x70>
 800c728:	7dfb      	ldrb	r3, [r7, #23]
 800c72a:	2b03      	cmp	r3, #3
 800c72c:	d106      	bne.n	800c73c <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	2201      	movs	r2, #1
 800c732:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800c734:	68fb      	ldr	r3, [r7, #12]
 800c736:	2200      	movs	r2, #0
 800c738:	761a      	strb	r2, [r3, #24]
 800c73a:	e005      	b.n	800c748 <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 800c73c:	7dfb      	ldrb	r3, [r7, #23]
 800c73e:	2b02      	cmp	r3, #2
 800c740:	d102      	bne.n	800c748 <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	2201      	movs	r2, #1
 800c746:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	2203      	movs	r2, #3
 800c74c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c75c:	2200      	movs	r2, #0
 800c75e:	4619      	mov	r1, r3
 800c760:	f000 fc3c 	bl	800cfdc <osMessagePut>
      break;
 800c764:	bf00      	nop
  }
  return status;
 800c766:	7dfb      	ldrb	r3, [r7, #23]
}
 800c768:	4618      	mov	r0, r3
 800c76a:	3718      	adds	r7, #24
 800c76c:	46bd      	mov	sp, r7
 800c76e:	bd80      	pop	{r7, pc}

0800c770 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800c770:	b580      	push	{r7, lr}
 800c772:	b086      	sub	sp, #24
 800c774:	af02      	add	r7, sp, #8
 800c776:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800c778:	2301      	movs	r3, #1
 800c77a:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800c77c:	2300      	movs	r3, #0
 800c77e:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	7e1b      	ldrb	r3, [r3, #24]
 800c784:	3b01      	subs	r3, #1
 800c786:	2b0a      	cmp	r3, #10
 800c788:	f200 822b 	bhi.w	800cbe2 <USBH_HandleControl+0x472>
 800c78c:	a201      	add	r2, pc, #4	; (adr r2, 800c794 <USBH_HandleControl+0x24>)
 800c78e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c792:	bf00      	nop
 800c794:	0800c7c1 	.word	0x0800c7c1
 800c798:	0800c7db 	.word	0x0800c7db
 800c79c:	0800c87d 	.word	0x0800c87d
 800c7a0:	0800c8a3 	.word	0x0800c8a3
 800c7a4:	0800c92f 	.word	0x0800c92f
 800c7a8:	0800c95b 	.word	0x0800c95b
 800c7ac:	0800ca1d 	.word	0x0800ca1d
 800c7b0:	0800ca3f 	.word	0x0800ca3f
 800c7b4:	0800cad1 	.word	0x0800cad1
 800c7b8:	0800caf9 	.word	0x0800caf9
 800c7bc:	0800cb8b 	.word	0x0800cb8b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	f103 0110 	add.w	r1, r3, #16
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	795b      	ldrb	r3, [r3, #5]
 800c7ca:	461a      	mov	r2, r3
 800c7cc:	6878      	ldr	r0, [r7, #4]
 800c7ce:	f000 fa19 	bl	800cc04 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800c7d2:	687b      	ldr	r3, [r7, #4]
 800c7d4:	2202      	movs	r2, #2
 800c7d6:	761a      	strb	r2, [r3, #24]
      break;
 800c7d8:	e20e      	b.n	800cbf8 <USBH_HandleControl+0x488>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	795b      	ldrb	r3, [r3, #5]
 800c7de:	4619      	mov	r1, r3
 800c7e0:	6878      	ldr	r0, [r7, #4]
 800c7e2:	f002 fff7 	bl	800f7d4 <USBH_LL_GetURBState>
 800c7e6:	4603      	mov	r3, r0
 800c7e8:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800c7ea:	7bbb      	ldrb	r3, [r7, #14]
 800c7ec:	2b01      	cmp	r3, #1
 800c7ee:	d12c      	bne.n	800c84a <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	7c1b      	ldrb	r3, [r3, #16]
 800c7f4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c7f8:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	8adb      	ldrh	r3, [r3, #22]
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d00a      	beq.n	800c818 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800c802:	7b7b      	ldrb	r3, [r7, #13]
 800c804:	2b80      	cmp	r3, #128	; 0x80
 800c806:	d103      	bne.n	800c810 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	2203      	movs	r2, #3
 800c80c:	761a      	strb	r2, [r3, #24]
 800c80e:	e00d      	b.n	800c82c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	2205      	movs	r2, #5
 800c814:	761a      	strb	r2, [r3, #24]
 800c816:	e009      	b.n	800c82c <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 800c818:	7b7b      	ldrb	r3, [r7, #13]
 800c81a:	2b80      	cmp	r3, #128	; 0x80
 800c81c:	d103      	bne.n	800c826 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	2209      	movs	r2, #9
 800c822:	761a      	strb	r2, [r3, #24]
 800c824:	e002      	b.n	800c82c <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	2207      	movs	r2, #7
 800c82a:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	2203      	movs	r2, #3
 800c830:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c840:	2200      	movs	r2, #0
 800c842:	4619      	mov	r1, r3
 800c844:	f000 fbca 	bl	800cfdc <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800c848:	e1cd      	b.n	800cbe6 <USBH_HandleControl+0x476>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800c84a:	7bbb      	ldrb	r3, [r7, #14]
 800c84c:	2b04      	cmp	r3, #4
 800c84e:	d003      	beq.n	800c858 <USBH_HandleControl+0xe8>
 800c850:	7bbb      	ldrb	r3, [r7, #14]
 800c852:	2b02      	cmp	r3, #2
 800c854:	f040 81c7 	bne.w	800cbe6 <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	220b      	movs	r2, #11
 800c85c:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	2203      	movs	r2, #3
 800c862:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c872:	2200      	movs	r2, #0
 800c874:	4619      	mov	r1, r3
 800c876:	f000 fbb1 	bl	800cfdc <osMessagePut>
      break;
 800c87a:	e1b4      	b.n	800cbe6 <USBH_HandleControl+0x476>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c882:	b29a      	uxth	r2, r3
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	6899      	ldr	r1, [r3, #8]
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	899a      	ldrh	r2, [r3, #12]
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	791b      	ldrb	r3, [r3, #4]
 800c894:	6878      	ldr	r0, [r7, #4]
 800c896:	f000 f9f4 	bl	800cc82 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	2204      	movs	r2, #4
 800c89e:	761a      	strb	r2, [r3, #24]
      break;
 800c8a0:	e1aa      	b.n	800cbf8 <USBH_HandleControl+0x488>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	791b      	ldrb	r3, [r3, #4]
 800c8a6:	4619      	mov	r1, r3
 800c8a8:	6878      	ldr	r0, [r7, #4]
 800c8aa:	f002 ff93 	bl	800f7d4 <USBH_LL_GetURBState>
 800c8ae:	4603      	mov	r3, r0
 800c8b0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800c8b2:	7bbb      	ldrb	r3, [r7, #14]
 800c8b4:	2b01      	cmp	r3, #1
 800c8b6:	d110      	bne.n	800c8da <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2209      	movs	r2, #9
 800c8bc:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	2203      	movs	r2, #3
 800c8c2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c8d2:	2200      	movs	r2, #0
 800c8d4:	4619      	mov	r1, r3
 800c8d6:	f000 fb81 	bl	800cfdc <osMessagePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800c8da:	7bbb      	ldrb	r3, [r7, #14]
 800c8dc:	2b05      	cmp	r3, #5
 800c8de:	d110      	bne.n	800c902 <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800c8e0:	2303      	movs	r3, #3
 800c8e2:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	2203      	movs	r2, #3
 800c8e8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c8f8:	2200      	movs	r2, #0
 800c8fa:	4619      	mov	r1, r3
 800c8fc:	f000 fb6e 	bl	800cfdc <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800c900:	e173      	b.n	800cbea <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 800c902:	7bbb      	ldrb	r3, [r7, #14]
 800c904:	2b04      	cmp	r3, #4
 800c906:	f040 8170 	bne.w	800cbea <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	220b      	movs	r2, #11
 800c90e:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	2203      	movs	r2, #3
 800c914:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c924:	2200      	movs	r2, #0
 800c926:	4619      	mov	r1, r3
 800c928:	f000 fb58 	bl	800cfdc <osMessagePut>
      break;
 800c92c:	e15d      	b.n	800cbea <USBH_HandleControl+0x47a>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	6899      	ldr	r1, [r3, #8]
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	899a      	ldrh	r2, [r3, #12]
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	7958      	ldrb	r0, [r3, #5]
 800c93a:	2301      	movs	r3, #1
 800c93c:	9300      	str	r3, [sp, #0]
 800c93e:	4603      	mov	r3, r0
 800c940:	6878      	ldr	r0, [r7, #4]
 800c942:	f000 f979 	bl	800cc38 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c94c:	b29a      	uxth	r2, r3
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	2206      	movs	r2, #6
 800c956:	761a      	strb	r2, [r3, #24]
      break;
 800c958:	e14e      	b.n	800cbf8 <USBH_HandleControl+0x488>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	795b      	ldrb	r3, [r3, #5]
 800c95e:	4619      	mov	r1, r3
 800c960:	6878      	ldr	r0, [r7, #4]
 800c962:	f002 ff37 	bl	800f7d4 <USBH_LL_GetURBState>
 800c966:	4603      	mov	r3, r0
 800c968:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800c96a:	7bbb      	ldrb	r3, [r7, #14]
 800c96c:	2b01      	cmp	r3, #1
 800c96e:	d111      	bne.n	800c994 <USBH_HandleControl+0x224>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	2207      	movs	r2, #7
 800c974:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	2203      	movs	r2, #3
 800c97a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c98a:	2200      	movs	r2, #0
 800c98c:	4619      	mov	r1, r3
 800c98e:	f000 fb25 	bl	800cfdc <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800c992:	e12c      	b.n	800cbee <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_STALL)
 800c994:	7bbb      	ldrb	r3, [r7, #14]
 800c996:	2b05      	cmp	r3, #5
 800c998:	d113      	bne.n	800c9c2 <USBH_HandleControl+0x252>
        phost->Control.state = CTRL_STALLED;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	220c      	movs	r2, #12
 800c99e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800c9a0:	2303      	movs	r3, #3
 800c9a2:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	2203      	movs	r2, #3
 800c9a8:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c9b8:	2200      	movs	r2, #0
 800c9ba:	4619      	mov	r1, r3
 800c9bc:	f000 fb0e 	bl	800cfdc <osMessagePut>
      break;
 800c9c0:	e115      	b.n	800cbee <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_NOTREADY)
 800c9c2:	7bbb      	ldrb	r3, [r7, #14]
 800c9c4:	2b02      	cmp	r3, #2
 800c9c6:	d111      	bne.n	800c9ec <USBH_HandleControl+0x27c>
        phost->Control.state = CTRL_DATA_OUT;
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	2205      	movs	r2, #5
 800c9cc:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	2203      	movs	r2, #3
 800c9d2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800c9e2:	2200      	movs	r2, #0
 800c9e4:	4619      	mov	r1, r3
 800c9e6:	f000 faf9 	bl	800cfdc <osMessagePut>
      break;
 800c9ea:	e100      	b.n	800cbee <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_ERROR)
 800c9ec:	7bbb      	ldrb	r3, [r7, #14]
 800c9ee:	2b04      	cmp	r3, #4
 800c9f0:	f040 80fd 	bne.w	800cbee <USBH_HandleControl+0x47e>
          phost->Control.state = CTRL_ERROR;
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	220b      	movs	r2, #11
 800c9f8:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800c9fa:	2302      	movs	r3, #2
 800c9fc:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	2203      	movs	r2, #3
 800ca02:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ca12:	2200      	movs	r2, #0
 800ca14:	4619      	mov	r1, r3
 800ca16:	f000 fae1 	bl	800cfdc <osMessagePut>
      break;
 800ca1a:	e0e8      	b.n	800cbee <USBH_HandleControl+0x47e>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	791b      	ldrb	r3, [r3, #4]
 800ca20:	2200      	movs	r2, #0
 800ca22:	2100      	movs	r1, #0
 800ca24:	6878      	ldr	r0, [r7, #4]
 800ca26:	f000 f92c 	bl	800cc82 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ca30:	b29a      	uxth	r2, r3
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	2208      	movs	r2, #8
 800ca3a:	761a      	strb	r2, [r3, #24]

      break;
 800ca3c:	e0dc      	b.n	800cbf8 <USBH_HandleControl+0x488>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	791b      	ldrb	r3, [r3, #4]
 800ca42:	4619      	mov	r1, r3
 800ca44:	6878      	ldr	r0, [r7, #4]
 800ca46:	f002 fec5 	bl	800f7d4 <USBH_LL_GetURBState>
 800ca4a:	4603      	mov	r3, r0
 800ca4c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800ca4e:	7bbb      	ldrb	r3, [r7, #14]
 800ca50:	2b01      	cmp	r3, #1
 800ca52:	d113      	bne.n	800ca7c <USBH_HandleControl+0x30c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	220d      	movs	r2, #13
 800ca58:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800ca5a:	2300      	movs	r3, #0
 800ca5c:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	2203      	movs	r2, #3
 800ca62:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ca72:	2200      	movs	r2, #0
 800ca74:	4619      	mov	r1, r3
 800ca76:	f000 fab1 	bl	800cfdc <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ca7a:	e0ba      	b.n	800cbf2 <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_ERROR)
 800ca7c:	7bbb      	ldrb	r3, [r7, #14]
 800ca7e:	2b04      	cmp	r3, #4
 800ca80:	d111      	bne.n	800caa6 <USBH_HandleControl+0x336>
        phost->Control.state = CTRL_ERROR;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	220b      	movs	r2, #11
 800ca86:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2203      	movs	r2, #3
 800ca8c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800ca9c:	2200      	movs	r2, #0
 800ca9e:	4619      	mov	r1, r3
 800caa0:	f000 fa9c 	bl	800cfdc <osMessagePut>
      break;
 800caa4:	e0a5      	b.n	800cbf2 <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_STALL)
 800caa6:	7bbb      	ldrb	r3, [r7, #14]
 800caa8:	2b05      	cmp	r3, #5
 800caaa:	f040 80a2 	bne.w	800cbf2 <USBH_HandleControl+0x482>
          status = USBH_NOT_SUPPORTED;
 800caae:	2303      	movs	r3, #3
 800cab0:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	2203      	movs	r2, #3
 800cab6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800cac6:	2200      	movs	r2, #0
 800cac8:	4619      	mov	r1, r3
 800caca:	f000 fa87 	bl	800cfdc <osMessagePut>
      break;
 800cace:	e090      	b.n	800cbf2 <USBH_HandleControl+0x482>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	795a      	ldrb	r2, [r3, #5]
 800cad4:	2301      	movs	r3, #1
 800cad6:	9300      	str	r3, [sp, #0]
 800cad8:	4613      	mov	r3, r2
 800cada:	2200      	movs	r2, #0
 800cadc:	2100      	movs	r1, #0
 800cade:	6878      	ldr	r0, [r7, #4]
 800cae0:	f000 f8aa 	bl	800cc38 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800caea:	b29a      	uxth	r2, r3
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	220a      	movs	r2, #10
 800caf4:	761a      	strb	r2, [r3, #24]
      break;
 800caf6:	e07f      	b.n	800cbf8 <USBH_HandleControl+0x488>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800caf8:	687b      	ldr	r3, [r7, #4]
 800cafa:	795b      	ldrb	r3, [r3, #5]
 800cafc:	4619      	mov	r1, r3
 800cafe:	6878      	ldr	r0, [r7, #4]
 800cb00:	f002 fe68 	bl	800f7d4 <USBH_LL_GetURBState>
 800cb04:	4603      	mov	r3, r0
 800cb06:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800cb08:	7bbb      	ldrb	r3, [r7, #14]
 800cb0a:	2b01      	cmp	r3, #1
 800cb0c:	d113      	bne.n	800cb36 <USBH_HandleControl+0x3c6>
      {
        status = USBH_OK;
 800cb0e:	2300      	movs	r3, #0
 800cb10:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	220d      	movs	r2, #13
 800cb16:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	2203      	movs	r2, #3
 800cb1c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800cb2c:	2200      	movs	r2, #0
 800cb2e:	4619      	mov	r1, r3
 800cb30:	f000 fa54 	bl	800cfdc <osMessagePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800cb34:	e05f      	b.n	800cbf6 <USBH_HandleControl+0x486>
      else if (URB_Status == USBH_URB_NOTREADY)
 800cb36:	7bbb      	ldrb	r3, [r7, #14]
 800cb38:	2b02      	cmp	r3, #2
 800cb3a:	d111      	bne.n	800cb60 <USBH_HandleControl+0x3f0>
        phost->Control.state = CTRL_STATUS_OUT;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2209      	movs	r2, #9
 800cb40:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	2203      	movs	r2, #3
 800cb46:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cb4a:	687b      	ldr	r3, [r7, #4]
 800cb4c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800cb56:	2200      	movs	r2, #0
 800cb58:	4619      	mov	r1, r3
 800cb5a:	f000 fa3f 	bl	800cfdc <osMessagePut>
      break;
 800cb5e:	e04a      	b.n	800cbf6 <USBH_HandleControl+0x486>
        if (URB_Status == USBH_URB_ERROR)
 800cb60:	7bbb      	ldrb	r3, [r7, #14]
 800cb62:	2b04      	cmp	r3, #4
 800cb64:	d147      	bne.n	800cbf6 <USBH_HandleControl+0x486>
          phost->Control.state = CTRL_ERROR;
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	220b      	movs	r2, #11
 800cb6a:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2203      	movs	r2, #3
 800cb70:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	f8d3 33e0 	ldr.w	r3, [r3, #992]	; 0x3e0
 800cb80:	2200      	movs	r2, #0
 800cb82:	4619      	mov	r1, r3
 800cb84:	f000 fa2a 	bl	800cfdc <osMessagePut>
      break;
 800cb88:	e035      	b.n	800cbf6 <USBH_HandleControl+0x486>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800cb8a:	687b      	ldr	r3, [r7, #4]
 800cb8c:	7e5b      	ldrb	r3, [r3, #25]
 800cb8e:	3301      	adds	r3, #1
 800cb90:	b2da      	uxtb	r2, r3
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	765a      	strb	r2, [r3, #25]
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	7e5b      	ldrb	r3, [r3, #25]
 800cb9a:	2b02      	cmp	r3, #2
 800cb9c:	d806      	bhi.n	800cbac <USBH_HandleControl+0x43c>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800cb9e:	687b      	ldr	r3, [r7, #4]
 800cba0:	2201      	movs	r2, #1
 800cba2:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	2201      	movs	r2, #1
 800cba8:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800cbaa:	e025      	b.n	800cbf8 <USBH_HandleControl+0x488>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800cbb2:	2106      	movs	r1, #6
 800cbb4:	6878      	ldr	r0, [r7, #4]
 800cbb6:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800cbb8:	687b      	ldr	r3, [r7, #4]
 800cbba:	2200      	movs	r2, #0
 800cbbc:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	795b      	ldrb	r3, [r3, #5]
 800cbc2:	4619      	mov	r1, r3
 800cbc4:	6878      	ldr	r0, [r7, #4]
 800cbc6:	f000 f90d 	bl	800cde4 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	791b      	ldrb	r3, [r3, #4]
 800cbce:	4619      	mov	r1, r3
 800cbd0:	6878      	ldr	r0, [r7, #4]
 800cbd2:	f000 f907 	bl	800cde4 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	2200      	movs	r2, #0
 800cbda:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800cbdc:	2302      	movs	r3, #2
 800cbde:	73fb      	strb	r3, [r7, #15]
      break;
 800cbe0:	e00a      	b.n	800cbf8 <USBH_HandleControl+0x488>

    default:
      break;
 800cbe2:	bf00      	nop
 800cbe4:	e008      	b.n	800cbf8 <USBH_HandleControl+0x488>
      break;
 800cbe6:	bf00      	nop
 800cbe8:	e006      	b.n	800cbf8 <USBH_HandleControl+0x488>
      break;
 800cbea:	bf00      	nop
 800cbec:	e004      	b.n	800cbf8 <USBH_HandleControl+0x488>
      break;
 800cbee:	bf00      	nop
 800cbf0:	e002      	b.n	800cbf8 <USBH_HandleControl+0x488>
      break;
 800cbf2:	bf00      	nop
 800cbf4:	e000      	b.n	800cbf8 <USBH_HandleControl+0x488>
      break;
 800cbf6:	bf00      	nop
  }

  return status;
 800cbf8:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbfa:	4618      	mov	r0, r3
 800cbfc:	3710      	adds	r7, #16
 800cbfe:	46bd      	mov	sp, r7
 800cc00:	bd80      	pop	{r7, pc}
 800cc02:	bf00      	nop

0800cc04 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b088      	sub	sp, #32
 800cc08:	af04      	add	r7, sp, #16
 800cc0a:	60f8      	str	r0, [r7, #12]
 800cc0c:	60b9      	str	r1, [r7, #8]
 800cc0e:	4613      	mov	r3, r2
 800cc10:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800cc12:	79f9      	ldrb	r1, [r7, #7]
 800cc14:	2300      	movs	r3, #0
 800cc16:	9303      	str	r3, [sp, #12]
 800cc18:	2308      	movs	r3, #8
 800cc1a:	9302      	str	r3, [sp, #8]
 800cc1c:	68bb      	ldr	r3, [r7, #8]
 800cc1e:	9301      	str	r3, [sp, #4]
 800cc20:	2300      	movs	r3, #0
 800cc22:	9300      	str	r3, [sp, #0]
 800cc24:	2300      	movs	r3, #0
 800cc26:	2200      	movs	r2, #0
 800cc28:	68f8      	ldr	r0, [r7, #12]
 800cc2a:	f002 fda2 	bl	800f772 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 800cc2e:	2300      	movs	r3, #0
}
 800cc30:	4618      	mov	r0, r3
 800cc32:	3710      	adds	r7, #16
 800cc34:	46bd      	mov	sp, r7
 800cc36:	bd80      	pop	{r7, pc}

0800cc38 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b088      	sub	sp, #32
 800cc3c:	af04      	add	r7, sp, #16
 800cc3e:	60f8      	str	r0, [r7, #12]
 800cc40:	60b9      	str	r1, [r7, #8]
 800cc42:	4611      	mov	r1, r2
 800cc44:	461a      	mov	r2, r3
 800cc46:	460b      	mov	r3, r1
 800cc48:	80fb      	strh	r3, [r7, #6]
 800cc4a:	4613      	mov	r3, r2
 800cc4c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800cc54:	2b00      	cmp	r3, #0
 800cc56:	d001      	beq.n	800cc5c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800cc58:	2300      	movs	r3, #0
 800cc5a:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800cc5c:	7979      	ldrb	r1, [r7, #5]
 800cc5e:	7e3b      	ldrb	r3, [r7, #24]
 800cc60:	9303      	str	r3, [sp, #12]
 800cc62:	88fb      	ldrh	r3, [r7, #6]
 800cc64:	9302      	str	r3, [sp, #8]
 800cc66:	68bb      	ldr	r3, [r7, #8]
 800cc68:	9301      	str	r3, [sp, #4]
 800cc6a:	2301      	movs	r3, #1
 800cc6c:	9300      	str	r3, [sp, #0]
 800cc6e:	2300      	movs	r3, #0
 800cc70:	2200      	movs	r2, #0
 800cc72:	68f8      	ldr	r0, [r7, #12]
 800cc74:	f002 fd7d 	bl	800f772 <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800cc78:	2300      	movs	r3, #0
}
 800cc7a:	4618      	mov	r0, r3
 800cc7c:	3710      	adds	r7, #16
 800cc7e:	46bd      	mov	sp, r7
 800cc80:	bd80      	pop	{r7, pc}

0800cc82 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800cc82:	b580      	push	{r7, lr}
 800cc84:	b088      	sub	sp, #32
 800cc86:	af04      	add	r7, sp, #16
 800cc88:	60f8      	str	r0, [r7, #12]
 800cc8a:	60b9      	str	r1, [r7, #8]
 800cc8c:	4611      	mov	r1, r2
 800cc8e:	461a      	mov	r2, r3
 800cc90:	460b      	mov	r3, r1
 800cc92:	80fb      	strh	r3, [r7, #6]
 800cc94:	4613      	mov	r3, r2
 800cc96:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800cc98:	7979      	ldrb	r1, [r7, #5]
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	9303      	str	r3, [sp, #12]
 800cc9e:	88fb      	ldrh	r3, [r7, #6]
 800cca0:	9302      	str	r3, [sp, #8]
 800cca2:	68bb      	ldr	r3, [r7, #8]
 800cca4:	9301      	str	r3, [sp, #4]
 800cca6:	2301      	movs	r3, #1
 800cca8:	9300      	str	r3, [sp, #0]
 800ccaa:	2300      	movs	r3, #0
 800ccac:	2201      	movs	r2, #1
 800ccae:	68f8      	ldr	r0, [r7, #12]
 800ccb0:	f002 fd5f 	bl	800f772 <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800ccb4:	2300      	movs	r3, #0

}
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	3710      	adds	r7, #16
 800ccba:	46bd      	mov	sp, r7
 800ccbc:	bd80      	pop	{r7, pc}

0800ccbe <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800ccbe:	b580      	push	{r7, lr}
 800ccc0:	b088      	sub	sp, #32
 800ccc2:	af04      	add	r7, sp, #16
 800ccc4:	60f8      	str	r0, [r7, #12]
 800ccc6:	60b9      	str	r1, [r7, #8]
 800ccc8:	4611      	mov	r1, r2
 800ccca:	461a      	mov	r2, r3
 800cccc:	460b      	mov	r3, r1
 800ccce:	80fb      	strh	r3, [r7, #6]
 800ccd0:	4613      	mov	r3, r2
 800ccd2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ccd4:	68fb      	ldr	r3, [r7, #12]
 800ccd6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d001      	beq.n	800cce2 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800ccde:	2300      	movs	r3, #0
 800cce0:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800cce2:	7979      	ldrb	r1, [r7, #5]
 800cce4:	7e3b      	ldrb	r3, [r7, #24]
 800cce6:	9303      	str	r3, [sp, #12]
 800cce8:	88fb      	ldrh	r3, [r7, #6]
 800ccea:	9302      	str	r3, [sp, #8]
 800ccec:	68bb      	ldr	r3, [r7, #8]
 800ccee:	9301      	str	r3, [sp, #4]
 800ccf0:	2301      	movs	r3, #1
 800ccf2:	9300      	str	r3, [sp, #0]
 800ccf4:	2302      	movs	r3, #2
 800ccf6:	2200      	movs	r2, #0
 800ccf8:	68f8      	ldr	r0, [r7, #12]
 800ccfa:	f002 fd3a 	bl	800f772 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800ccfe:	2300      	movs	r3, #0
}
 800cd00:	4618      	mov	r0, r3
 800cd02:	3710      	adds	r7, #16
 800cd04:	46bd      	mov	sp, r7
 800cd06:	bd80      	pop	{r7, pc}

0800cd08 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b088      	sub	sp, #32
 800cd0c:	af04      	add	r7, sp, #16
 800cd0e:	60f8      	str	r0, [r7, #12]
 800cd10:	60b9      	str	r1, [r7, #8]
 800cd12:	4611      	mov	r1, r2
 800cd14:	461a      	mov	r2, r3
 800cd16:	460b      	mov	r3, r1
 800cd18:	80fb      	strh	r3, [r7, #6]
 800cd1a:	4613      	mov	r3, r2
 800cd1c:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 800cd1e:	7979      	ldrb	r1, [r7, #5]
 800cd20:	2300      	movs	r3, #0
 800cd22:	9303      	str	r3, [sp, #12]
 800cd24:	88fb      	ldrh	r3, [r7, #6]
 800cd26:	9302      	str	r3, [sp, #8]
 800cd28:	68bb      	ldr	r3, [r7, #8]
 800cd2a:	9301      	str	r3, [sp, #4]
 800cd2c:	2301      	movs	r3, #1
 800cd2e:	9300      	str	r3, [sp, #0]
 800cd30:	2302      	movs	r3, #2
 800cd32:	2201      	movs	r2, #1
 800cd34:	68f8      	ldr	r0, [r7, #12]
 800cd36:	f002 fd1c 	bl	800f772 <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 800cd3a:	2300      	movs	r3, #0
}
 800cd3c:	4618      	mov	r0, r3
 800cd3e:	3710      	adds	r7, #16
 800cd40:	46bd      	mov	sp, r7
 800cd42:	bd80      	pop	{r7, pc}

0800cd44 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800cd44:	b580      	push	{r7, lr}
 800cd46:	b086      	sub	sp, #24
 800cd48:	af04      	add	r7, sp, #16
 800cd4a:	6078      	str	r0, [r7, #4]
 800cd4c:	4608      	mov	r0, r1
 800cd4e:	4611      	mov	r1, r2
 800cd50:	461a      	mov	r2, r3
 800cd52:	4603      	mov	r3, r0
 800cd54:	70fb      	strb	r3, [r7, #3]
 800cd56:	460b      	mov	r3, r1
 800cd58:	70bb      	strb	r3, [r7, #2]
 800cd5a:	4613      	mov	r3, r2
 800cd5c:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800cd5e:	7878      	ldrb	r0, [r7, #1]
 800cd60:	78ba      	ldrb	r2, [r7, #2]
 800cd62:	78f9      	ldrb	r1, [r7, #3]
 800cd64:	8b3b      	ldrh	r3, [r7, #24]
 800cd66:	9302      	str	r3, [sp, #8]
 800cd68:	7d3b      	ldrb	r3, [r7, #20]
 800cd6a:	9301      	str	r3, [sp, #4]
 800cd6c:	7c3b      	ldrb	r3, [r7, #16]
 800cd6e:	9300      	str	r3, [sp, #0]
 800cd70:	4603      	mov	r3, r0
 800cd72:	6878      	ldr	r0, [r7, #4]
 800cd74:	f002 fcaf 	bl	800f6d6 <USBH_LL_OpenPipe>

  return USBH_OK;
 800cd78:	2300      	movs	r3, #0
}
 800cd7a:	4618      	mov	r0, r3
 800cd7c:	3708      	adds	r7, #8
 800cd7e:	46bd      	mov	sp, r7
 800cd80:	bd80      	pop	{r7, pc}

0800cd82 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800cd82:	b580      	push	{r7, lr}
 800cd84:	b082      	sub	sp, #8
 800cd86:	af00      	add	r7, sp, #0
 800cd88:	6078      	str	r0, [r7, #4]
 800cd8a:	460b      	mov	r3, r1
 800cd8c:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 800cd8e:	78fb      	ldrb	r3, [r7, #3]
 800cd90:	4619      	mov	r1, r3
 800cd92:	6878      	ldr	r0, [r7, #4]
 800cd94:	f002 fcce 	bl	800f734 <USBH_LL_ClosePipe>

  return USBH_OK;
 800cd98:	2300      	movs	r3, #0
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	3708      	adds	r7, #8
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	bd80      	pop	{r7, pc}

0800cda2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800cda2:	b580      	push	{r7, lr}
 800cda4:	b084      	sub	sp, #16
 800cda6:	af00      	add	r7, sp, #0
 800cda8:	6078      	str	r0, [r7, #4]
 800cdaa:	460b      	mov	r3, r1
 800cdac:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800cdae:	6878      	ldr	r0, [r7, #4]
 800cdb0:	f000 f836 	bl	800ce20 <USBH_GetFreePipe>
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800cdb8:	89fb      	ldrh	r3, [r7, #14]
 800cdba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800cdbe:	4293      	cmp	r3, r2
 800cdc0:	d00a      	beq.n	800cdd8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 800cdc2:	78fa      	ldrb	r2, [r7, #3]
 800cdc4:	89fb      	ldrh	r3, [r7, #14]
 800cdc6:	f003 030f 	and.w	r3, r3, #15
 800cdca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cdce:	6879      	ldr	r1, [r7, #4]
 800cdd0:	33e0      	adds	r3, #224	; 0xe0
 800cdd2:	009b      	lsls	r3, r3, #2
 800cdd4:	440b      	add	r3, r1
 800cdd6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800cdd8:	89fb      	ldrh	r3, [r7, #14]
 800cdda:	b2db      	uxtb	r3, r3
}
 800cddc:	4618      	mov	r0, r3
 800cdde:	3710      	adds	r7, #16
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}

0800cde4 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800cde4:	b480      	push	{r7}
 800cde6:	b083      	sub	sp, #12
 800cde8:	af00      	add	r7, sp, #0
 800cdea:	6078      	str	r0, [r7, #4]
 800cdec:	460b      	mov	r3, r1
 800cdee:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 800cdf0:	78fb      	ldrb	r3, [r7, #3]
 800cdf2:	2b0a      	cmp	r3, #10
 800cdf4:	d80d      	bhi.n	800ce12 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800cdf6:	78fb      	ldrb	r3, [r7, #3]
 800cdf8:	687a      	ldr	r2, [r7, #4]
 800cdfa:	33e0      	adds	r3, #224	; 0xe0
 800cdfc:	009b      	lsls	r3, r3, #2
 800cdfe:	4413      	add	r3, r2
 800ce00:	685a      	ldr	r2, [r3, #4]
 800ce02:	78fb      	ldrb	r3, [r7, #3]
 800ce04:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ce08:	6879      	ldr	r1, [r7, #4]
 800ce0a:	33e0      	adds	r3, #224	; 0xe0
 800ce0c:	009b      	lsls	r3, r3, #2
 800ce0e:	440b      	add	r3, r1
 800ce10:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800ce12:	2300      	movs	r3, #0
}
 800ce14:	4618      	mov	r0, r3
 800ce16:	370c      	adds	r7, #12
 800ce18:	46bd      	mov	sp, r7
 800ce1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce1e:	4770      	bx	lr

0800ce20 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ce20:	b480      	push	{r7}
 800ce22:	b085      	sub	sp, #20
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ce28:	2300      	movs	r3, #0
 800ce2a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800ce2c:	2300      	movs	r3, #0
 800ce2e:	73fb      	strb	r3, [r7, #15]
 800ce30:	e00f      	b.n	800ce52 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ce32:	7bfb      	ldrb	r3, [r7, #15]
 800ce34:	687a      	ldr	r2, [r7, #4]
 800ce36:	33e0      	adds	r3, #224	; 0xe0
 800ce38:	009b      	lsls	r3, r3, #2
 800ce3a:	4413      	add	r3, r2
 800ce3c:	685b      	ldr	r3, [r3, #4]
 800ce3e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ce42:	2b00      	cmp	r3, #0
 800ce44:	d102      	bne.n	800ce4c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800ce46:	7bfb      	ldrb	r3, [r7, #15]
 800ce48:	b29b      	uxth	r3, r3
 800ce4a:	e007      	b.n	800ce5c <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 800ce4c:	7bfb      	ldrb	r3, [r7, #15]
 800ce4e:	3301      	adds	r3, #1
 800ce50:	73fb      	strb	r3, [r7, #15]
 800ce52:	7bfb      	ldrb	r3, [r7, #15]
 800ce54:	2b0a      	cmp	r3, #10
 800ce56:	d9ec      	bls.n	800ce32 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ce58:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800ce5c:	4618      	mov	r0, r3
 800ce5e:	3714      	adds	r7, #20
 800ce60:	46bd      	mov	sp, r7
 800ce62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce66:	4770      	bx	lr

0800ce68 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800ce68:	b480      	push	{r7}
 800ce6a:	b085      	sub	sp, #20
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	4603      	mov	r3, r0
 800ce70:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800ce72:	2300      	movs	r3, #0
 800ce74:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800ce76:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ce7a:	2b84      	cmp	r3, #132	; 0x84
 800ce7c:	d005      	beq.n	800ce8a <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800ce7e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	4413      	add	r3, r2
 800ce86:	3303      	adds	r3, #3
 800ce88:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800ce8a:	68fb      	ldr	r3, [r7, #12]
}
 800ce8c:	4618      	mov	r0, r3
 800ce8e:	3714      	adds	r7, #20
 800ce90:	46bd      	mov	sp, r7
 800ce92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce96:	4770      	bx	lr

0800ce98 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b083      	sub	sp, #12
 800ce9c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ce9e:	f3ef 8305 	mrs	r3, IPSR
 800cea2:	607b      	str	r3, [r7, #4]
  return(result);
 800cea4:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	bf14      	ite	ne
 800ceaa:	2301      	movne	r3, #1
 800ceac:	2300      	moveq	r3, #0
 800ceae:	b2db      	uxtb	r3, r3
}
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	370c      	adds	r7, #12
 800ceb4:	46bd      	mov	sp, r7
 800ceb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceba:	4770      	bx	lr

0800cebc <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800cebc:	b580      	push	{r7, lr}
 800cebe:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800cec0:	f001 f8f4 	bl	800e0ac <vTaskStartScheduler>
  
  return osOK;
 800cec4:	2300      	movs	r3, #0
}
 800cec6:	4618      	mov	r0, r3
 800cec8:	bd80      	pop	{r7, pc}

0800ceca <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800ceca:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cecc:	b089      	sub	sp, #36	; 0x24
 800cece:	af04      	add	r7, sp, #16
 800ced0:	6078      	str	r0, [r7, #4]
 800ced2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	695b      	ldr	r3, [r3, #20]
 800ced8:	2b00      	cmp	r3, #0
 800ceda:	d020      	beq.n	800cf1e <osThreadCreate+0x54>
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	699b      	ldr	r3, [r3, #24]
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d01c      	beq.n	800cf1e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	685c      	ldr	r4, [r3, #4]
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681d      	ldr	r5, [r3, #0]
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	691e      	ldr	r6, [r3, #16]
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800cef6:	4618      	mov	r0, r3
 800cef8:	f7ff ffb6 	bl	800ce68 <makeFreeRtosPriority>
 800cefc:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	695b      	ldr	r3, [r3, #20]
 800cf02:	687a      	ldr	r2, [r7, #4]
 800cf04:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cf06:	9202      	str	r2, [sp, #8]
 800cf08:	9301      	str	r3, [sp, #4]
 800cf0a:	9100      	str	r1, [sp, #0]
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	4632      	mov	r2, r6
 800cf10:	4629      	mov	r1, r5
 800cf12:	4620      	mov	r0, r4
 800cf14:	f000 fefb 	bl	800dd0e <xTaskCreateStatic>
 800cf18:	4603      	mov	r3, r0
 800cf1a:	60fb      	str	r3, [r7, #12]
 800cf1c:	e01c      	b.n	800cf58 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	685c      	ldr	r4, [r3, #4]
 800cf22:	687b      	ldr	r3, [r7, #4]
 800cf24:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800cf2a:	b29e      	uxth	r6, r3
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800cf32:	4618      	mov	r0, r3
 800cf34:	f7ff ff98 	bl	800ce68 <makeFreeRtosPriority>
 800cf38:	4602      	mov	r2, r0
 800cf3a:	f107 030c 	add.w	r3, r7, #12
 800cf3e:	9301      	str	r3, [sp, #4]
 800cf40:	9200      	str	r2, [sp, #0]
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	4632      	mov	r2, r6
 800cf46:	4629      	mov	r1, r5
 800cf48:	4620      	mov	r0, r4
 800cf4a:	f000 ff3a 	bl	800ddc2 <xTaskCreate>
 800cf4e:	4603      	mov	r3, r0
 800cf50:	2b01      	cmp	r3, #1
 800cf52:	d001      	beq.n	800cf58 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800cf54:	2300      	movs	r3, #0
 800cf56:	e000      	b.n	800cf5a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800cf58:	68fb      	ldr	r3, [r7, #12]
}
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	3714      	adds	r7, #20
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800cf62 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800cf62:	b580      	push	{r7, lr}
 800cf64:	b084      	sub	sp, #16
 800cf66:	af00      	add	r7, sp, #0
 800cf68:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d001      	beq.n	800cf78 <osDelay+0x16>
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	e000      	b.n	800cf7a <osDelay+0x18>
 800cf78:	2301      	movs	r3, #1
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	f001 f862 	bl	800e044 <vTaskDelay>
  
  return osOK;
 800cf80:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800cf82:	4618      	mov	r0, r3
 800cf84:	3710      	adds	r7, #16
 800cf86:	46bd      	mov	sp, r7
 800cf88:	bd80      	pop	{r7, pc}

0800cf8a <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800cf8a:	b590      	push	{r4, r7, lr}
 800cf8c:	b085      	sub	sp, #20
 800cf8e:	af02      	add	r7, sp, #8
 800cf90:	6078      	str	r0, [r7, #4]
 800cf92:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	689b      	ldr	r3, [r3, #8]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d012      	beq.n	800cfc2 <osMessageCreate+0x38>
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	68db      	ldr	r3, [r3, #12]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d00e      	beq.n	800cfc2 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	6818      	ldr	r0, [r3, #0]
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	6859      	ldr	r1, [r3, #4]
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	689a      	ldr	r2, [r3, #8]
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	68dc      	ldr	r4, [r3, #12]
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	9300      	str	r3, [sp, #0]
 800cfb8:	4623      	mov	r3, r4
 800cfba:	f000 f9df 	bl	800d37c <xQueueGenericCreateStatic>
 800cfbe:	4603      	mov	r3, r0
 800cfc0:	e008      	b.n	800cfd4 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	6818      	ldr	r0, [r3, #0]
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	685b      	ldr	r3, [r3, #4]
 800cfca:	2200      	movs	r2, #0
 800cfcc:	4619      	mov	r1, r3
 800cfce:	f000 fa48 	bl	800d462 <xQueueGenericCreate>
 800cfd2:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	370c      	adds	r7, #12
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	bd90      	pop	{r4, r7, pc}

0800cfdc <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800cfdc:	b580      	push	{r7, lr}
 800cfde:	b086      	sub	sp, #24
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	60f8      	str	r0, [r7, #12]
 800cfe4:	60b9      	str	r1, [r7, #8]
 800cfe6:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800cfe8:	2300      	movs	r3, #0
 800cfea:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800cff0:	697b      	ldr	r3, [r7, #20]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	d101      	bne.n	800cffa <osMessagePut+0x1e>
    ticks = 1;
 800cff6:	2301      	movs	r3, #1
 800cff8:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800cffa:	f7ff ff4d 	bl	800ce98 <inHandlerMode>
 800cffe:	4603      	mov	r3, r0
 800d000:	2b00      	cmp	r3, #0
 800d002:	d018      	beq.n	800d036 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800d004:	f107 0210 	add.w	r2, r7, #16
 800d008:	f107 0108 	add.w	r1, r7, #8
 800d00c:	2300      	movs	r3, #0
 800d00e:	68f8      	ldr	r0, [r7, #12]
 800d010:	f000 fb80 	bl	800d714 <xQueueGenericSendFromISR>
 800d014:	4603      	mov	r3, r0
 800d016:	2b01      	cmp	r3, #1
 800d018:	d001      	beq.n	800d01e <osMessagePut+0x42>
      return osErrorOS;
 800d01a:	23ff      	movs	r3, #255	; 0xff
 800d01c:	e018      	b.n	800d050 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800d01e:	693b      	ldr	r3, [r7, #16]
 800d020:	2b00      	cmp	r3, #0
 800d022:	d014      	beq.n	800d04e <osMessagePut+0x72>
 800d024:	4b0c      	ldr	r3, [pc, #48]	; (800d058 <osMessagePut+0x7c>)
 800d026:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d02a:	601a      	str	r2, [r3, #0]
 800d02c:	f3bf 8f4f 	dsb	sy
 800d030:	f3bf 8f6f 	isb	sy
 800d034:	e00b      	b.n	800d04e <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800d036:	f107 0108 	add.w	r1, r7, #8
 800d03a:	2300      	movs	r3, #0
 800d03c:	697a      	ldr	r2, [r7, #20]
 800d03e:	68f8      	ldr	r0, [r7, #12]
 800d040:	f000 fa6e 	bl	800d520 <xQueueGenericSend>
 800d044:	4603      	mov	r3, r0
 800d046:	2b01      	cmp	r3, #1
 800d048:	d001      	beq.n	800d04e <osMessagePut+0x72>
      return osErrorOS;
 800d04a:	23ff      	movs	r3, #255	; 0xff
 800d04c:	e000      	b.n	800d050 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800d04e:	2300      	movs	r3, #0
}
 800d050:	4618      	mov	r0, r3
 800d052:	3718      	adds	r7, #24
 800d054:	46bd      	mov	sp, r7
 800d056:	bd80      	pop	{r7, pc}
 800d058:	e000ed04 	.word	0xe000ed04

0800d05c <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800d05c:	b590      	push	{r4, r7, lr}
 800d05e:	b08b      	sub	sp, #44	; 0x2c
 800d060:	af00      	add	r7, sp, #0
 800d062:	60f8      	str	r0, [r7, #12]
 800d064:	60b9      	str	r1, [r7, #8]
 800d066:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800d068:	68bb      	ldr	r3, [r7, #8]
 800d06a:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800d06c:	2300      	movs	r3, #0
 800d06e:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800d070:	68bb      	ldr	r3, [r7, #8]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d10a      	bne.n	800d08c <osMessageGet+0x30>
    event.status = osErrorParameter;
 800d076:	2380      	movs	r3, #128	; 0x80
 800d078:	617b      	str	r3, [r7, #20]
    return event;
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	461c      	mov	r4, r3
 800d07e:	f107 0314 	add.w	r3, r7, #20
 800d082:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d086:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d08a:	e054      	b.n	800d136 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800d08c:	2300      	movs	r3, #0
 800d08e:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800d090:	2300      	movs	r3, #0
 800d092:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800d094:	687b      	ldr	r3, [r7, #4]
 800d096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d09a:	d103      	bne.n	800d0a4 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800d09c:	f04f 33ff 	mov.w	r3, #4294967295
 800d0a0:	627b      	str	r3, [r7, #36]	; 0x24
 800d0a2:	e009      	b.n	800d0b8 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	d006      	beq.n	800d0b8 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800d0aa:	687b      	ldr	r3, [r7, #4]
 800d0ac:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800d0ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d101      	bne.n	800d0b8 <osMessageGet+0x5c>
      ticks = 1;
 800d0b4:	2301      	movs	r3, #1
 800d0b6:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800d0b8:	f7ff feee 	bl	800ce98 <inHandlerMode>
 800d0bc:	4603      	mov	r3, r0
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d01c      	beq.n	800d0fc <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800d0c2:	f107 0220 	add.w	r2, r7, #32
 800d0c6:	f107 0314 	add.w	r3, r7, #20
 800d0ca:	3304      	adds	r3, #4
 800d0cc:	4619      	mov	r1, r3
 800d0ce:	68b8      	ldr	r0, [r7, #8]
 800d0d0:	f000 fc90 	bl	800d9f4 <xQueueReceiveFromISR>
 800d0d4:	4603      	mov	r3, r0
 800d0d6:	2b01      	cmp	r3, #1
 800d0d8:	d102      	bne.n	800d0e0 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800d0da:	2310      	movs	r3, #16
 800d0dc:	617b      	str	r3, [r7, #20]
 800d0de:	e001      	b.n	800d0e4 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800d0e0:	2300      	movs	r3, #0
 800d0e2:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800d0e4:	6a3b      	ldr	r3, [r7, #32]
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d01d      	beq.n	800d126 <osMessageGet+0xca>
 800d0ea:	4b15      	ldr	r3, [pc, #84]	; (800d140 <osMessageGet+0xe4>)
 800d0ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d0f0:	601a      	str	r2, [r3, #0]
 800d0f2:	f3bf 8f4f 	dsb	sy
 800d0f6:	f3bf 8f6f 	isb	sy
 800d0fa:	e014      	b.n	800d126 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800d0fc:	f107 0314 	add.w	r3, r7, #20
 800d100:	3304      	adds	r3, #4
 800d102:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d104:	4619      	mov	r1, r3
 800d106:	68b8      	ldr	r0, [r7, #8]
 800d108:	f000 fb98 	bl	800d83c <xQueueReceive>
 800d10c:	4603      	mov	r3, r0
 800d10e:	2b01      	cmp	r3, #1
 800d110:	d102      	bne.n	800d118 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800d112:	2310      	movs	r3, #16
 800d114:	617b      	str	r3, [r7, #20]
 800d116:	e006      	b.n	800d126 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800d118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d101      	bne.n	800d122 <osMessageGet+0xc6>
 800d11e:	2300      	movs	r3, #0
 800d120:	e000      	b.n	800d124 <osMessageGet+0xc8>
 800d122:	2340      	movs	r3, #64	; 0x40
 800d124:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	461c      	mov	r4, r3
 800d12a:	f107 0314 	add.w	r3, r7, #20
 800d12e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d132:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800d136:	68f8      	ldr	r0, [r7, #12]
 800d138:	372c      	adds	r7, #44	; 0x2c
 800d13a:	46bd      	mov	sp, r7
 800d13c:	bd90      	pop	{r4, r7, pc}
 800d13e:	bf00      	nop
 800d140:	e000ed04 	.word	0xe000ed04

0800d144 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800d144:	b480      	push	{r7}
 800d146:	b083      	sub	sp, #12
 800d148:	af00      	add	r7, sp, #0
 800d14a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	f103 0208 	add.w	r2, r3, #8
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	f04f 32ff 	mov.w	r2, #4294967295
 800d15c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	f103 0208 	add.w	r2, r3, #8
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	f103 0208 	add.w	r2, r3, #8
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	2200      	movs	r2, #0
 800d176:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800d178:	bf00      	nop
 800d17a:	370c      	adds	r7, #12
 800d17c:	46bd      	mov	sp, r7
 800d17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d182:	4770      	bx	lr

0800d184 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800d184:	b480      	push	{r7}
 800d186:	b083      	sub	sp, #12
 800d188:	af00      	add	r7, sp, #0
 800d18a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	2200      	movs	r2, #0
 800d190:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800d192:	bf00      	nop
 800d194:	370c      	adds	r7, #12
 800d196:	46bd      	mov	sp, r7
 800d198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d19c:	4770      	bx	lr

0800d19e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d19e:	b480      	push	{r7}
 800d1a0:	b085      	sub	sp, #20
 800d1a2:	af00      	add	r7, sp, #0
 800d1a4:	6078      	str	r0, [r7, #4]
 800d1a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	685b      	ldr	r3, [r3, #4]
 800d1ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800d1ae:	683b      	ldr	r3, [r7, #0]
 800d1b0:	68fa      	ldr	r2, [r7, #12]
 800d1b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800d1b4:	68fb      	ldr	r3, [r7, #12]
 800d1b6:	689a      	ldr	r2, [r3, #8]
 800d1b8:	683b      	ldr	r3, [r7, #0]
 800d1ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800d1bc:	68fb      	ldr	r3, [r7, #12]
 800d1be:	689b      	ldr	r3, [r3, #8]
 800d1c0:	683a      	ldr	r2, [r7, #0]
 800d1c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	683a      	ldr	r2, [r7, #0]
 800d1c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800d1ca:	683b      	ldr	r3, [r7, #0]
 800d1cc:	687a      	ldr	r2, [r7, #4]
 800d1ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	681b      	ldr	r3, [r3, #0]
 800d1d4:	1c5a      	adds	r2, r3, #1
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	601a      	str	r2, [r3, #0]
}
 800d1da:	bf00      	nop
 800d1dc:	3714      	adds	r7, #20
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e4:	4770      	bx	lr

0800d1e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800d1e6:	b480      	push	{r7}
 800d1e8:	b085      	sub	sp, #20
 800d1ea:	af00      	add	r7, sp, #0
 800d1ec:	6078      	str	r0, [r7, #4]
 800d1ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800d1f0:	683b      	ldr	r3, [r7, #0]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800d1f6:	68bb      	ldr	r3, [r7, #8]
 800d1f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d1fc:	d103      	bne.n	800d206 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	691b      	ldr	r3, [r3, #16]
 800d202:	60fb      	str	r3, [r7, #12]
 800d204:	e00c      	b.n	800d220 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	3308      	adds	r3, #8
 800d20a:	60fb      	str	r3, [r7, #12]
 800d20c:	e002      	b.n	800d214 <vListInsert+0x2e>
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	685b      	ldr	r3, [r3, #4]
 800d212:	60fb      	str	r3, [r7, #12]
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	685b      	ldr	r3, [r3, #4]
 800d218:	681b      	ldr	r3, [r3, #0]
 800d21a:	68ba      	ldr	r2, [r7, #8]
 800d21c:	429a      	cmp	r2, r3
 800d21e:	d2f6      	bcs.n	800d20e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	685a      	ldr	r2, [r3, #4]
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800d228:	683b      	ldr	r3, [r7, #0]
 800d22a:	685b      	ldr	r3, [r3, #4]
 800d22c:	683a      	ldr	r2, [r7, #0]
 800d22e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	68fa      	ldr	r2, [r7, #12]
 800d234:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	683a      	ldr	r2, [r7, #0]
 800d23a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800d23c:	683b      	ldr	r3, [r7, #0]
 800d23e:	687a      	ldr	r2, [r7, #4]
 800d240:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	1c5a      	adds	r2, r3, #1
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	601a      	str	r2, [r3, #0]
}
 800d24c:	bf00      	nop
 800d24e:	3714      	adds	r7, #20
 800d250:	46bd      	mov	sp, r7
 800d252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d256:	4770      	bx	lr

0800d258 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800d258:	b480      	push	{r7}
 800d25a:	b085      	sub	sp, #20
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	691b      	ldr	r3, [r3, #16]
 800d264:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	685b      	ldr	r3, [r3, #4]
 800d26a:	687a      	ldr	r2, [r7, #4]
 800d26c:	6892      	ldr	r2, [r2, #8]
 800d26e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	689b      	ldr	r3, [r3, #8]
 800d274:	687a      	ldr	r2, [r7, #4]
 800d276:	6852      	ldr	r2, [r2, #4]
 800d278:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	685b      	ldr	r3, [r3, #4]
 800d27e:	687a      	ldr	r2, [r7, #4]
 800d280:	429a      	cmp	r2, r3
 800d282:	d103      	bne.n	800d28c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	689a      	ldr	r2, [r3, #8]
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	2200      	movs	r2, #0
 800d290:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	1e5a      	subs	r2, r3, #1
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	681b      	ldr	r3, [r3, #0]
}
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	3714      	adds	r7, #20
 800d2a4:	46bd      	mov	sp, r7
 800d2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2aa:	4770      	bx	lr

0800d2ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b084      	sub	sp, #16
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
 800d2b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800d2ba:	68fb      	ldr	r3, [r7, #12]
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d109      	bne.n	800d2d4 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800d2c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d2c4:	f383 8811 	msr	BASEPRI, r3
 800d2c8:	f3bf 8f6f 	isb	sy
 800d2cc:	f3bf 8f4f 	dsb	sy
 800d2d0:	60bb      	str	r3, [r7, #8]
 800d2d2:	e7fe      	b.n	800d2d2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 800d2d4:	f001 fd32 	bl	800ed3c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	681a      	ldr	r2, [r3, #0]
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d2e0:	68f9      	ldr	r1, [r7, #12]
 800d2e2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d2e4:	fb01 f303 	mul.w	r3, r1, r3
 800d2e8:	441a      	add	r2, r3
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	2200      	movs	r2, #0
 800d2f2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800d2f4:	68fb      	ldr	r3, [r7, #12]
 800d2f6:	681a      	ldr	r2, [r3, #0]
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	681a      	ldr	r2, [r3, #0]
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d304:	3b01      	subs	r3, #1
 800d306:	68f9      	ldr	r1, [r7, #12]
 800d308:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800d30a:	fb01 f303 	mul.w	r3, r1, r3
 800d30e:	441a      	add	r2, r3
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	22ff      	movs	r2, #255	; 0xff
 800d318:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	22ff      	movs	r2, #255	; 0xff
 800d320:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	2b00      	cmp	r3, #0
 800d328:	d114      	bne.n	800d354 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	691b      	ldr	r3, [r3, #16]
 800d32e:	2b00      	cmp	r3, #0
 800d330:	d01a      	beq.n	800d368 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	3310      	adds	r3, #16
 800d336:	4618      	mov	r0, r3
 800d338:	f001 f91c 	bl	800e574 <xTaskRemoveFromEventList>
 800d33c:	4603      	mov	r3, r0
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d012      	beq.n	800d368 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800d342:	4b0d      	ldr	r3, [pc, #52]	; (800d378 <xQueueGenericReset+0xcc>)
 800d344:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d348:	601a      	str	r2, [r3, #0]
 800d34a:	f3bf 8f4f 	dsb	sy
 800d34e:	f3bf 8f6f 	isb	sy
 800d352:	e009      	b.n	800d368 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	3310      	adds	r3, #16
 800d358:	4618      	mov	r0, r3
 800d35a:	f7ff fef3 	bl	800d144 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800d35e:	68fb      	ldr	r3, [r7, #12]
 800d360:	3324      	adds	r3, #36	; 0x24
 800d362:	4618      	mov	r0, r3
 800d364:	f7ff feee 	bl	800d144 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800d368:	f001 fd16 	bl	800ed98 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800d36c:	2301      	movs	r3, #1
}
 800d36e:	4618      	mov	r0, r3
 800d370:	3710      	adds	r7, #16
 800d372:	46bd      	mov	sp, r7
 800d374:	bd80      	pop	{r7, pc}
 800d376:	bf00      	nop
 800d378:	e000ed04 	.word	0xe000ed04

0800d37c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800d37c:	b580      	push	{r7, lr}
 800d37e:	b08e      	sub	sp, #56	; 0x38
 800d380:	af02      	add	r7, sp, #8
 800d382:	60f8      	str	r0, [r7, #12]
 800d384:	60b9      	str	r1, [r7, #8]
 800d386:	607a      	str	r2, [r7, #4]
 800d388:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d38a:	68fb      	ldr	r3, [r7, #12]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d109      	bne.n	800d3a4 <xQueueGenericCreateStatic+0x28>
 800d390:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d394:	f383 8811 	msr	BASEPRI, r3
 800d398:	f3bf 8f6f 	isb	sy
 800d39c:	f3bf 8f4f 	dsb	sy
 800d3a0:	62bb      	str	r3, [r7, #40]	; 0x28
 800d3a2:	e7fe      	b.n	800d3a2 <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800d3a4:	683b      	ldr	r3, [r7, #0]
 800d3a6:	2b00      	cmp	r3, #0
 800d3a8:	d109      	bne.n	800d3be <xQueueGenericCreateStatic+0x42>
 800d3aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3ae:	f383 8811 	msr	BASEPRI, r3
 800d3b2:	f3bf 8f6f 	isb	sy
 800d3b6:	f3bf 8f4f 	dsb	sy
 800d3ba:	627b      	str	r3, [r7, #36]	; 0x24
 800d3bc:	e7fe      	b.n	800d3bc <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	2b00      	cmp	r3, #0
 800d3c2:	d002      	beq.n	800d3ca <xQueueGenericCreateStatic+0x4e>
 800d3c4:	68bb      	ldr	r3, [r7, #8]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d001      	beq.n	800d3ce <xQueueGenericCreateStatic+0x52>
 800d3ca:	2301      	movs	r3, #1
 800d3cc:	e000      	b.n	800d3d0 <xQueueGenericCreateStatic+0x54>
 800d3ce:	2300      	movs	r3, #0
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d109      	bne.n	800d3e8 <xQueueGenericCreateStatic+0x6c>
 800d3d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d3d8:	f383 8811 	msr	BASEPRI, r3
 800d3dc:	f3bf 8f6f 	isb	sy
 800d3e0:	f3bf 8f4f 	dsb	sy
 800d3e4:	623b      	str	r3, [r7, #32]
 800d3e6:	e7fe      	b.n	800d3e6 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d102      	bne.n	800d3f4 <xQueueGenericCreateStatic+0x78>
 800d3ee:	68bb      	ldr	r3, [r7, #8]
 800d3f0:	2b00      	cmp	r3, #0
 800d3f2:	d101      	bne.n	800d3f8 <xQueueGenericCreateStatic+0x7c>
 800d3f4:	2301      	movs	r3, #1
 800d3f6:	e000      	b.n	800d3fa <xQueueGenericCreateStatic+0x7e>
 800d3f8:	2300      	movs	r3, #0
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d109      	bne.n	800d412 <xQueueGenericCreateStatic+0x96>
 800d3fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d402:	f383 8811 	msr	BASEPRI, r3
 800d406:	f3bf 8f6f 	isb	sy
 800d40a:	f3bf 8f4f 	dsb	sy
 800d40e:	61fb      	str	r3, [r7, #28]
 800d410:	e7fe      	b.n	800d410 <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800d412:	2348      	movs	r3, #72	; 0x48
 800d414:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800d416:	697b      	ldr	r3, [r7, #20]
 800d418:	2b48      	cmp	r3, #72	; 0x48
 800d41a:	d009      	beq.n	800d430 <xQueueGenericCreateStatic+0xb4>
 800d41c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d420:	f383 8811 	msr	BASEPRI, r3
 800d424:	f3bf 8f6f 	isb	sy
 800d428:	f3bf 8f4f 	dsb	sy
 800d42c:	61bb      	str	r3, [r7, #24]
 800d42e:	e7fe      	b.n	800d42e <xQueueGenericCreateStatic+0xb2>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800d430:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800d436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d438:	2b00      	cmp	r3, #0
 800d43a:	d00d      	beq.n	800d458 <xQueueGenericCreateStatic+0xdc>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800d43c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d43e:	2201      	movs	r2, #1
 800d440:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d444:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800d448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d44a:	9300      	str	r3, [sp, #0]
 800d44c:	4613      	mov	r3, r2
 800d44e:	687a      	ldr	r2, [r7, #4]
 800d450:	68b9      	ldr	r1, [r7, #8]
 800d452:	68f8      	ldr	r0, [r7, #12]
 800d454:	f000 f844 	bl	800d4e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d458:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800d45a:	4618      	mov	r0, r3
 800d45c:	3730      	adds	r7, #48	; 0x30
 800d45e:	46bd      	mov	sp, r7
 800d460:	bd80      	pop	{r7, pc}

0800d462 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800d462:	b580      	push	{r7, lr}
 800d464:	b08a      	sub	sp, #40	; 0x28
 800d466:	af02      	add	r7, sp, #8
 800d468:	60f8      	str	r0, [r7, #12]
 800d46a:	60b9      	str	r1, [r7, #8]
 800d46c:	4613      	mov	r3, r2
 800d46e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d109      	bne.n	800d48a <xQueueGenericCreate+0x28>
 800d476:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d47a:	f383 8811 	msr	BASEPRI, r3
 800d47e:	f3bf 8f6f 	isb	sy
 800d482:	f3bf 8f4f 	dsb	sy
 800d486:	613b      	str	r3, [r7, #16]
 800d488:	e7fe      	b.n	800d488 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	2b00      	cmp	r3, #0
 800d48e:	d102      	bne.n	800d496 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800d490:	2300      	movs	r3, #0
 800d492:	61fb      	str	r3, [r7, #28]
 800d494:	e004      	b.n	800d4a0 <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	68ba      	ldr	r2, [r7, #8]
 800d49a:	fb02 f303 	mul.w	r3, r2, r3
 800d49e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800d4a0:	69fb      	ldr	r3, [r7, #28]
 800d4a2:	3348      	adds	r3, #72	; 0x48
 800d4a4:	4618      	mov	r0, r3
 800d4a6:	f001 fd63 	bl	800ef70 <pvPortMalloc>
 800d4aa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800d4ac:	69bb      	ldr	r3, [r7, #24]
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d011      	beq.n	800d4d6 <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800d4b2:	69bb      	ldr	r3, [r7, #24]
 800d4b4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800d4b6:	697b      	ldr	r3, [r7, #20]
 800d4b8:	3348      	adds	r3, #72	; 0x48
 800d4ba:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800d4bc:	69bb      	ldr	r3, [r7, #24]
 800d4be:	2200      	movs	r2, #0
 800d4c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800d4c4:	79fa      	ldrb	r2, [r7, #7]
 800d4c6:	69bb      	ldr	r3, [r7, #24]
 800d4c8:	9300      	str	r3, [sp, #0]
 800d4ca:	4613      	mov	r3, r2
 800d4cc:	697a      	ldr	r2, [r7, #20]
 800d4ce:	68b9      	ldr	r1, [r7, #8]
 800d4d0:	68f8      	ldr	r0, [r7, #12]
 800d4d2:	f000 f805 	bl	800d4e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800d4d6:	69bb      	ldr	r3, [r7, #24]
	}
 800d4d8:	4618      	mov	r0, r3
 800d4da:	3720      	adds	r7, #32
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	bd80      	pop	{r7, pc}

0800d4e0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b084      	sub	sp, #16
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	60f8      	str	r0, [r7, #12]
 800d4e8:	60b9      	str	r1, [r7, #8]
 800d4ea:	607a      	str	r2, [r7, #4]
 800d4ec:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800d4ee:	68bb      	ldr	r3, [r7, #8]
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d103      	bne.n	800d4fc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800d4f4:	69bb      	ldr	r3, [r7, #24]
 800d4f6:	69ba      	ldr	r2, [r7, #24]
 800d4f8:	601a      	str	r2, [r3, #0]
 800d4fa:	e002      	b.n	800d502 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800d4fc:	69bb      	ldr	r3, [r7, #24]
 800d4fe:	687a      	ldr	r2, [r7, #4]
 800d500:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800d502:	69bb      	ldr	r3, [r7, #24]
 800d504:	68fa      	ldr	r2, [r7, #12]
 800d506:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800d508:	69bb      	ldr	r3, [r7, #24]
 800d50a:	68ba      	ldr	r2, [r7, #8]
 800d50c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800d50e:	2101      	movs	r1, #1
 800d510:	69b8      	ldr	r0, [r7, #24]
 800d512:	f7ff fecb 	bl	800d2ac <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800d516:	bf00      	nop
 800d518:	3710      	adds	r7, #16
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}
	...

0800d520 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800d520:	b580      	push	{r7, lr}
 800d522:	b08e      	sub	sp, #56	; 0x38
 800d524:	af00      	add	r7, sp, #0
 800d526:	60f8      	str	r0, [r7, #12]
 800d528:	60b9      	str	r1, [r7, #8]
 800d52a:	607a      	str	r2, [r7, #4]
 800d52c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800d52e:	2300      	movs	r3, #0
 800d530:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d536:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d109      	bne.n	800d550 <xQueueGenericSend+0x30>
 800d53c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d540:	f383 8811 	msr	BASEPRI, r3
 800d544:	f3bf 8f6f 	isb	sy
 800d548:	f3bf 8f4f 	dsb	sy
 800d54c:	62bb      	str	r3, [r7, #40]	; 0x28
 800d54e:	e7fe      	b.n	800d54e <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d550:	68bb      	ldr	r3, [r7, #8]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d103      	bne.n	800d55e <xQueueGenericSend+0x3e>
 800d556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d101      	bne.n	800d562 <xQueueGenericSend+0x42>
 800d55e:	2301      	movs	r3, #1
 800d560:	e000      	b.n	800d564 <xQueueGenericSend+0x44>
 800d562:	2300      	movs	r3, #0
 800d564:	2b00      	cmp	r3, #0
 800d566:	d109      	bne.n	800d57c <xQueueGenericSend+0x5c>
 800d568:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d56c:	f383 8811 	msr	BASEPRI, r3
 800d570:	f3bf 8f6f 	isb	sy
 800d574:	f3bf 8f4f 	dsb	sy
 800d578:	627b      	str	r3, [r7, #36]	; 0x24
 800d57a:	e7fe      	b.n	800d57a <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d57c:	683b      	ldr	r3, [r7, #0]
 800d57e:	2b02      	cmp	r3, #2
 800d580:	d103      	bne.n	800d58a <xQueueGenericSend+0x6a>
 800d582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d586:	2b01      	cmp	r3, #1
 800d588:	d101      	bne.n	800d58e <xQueueGenericSend+0x6e>
 800d58a:	2301      	movs	r3, #1
 800d58c:	e000      	b.n	800d590 <xQueueGenericSend+0x70>
 800d58e:	2300      	movs	r3, #0
 800d590:	2b00      	cmp	r3, #0
 800d592:	d109      	bne.n	800d5a8 <xQueueGenericSend+0x88>
 800d594:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d598:	f383 8811 	msr	BASEPRI, r3
 800d59c:	f3bf 8f6f 	isb	sy
 800d5a0:	f3bf 8f4f 	dsb	sy
 800d5a4:	623b      	str	r3, [r7, #32]
 800d5a6:	e7fe      	b.n	800d5a6 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d5a8:	f001 f99c 	bl	800e8e4 <xTaskGetSchedulerState>
 800d5ac:	4603      	mov	r3, r0
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d102      	bne.n	800d5b8 <xQueueGenericSend+0x98>
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d101      	bne.n	800d5bc <xQueueGenericSend+0x9c>
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	e000      	b.n	800d5be <xQueueGenericSend+0x9e>
 800d5bc:	2300      	movs	r3, #0
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d109      	bne.n	800d5d6 <xQueueGenericSend+0xb6>
 800d5c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d5c6:	f383 8811 	msr	BASEPRI, r3
 800d5ca:	f3bf 8f6f 	isb	sy
 800d5ce:	f3bf 8f4f 	dsb	sy
 800d5d2:	61fb      	str	r3, [r7, #28]
 800d5d4:	e7fe      	b.n	800d5d4 <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d5d6:	f001 fbb1 	bl	800ed3c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d5da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5dc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d5de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d5e2:	429a      	cmp	r2, r3
 800d5e4:	d302      	bcc.n	800d5ec <xQueueGenericSend+0xcc>
 800d5e6:	683b      	ldr	r3, [r7, #0]
 800d5e8:	2b02      	cmp	r3, #2
 800d5ea:	d129      	bne.n	800d640 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d5ec:	683a      	ldr	r2, [r7, #0]
 800d5ee:	68b9      	ldr	r1, [r7, #8]
 800d5f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d5f2:	f000 fa7c 	bl	800daee <prvCopyDataToQueue>
 800d5f6:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d5f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d010      	beq.n	800d622 <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d600:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d602:	3324      	adds	r3, #36	; 0x24
 800d604:	4618      	mov	r0, r3
 800d606:	f000 ffb5 	bl	800e574 <xTaskRemoveFromEventList>
 800d60a:	4603      	mov	r3, r0
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d013      	beq.n	800d638 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800d610:	4b3f      	ldr	r3, [pc, #252]	; (800d710 <xQueueGenericSend+0x1f0>)
 800d612:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d616:	601a      	str	r2, [r3, #0]
 800d618:	f3bf 8f4f 	dsb	sy
 800d61c:	f3bf 8f6f 	isb	sy
 800d620:	e00a      	b.n	800d638 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800d622:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d624:	2b00      	cmp	r3, #0
 800d626:	d007      	beq.n	800d638 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800d628:	4b39      	ldr	r3, [pc, #228]	; (800d710 <xQueueGenericSend+0x1f0>)
 800d62a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d62e:	601a      	str	r2, [r3, #0]
 800d630:	f3bf 8f4f 	dsb	sy
 800d634:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800d638:	f001 fbae 	bl	800ed98 <vPortExitCritical>
				return pdPASS;
 800d63c:	2301      	movs	r3, #1
 800d63e:	e063      	b.n	800d708 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d103      	bne.n	800d64e <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d646:	f001 fba7 	bl	800ed98 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800d64a:	2300      	movs	r3, #0
 800d64c:	e05c      	b.n	800d708 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d64e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d650:	2b00      	cmp	r3, #0
 800d652:	d106      	bne.n	800d662 <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d654:	f107 0314 	add.w	r3, r7, #20
 800d658:	4618      	mov	r0, r3
 800d65a:	f000 ffed 	bl	800e638 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d65e:	2301      	movs	r3, #1
 800d660:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d662:	f001 fb99 	bl	800ed98 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d666:	f000 fd7f 	bl	800e168 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d66a:	f001 fb67 	bl	800ed3c <vPortEnterCritical>
 800d66e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d670:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d674:	b25b      	sxtb	r3, r3
 800d676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d67a:	d103      	bne.n	800d684 <xQueueGenericSend+0x164>
 800d67c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d67e:	2200      	movs	r2, #0
 800d680:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d686:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d68a:	b25b      	sxtb	r3, r3
 800d68c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d690:	d103      	bne.n	800d69a <xQueueGenericSend+0x17a>
 800d692:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d694:	2200      	movs	r2, #0
 800d696:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d69a:	f001 fb7d 	bl	800ed98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d69e:	1d3a      	adds	r2, r7, #4
 800d6a0:	f107 0314 	add.w	r3, r7, #20
 800d6a4:	4611      	mov	r1, r2
 800d6a6:	4618      	mov	r0, r3
 800d6a8:	f000 ffdc 	bl	800e664 <xTaskCheckForTimeOut>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d124      	bne.n	800d6fc <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800d6b2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d6b4:	f000 fb13 	bl	800dcde <prvIsQueueFull>
 800d6b8:	4603      	mov	r3, r0
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d018      	beq.n	800d6f0 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800d6be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6c0:	3310      	adds	r3, #16
 800d6c2:	687a      	ldr	r2, [r7, #4]
 800d6c4:	4611      	mov	r1, r2
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	f000 ff30 	bl	800e52c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800d6cc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d6ce:	f000 fa9e 	bl	800dc0e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800d6d2:	f000 fd57 	bl	800e184 <xTaskResumeAll>
 800d6d6:	4603      	mov	r3, r0
 800d6d8:	2b00      	cmp	r3, #0
 800d6da:	f47f af7c 	bne.w	800d5d6 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800d6de:	4b0c      	ldr	r3, [pc, #48]	; (800d710 <xQueueGenericSend+0x1f0>)
 800d6e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d6e4:	601a      	str	r2, [r3, #0]
 800d6e6:	f3bf 8f4f 	dsb	sy
 800d6ea:	f3bf 8f6f 	isb	sy
 800d6ee:	e772      	b.n	800d5d6 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800d6f0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d6f2:	f000 fa8c 	bl	800dc0e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d6f6:	f000 fd45 	bl	800e184 <xTaskResumeAll>
 800d6fa:	e76c      	b.n	800d5d6 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800d6fc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d6fe:	f000 fa86 	bl	800dc0e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d702:	f000 fd3f 	bl	800e184 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800d706:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800d708:	4618      	mov	r0, r3
 800d70a:	3738      	adds	r7, #56	; 0x38
 800d70c:	46bd      	mov	sp, r7
 800d70e:	bd80      	pop	{r7, pc}
 800d710:	e000ed04 	.word	0xe000ed04

0800d714 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800d714:	b580      	push	{r7, lr}
 800d716:	b08e      	sub	sp, #56	; 0x38
 800d718:	af00      	add	r7, sp, #0
 800d71a:	60f8      	str	r0, [r7, #12]
 800d71c:	60b9      	str	r1, [r7, #8]
 800d71e:	607a      	str	r2, [r7, #4]
 800d720:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800d722:	68fb      	ldr	r3, [r7, #12]
 800d724:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800d726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d109      	bne.n	800d740 <xQueueGenericSendFromISR+0x2c>
 800d72c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d730:	f383 8811 	msr	BASEPRI, r3
 800d734:	f3bf 8f6f 	isb	sy
 800d738:	f3bf 8f4f 	dsb	sy
 800d73c:	627b      	str	r3, [r7, #36]	; 0x24
 800d73e:	e7fe      	b.n	800d73e <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d740:	68bb      	ldr	r3, [r7, #8]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d103      	bne.n	800d74e <xQueueGenericSendFromISR+0x3a>
 800d746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d101      	bne.n	800d752 <xQueueGenericSendFromISR+0x3e>
 800d74e:	2301      	movs	r3, #1
 800d750:	e000      	b.n	800d754 <xQueueGenericSendFromISR+0x40>
 800d752:	2300      	movs	r3, #0
 800d754:	2b00      	cmp	r3, #0
 800d756:	d109      	bne.n	800d76c <xQueueGenericSendFromISR+0x58>
 800d758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d75c:	f383 8811 	msr	BASEPRI, r3
 800d760:	f3bf 8f6f 	isb	sy
 800d764:	f3bf 8f4f 	dsb	sy
 800d768:	623b      	str	r3, [r7, #32]
 800d76a:	e7fe      	b.n	800d76a <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800d76c:	683b      	ldr	r3, [r7, #0]
 800d76e:	2b02      	cmp	r3, #2
 800d770:	d103      	bne.n	800d77a <xQueueGenericSendFromISR+0x66>
 800d772:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d774:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d776:	2b01      	cmp	r3, #1
 800d778:	d101      	bne.n	800d77e <xQueueGenericSendFromISR+0x6a>
 800d77a:	2301      	movs	r3, #1
 800d77c:	e000      	b.n	800d780 <xQueueGenericSendFromISR+0x6c>
 800d77e:	2300      	movs	r3, #0
 800d780:	2b00      	cmp	r3, #0
 800d782:	d109      	bne.n	800d798 <xQueueGenericSendFromISR+0x84>
 800d784:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d788:	f383 8811 	msr	BASEPRI, r3
 800d78c:	f3bf 8f6f 	isb	sy
 800d790:	f3bf 8f4f 	dsb	sy
 800d794:	61fb      	str	r3, [r7, #28]
 800d796:	e7fe      	b.n	800d796 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800d798:	f001 fbac 	bl	800eef4 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800d79c:	f3ef 8211 	mrs	r2, BASEPRI
 800d7a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7a4:	f383 8811 	msr	BASEPRI, r3
 800d7a8:	f3bf 8f6f 	isb	sy
 800d7ac:	f3bf 8f4f 	dsb	sy
 800d7b0:	61ba      	str	r2, [r7, #24]
 800d7b2:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800d7b4:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800d7b6:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800d7b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800d7bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d7c0:	429a      	cmp	r2, r3
 800d7c2:	d302      	bcc.n	800d7ca <xQueueGenericSendFromISR+0xb6>
 800d7c4:	683b      	ldr	r3, [r7, #0]
 800d7c6:	2b02      	cmp	r3, #2
 800d7c8:	d12c      	bne.n	800d824 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800d7ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7cc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d7d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800d7d4:	683a      	ldr	r2, [r7, #0]
 800d7d6:	68b9      	ldr	r1, [r7, #8]
 800d7d8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800d7da:	f000 f988 	bl	800daee <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800d7de:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800d7e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d7e6:	d112      	bne.n	800d80e <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800d7e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d7ec:	2b00      	cmp	r3, #0
 800d7ee:	d016      	beq.n	800d81e <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800d7f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7f2:	3324      	adds	r3, #36	; 0x24
 800d7f4:	4618      	mov	r0, r3
 800d7f6:	f000 febd 	bl	800e574 <xTaskRemoveFromEventList>
 800d7fa:	4603      	mov	r3, r0
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d00e      	beq.n	800d81e <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800d800:	687b      	ldr	r3, [r7, #4]
 800d802:	2b00      	cmp	r3, #0
 800d804:	d00b      	beq.n	800d81e <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	2201      	movs	r2, #1
 800d80a:	601a      	str	r2, [r3, #0]
 800d80c:	e007      	b.n	800d81e <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800d80e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d812:	3301      	adds	r3, #1
 800d814:	b2db      	uxtb	r3, r3
 800d816:	b25a      	sxtb	r2, r3
 800d818:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d81a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800d81e:	2301      	movs	r3, #1
 800d820:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800d822:	e001      	b.n	800d828 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800d824:	2300      	movs	r3, #0
 800d826:	637b      	str	r3, [r7, #52]	; 0x34
 800d828:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d82a:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800d82c:	693b      	ldr	r3, [r7, #16]
 800d82e:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800d832:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800d834:	4618      	mov	r0, r3
 800d836:	3738      	adds	r7, #56	; 0x38
 800d838:	46bd      	mov	sp, r7
 800d83a:	bd80      	pop	{r7, pc}

0800d83c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800d83c:	b580      	push	{r7, lr}
 800d83e:	b08c      	sub	sp, #48	; 0x30
 800d840:	af00      	add	r7, sp, #0
 800d842:	60f8      	str	r0, [r7, #12]
 800d844:	60b9      	str	r1, [r7, #8]
 800d846:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800d848:	2300      	movs	r3, #0
 800d84a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800d850:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d852:	2b00      	cmp	r3, #0
 800d854:	d109      	bne.n	800d86a <xQueueReceive+0x2e>
	__asm volatile
 800d856:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d85a:	f383 8811 	msr	BASEPRI, r3
 800d85e:	f3bf 8f6f 	isb	sy
 800d862:	f3bf 8f4f 	dsb	sy
 800d866:	623b      	str	r3, [r7, #32]
 800d868:	e7fe      	b.n	800d868 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800d86a:	68bb      	ldr	r3, [r7, #8]
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d103      	bne.n	800d878 <xQueueReceive+0x3c>
 800d870:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d874:	2b00      	cmp	r3, #0
 800d876:	d101      	bne.n	800d87c <xQueueReceive+0x40>
 800d878:	2301      	movs	r3, #1
 800d87a:	e000      	b.n	800d87e <xQueueReceive+0x42>
 800d87c:	2300      	movs	r3, #0
 800d87e:	2b00      	cmp	r3, #0
 800d880:	d109      	bne.n	800d896 <xQueueReceive+0x5a>
 800d882:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d886:	f383 8811 	msr	BASEPRI, r3
 800d88a:	f3bf 8f6f 	isb	sy
 800d88e:	f3bf 8f4f 	dsb	sy
 800d892:	61fb      	str	r3, [r7, #28]
 800d894:	e7fe      	b.n	800d894 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800d896:	f001 f825 	bl	800e8e4 <xTaskGetSchedulerState>
 800d89a:	4603      	mov	r3, r0
 800d89c:	2b00      	cmp	r3, #0
 800d89e:	d102      	bne.n	800d8a6 <xQueueReceive+0x6a>
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d101      	bne.n	800d8aa <xQueueReceive+0x6e>
 800d8a6:	2301      	movs	r3, #1
 800d8a8:	e000      	b.n	800d8ac <xQueueReceive+0x70>
 800d8aa:	2300      	movs	r3, #0
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d109      	bne.n	800d8c4 <xQueueReceive+0x88>
 800d8b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8b4:	f383 8811 	msr	BASEPRI, r3
 800d8b8:	f3bf 8f6f 	isb	sy
 800d8bc:	f3bf 8f4f 	dsb	sy
 800d8c0:	61bb      	str	r3, [r7, #24]
 800d8c2:	e7fe      	b.n	800d8c2 <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800d8c4:	f001 fa3a 	bl	800ed3c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800d8c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d8cc:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800d8ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d01f      	beq.n	800d914 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800d8d4:	68b9      	ldr	r1, [r7, #8]
 800d8d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d8d8:	f000 f973 	bl	800dbc2 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800d8dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8de:	1e5a      	subs	r2, r3, #1
 800d8e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8e2:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800d8e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8e6:	691b      	ldr	r3, [r3, #16]
 800d8e8:	2b00      	cmp	r3, #0
 800d8ea:	d00f      	beq.n	800d90c <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800d8ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d8ee:	3310      	adds	r3, #16
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	f000 fe3f 	bl	800e574 <xTaskRemoveFromEventList>
 800d8f6:	4603      	mov	r3, r0
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d007      	beq.n	800d90c <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800d8fc:	4b3c      	ldr	r3, [pc, #240]	; (800d9f0 <xQueueReceive+0x1b4>)
 800d8fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d902:	601a      	str	r2, [r3, #0]
 800d904:	f3bf 8f4f 	dsb	sy
 800d908:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800d90c:	f001 fa44 	bl	800ed98 <vPortExitCritical>
				return pdPASS;
 800d910:	2301      	movs	r3, #1
 800d912:	e069      	b.n	800d9e8 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	2b00      	cmp	r3, #0
 800d918:	d103      	bne.n	800d922 <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800d91a:	f001 fa3d 	bl	800ed98 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800d91e:	2300      	movs	r3, #0
 800d920:	e062      	b.n	800d9e8 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800d922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d924:	2b00      	cmp	r3, #0
 800d926:	d106      	bne.n	800d936 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800d928:	f107 0310 	add.w	r3, r7, #16
 800d92c:	4618      	mov	r0, r3
 800d92e:	f000 fe83 	bl	800e638 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800d932:	2301      	movs	r3, #1
 800d934:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800d936:	f001 fa2f 	bl	800ed98 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800d93a:	f000 fc15 	bl	800e168 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800d93e:	f001 f9fd 	bl	800ed3c <vPortEnterCritical>
 800d942:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d944:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800d948:	b25b      	sxtb	r3, r3
 800d94a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d94e:	d103      	bne.n	800d958 <xQueueReceive+0x11c>
 800d950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d952:	2200      	movs	r2, #0
 800d954:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800d958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d95a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800d95e:	b25b      	sxtb	r3, r3
 800d960:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d964:	d103      	bne.n	800d96e <xQueueReceive+0x132>
 800d966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d968:	2200      	movs	r2, #0
 800d96a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800d96e:	f001 fa13 	bl	800ed98 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800d972:	1d3a      	adds	r2, r7, #4
 800d974:	f107 0310 	add.w	r3, r7, #16
 800d978:	4611      	mov	r1, r2
 800d97a:	4618      	mov	r0, r3
 800d97c:	f000 fe72 	bl	800e664 <xTaskCheckForTimeOut>
 800d980:	4603      	mov	r3, r0
 800d982:	2b00      	cmp	r3, #0
 800d984:	d123      	bne.n	800d9ce <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d986:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d988:	f000 f993 	bl	800dcb2 <prvIsQueueEmpty>
 800d98c:	4603      	mov	r3, r0
 800d98e:	2b00      	cmp	r3, #0
 800d990:	d017      	beq.n	800d9c2 <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800d992:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d994:	3324      	adds	r3, #36	; 0x24
 800d996:	687a      	ldr	r2, [r7, #4]
 800d998:	4611      	mov	r1, r2
 800d99a:	4618      	mov	r0, r3
 800d99c:	f000 fdc6 	bl	800e52c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800d9a0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d9a2:	f000 f934 	bl	800dc0e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800d9a6:	f000 fbed 	bl	800e184 <xTaskResumeAll>
 800d9aa:	4603      	mov	r3, r0
 800d9ac:	2b00      	cmp	r3, #0
 800d9ae:	d189      	bne.n	800d8c4 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 800d9b0:	4b0f      	ldr	r3, [pc, #60]	; (800d9f0 <xQueueReceive+0x1b4>)
 800d9b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d9b6:	601a      	str	r2, [r3, #0]
 800d9b8:	f3bf 8f4f 	dsb	sy
 800d9bc:	f3bf 8f6f 	isb	sy
 800d9c0:	e780      	b.n	800d8c4 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800d9c2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d9c4:	f000 f923 	bl	800dc0e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800d9c8:	f000 fbdc 	bl	800e184 <xTaskResumeAll>
 800d9cc:	e77a      	b.n	800d8c4 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800d9ce:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d9d0:	f000 f91d 	bl	800dc0e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800d9d4:	f000 fbd6 	bl	800e184 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800d9d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800d9da:	f000 f96a 	bl	800dcb2 <prvIsQueueEmpty>
 800d9de:	4603      	mov	r3, r0
 800d9e0:	2b00      	cmp	r3, #0
 800d9e2:	f43f af6f 	beq.w	800d8c4 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800d9e6:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	3730      	adds	r7, #48	; 0x30
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	bd80      	pop	{r7, pc}
 800d9f0:	e000ed04 	.word	0xe000ed04

0800d9f4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800d9f4:	b580      	push	{r7, lr}
 800d9f6:	b08e      	sub	sp, #56	; 0x38
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	60f8      	str	r0, [r7, #12]
 800d9fc:	60b9      	str	r1, [r7, #8]
 800d9fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800da00:	68fb      	ldr	r3, [r7, #12]
 800da02:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800da04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da06:	2b00      	cmp	r3, #0
 800da08:	d109      	bne.n	800da1e <xQueueReceiveFromISR+0x2a>
 800da0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da0e:	f383 8811 	msr	BASEPRI, r3
 800da12:	f3bf 8f6f 	isb	sy
 800da16:	f3bf 8f4f 	dsb	sy
 800da1a:	623b      	str	r3, [r7, #32]
 800da1c:	e7fe      	b.n	800da1c <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800da1e:	68bb      	ldr	r3, [r7, #8]
 800da20:	2b00      	cmp	r3, #0
 800da22:	d103      	bne.n	800da2c <xQueueReceiveFromISR+0x38>
 800da24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800da28:	2b00      	cmp	r3, #0
 800da2a:	d101      	bne.n	800da30 <xQueueReceiveFromISR+0x3c>
 800da2c:	2301      	movs	r3, #1
 800da2e:	e000      	b.n	800da32 <xQueueReceiveFromISR+0x3e>
 800da30:	2300      	movs	r3, #0
 800da32:	2b00      	cmp	r3, #0
 800da34:	d109      	bne.n	800da4a <xQueueReceiveFromISR+0x56>
 800da36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da3a:	f383 8811 	msr	BASEPRI, r3
 800da3e:	f3bf 8f6f 	isb	sy
 800da42:	f3bf 8f4f 	dsb	sy
 800da46:	61fb      	str	r3, [r7, #28]
 800da48:	e7fe      	b.n	800da48 <xQueueReceiveFromISR+0x54>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800da4a:	f001 fa53 	bl	800eef4 <vPortValidateInterruptPriority>
	__asm volatile
 800da4e:	f3ef 8211 	mrs	r2, BASEPRI
 800da52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800da56:	f383 8811 	msr	BASEPRI, r3
 800da5a:	f3bf 8f6f 	isb	sy
 800da5e:	f3bf 8f4f 	dsb	sy
 800da62:	61ba      	str	r2, [r7, #24]
 800da64:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800da66:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800da68:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800da6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800da6e:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800da70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da72:	2b00      	cmp	r3, #0
 800da74:	d02f      	beq.n	800dad6 <xQueueReceiveFromISR+0xe2>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800da76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800da7c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800da80:	68b9      	ldr	r1, [r7, #8]
 800da82:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800da84:	f000 f89d 	bl	800dbc2 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800da88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800da8a:	1e5a      	subs	r2, r3, #1
 800da8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da8e:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800da90:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800da94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da98:	d112      	bne.n	800dac0 <xQueueReceiveFromISR+0xcc>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800da9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800da9c:	691b      	ldr	r3, [r3, #16]
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d016      	beq.n	800dad0 <xQueueReceiveFromISR+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800daa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800daa4:	3310      	adds	r3, #16
 800daa6:	4618      	mov	r0, r3
 800daa8:	f000 fd64 	bl	800e574 <xTaskRemoveFromEventList>
 800daac:	4603      	mov	r3, r0
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d00e      	beq.n	800dad0 <xQueueReceiveFromISR+0xdc>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d00b      	beq.n	800dad0 <xQueueReceiveFromISR+0xdc>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	2201      	movs	r2, #1
 800dabc:	601a      	str	r2, [r3, #0]
 800dabe:	e007      	b.n	800dad0 <xQueueReceiveFromISR+0xdc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800dac0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800dac4:	3301      	adds	r3, #1
 800dac6:	b2db      	uxtb	r3, r3
 800dac8:	b25a      	sxtb	r2, r3
 800daca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dacc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 800dad0:	2301      	movs	r3, #1
 800dad2:	637b      	str	r3, [r7, #52]	; 0x34
 800dad4:	e001      	b.n	800dada <xQueueReceiveFromISR+0xe6>
		}
		else
		{
			xReturn = pdFAIL;
 800dad6:	2300      	movs	r3, #0
 800dad8:	637b      	str	r3, [r7, #52]	; 0x34
 800dada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800dadc:	613b      	str	r3, [r7, #16]
	__asm volatile
 800dade:	693b      	ldr	r3, [r7, #16]
 800dae0:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800dae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800dae6:	4618      	mov	r0, r3
 800dae8:	3738      	adds	r7, #56	; 0x38
 800daea:	46bd      	mov	sp, r7
 800daec:	bd80      	pop	{r7, pc}

0800daee <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800daee:	b580      	push	{r7, lr}
 800daf0:	b086      	sub	sp, #24
 800daf2:	af00      	add	r7, sp, #0
 800daf4:	60f8      	str	r0, [r7, #12]
 800daf6:	60b9      	str	r1, [r7, #8]
 800daf8:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800dafa:	2300      	movs	r3, #0
 800dafc:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800db02:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d10d      	bne.n	800db28 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	2b00      	cmp	r3, #0
 800db12:	d14d      	bne.n	800dbb0 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	689b      	ldr	r3, [r3, #8]
 800db18:	4618      	mov	r0, r3
 800db1a:	f000 ff01 	bl	800e920 <xTaskPriorityDisinherit>
 800db1e:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800db20:	68fb      	ldr	r3, [r7, #12]
 800db22:	2200      	movs	r2, #0
 800db24:	609a      	str	r2, [r3, #8]
 800db26:	e043      	b.n	800dbb0 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d119      	bne.n	800db62 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	6858      	ldr	r0, [r3, #4]
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db36:	461a      	mov	r2, r3
 800db38:	68b9      	ldr	r1, [r7, #8]
 800db3a:	f001 ff35 	bl	800f9a8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	685a      	ldr	r2, [r3, #4]
 800db42:	68fb      	ldr	r3, [r7, #12]
 800db44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db46:	441a      	add	r2, r3
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	685a      	ldr	r2, [r3, #4]
 800db50:	68fb      	ldr	r3, [r7, #12]
 800db52:	689b      	ldr	r3, [r3, #8]
 800db54:	429a      	cmp	r2, r3
 800db56:	d32b      	bcc.n	800dbb0 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800db58:	68fb      	ldr	r3, [r7, #12]
 800db5a:	681a      	ldr	r2, [r3, #0]
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	605a      	str	r2, [r3, #4]
 800db60:	e026      	b.n	800dbb0 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800db62:	68fb      	ldr	r3, [r7, #12]
 800db64:	68d8      	ldr	r0, [r3, #12]
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db6a:	461a      	mov	r2, r3
 800db6c:	68b9      	ldr	r1, [r7, #8]
 800db6e:	f001 ff1b 	bl	800f9a8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	68da      	ldr	r2, [r3, #12]
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db7a:	425b      	negs	r3, r3
 800db7c:	441a      	add	r2, r3
 800db7e:	68fb      	ldr	r3, [r7, #12]
 800db80:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	68da      	ldr	r2, [r3, #12]
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	429a      	cmp	r2, r3
 800db8c:	d207      	bcs.n	800db9e <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800db8e:	68fb      	ldr	r3, [r7, #12]
 800db90:	689a      	ldr	r2, [r3, #8]
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800db96:	425b      	negs	r3, r3
 800db98:	441a      	add	r2, r3
 800db9a:	68fb      	ldr	r3, [r7, #12]
 800db9c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	2b02      	cmp	r3, #2
 800dba2:	d105      	bne.n	800dbb0 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800dba4:	693b      	ldr	r3, [r7, #16]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d002      	beq.n	800dbb0 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800dbaa:	693b      	ldr	r3, [r7, #16]
 800dbac:	3b01      	subs	r3, #1
 800dbae:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800dbb0:	693b      	ldr	r3, [r7, #16]
 800dbb2:	1c5a      	adds	r2, r3, #1
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800dbb8:	697b      	ldr	r3, [r7, #20]
}
 800dbba:	4618      	mov	r0, r3
 800dbbc:	3718      	adds	r7, #24
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	bd80      	pop	{r7, pc}

0800dbc2 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800dbc2:	b580      	push	{r7, lr}
 800dbc4:	b082      	sub	sp, #8
 800dbc6:	af00      	add	r7, sp, #0
 800dbc8:	6078      	str	r0, [r7, #4]
 800dbca:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d018      	beq.n	800dc06 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	68da      	ldr	r2, [r3, #12]
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbdc:	441a      	add	r2, r3
 800dbde:	687b      	ldr	r3, [r7, #4]
 800dbe0:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	68da      	ldr	r2, [r3, #12]
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	689b      	ldr	r3, [r3, #8]
 800dbea:	429a      	cmp	r2, r3
 800dbec:	d303      	bcc.n	800dbf6 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800dbee:	687b      	ldr	r3, [r7, #4]
 800dbf0:	681a      	ldr	r2, [r3, #0]
 800dbf2:	687b      	ldr	r3, [r7, #4]
 800dbf4:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800dbf6:	687b      	ldr	r3, [r7, #4]
 800dbf8:	68d9      	ldr	r1, [r3, #12]
 800dbfa:	687b      	ldr	r3, [r7, #4]
 800dbfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800dbfe:	461a      	mov	r2, r3
 800dc00:	6838      	ldr	r0, [r7, #0]
 800dc02:	f001 fed1 	bl	800f9a8 <memcpy>
	}
}
 800dc06:	bf00      	nop
 800dc08:	3708      	adds	r7, #8
 800dc0a:	46bd      	mov	sp, r7
 800dc0c:	bd80      	pop	{r7, pc}

0800dc0e <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800dc0e:	b580      	push	{r7, lr}
 800dc10:	b084      	sub	sp, #16
 800dc12:	af00      	add	r7, sp, #0
 800dc14:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800dc16:	f001 f891 	bl	800ed3c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800dc20:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dc22:	e011      	b.n	800dc48 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d012      	beq.n	800dc52 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	3324      	adds	r3, #36	; 0x24
 800dc30:	4618      	mov	r0, r3
 800dc32:	f000 fc9f 	bl	800e574 <xTaskRemoveFromEventList>
 800dc36:	4603      	mov	r3, r0
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d001      	beq.n	800dc40 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800dc3c:	f000 fd72 	bl	800e724 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800dc40:	7bfb      	ldrb	r3, [r7, #15]
 800dc42:	3b01      	subs	r3, #1
 800dc44:	b2db      	uxtb	r3, r3
 800dc46:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800dc48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dc4c:	2b00      	cmp	r3, #0
 800dc4e:	dce9      	bgt.n	800dc24 <prvUnlockQueue+0x16>
 800dc50:	e000      	b.n	800dc54 <prvUnlockQueue+0x46>
					break;
 800dc52:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	22ff      	movs	r2, #255	; 0xff
 800dc58:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800dc5c:	f001 f89c 	bl	800ed98 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800dc60:	f001 f86c 	bl	800ed3c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800dc6a:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dc6c:	e011      	b.n	800dc92 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	691b      	ldr	r3, [r3, #16]
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d012      	beq.n	800dc9c <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	3310      	adds	r3, #16
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	f000 fc7a 	bl	800e574 <xTaskRemoveFromEventList>
 800dc80:	4603      	mov	r3, r0
 800dc82:	2b00      	cmp	r3, #0
 800dc84:	d001      	beq.n	800dc8a <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800dc86:	f000 fd4d 	bl	800e724 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800dc8a:	7bbb      	ldrb	r3, [r7, #14]
 800dc8c:	3b01      	subs	r3, #1
 800dc8e:	b2db      	uxtb	r3, r3
 800dc90:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800dc92:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	dce9      	bgt.n	800dc6e <prvUnlockQueue+0x60>
 800dc9a:	e000      	b.n	800dc9e <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800dc9c:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	22ff      	movs	r2, #255	; 0xff
 800dca2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800dca6:	f001 f877 	bl	800ed98 <vPortExitCritical>
}
 800dcaa:	bf00      	nop
 800dcac:	3710      	adds	r7, #16
 800dcae:	46bd      	mov	sp, r7
 800dcb0:	bd80      	pop	{r7, pc}

0800dcb2 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800dcb2:	b580      	push	{r7, lr}
 800dcb4:	b084      	sub	sp, #16
 800dcb6:	af00      	add	r7, sp, #0
 800dcb8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dcba:	f001 f83f 	bl	800ed3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d102      	bne.n	800dccc <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800dcc6:	2301      	movs	r3, #1
 800dcc8:	60fb      	str	r3, [r7, #12]
 800dcca:	e001      	b.n	800dcd0 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800dccc:	2300      	movs	r3, #0
 800dcce:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dcd0:	f001 f862 	bl	800ed98 <vPortExitCritical>

	return xReturn;
 800dcd4:	68fb      	ldr	r3, [r7, #12]
}
 800dcd6:	4618      	mov	r0, r3
 800dcd8:	3710      	adds	r7, #16
 800dcda:	46bd      	mov	sp, r7
 800dcdc:	bd80      	pop	{r7, pc}

0800dcde <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800dcde:	b580      	push	{r7, lr}
 800dce0:	b084      	sub	sp, #16
 800dce2:	af00      	add	r7, sp, #0
 800dce4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800dce6:	f001 f829 	bl	800ed3c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dcf2:	429a      	cmp	r2, r3
 800dcf4:	d102      	bne.n	800dcfc <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800dcf6:	2301      	movs	r3, #1
 800dcf8:	60fb      	str	r3, [r7, #12]
 800dcfa:	e001      	b.n	800dd00 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800dcfc:	2300      	movs	r3, #0
 800dcfe:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800dd00:	f001 f84a 	bl	800ed98 <vPortExitCritical>

	return xReturn;
 800dd04:	68fb      	ldr	r3, [r7, #12]
}
 800dd06:	4618      	mov	r0, r3
 800dd08:	3710      	adds	r7, #16
 800dd0a:	46bd      	mov	sp, r7
 800dd0c:	bd80      	pop	{r7, pc}

0800dd0e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800dd0e:	b580      	push	{r7, lr}
 800dd10:	b08e      	sub	sp, #56	; 0x38
 800dd12:	af04      	add	r7, sp, #16
 800dd14:	60f8      	str	r0, [r7, #12]
 800dd16:	60b9      	str	r1, [r7, #8]
 800dd18:	607a      	str	r2, [r7, #4]
 800dd1a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800dd1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d109      	bne.n	800dd36 <xTaskCreateStatic+0x28>
	__asm volatile
 800dd22:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd26:	f383 8811 	msr	BASEPRI, r3
 800dd2a:	f3bf 8f6f 	isb	sy
 800dd2e:	f3bf 8f4f 	dsb	sy
 800dd32:	623b      	str	r3, [r7, #32]
 800dd34:	e7fe      	b.n	800dd34 <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 800dd36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d109      	bne.n	800dd50 <xTaskCreateStatic+0x42>
 800dd3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd40:	f383 8811 	msr	BASEPRI, r3
 800dd44:	f3bf 8f6f 	isb	sy
 800dd48:	f3bf 8f4f 	dsb	sy
 800dd4c:	61fb      	str	r3, [r7, #28]
 800dd4e:	e7fe      	b.n	800dd4e <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800dd50:	2358      	movs	r3, #88	; 0x58
 800dd52:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800dd54:	693b      	ldr	r3, [r7, #16]
 800dd56:	2b58      	cmp	r3, #88	; 0x58
 800dd58:	d009      	beq.n	800dd6e <xTaskCreateStatic+0x60>
 800dd5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd5e:	f383 8811 	msr	BASEPRI, r3
 800dd62:	f3bf 8f6f 	isb	sy
 800dd66:	f3bf 8f4f 	dsb	sy
 800dd6a:	61bb      	str	r3, [r7, #24]
 800dd6c:	e7fe      	b.n	800dd6c <xTaskCreateStatic+0x5e>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800dd6e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800dd70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d01e      	beq.n	800ddb4 <xTaskCreateStatic+0xa6>
 800dd76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d01b      	beq.n	800ddb4 <xTaskCreateStatic+0xa6>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800dd7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd7e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800dd80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800dd84:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800dd86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd88:	2202      	movs	r2, #2
 800dd8a:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800dd8e:	2300      	movs	r3, #0
 800dd90:	9303      	str	r3, [sp, #12]
 800dd92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dd94:	9302      	str	r3, [sp, #8]
 800dd96:	f107 0314 	add.w	r3, r7, #20
 800dd9a:	9301      	str	r3, [sp, #4]
 800dd9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dd9e:	9300      	str	r3, [sp, #0]
 800dda0:	683b      	ldr	r3, [r7, #0]
 800dda2:	687a      	ldr	r2, [r7, #4]
 800dda4:	68b9      	ldr	r1, [r7, #8]
 800dda6:	68f8      	ldr	r0, [r7, #12]
 800dda8:	f000 f850 	bl	800de4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ddac:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ddae:	f000 f8df 	bl	800df70 <prvAddNewTaskToReadyList>
 800ddb2:	e001      	b.n	800ddb8 <xTaskCreateStatic+0xaa>
		}
		else
		{
			xReturn = NULL;
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ddb8:	697b      	ldr	r3, [r7, #20]
	}
 800ddba:	4618      	mov	r0, r3
 800ddbc:	3728      	adds	r7, #40	; 0x28
 800ddbe:	46bd      	mov	sp, r7
 800ddc0:	bd80      	pop	{r7, pc}

0800ddc2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ddc2:	b580      	push	{r7, lr}
 800ddc4:	b08c      	sub	sp, #48	; 0x30
 800ddc6:	af04      	add	r7, sp, #16
 800ddc8:	60f8      	str	r0, [r7, #12]
 800ddca:	60b9      	str	r1, [r7, #8]
 800ddcc:	603b      	str	r3, [r7, #0]
 800ddce:	4613      	mov	r3, r2
 800ddd0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ddd2:	88fb      	ldrh	r3, [r7, #6]
 800ddd4:	009b      	lsls	r3, r3, #2
 800ddd6:	4618      	mov	r0, r3
 800ddd8:	f001 f8ca 	bl	800ef70 <pvPortMalloc>
 800dddc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ddde:	697b      	ldr	r3, [r7, #20]
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d00e      	beq.n	800de02 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800dde4:	2058      	movs	r0, #88	; 0x58
 800dde6:	f001 f8c3 	bl	800ef70 <pvPortMalloc>
 800ddea:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ddec:	69fb      	ldr	r3, [r7, #28]
 800ddee:	2b00      	cmp	r3, #0
 800ddf0:	d003      	beq.n	800ddfa <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ddf2:	69fb      	ldr	r3, [r7, #28]
 800ddf4:	697a      	ldr	r2, [r7, #20]
 800ddf6:	631a      	str	r2, [r3, #48]	; 0x30
 800ddf8:	e005      	b.n	800de06 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ddfa:	6978      	ldr	r0, [r7, #20]
 800ddfc:	f001 f97e 	bl	800f0fc <vPortFree>
 800de00:	e001      	b.n	800de06 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800de02:	2300      	movs	r3, #0
 800de04:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800de06:	69fb      	ldr	r3, [r7, #28]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d017      	beq.n	800de3c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800de0c:	69fb      	ldr	r3, [r7, #28]
 800de0e:	2200      	movs	r2, #0
 800de10:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800de14:	88fa      	ldrh	r2, [r7, #6]
 800de16:	2300      	movs	r3, #0
 800de18:	9303      	str	r3, [sp, #12]
 800de1a:	69fb      	ldr	r3, [r7, #28]
 800de1c:	9302      	str	r3, [sp, #8]
 800de1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800de20:	9301      	str	r3, [sp, #4]
 800de22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de24:	9300      	str	r3, [sp, #0]
 800de26:	683b      	ldr	r3, [r7, #0]
 800de28:	68b9      	ldr	r1, [r7, #8]
 800de2a:	68f8      	ldr	r0, [r7, #12]
 800de2c:	f000 f80e 	bl	800de4c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800de30:	69f8      	ldr	r0, [r7, #28]
 800de32:	f000 f89d 	bl	800df70 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800de36:	2301      	movs	r3, #1
 800de38:	61bb      	str	r3, [r7, #24]
 800de3a:	e002      	b.n	800de42 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800de3c:	f04f 33ff 	mov.w	r3, #4294967295
 800de40:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800de42:	69bb      	ldr	r3, [r7, #24]
	}
 800de44:	4618      	mov	r0, r3
 800de46:	3720      	adds	r7, #32
 800de48:	46bd      	mov	sp, r7
 800de4a:	bd80      	pop	{r7, pc}

0800de4c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	b088      	sub	sp, #32
 800de50:	af00      	add	r7, sp, #0
 800de52:	60f8      	str	r0, [r7, #12]
 800de54:	60b9      	str	r1, [r7, #8]
 800de56:	607a      	str	r2, [r7, #4]
 800de58:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800de5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de5c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	009b      	lsls	r3, r3, #2
 800de62:	461a      	mov	r2, r3
 800de64:	21a5      	movs	r1, #165	; 0xa5
 800de66:	f001 fdaa 	bl	800f9be <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800de6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800de6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800de74:	3b01      	subs	r3, #1
 800de76:	009b      	lsls	r3, r3, #2
 800de78:	4413      	add	r3, r2
 800de7a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800de7c:	69bb      	ldr	r3, [r7, #24]
 800de7e:	f023 0307 	bic.w	r3, r3, #7
 800de82:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800de84:	69bb      	ldr	r3, [r7, #24]
 800de86:	f003 0307 	and.w	r3, r3, #7
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d009      	beq.n	800dea2 <prvInitialiseNewTask+0x56>
 800de8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de92:	f383 8811 	msr	BASEPRI, r3
 800de96:	f3bf 8f6f 	isb	sy
 800de9a:	f3bf 8f4f 	dsb	sy
 800de9e:	617b      	str	r3, [r7, #20]
 800dea0:	e7fe      	b.n	800dea0 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800dea2:	68bb      	ldr	r3, [r7, #8]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d01f      	beq.n	800dee8 <prvInitialiseNewTask+0x9c>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dea8:	2300      	movs	r3, #0
 800deaa:	61fb      	str	r3, [r7, #28]
 800deac:	e012      	b.n	800ded4 <prvInitialiseNewTask+0x88>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800deae:	68ba      	ldr	r2, [r7, #8]
 800deb0:	69fb      	ldr	r3, [r7, #28]
 800deb2:	4413      	add	r3, r2
 800deb4:	7819      	ldrb	r1, [r3, #0]
 800deb6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800deb8:	69fb      	ldr	r3, [r7, #28]
 800deba:	4413      	add	r3, r2
 800debc:	3334      	adds	r3, #52	; 0x34
 800debe:	460a      	mov	r2, r1
 800dec0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800dec2:	68ba      	ldr	r2, [r7, #8]
 800dec4:	69fb      	ldr	r3, [r7, #28]
 800dec6:	4413      	add	r3, r2
 800dec8:	781b      	ldrb	r3, [r3, #0]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d006      	beq.n	800dedc <prvInitialiseNewTask+0x90>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800dece:	69fb      	ldr	r3, [r7, #28]
 800ded0:	3301      	adds	r3, #1
 800ded2:	61fb      	str	r3, [r7, #28]
 800ded4:	69fb      	ldr	r3, [r7, #28]
 800ded6:	2b0f      	cmp	r3, #15
 800ded8:	d9e9      	bls.n	800deae <prvInitialiseNewTask+0x62>
 800deda:	e000      	b.n	800dede <prvInitialiseNewTask+0x92>
			{
				break;
 800dedc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800dede:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800dee0:	2200      	movs	r2, #0
 800dee2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800dee6:	e003      	b.n	800def0 <prvInitialiseNewTask+0xa4>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800dee8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800deea:	2200      	movs	r2, #0
 800deec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800def0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800def2:	2b06      	cmp	r3, #6
 800def4:	d901      	bls.n	800defa <prvInitialiseNewTask+0xae>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800def6:	2306      	movs	r3, #6
 800def8:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800defa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800defc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800defe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800df00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800df04:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800df06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df08:	2200      	movs	r2, #0
 800df0a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800df0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df0e:	3304      	adds	r3, #4
 800df10:	4618      	mov	r0, r3
 800df12:	f7ff f937 	bl	800d184 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800df16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df18:	3318      	adds	r3, #24
 800df1a:	4618      	mov	r0, r3
 800df1c:	f7ff f932 	bl	800d184 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800df20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df22:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df24:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800df26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df28:	f1c3 0207 	rsb	r2, r3, #7
 800df2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df2e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800df30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df32:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df34:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 800df36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df38:	2200      	movs	r2, #0
 800df3a:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800df3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df3e:	2200      	movs	r2, #0
 800df40:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800df42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df44:	2200      	movs	r2, #0
 800df46:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800df4a:	683a      	ldr	r2, [r7, #0]
 800df4c:	68f9      	ldr	r1, [r7, #12]
 800df4e:	69b8      	ldr	r0, [r7, #24]
 800df50:	f000 fdd0 	bl	800eaf4 <pxPortInitialiseStack>
 800df54:	4602      	mov	r2, r0
 800df56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800df58:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800df5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d002      	beq.n	800df66 <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800df60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800df62:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800df64:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800df66:	bf00      	nop
 800df68:	3720      	adds	r7, #32
 800df6a:	46bd      	mov	sp, r7
 800df6c:	bd80      	pop	{r7, pc}
	...

0800df70 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800df70:	b580      	push	{r7, lr}
 800df72:	b082      	sub	sp, #8
 800df74:	af00      	add	r7, sp, #0
 800df76:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800df78:	f000 fee0 	bl	800ed3c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800df7c:	4b2a      	ldr	r3, [pc, #168]	; (800e028 <prvAddNewTaskToReadyList+0xb8>)
 800df7e:	681b      	ldr	r3, [r3, #0]
 800df80:	3301      	adds	r3, #1
 800df82:	4a29      	ldr	r2, [pc, #164]	; (800e028 <prvAddNewTaskToReadyList+0xb8>)
 800df84:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800df86:	4b29      	ldr	r3, [pc, #164]	; (800e02c <prvAddNewTaskToReadyList+0xbc>)
 800df88:	681b      	ldr	r3, [r3, #0]
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	d109      	bne.n	800dfa2 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800df8e:	4a27      	ldr	r2, [pc, #156]	; (800e02c <prvAddNewTaskToReadyList+0xbc>)
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800df94:	4b24      	ldr	r3, [pc, #144]	; (800e028 <prvAddNewTaskToReadyList+0xb8>)
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	2b01      	cmp	r3, #1
 800df9a:	d110      	bne.n	800dfbe <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800df9c:	f000 fbe8 	bl	800e770 <prvInitialiseTaskLists>
 800dfa0:	e00d      	b.n	800dfbe <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800dfa2:	4b23      	ldr	r3, [pc, #140]	; (800e030 <prvAddNewTaskToReadyList+0xc0>)
 800dfa4:	681b      	ldr	r3, [r3, #0]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d109      	bne.n	800dfbe <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800dfaa:	4b20      	ldr	r3, [pc, #128]	; (800e02c <prvAddNewTaskToReadyList+0xbc>)
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfb0:	687b      	ldr	r3, [r7, #4]
 800dfb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfb4:	429a      	cmp	r2, r3
 800dfb6:	d802      	bhi.n	800dfbe <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800dfb8:	4a1c      	ldr	r2, [pc, #112]	; (800e02c <prvAddNewTaskToReadyList+0xbc>)
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800dfbe:	4b1d      	ldr	r3, [pc, #116]	; (800e034 <prvAddNewTaskToReadyList+0xc4>)
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	3301      	adds	r3, #1
 800dfc4:	4a1b      	ldr	r2, [pc, #108]	; (800e034 <prvAddNewTaskToReadyList+0xc4>)
 800dfc6:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfcc:	2201      	movs	r2, #1
 800dfce:	409a      	lsls	r2, r3
 800dfd0:	4b19      	ldr	r3, [pc, #100]	; (800e038 <prvAddNewTaskToReadyList+0xc8>)
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	4313      	orrs	r3, r2
 800dfd6:	4a18      	ldr	r2, [pc, #96]	; (800e038 <prvAddNewTaskToReadyList+0xc8>)
 800dfd8:	6013      	str	r3, [r2, #0]
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dfde:	4613      	mov	r3, r2
 800dfe0:	009b      	lsls	r3, r3, #2
 800dfe2:	4413      	add	r3, r2
 800dfe4:	009b      	lsls	r3, r3, #2
 800dfe6:	4a15      	ldr	r2, [pc, #84]	; (800e03c <prvAddNewTaskToReadyList+0xcc>)
 800dfe8:	441a      	add	r2, r3
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	3304      	adds	r3, #4
 800dfee:	4619      	mov	r1, r3
 800dff0:	4610      	mov	r0, r2
 800dff2:	f7ff f8d4 	bl	800d19e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800dff6:	f000 fecf 	bl	800ed98 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800dffa:	4b0d      	ldr	r3, [pc, #52]	; (800e030 <prvAddNewTaskToReadyList+0xc0>)
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	2b00      	cmp	r3, #0
 800e000:	d00e      	beq.n	800e020 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800e002:	4b0a      	ldr	r3, [pc, #40]	; (800e02c <prvAddNewTaskToReadyList+0xbc>)
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e00c:	429a      	cmp	r2, r3
 800e00e:	d207      	bcs.n	800e020 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800e010:	4b0b      	ldr	r3, [pc, #44]	; (800e040 <prvAddNewTaskToReadyList+0xd0>)
 800e012:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e016:	601a      	str	r2, [r3, #0]
 800e018:	f3bf 8f4f 	dsb	sy
 800e01c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800e020:	bf00      	nop
 800e022:	3708      	adds	r7, #8
 800e024:	46bd      	mov	sp, r7
 800e026:	bd80      	pop	{r7, pc}
 800e028:	2000077c 	.word	0x2000077c
 800e02c:	2000067c 	.word	0x2000067c
 800e030:	20000788 	.word	0x20000788
 800e034:	20000798 	.word	0x20000798
 800e038:	20000784 	.word	0x20000784
 800e03c:	20000680 	.word	0x20000680
 800e040:	e000ed04 	.word	0xe000ed04

0800e044 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800e044:	b580      	push	{r7, lr}
 800e046:	b084      	sub	sp, #16
 800e048:	af00      	add	r7, sp, #0
 800e04a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800e04c:	2300      	movs	r3, #0
 800e04e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	2b00      	cmp	r3, #0
 800e054:	d016      	beq.n	800e084 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800e056:	4b13      	ldr	r3, [pc, #76]	; (800e0a4 <vTaskDelay+0x60>)
 800e058:	681b      	ldr	r3, [r3, #0]
 800e05a:	2b00      	cmp	r3, #0
 800e05c:	d009      	beq.n	800e072 <vTaskDelay+0x2e>
 800e05e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e062:	f383 8811 	msr	BASEPRI, r3
 800e066:	f3bf 8f6f 	isb	sy
 800e06a:	f3bf 8f4f 	dsb	sy
 800e06e:	60bb      	str	r3, [r7, #8]
 800e070:	e7fe      	b.n	800e070 <vTaskDelay+0x2c>
			vTaskSuspendAll();
 800e072:	f000 f879 	bl	800e168 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800e076:	2100      	movs	r1, #0
 800e078:	6878      	ldr	r0, [r7, #4]
 800e07a:	f000 fcd5 	bl	800ea28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800e07e:	f000 f881 	bl	800e184 <xTaskResumeAll>
 800e082:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	2b00      	cmp	r3, #0
 800e088:	d107      	bne.n	800e09a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 800e08a:	4b07      	ldr	r3, [pc, #28]	; (800e0a8 <vTaskDelay+0x64>)
 800e08c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e090:	601a      	str	r2, [r3, #0]
 800e092:	f3bf 8f4f 	dsb	sy
 800e096:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800e09a:	bf00      	nop
 800e09c:	3710      	adds	r7, #16
 800e09e:	46bd      	mov	sp, r7
 800e0a0:	bd80      	pop	{r7, pc}
 800e0a2:	bf00      	nop
 800e0a4:	200007a4 	.word	0x200007a4
 800e0a8:	e000ed04 	.word	0xe000ed04

0800e0ac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b08a      	sub	sp, #40	; 0x28
 800e0b0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800e0b2:	2300      	movs	r3, #0
 800e0b4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800e0b6:	2300      	movs	r3, #0
 800e0b8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800e0ba:	463a      	mov	r2, r7
 800e0bc:	1d39      	adds	r1, r7, #4
 800e0be:	f107 0308 	add.w	r3, r7, #8
 800e0c2:	4618      	mov	r0, r3
 800e0c4:	f7f2 ff1a 	bl	8000efc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800e0c8:	6839      	ldr	r1, [r7, #0]
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	68ba      	ldr	r2, [r7, #8]
 800e0ce:	9202      	str	r2, [sp, #8]
 800e0d0:	9301      	str	r3, [sp, #4]
 800e0d2:	2300      	movs	r3, #0
 800e0d4:	9300      	str	r3, [sp, #0]
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	460a      	mov	r2, r1
 800e0da:	491d      	ldr	r1, [pc, #116]	; (800e150 <vTaskStartScheduler+0xa4>)
 800e0dc:	481d      	ldr	r0, [pc, #116]	; (800e154 <vTaskStartScheduler+0xa8>)
 800e0de:	f7ff fe16 	bl	800dd0e <xTaskCreateStatic>
 800e0e2:	4602      	mov	r2, r0
 800e0e4:	4b1c      	ldr	r3, [pc, #112]	; (800e158 <vTaskStartScheduler+0xac>)
 800e0e6:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800e0e8:	4b1b      	ldr	r3, [pc, #108]	; (800e158 <vTaskStartScheduler+0xac>)
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d002      	beq.n	800e0f6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800e0f0:	2301      	movs	r3, #1
 800e0f2:	617b      	str	r3, [r7, #20]
 800e0f4:	e001      	b.n	800e0fa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800e0fa:	697b      	ldr	r3, [r7, #20]
 800e0fc:	2b01      	cmp	r3, #1
 800e0fe:	d115      	bne.n	800e12c <vTaskStartScheduler+0x80>
 800e100:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e104:	f383 8811 	msr	BASEPRI, r3
 800e108:	f3bf 8f6f 	isb	sy
 800e10c:	f3bf 8f4f 	dsb	sy
 800e110:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800e112:	4b12      	ldr	r3, [pc, #72]	; (800e15c <vTaskStartScheduler+0xb0>)
 800e114:	f04f 32ff 	mov.w	r2, #4294967295
 800e118:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800e11a:	4b11      	ldr	r3, [pc, #68]	; (800e160 <vTaskStartScheduler+0xb4>)
 800e11c:	2201      	movs	r2, #1
 800e11e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800e120:	4b10      	ldr	r3, [pc, #64]	; (800e164 <vTaskStartScheduler+0xb8>)
 800e122:	2200      	movs	r2, #0
 800e124:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800e126:	f000 fd6b 	bl	800ec00 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800e12a:	e00d      	b.n	800e148 <vTaskStartScheduler+0x9c>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800e12c:	697b      	ldr	r3, [r7, #20]
 800e12e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e132:	d109      	bne.n	800e148 <vTaskStartScheduler+0x9c>
 800e134:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e138:	f383 8811 	msr	BASEPRI, r3
 800e13c:	f3bf 8f6f 	isb	sy
 800e140:	f3bf 8f4f 	dsb	sy
 800e144:	60fb      	str	r3, [r7, #12]
 800e146:	e7fe      	b.n	800e146 <vTaskStartScheduler+0x9a>
}
 800e148:	bf00      	nop
 800e14a:	3718      	adds	r7, #24
 800e14c:	46bd      	mov	sp, r7
 800e14e:	bd80      	pop	{r7, pc}
 800e150:	08011ba0 	.word	0x08011ba0
 800e154:	0800e73d 	.word	0x0800e73d
 800e158:	200007a0 	.word	0x200007a0
 800e15c:	2000079c 	.word	0x2000079c
 800e160:	20000788 	.word	0x20000788
 800e164:	20000780 	.word	0x20000780

0800e168 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800e168:	b480      	push	{r7}
 800e16a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800e16c:	4b04      	ldr	r3, [pc, #16]	; (800e180 <vTaskSuspendAll+0x18>)
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	3301      	adds	r3, #1
 800e172:	4a03      	ldr	r2, [pc, #12]	; (800e180 <vTaskSuspendAll+0x18>)
 800e174:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800e176:	bf00      	nop
 800e178:	46bd      	mov	sp, r7
 800e17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e17e:	4770      	bx	lr
 800e180:	200007a4 	.word	0x200007a4

0800e184 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800e184:	b580      	push	{r7, lr}
 800e186:	b084      	sub	sp, #16
 800e188:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800e18a:	2300      	movs	r3, #0
 800e18c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800e18e:	2300      	movs	r3, #0
 800e190:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800e192:	4b41      	ldr	r3, [pc, #260]	; (800e298 <xTaskResumeAll+0x114>)
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	2b00      	cmp	r3, #0
 800e198:	d109      	bne.n	800e1ae <xTaskResumeAll+0x2a>
 800e19a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e19e:	f383 8811 	msr	BASEPRI, r3
 800e1a2:	f3bf 8f6f 	isb	sy
 800e1a6:	f3bf 8f4f 	dsb	sy
 800e1aa:	603b      	str	r3, [r7, #0]
 800e1ac:	e7fe      	b.n	800e1ac <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800e1ae:	f000 fdc5 	bl	800ed3c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800e1b2:	4b39      	ldr	r3, [pc, #228]	; (800e298 <xTaskResumeAll+0x114>)
 800e1b4:	681b      	ldr	r3, [r3, #0]
 800e1b6:	3b01      	subs	r3, #1
 800e1b8:	4a37      	ldr	r2, [pc, #220]	; (800e298 <xTaskResumeAll+0x114>)
 800e1ba:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e1bc:	4b36      	ldr	r3, [pc, #216]	; (800e298 <xTaskResumeAll+0x114>)
 800e1be:	681b      	ldr	r3, [r3, #0]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d161      	bne.n	800e288 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800e1c4:	4b35      	ldr	r3, [pc, #212]	; (800e29c <xTaskResumeAll+0x118>)
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	2b00      	cmp	r3, #0
 800e1ca:	d05d      	beq.n	800e288 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e1cc:	e02e      	b.n	800e22c <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e1ce:	4b34      	ldr	r3, [pc, #208]	; (800e2a0 <xTaskResumeAll+0x11c>)
 800e1d0:	68db      	ldr	r3, [r3, #12]
 800e1d2:	68db      	ldr	r3, [r3, #12]
 800e1d4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	3318      	adds	r3, #24
 800e1da:	4618      	mov	r0, r3
 800e1dc:	f7ff f83c 	bl	800d258 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	3304      	adds	r3, #4
 800e1e4:	4618      	mov	r0, r3
 800e1e6:	f7ff f837 	bl	800d258 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800e1ea:	68fb      	ldr	r3, [r7, #12]
 800e1ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1ee:	2201      	movs	r2, #1
 800e1f0:	409a      	lsls	r2, r3
 800e1f2:	4b2c      	ldr	r3, [pc, #176]	; (800e2a4 <xTaskResumeAll+0x120>)
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	4313      	orrs	r3, r2
 800e1f8:	4a2a      	ldr	r2, [pc, #168]	; (800e2a4 <xTaskResumeAll+0x120>)
 800e1fa:	6013      	str	r3, [r2, #0]
 800e1fc:	68fb      	ldr	r3, [r7, #12]
 800e1fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e200:	4613      	mov	r3, r2
 800e202:	009b      	lsls	r3, r3, #2
 800e204:	4413      	add	r3, r2
 800e206:	009b      	lsls	r3, r3, #2
 800e208:	4a27      	ldr	r2, [pc, #156]	; (800e2a8 <xTaskResumeAll+0x124>)
 800e20a:	441a      	add	r2, r3
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	3304      	adds	r3, #4
 800e210:	4619      	mov	r1, r3
 800e212:	4610      	mov	r0, r2
 800e214:	f7fe ffc3 	bl	800d19e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e218:	68fb      	ldr	r3, [r7, #12]
 800e21a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e21c:	4b23      	ldr	r3, [pc, #140]	; (800e2ac <xTaskResumeAll+0x128>)
 800e21e:	681b      	ldr	r3, [r3, #0]
 800e220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e222:	429a      	cmp	r2, r3
 800e224:	d302      	bcc.n	800e22c <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 800e226:	4b22      	ldr	r3, [pc, #136]	; (800e2b0 <xTaskResumeAll+0x12c>)
 800e228:	2201      	movs	r2, #1
 800e22a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800e22c:	4b1c      	ldr	r3, [pc, #112]	; (800e2a0 <xTaskResumeAll+0x11c>)
 800e22e:	681b      	ldr	r3, [r3, #0]
 800e230:	2b00      	cmp	r3, #0
 800e232:	d1cc      	bne.n	800e1ce <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800e234:	68fb      	ldr	r3, [r7, #12]
 800e236:	2b00      	cmp	r3, #0
 800e238:	d001      	beq.n	800e23e <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800e23a:	f000 fb33 	bl	800e8a4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800e23e:	4b1d      	ldr	r3, [pc, #116]	; (800e2b4 <xTaskResumeAll+0x130>)
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	2b00      	cmp	r3, #0
 800e248:	d010      	beq.n	800e26c <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800e24a:	f000 f837 	bl	800e2bc <xTaskIncrementTick>
 800e24e:	4603      	mov	r3, r0
 800e250:	2b00      	cmp	r3, #0
 800e252:	d002      	beq.n	800e25a <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 800e254:	4b16      	ldr	r3, [pc, #88]	; (800e2b0 <xTaskResumeAll+0x12c>)
 800e256:	2201      	movs	r2, #1
 800e258:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	3b01      	subs	r3, #1
 800e25e:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d1f1      	bne.n	800e24a <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 800e266:	4b13      	ldr	r3, [pc, #76]	; (800e2b4 <xTaskResumeAll+0x130>)
 800e268:	2200      	movs	r2, #0
 800e26a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800e26c:	4b10      	ldr	r3, [pc, #64]	; (800e2b0 <xTaskResumeAll+0x12c>)
 800e26e:	681b      	ldr	r3, [r3, #0]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d009      	beq.n	800e288 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800e274:	2301      	movs	r3, #1
 800e276:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800e278:	4b0f      	ldr	r3, [pc, #60]	; (800e2b8 <xTaskResumeAll+0x134>)
 800e27a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e27e:	601a      	str	r2, [r3, #0]
 800e280:	f3bf 8f4f 	dsb	sy
 800e284:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800e288:	f000 fd86 	bl	800ed98 <vPortExitCritical>

	return xAlreadyYielded;
 800e28c:	68bb      	ldr	r3, [r7, #8]
}
 800e28e:	4618      	mov	r0, r3
 800e290:	3710      	adds	r7, #16
 800e292:	46bd      	mov	sp, r7
 800e294:	bd80      	pop	{r7, pc}
 800e296:	bf00      	nop
 800e298:	200007a4 	.word	0x200007a4
 800e29c:	2000077c 	.word	0x2000077c
 800e2a0:	2000073c 	.word	0x2000073c
 800e2a4:	20000784 	.word	0x20000784
 800e2a8:	20000680 	.word	0x20000680
 800e2ac:	2000067c 	.word	0x2000067c
 800e2b0:	20000790 	.word	0x20000790
 800e2b4:	2000078c 	.word	0x2000078c
 800e2b8:	e000ed04 	.word	0xe000ed04

0800e2bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b086      	sub	sp, #24
 800e2c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e2c6:	4b4e      	ldr	r3, [pc, #312]	; (800e400 <xTaskIncrementTick+0x144>)
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	f040 8087 	bne.w	800e3de <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800e2d0:	4b4c      	ldr	r3, [pc, #304]	; (800e404 <xTaskIncrementTick+0x148>)
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	3301      	adds	r3, #1
 800e2d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800e2d8:	4a4a      	ldr	r2, [pc, #296]	; (800e404 <xTaskIncrementTick+0x148>)
 800e2da:	693b      	ldr	r3, [r7, #16]
 800e2dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800e2de:	693b      	ldr	r3, [r7, #16]
 800e2e0:	2b00      	cmp	r3, #0
 800e2e2:	d11f      	bne.n	800e324 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800e2e4:	4b48      	ldr	r3, [pc, #288]	; (800e408 <xTaskIncrementTick+0x14c>)
 800e2e6:	681b      	ldr	r3, [r3, #0]
 800e2e8:	681b      	ldr	r3, [r3, #0]
 800e2ea:	2b00      	cmp	r3, #0
 800e2ec:	d009      	beq.n	800e302 <xTaskIncrementTick+0x46>
 800e2ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e2f2:	f383 8811 	msr	BASEPRI, r3
 800e2f6:	f3bf 8f6f 	isb	sy
 800e2fa:	f3bf 8f4f 	dsb	sy
 800e2fe:	603b      	str	r3, [r7, #0]
 800e300:	e7fe      	b.n	800e300 <xTaskIncrementTick+0x44>
 800e302:	4b41      	ldr	r3, [pc, #260]	; (800e408 <xTaskIncrementTick+0x14c>)
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	60fb      	str	r3, [r7, #12]
 800e308:	4b40      	ldr	r3, [pc, #256]	; (800e40c <xTaskIncrementTick+0x150>)
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	4a3e      	ldr	r2, [pc, #248]	; (800e408 <xTaskIncrementTick+0x14c>)
 800e30e:	6013      	str	r3, [r2, #0]
 800e310:	4a3e      	ldr	r2, [pc, #248]	; (800e40c <xTaskIncrementTick+0x150>)
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	6013      	str	r3, [r2, #0]
 800e316:	4b3e      	ldr	r3, [pc, #248]	; (800e410 <xTaskIncrementTick+0x154>)
 800e318:	681b      	ldr	r3, [r3, #0]
 800e31a:	3301      	adds	r3, #1
 800e31c:	4a3c      	ldr	r2, [pc, #240]	; (800e410 <xTaskIncrementTick+0x154>)
 800e31e:	6013      	str	r3, [r2, #0]
 800e320:	f000 fac0 	bl	800e8a4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800e324:	4b3b      	ldr	r3, [pc, #236]	; (800e414 <xTaskIncrementTick+0x158>)
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	693a      	ldr	r2, [r7, #16]
 800e32a:	429a      	cmp	r2, r3
 800e32c:	d348      	bcc.n	800e3c0 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e32e:	4b36      	ldr	r3, [pc, #216]	; (800e408 <xTaskIncrementTick+0x14c>)
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	2b00      	cmp	r3, #0
 800e336:	d104      	bne.n	800e342 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e338:	4b36      	ldr	r3, [pc, #216]	; (800e414 <xTaskIncrementTick+0x158>)
 800e33a:	f04f 32ff 	mov.w	r2, #4294967295
 800e33e:	601a      	str	r2, [r3, #0]
					break;
 800e340:	e03e      	b.n	800e3c0 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e342:	4b31      	ldr	r3, [pc, #196]	; (800e408 <xTaskIncrementTick+0x14c>)
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	68db      	ldr	r3, [r3, #12]
 800e348:	68db      	ldr	r3, [r3, #12]
 800e34a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800e34c:	68bb      	ldr	r3, [r7, #8]
 800e34e:	685b      	ldr	r3, [r3, #4]
 800e350:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800e352:	693a      	ldr	r2, [r7, #16]
 800e354:	687b      	ldr	r3, [r7, #4]
 800e356:	429a      	cmp	r2, r3
 800e358:	d203      	bcs.n	800e362 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800e35a:	4a2e      	ldr	r2, [pc, #184]	; (800e414 <xTaskIncrementTick+0x158>)
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800e360:	e02e      	b.n	800e3c0 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e362:	68bb      	ldr	r3, [r7, #8]
 800e364:	3304      	adds	r3, #4
 800e366:	4618      	mov	r0, r3
 800e368:	f7fe ff76 	bl	800d258 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800e36c:	68bb      	ldr	r3, [r7, #8]
 800e36e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e370:	2b00      	cmp	r3, #0
 800e372:	d004      	beq.n	800e37e <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800e374:	68bb      	ldr	r3, [r7, #8]
 800e376:	3318      	adds	r3, #24
 800e378:	4618      	mov	r0, r3
 800e37a:	f7fe ff6d 	bl	800d258 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800e37e:	68bb      	ldr	r3, [r7, #8]
 800e380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e382:	2201      	movs	r2, #1
 800e384:	409a      	lsls	r2, r3
 800e386:	4b24      	ldr	r3, [pc, #144]	; (800e418 <xTaskIncrementTick+0x15c>)
 800e388:	681b      	ldr	r3, [r3, #0]
 800e38a:	4313      	orrs	r3, r2
 800e38c:	4a22      	ldr	r2, [pc, #136]	; (800e418 <xTaskIncrementTick+0x15c>)
 800e38e:	6013      	str	r3, [r2, #0]
 800e390:	68bb      	ldr	r3, [r7, #8]
 800e392:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e394:	4613      	mov	r3, r2
 800e396:	009b      	lsls	r3, r3, #2
 800e398:	4413      	add	r3, r2
 800e39a:	009b      	lsls	r3, r3, #2
 800e39c:	4a1f      	ldr	r2, [pc, #124]	; (800e41c <xTaskIncrementTick+0x160>)
 800e39e:	441a      	add	r2, r3
 800e3a0:	68bb      	ldr	r3, [r7, #8]
 800e3a2:	3304      	adds	r3, #4
 800e3a4:	4619      	mov	r1, r3
 800e3a6:	4610      	mov	r0, r2
 800e3a8:	f7fe fef9 	bl	800d19e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800e3ac:	68bb      	ldr	r3, [r7, #8]
 800e3ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3b0:	4b1b      	ldr	r3, [pc, #108]	; (800e420 <xTaskIncrementTick+0x164>)
 800e3b2:	681b      	ldr	r3, [r3, #0]
 800e3b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3b6:	429a      	cmp	r2, r3
 800e3b8:	d3b9      	bcc.n	800e32e <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800e3ba:	2301      	movs	r3, #1
 800e3bc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e3be:	e7b6      	b.n	800e32e <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800e3c0:	4b17      	ldr	r3, [pc, #92]	; (800e420 <xTaskIncrementTick+0x164>)
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3c6:	4915      	ldr	r1, [pc, #84]	; (800e41c <xTaskIncrementTick+0x160>)
 800e3c8:	4613      	mov	r3, r2
 800e3ca:	009b      	lsls	r3, r3, #2
 800e3cc:	4413      	add	r3, r2
 800e3ce:	009b      	lsls	r3, r3, #2
 800e3d0:	440b      	add	r3, r1
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	2b01      	cmp	r3, #1
 800e3d6:	d907      	bls.n	800e3e8 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800e3d8:	2301      	movs	r3, #1
 800e3da:	617b      	str	r3, [r7, #20]
 800e3dc:	e004      	b.n	800e3e8 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800e3de:	4b11      	ldr	r3, [pc, #68]	; (800e424 <xTaskIncrementTick+0x168>)
 800e3e0:	681b      	ldr	r3, [r3, #0]
 800e3e2:	3301      	adds	r3, #1
 800e3e4:	4a0f      	ldr	r2, [pc, #60]	; (800e424 <xTaskIncrementTick+0x168>)
 800e3e6:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800e3e8:	4b0f      	ldr	r3, [pc, #60]	; (800e428 <xTaskIncrementTick+0x16c>)
 800e3ea:	681b      	ldr	r3, [r3, #0]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d001      	beq.n	800e3f4 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800e3f0:	2301      	movs	r3, #1
 800e3f2:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800e3f4:	697b      	ldr	r3, [r7, #20]
}
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	3718      	adds	r7, #24
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	bd80      	pop	{r7, pc}
 800e3fe:	bf00      	nop
 800e400:	200007a4 	.word	0x200007a4
 800e404:	20000780 	.word	0x20000780
 800e408:	20000734 	.word	0x20000734
 800e40c:	20000738 	.word	0x20000738
 800e410:	20000794 	.word	0x20000794
 800e414:	2000079c 	.word	0x2000079c
 800e418:	20000784 	.word	0x20000784
 800e41c:	20000680 	.word	0x20000680
 800e420:	2000067c 	.word	0x2000067c
 800e424:	2000078c 	.word	0x2000078c
 800e428:	20000790 	.word	0x20000790

0800e42c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800e42c:	b580      	push	{r7, lr}
 800e42e:	b088      	sub	sp, #32
 800e430:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800e432:	4b39      	ldr	r3, [pc, #228]	; (800e518 <vTaskSwitchContext+0xec>)
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	2b00      	cmp	r3, #0
 800e438:	d003      	beq.n	800e442 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800e43a:	4b38      	ldr	r3, [pc, #224]	; (800e51c <vTaskSwitchContext+0xf0>)
 800e43c:	2201      	movs	r2, #1
 800e43e:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800e440:	e065      	b.n	800e50e <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 800e442:	4b36      	ldr	r3, [pc, #216]	; (800e51c <vTaskSwitchContext+0xf0>)
 800e444:	2200      	movs	r2, #0
 800e446:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 800e448:	4b35      	ldr	r3, [pc, #212]	; (800e520 <vTaskSwitchContext+0xf4>)
 800e44a:	681b      	ldr	r3, [r3, #0]
 800e44c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e44e:	61fb      	str	r3, [r7, #28]
 800e450:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
 800e454:	61bb      	str	r3, [r7, #24]
 800e456:	69fb      	ldr	r3, [r7, #28]
 800e458:	681b      	ldr	r3, [r3, #0]
 800e45a:	69ba      	ldr	r2, [r7, #24]
 800e45c:	429a      	cmp	r2, r3
 800e45e:	d111      	bne.n	800e484 <vTaskSwitchContext+0x58>
 800e460:	69fb      	ldr	r3, [r7, #28]
 800e462:	3304      	adds	r3, #4
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	69ba      	ldr	r2, [r7, #24]
 800e468:	429a      	cmp	r2, r3
 800e46a:	d10b      	bne.n	800e484 <vTaskSwitchContext+0x58>
 800e46c:	69fb      	ldr	r3, [r7, #28]
 800e46e:	3308      	adds	r3, #8
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	69ba      	ldr	r2, [r7, #24]
 800e474:	429a      	cmp	r2, r3
 800e476:	d105      	bne.n	800e484 <vTaskSwitchContext+0x58>
 800e478:	69fb      	ldr	r3, [r7, #28]
 800e47a:	330c      	adds	r3, #12
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	69ba      	ldr	r2, [r7, #24]
 800e480:	429a      	cmp	r2, r3
 800e482:	d008      	beq.n	800e496 <vTaskSwitchContext+0x6a>
 800e484:	4b26      	ldr	r3, [pc, #152]	; (800e520 <vTaskSwitchContext+0xf4>)
 800e486:	681a      	ldr	r2, [r3, #0]
 800e488:	4b25      	ldr	r3, [pc, #148]	; (800e520 <vTaskSwitchContext+0xf4>)
 800e48a:	681b      	ldr	r3, [r3, #0]
 800e48c:	3334      	adds	r3, #52	; 0x34
 800e48e:	4619      	mov	r1, r3
 800e490:	4610      	mov	r0, r2
 800e492:	f7f2 fd20 	bl	8000ed6 <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e496:	4b23      	ldr	r3, [pc, #140]	; (800e524 <vTaskSwitchContext+0xf8>)
 800e498:	681b      	ldr	r3, [r3, #0]
 800e49a:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	fab3 f383 	clz	r3, r3
 800e4a2:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800e4a4:	7afb      	ldrb	r3, [r7, #11]
 800e4a6:	f1c3 031f 	rsb	r3, r3, #31
 800e4aa:	617b      	str	r3, [r7, #20]
 800e4ac:	491e      	ldr	r1, [pc, #120]	; (800e528 <vTaskSwitchContext+0xfc>)
 800e4ae:	697a      	ldr	r2, [r7, #20]
 800e4b0:	4613      	mov	r3, r2
 800e4b2:	009b      	lsls	r3, r3, #2
 800e4b4:	4413      	add	r3, r2
 800e4b6:	009b      	lsls	r3, r3, #2
 800e4b8:	440b      	add	r3, r1
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	2b00      	cmp	r3, #0
 800e4be:	d109      	bne.n	800e4d4 <vTaskSwitchContext+0xa8>
	__asm volatile
 800e4c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4c4:	f383 8811 	msr	BASEPRI, r3
 800e4c8:	f3bf 8f6f 	isb	sy
 800e4cc:	f3bf 8f4f 	dsb	sy
 800e4d0:	607b      	str	r3, [r7, #4]
 800e4d2:	e7fe      	b.n	800e4d2 <vTaskSwitchContext+0xa6>
 800e4d4:	697a      	ldr	r2, [r7, #20]
 800e4d6:	4613      	mov	r3, r2
 800e4d8:	009b      	lsls	r3, r3, #2
 800e4da:	4413      	add	r3, r2
 800e4dc:	009b      	lsls	r3, r3, #2
 800e4de:	4a12      	ldr	r2, [pc, #72]	; (800e528 <vTaskSwitchContext+0xfc>)
 800e4e0:	4413      	add	r3, r2
 800e4e2:	613b      	str	r3, [r7, #16]
 800e4e4:	693b      	ldr	r3, [r7, #16]
 800e4e6:	685b      	ldr	r3, [r3, #4]
 800e4e8:	685a      	ldr	r2, [r3, #4]
 800e4ea:	693b      	ldr	r3, [r7, #16]
 800e4ec:	605a      	str	r2, [r3, #4]
 800e4ee:	693b      	ldr	r3, [r7, #16]
 800e4f0:	685a      	ldr	r2, [r3, #4]
 800e4f2:	693b      	ldr	r3, [r7, #16]
 800e4f4:	3308      	adds	r3, #8
 800e4f6:	429a      	cmp	r2, r3
 800e4f8:	d104      	bne.n	800e504 <vTaskSwitchContext+0xd8>
 800e4fa:	693b      	ldr	r3, [r7, #16]
 800e4fc:	685b      	ldr	r3, [r3, #4]
 800e4fe:	685a      	ldr	r2, [r3, #4]
 800e500:	693b      	ldr	r3, [r7, #16]
 800e502:	605a      	str	r2, [r3, #4]
 800e504:	693b      	ldr	r3, [r7, #16]
 800e506:	685b      	ldr	r3, [r3, #4]
 800e508:	68db      	ldr	r3, [r3, #12]
 800e50a:	4a05      	ldr	r2, [pc, #20]	; (800e520 <vTaskSwitchContext+0xf4>)
 800e50c:	6013      	str	r3, [r2, #0]
}
 800e50e:	bf00      	nop
 800e510:	3720      	adds	r7, #32
 800e512:	46bd      	mov	sp, r7
 800e514:	bd80      	pop	{r7, pc}
 800e516:	bf00      	nop
 800e518:	200007a4 	.word	0x200007a4
 800e51c:	20000790 	.word	0x20000790
 800e520:	2000067c 	.word	0x2000067c
 800e524:	20000784 	.word	0x20000784
 800e528:	20000680 	.word	0x20000680

0800e52c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800e52c:	b580      	push	{r7, lr}
 800e52e:	b084      	sub	sp, #16
 800e530:	af00      	add	r7, sp, #0
 800e532:	6078      	str	r0, [r7, #4]
 800e534:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	d109      	bne.n	800e550 <vTaskPlaceOnEventList+0x24>
 800e53c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e540:	f383 8811 	msr	BASEPRI, r3
 800e544:	f3bf 8f6f 	isb	sy
 800e548:	f3bf 8f4f 	dsb	sy
 800e54c:	60fb      	str	r3, [r7, #12]
 800e54e:	e7fe      	b.n	800e54e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800e550:	4b07      	ldr	r3, [pc, #28]	; (800e570 <vTaskPlaceOnEventList+0x44>)
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	3318      	adds	r3, #24
 800e556:	4619      	mov	r1, r3
 800e558:	6878      	ldr	r0, [r7, #4]
 800e55a:	f7fe fe44 	bl	800d1e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e55e:	2101      	movs	r1, #1
 800e560:	6838      	ldr	r0, [r7, #0]
 800e562:	f000 fa61 	bl	800ea28 <prvAddCurrentTaskToDelayedList>
}
 800e566:	bf00      	nop
 800e568:	3710      	adds	r7, #16
 800e56a:	46bd      	mov	sp, r7
 800e56c:	bd80      	pop	{r7, pc}
 800e56e:	bf00      	nop
 800e570:	2000067c 	.word	0x2000067c

0800e574 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800e574:	b580      	push	{r7, lr}
 800e576:	b086      	sub	sp, #24
 800e578:	af00      	add	r7, sp, #0
 800e57a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	68db      	ldr	r3, [r3, #12]
 800e580:	68db      	ldr	r3, [r3, #12]
 800e582:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800e584:	693b      	ldr	r3, [r7, #16]
 800e586:	2b00      	cmp	r3, #0
 800e588:	d109      	bne.n	800e59e <xTaskRemoveFromEventList+0x2a>
 800e58a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e58e:	f383 8811 	msr	BASEPRI, r3
 800e592:	f3bf 8f6f 	isb	sy
 800e596:	f3bf 8f4f 	dsb	sy
 800e59a:	60fb      	str	r3, [r7, #12]
 800e59c:	e7fe      	b.n	800e59c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800e59e:	693b      	ldr	r3, [r7, #16]
 800e5a0:	3318      	adds	r3, #24
 800e5a2:	4618      	mov	r0, r3
 800e5a4:	f7fe fe58 	bl	800d258 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e5a8:	4b1d      	ldr	r3, [pc, #116]	; (800e620 <xTaskRemoveFromEventList+0xac>)
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d11c      	bne.n	800e5ea <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800e5b0:	693b      	ldr	r3, [r7, #16]
 800e5b2:	3304      	adds	r3, #4
 800e5b4:	4618      	mov	r0, r3
 800e5b6:	f7fe fe4f 	bl	800d258 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800e5ba:	693b      	ldr	r3, [r7, #16]
 800e5bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e5be:	2201      	movs	r2, #1
 800e5c0:	409a      	lsls	r2, r3
 800e5c2:	4b18      	ldr	r3, [pc, #96]	; (800e624 <xTaskRemoveFromEventList+0xb0>)
 800e5c4:	681b      	ldr	r3, [r3, #0]
 800e5c6:	4313      	orrs	r3, r2
 800e5c8:	4a16      	ldr	r2, [pc, #88]	; (800e624 <xTaskRemoveFromEventList+0xb0>)
 800e5ca:	6013      	str	r3, [r2, #0]
 800e5cc:	693b      	ldr	r3, [r7, #16]
 800e5ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5d0:	4613      	mov	r3, r2
 800e5d2:	009b      	lsls	r3, r3, #2
 800e5d4:	4413      	add	r3, r2
 800e5d6:	009b      	lsls	r3, r3, #2
 800e5d8:	4a13      	ldr	r2, [pc, #76]	; (800e628 <xTaskRemoveFromEventList+0xb4>)
 800e5da:	441a      	add	r2, r3
 800e5dc:	693b      	ldr	r3, [r7, #16]
 800e5de:	3304      	adds	r3, #4
 800e5e0:	4619      	mov	r1, r3
 800e5e2:	4610      	mov	r0, r2
 800e5e4:	f7fe fddb 	bl	800d19e <vListInsertEnd>
 800e5e8:	e005      	b.n	800e5f6 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800e5ea:	693b      	ldr	r3, [r7, #16]
 800e5ec:	3318      	adds	r3, #24
 800e5ee:	4619      	mov	r1, r3
 800e5f0:	480e      	ldr	r0, [pc, #56]	; (800e62c <xTaskRemoveFromEventList+0xb8>)
 800e5f2:	f7fe fdd4 	bl	800d19e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e5f6:	693b      	ldr	r3, [r7, #16]
 800e5f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e5fa:	4b0d      	ldr	r3, [pc, #52]	; (800e630 <xTaskRemoveFromEventList+0xbc>)
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e600:	429a      	cmp	r2, r3
 800e602:	d905      	bls.n	800e610 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800e604:	2301      	movs	r3, #1
 800e606:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800e608:	4b0a      	ldr	r3, [pc, #40]	; (800e634 <xTaskRemoveFromEventList+0xc0>)
 800e60a:	2201      	movs	r2, #1
 800e60c:	601a      	str	r2, [r3, #0]
 800e60e:	e001      	b.n	800e614 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800e610:	2300      	movs	r3, #0
 800e612:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800e614:	697b      	ldr	r3, [r7, #20]
}
 800e616:	4618      	mov	r0, r3
 800e618:	3718      	adds	r7, #24
 800e61a:	46bd      	mov	sp, r7
 800e61c:	bd80      	pop	{r7, pc}
 800e61e:	bf00      	nop
 800e620:	200007a4 	.word	0x200007a4
 800e624:	20000784 	.word	0x20000784
 800e628:	20000680 	.word	0x20000680
 800e62c:	2000073c 	.word	0x2000073c
 800e630:	2000067c 	.word	0x2000067c
 800e634:	20000790 	.word	0x20000790

0800e638 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800e638:	b480      	push	{r7}
 800e63a:	b083      	sub	sp, #12
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800e640:	4b06      	ldr	r3, [pc, #24]	; (800e65c <vTaskInternalSetTimeOutState+0x24>)
 800e642:	681a      	ldr	r2, [r3, #0]
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800e648:	4b05      	ldr	r3, [pc, #20]	; (800e660 <vTaskInternalSetTimeOutState+0x28>)
 800e64a:	681a      	ldr	r2, [r3, #0]
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	605a      	str	r2, [r3, #4]
}
 800e650:	bf00      	nop
 800e652:	370c      	adds	r7, #12
 800e654:	46bd      	mov	sp, r7
 800e656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65a:	4770      	bx	lr
 800e65c:	20000794 	.word	0x20000794
 800e660:	20000780 	.word	0x20000780

0800e664 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800e664:	b580      	push	{r7, lr}
 800e666:	b088      	sub	sp, #32
 800e668:	af00      	add	r7, sp, #0
 800e66a:	6078      	str	r0, [r7, #4]
 800e66c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	2b00      	cmp	r3, #0
 800e672:	d109      	bne.n	800e688 <xTaskCheckForTimeOut+0x24>
 800e674:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e678:	f383 8811 	msr	BASEPRI, r3
 800e67c:	f3bf 8f6f 	isb	sy
 800e680:	f3bf 8f4f 	dsb	sy
 800e684:	613b      	str	r3, [r7, #16]
 800e686:	e7fe      	b.n	800e686 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 800e688:	683b      	ldr	r3, [r7, #0]
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d109      	bne.n	800e6a2 <xTaskCheckForTimeOut+0x3e>
 800e68e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e692:	f383 8811 	msr	BASEPRI, r3
 800e696:	f3bf 8f6f 	isb	sy
 800e69a:	f3bf 8f4f 	dsb	sy
 800e69e:	60fb      	str	r3, [r7, #12]
 800e6a0:	e7fe      	b.n	800e6a0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 800e6a2:	f000 fb4b 	bl	800ed3c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800e6a6:	4b1d      	ldr	r3, [pc, #116]	; (800e71c <xTaskCheckForTimeOut+0xb8>)
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800e6ac:	687b      	ldr	r3, [r7, #4]
 800e6ae:	685b      	ldr	r3, [r3, #4]
 800e6b0:	69ba      	ldr	r2, [r7, #24]
 800e6b2:	1ad3      	subs	r3, r2, r3
 800e6b4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800e6b6:	683b      	ldr	r3, [r7, #0]
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e6be:	d102      	bne.n	800e6c6 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800e6c0:	2300      	movs	r3, #0
 800e6c2:	61fb      	str	r3, [r7, #28]
 800e6c4:	e023      	b.n	800e70e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	681a      	ldr	r2, [r3, #0]
 800e6ca:	4b15      	ldr	r3, [pc, #84]	; (800e720 <xTaskCheckForTimeOut+0xbc>)
 800e6cc:	681b      	ldr	r3, [r3, #0]
 800e6ce:	429a      	cmp	r2, r3
 800e6d0:	d007      	beq.n	800e6e2 <xTaskCheckForTimeOut+0x7e>
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	685b      	ldr	r3, [r3, #4]
 800e6d6:	69ba      	ldr	r2, [r7, #24]
 800e6d8:	429a      	cmp	r2, r3
 800e6da:	d302      	bcc.n	800e6e2 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800e6dc:	2301      	movs	r3, #1
 800e6de:	61fb      	str	r3, [r7, #28]
 800e6e0:	e015      	b.n	800e70e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800e6e2:	683b      	ldr	r3, [r7, #0]
 800e6e4:	681b      	ldr	r3, [r3, #0]
 800e6e6:	697a      	ldr	r2, [r7, #20]
 800e6e8:	429a      	cmp	r2, r3
 800e6ea:	d20b      	bcs.n	800e704 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800e6ec:	683b      	ldr	r3, [r7, #0]
 800e6ee:	681a      	ldr	r2, [r3, #0]
 800e6f0:	697b      	ldr	r3, [r7, #20]
 800e6f2:	1ad2      	subs	r2, r2, r3
 800e6f4:	683b      	ldr	r3, [r7, #0]
 800e6f6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800e6f8:	6878      	ldr	r0, [r7, #4]
 800e6fa:	f7ff ff9d 	bl	800e638 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800e6fe:	2300      	movs	r3, #0
 800e700:	61fb      	str	r3, [r7, #28]
 800e702:	e004      	b.n	800e70e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 800e704:	683b      	ldr	r3, [r7, #0]
 800e706:	2200      	movs	r2, #0
 800e708:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800e70a:	2301      	movs	r3, #1
 800e70c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800e70e:	f000 fb43 	bl	800ed98 <vPortExitCritical>

	return xReturn;
 800e712:	69fb      	ldr	r3, [r7, #28]
}
 800e714:	4618      	mov	r0, r3
 800e716:	3720      	adds	r7, #32
 800e718:	46bd      	mov	sp, r7
 800e71a:	bd80      	pop	{r7, pc}
 800e71c:	20000780 	.word	0x20000780
 800e720:	20000794 	.word	0x20000794

0800e724 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800e724:	b480      	push	{r7}
 800e726:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800e728:	4b03      	ldr	r3, [pc, #12]	; (800e738 <vTaskMissedYield+0x14>)
 800e72a:	2201      	movs	r2, #1
 800e72c:	601a      	str	r2, [r3, #0]
}
 800e72e:	bf00      	nop
 800e730:	46bd      	mov	sp, r7
 800e732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e736:	4770      	bx	lr
 800e738:	20000790 	.word	0x20000790

0800e73c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800e73c:	b580      	push	{r7, lr}
 800e73e:	b082      	sub	sp, #8
 800e740:	af00      	add	r7, sp, #0
 800e742:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800e744:	f000 f854 	bl	800e7f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800e748:	4b07      	ldr	r3, [pc, #28]	; (800e768 <prvIdleTask+0x2c>)
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	2b01      	cmp	r3, #1
 800e74e:	d907      	bls.n	800e760 <prvIdleTask+0x24>
			{
				taskYIELD();
 800e750:	4b06      	ldr	r3, [pc, #24]	; (800e76c <prvIdleTask+0x30>)
 800e752:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e756:	601a      	str	r2, [r3, #0]
 800e758:	f3bf 8f4f 	dsb	sy
 800e75c:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800e760:	f7f2 fbb2 	bl	8000ec8 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 800e764:	e7ee      	b.n	800e744 <prvIdleTask+0x8>
 800e766:	bf00      	nop
 800e768:	20000680 	.word	0x20000680
 800e76c:	e000ed04 	.word	0xe000ed04

0800e770 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800e770:	b580      	push	{r7, lr}
 800e772:	b082      	sub	sp, #8
 800e774:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e776:	2300      	movs	r3, #0
 800e778:	607b      	str	r3, [r7, #4]
 800e77a:	e00c      	b.n	800e796 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800e77c:	687a      	ldr	r2, [r7, #4]
 800e77e:	4613      	mov	r3, r2
 800e780:	009b      	lsls	r3, r3, #2
 800e782:	4413      	add	r3, r2
 800e784:	009b      	lsls	r3, r3, #2
 800e786:	4a12      	ldr	r2, [pc, #72]	; (800e7d0 <prvInitialiseTaskLists+0x60>)
 800e788:	4413      	add	r3, r2
 800e78a:	4618      	mov	r0, r3
 800e78c:	f7fe fcda 	bl	800d144 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	3301      	adds	r3, #1
 800e794:	607b      	str	r3, [r7, #4]
 800e796:	687b      	ldr	r3, [r7, #4]
 800e798:	2b06      	cmp	r3, #6
 800e79a:	d9ef      	bls.n	800e77c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800e79c:	480d      	ldr	r0, [pc, #52]	; (800e7d4 <prvInitialiseTaskLists+0x64>)
 800e79e:	f7fe fcd1 	bl	800d144 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800e7a2:	480d      	ldr	r0, [pc, #52]	; (800e7d8 <prvInitialiseTaskLists+0x68>)
 800e7a4:	f7fe fcce 	bl	800d144 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800e7a8:	480c      	ldr	r0, [pc, #48]	; (800e7dc <prvInitialiseTaskLists+0x6c>)
 800e7aa:	f7fe fccb 	bl	800d144 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800e7ae:	480c      	ldr	r0, [pc, #48]	; (800e7e0 <prvInitialiseTaskLists+0x70>)
 800e7b0:	f7fe fcc8 	bl	800d144 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800e7b4:	480b      	ldr	r0, [pc, #44]	; (800e7e4 <prvInitialiseTaskLists+0x74>)
 800e7b6:	f7fe fcc5 	bl	800d144 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800e7ba:	4b0b      	ldr	r3, [pc, #44]	; (800e7e8 <prvInitialiseTaskLists+0x78>)
 800e7bc:	4a05      	ldr	r2, [pc, #20]	; (800e7d4 <prvInitialiseTaskLists+0x64>)
 800e7be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800e7c0:	4b0a      	ldr	r3, [pc, #40]	; (800e7ec <prvInitialiseTaskLists+0x7c>)
 800e7c2:	4a05      	ldr	r2, [pc, #20]	; (800e7d8 <prvInitialiseTaskLists+0x68>)
 800e7c4:	601a      	str	r2, [r3, #0]
}
 800e7c6:	bf00      	nop
 800e7c8:	3708      	adds	r7, #8
 800e7ca:	46bd      	mov	sp, r7
 800e7cc:	bd80      	pop	{r7, pc}
 800e7ce:	bf00      	nop
 800e7d0:	20000680 	.word	0x20000680
 800e7d4:	2000070c 	.word	0x2000070c
 800e7d8:	20000720 	.word	0x20000720
 800e7dc:	2000073c 	.word	0x2000073c
 800e7e0:	20000750 	.word	0x20000750
 800e7e4:	20000768 	.word	0x20000768
 800e7e8:	20000734 	.word	0x20000734
 800e7ec:	20000738 	.word	0x20000738

0800e7f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e7f0:	b580      	push	{r7, lr}
 800e7f2:	b082      	sub	sp, #8
 800e7f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e7f6:	e019      	b.n	800e82c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e7f8:	f000 faa0 	bl	800ed3c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e7fc:	4b0f      	ldr	r3, [pc, #60]	; (800e83c <prvCheckTasksWaitingTermination+0x4c>)
 800e7fe:	68db      	ldr	r3, [r3, #12]
 800e800:	68db      	ldr	r3, [r3, #12]
 800e802:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	3304      	adds	r3, #4
 800e808:	4618      	mov	r0, r3
 800e80a:	f7fe fd25 	bl	800d258 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e80e:	4b0c      	ldr	r3, [pc, #48]	; (800e840 <prvCheckTasksWaitingTermination+0x50>)
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	3b01      	subs	r3, #1
 800e814:	4a0a      	ldr	r2, [pc, #40]	; (800e840 <prvCheckTasksWaitingTermination+0x50>)
 800e816:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e818:	4b0a      	ldr	r3, [pc, #40]	; (800e844 <prvCheckTasksWaitingTermination+0x54>)
 800e81a:	681b      	ldr	r3, [r3, #0]
 800e81c:	3b01      	subs	r3, #1
 800e81e:	4a09      	ldr	r2, [pc, #36]	; (800e844 <prvCheckTasksWaitingTermination+0x54>)
 800e820:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e822:	f000 fab9 	bl	800ed98 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e826:	6878      	ldr	r0, [r7, #4]
 800e828:	f000 f80e 	bl	800e848 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e82c:	4b05      	ldr	r3, [pc, #20]	; (800e844 <prvCheckTasksWaitingTermination+0x54>)
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	2b00      	cmp	r3, #0
 800e832:	d1e1      	bne.n	800e7f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e834:	bf00      	nop
 800e836:	3708      	adds	r7, #8
 800e838:	46bd      	mov	sp, r7
 800e83a:	bd80      	pop	{r7, pc}
 800e83c:	20000750 	.word	0x20000750
 800e840:	2000077c 	.word	0x2000077c
 800e844:	20000764 	.word	0x20000764

0800e848 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e848:	b580      	push	{r7, lr}
 800e84a:	b084      	sub	sp, #16
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800e856:	2b00      	cmp	r3, #0
 800e858:	d108      	bne.n	800e86c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e85e:	4618      	mov	r0, r3
 800e860:	f000 fc4c 	bl	800f0fc <vPortFree>
				vPortFree( pxTCB );
 800e864:	6878      	ldr	r0, [r7, #4]
 800e866:	f000 fc49 	bl	800f0fc <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e86a:	e017      	b.n	800e89c <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800e872:	2b01      	cmp	r3, #1
 800e874:	d103      	bne.n	800e87e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800e876:	6878      	ldr	r0, [r7, #4]
 800e878:	f000 fc40 	bl	800f0fc <vPortFree>
	}
 800e87c:	e00e      	b.n	800e89c <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e87e:	687b      	ldr	r3, [r7, #4]
 800e880:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800e884:	2b02      	cmp	r3, #2
 800e886:	d009      	beq.n	800e89c <prvDeleteTCB+0x54>
 800e888:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e88c:	f383 8811 	msr	BASEPRI, r3
 800e890:	f3bf 8f6f 	isb	sy
 800e894:	f3bf 8f4f 	dsb	sy
 800e898:	60fb      	str	r3, [r7, #12]
 800e89a:	e7fe      	b.n	800e89a <prvDeleteTCB+0x52>
	}
 800e89c:	bf00      	nop
 800e89e:	3710      	adds	r7, #16
 800e8a0:	46bd      	mov	sp, r7
 800e8a2:	bd80      	pop	{r7, pc}

0800e8a4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e8a4:	b480      	push	{r7}
 800e8a6:	b083      	sub	sp, #12
 800e8a8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e8aa:	4b0c      	ldr	r3, [pc, #48]	; (800e8dc <prvResetNextTaskUnblockTime+0x38>)
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d104      	bne.n	800e8be <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e8b4:	4b0a      	ldr	r3, [pc, #40]	; (800e8e0 <prvResetNextTaskUnblockTime+0x3c>)
 800e8b6:	f04f 32ff 	mov.w	r2, #4294967295
 800e8ba:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e8bc:	e008      	b.n	800e8d0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800e8be:	4b07      	ldr	r3, [pc, #28]	; (800e8dc <prvResetNextTaskUnblockTime+0x38>)
 800e8c0:	681b      	ldr	r3, [r3, #0]
 800e8c2:	68db      	ldr	r3, [r3, #12]
 800e8c4:	68db      	ldr	r3, [r3, #12]
 800e8c6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	685b      	ldr	r3, [r3, #4]
 800e8cc:	4a04      	ldr	r2, [pc, #16]	; (800e8e0 <prvResetNextTaskUnblockTime+0x3c>)
 800e8ce:	6013      	str	r3, [r2, #0]
}
 800e8d0:	bf00      	nop
 800e8d2:	370c      	adds	r7, #12
 800e8d4:	46bd      	mov	sp, r7
 800e8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e8da:	4770      	bx	lr
 800e8dc:	20000734 	.word	0x20000734
 800e8e0:	2000079c 	.word	0x2000079c

0800e8e4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e8e4:	b480      	push	{r7}
 800e8e6:	b083      	sub	sp, #12
 800e8e8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e8ea:	4b0b      	ldr	r3, [pc, #44]	; (800e918 <xTaskGetSchedulerState+0x34>)
 800e8ec:	681b      	ldr	r3, [r3, #0]
 800e8ee:	2b00      	cmp	r3, #0
 800e8f0:	d102      	bne.n	800e8f8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e8f2:	2301      	movs	r3, #1
 800e8f4:	607b      	str	r3, [r7, #4]
 800e8f6:	e008      	b.n	800e90a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e8f8:	4b08      	ldr	r3, [pc, #32]	; (800e91c <xTaskGetSchedulerState+0x38>)
 800e8fa:	681b      	ldr	r3, [r3, #0]
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d102      	bne.n	800e906 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e900:	2302      	movs	r3, #2
 800e902:	607b      	str	r3, [r7, #4]
 800e904:	e001      	b.n	800e90a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e906:	2300      	movs	r3, #0
 800e908:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e90a:	687b      	ldr	r3, [r7, #4]
	}
 800e90c:	4618      	mov	r0, r3
 800e90e:	370c      	adds	r7, #12
 800e910:	46bd      	mov	sp, r7
 800e912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e916:	4770      	bx	lr
 800e918:	20000788 	.word	0x20000788
 800e91c:	200007a4 	.word	0x200007a4

0800e920 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e920:	b580      	push	{r7, lr}
 800e922:	b086      	sub	sp, #24
 800e924:	af00      	add	r7, sp, #0
 800e926:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e92c:	2300      	movs	r3, #0
 800e92e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e930:	687b      	ldr	r3, [r7, #4]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d06c      	beq.n	800ea10 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e936:	4b39      	ldr	r3, [pc, #228]	; (800ea1c <xTaskPriorityDisinherit+0xfc>)
 800e938:	681b      	ldr	r3, [r3, #0]
 800e93a:	693a      	ldr	r2, [r7, #16]
 800e93c:	429a      	cmp	r2, r3
 800e93e:	d009      	beq.n	800e954 <xTaskPriorityDisinherit+0x34>
 800e940:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e944:	f383 8811 	msr	BASEPRI, r3
 800e948:	f3bf 8f6f 	isb	sy
 800e94c:	f3bf 8f4f 	dsb	sy
 800e950:	60fb      	str	r3, [r7, #12]
 800e952:	e7fe      	b.n	800e952 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 800e954:	693b      	ldr	r3, [r7, #16]
 800e956:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d109      	bne.n	800e970 <xTaskPriorityDisinherit+0x50>
 800e95c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e960:	f383 8811 	msr	BASEPRI, r3
 800e964:	f3bf 8f6f 	isb	sy
 800e968:	f3bf 8f4f 	dsb	sy
 800e96c:	60bb      	str	r3, [r7, #8]
 800e96e:	e7fe      	b.n	800e96e <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 800e970:	693b      	ldr	r3, [r7, #16]
 800e972:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e974:	1e5a      	subs	r2, r3, #1
 800e976:	693b      	ldr	r3, [r7, #16]
 800e978:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e97a:	693b      	ldr	r3, [r7, #16]
 800e97c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e97e:	693b      	ldr	r3, [r7, #16]
 800e980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e982:	429a      	cmp	r2, r3
 800e984:	d044      	beq.n	800ea10 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e986:	693b      	ldr	r3, [r7, #16]
 800e988:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d140      	bne.n	800ea10 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e98e:	693b      	ldr	r3, [r7, #16]
 800e990:	3304      	adds	r3, #4
 800e992:	4618      	mov	r0, r3
 800e994:	f7fe fc60 	bl	800d258 <uxListRemove>
 800e998:	4603      	mov	r3, r0
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	d115      	bne.n	800e9ca <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e99e:	693b      	ldr	r3, [r7, #16]
 800e9a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e9a2:	491f      	ldr	r1, [pc, #124]	; (800ea20 <xTaskPriorityDisinherit+0x100>)
 800e9a4:	4613      	mov	r3, r2
 800e9a6:	009b      	lsls	r3, r3, #2
 800e9a8:	4413      	add	r3, r2
 800e9aa:	009b      	lsls	r3, r3, #2
 800e9ac:	440b      	add	r3, r1
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	d10a      	bne.n	800e9ca <xTaskPriorityDisinherit+0xaa>
 800e9b4:	693b      	ldr	r3, [r7, #16]
 800e9b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e9b8:	2201      	movs	r2, #1
 800e9ba:	fa02 f303 	lsl.w	r3, r2, r3
 800e9be:	43da      	mvns	r2, r3
 800e9c0:	4b18      	ldr	r3, [pc, #96]	; (800ea24 <xTaskPriorityDisinherit+0x104>)
 800e9c2:	681b      	ldr	r3, [r3, #0]
 800e9c4:	4013      	ands	r3, r2
 800e9c6:	4a17      	ldr	r2, [pc, #92]	; (800ea24 <xTaskPriorityDisinherit+0x104>)
 800e9c8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e9ca:	693b      	ldr	r3, [r7, #16]
 800e9cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e9ce:	693b      	ldr	r3, [r7, #16]
 800e9d0:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e9d2:	693b      	ldr	r3, [r7, #16]
 800e9d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e9d6:	f1c3 0207 	rsb	r2, r3, #7
 800e9da:	693b      	ldr	r3, [r7, #16]
 800e9dc:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e9de:	693b      	ldr	r3, [r7, #16]
 800e9e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e9e2:	2201      	movs	r2, #1
 800e9e4:	409a      	lsls	r2, r3
 800e9e6:	4b0f      	ldr	r3, [pc, #60]	; (800ea24 <xTaskPriorityDisinherit+0x104>)
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	4313      	orrs	r3, r2
 800e9ec:	4a0d      	ldr	r2, [pc, #52]	; (800ea24 <xTaskPriorityDisinherit+0x104>)
 800e9ee:	6013      	str	r3, [r2, #0]
 800e9f0:	693b      	ldr	r3, [r7, #16]
 800e9f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e9f4:	4613      	mov	r3, r2
 800e9f6:	009b      	lsls	r3, r3, #2
 800e9f8:	4413      	add	r3, r2
 800e9fa:	009b      	lsls	r3, r3, #2
 800e9fc:	4a08      	ldr	r2, [pc, #32]	; (800ea20 <xTaskPriorityDisinherit+0x100>)
 800e9fe:	441a      	add	r2, r3
 800ea00:	693b      	ldr	r3, [r7, #16]
 800ea02:	3304      	adds	r3, #4
 800ea04:	4619      	mov	r1, r3
 800ea06:	4610      	mov	r0, r2
 800ea08:	f7fe fbc9 	bl	800d19e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800ea0c:	2301      	movs	r3, #1
 800ea0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800ea10:	697b      	ldr	r3, [r7, #20]
	}
 800ea12:	4618      	mov	r0, r3
 800ea14:	3718      	adds	r7, #24
 800ea16:	46bd      	mov	sp, r7
 800ea18:	bd80      	pop	{r7, pc}
 800ea1a:	bf00      	nop
 800ea1c:	2000067c 	.word	0x2000067c
 800ea20:	20000680 	.word	0x20000680
 800ea24:	20000784 	.word	0x20000784

0800ea28 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ea28:	b580      	push	{r7, lr}
 800ea2a:	b084      	sub	sp, #16
 800ea2c:	af00      	add	r7, sp, #0
 800ea2e:	6078      	str	r0, [r7, #4]
 800ea30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ea32:	4b29      	ldr	r3, [pc, #164]	; (800ead8 <prvAddCurrentTaskToDelayedList+0xb0>)
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ea38:	4b28      	ldr	r3, [pc, #160]	; (800eadc <prvAddCurrentTaskToDelayedList+0xb4>)
 800ea3a:	681b      	ldr	r3, [r3, #0]
 800ea3c:	3304      	adds	r3, #4
 800ea3e:	4618      	mov	r0, r3
 800ea40:	f7fe fc0a 	bl	800d258 <uxListRemove>
 800ea44:	4603      	mov	r3, r0
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d10b      	bne.n	800ea62 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800ea4a:	4b24      	ldr	r3, [pc, #144]	; (800eadc <prvAddCurrentTaskToDelayedList+0xb4>)
 800ea4c:	681b      	ldr	r3, [r3, #0]
 800ea4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ea50:	2201      	movs	r2, #1
 800ea52:	fa02 f303 	lsl.w	r3, r2, r3
 800ea56:	43da      	mvns	r2, r3
 800ea58:	4b21      	ldr	r3, [pc, #132]	; (800eae0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ea5a:	681b      	ldr	r3, [r3, #0]
 800ea5c:	4013      	ands	r3, r2
 800ea5e:	4a20      	ldr	r2, [pc, #128]	; (800eae0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800ea60:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ea68:	d10a      	bne.n	800ea80 <prvAddCurrentTaskToDelayedList+0x58>
 800ea6a:	683b      	ldr	r3, [r7, #0]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d007      	beq.n	800ea80 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ea70:	4b1a      	ldr	r3, [pc, #104]	; (800eadc <prvAddCurrentTaskToDelayedList+0xb4>)
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	3304      	adds	r3, #4
 800ea76:	4619      	mov	r1, r3
 800ea78:	481a      	ldr	r0, [pc, #104]	; (800eae4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800ea7a:	f7fe fb90 	bl	800d19e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ea7e:	e026      	b.n	800eace <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ea80:	68fa      	ldr	r2, [r7, #12]
 800ea82:	687b      	ldr	r3, [r7, #4]
 800ea84:	4413      	add	r3, r2
 800ea86:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ea88:	4b14      	ldr	r3, [pc, #80]	; (800eadc <prvAddCurrentTaskToDelayedList+0xb4>)
 800ea8a:	681b      	ldr	r3, [r3, #0]
 800ea8c:	68ba      	ldr	r2, [r7, #8]
 800ea8e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ea90:	68ba      	ldr	r2, [r7, #8]
 800ea92:	68fb      	ldr	r3, [r7, #12]
 800ea94:	429a      	cmp	r2, r3
 800ea96:	d209      	bcs.n	800eaac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ea98:	4b13      	ldr	r3, [pc, #76]	; (800eae8 <prvAddCurrentTaskToDelayedList+0xc0>)
 800ea9a:	681a      	ldr	r2, [r3, #0]
 800ea9c:	4b0f      	ldr	r3, [pc, #60]	; (800eadc <prvAddCurrentTaskToDelayedList+0xb4>)
 800ea9e:	681b      	ldr	r3, [r3, #0]
 800eaa0:	3304      	adds	r3, #4
 800eaa2:	4619      	mov	r1, r3
 800eaa4:	4610      	mov	r0, r2
 800eaa6:	f7fe fb9e 	bl	800d1e6 <vListInsert>
}
 800eaaa:	e010      	b.n	800eace <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800eaac:	4b0f      	ldr	r3, [pc, #60]	; (800eaec <prvAddCurrentTaskToDelayedList+0xc4>)
 800eaae:	681a      	ldr	r2, [r3, #0]
 800eab0:	4b0a      	ldr	r3, [pc, #40]	; (800eadc <prvAddCurrentTaskToDelayedList+0xb4>)
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	3304      	adds	r3, #4
 800eab6:	4619      	mov	r1, r3
 800eab8:	4610      	mov	r0, r2
 800eaba:	f7fe fb94 	bl	800d1e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800eabe:	4b0c      	ldr	r3, [pc, #48]	; (800eaf0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800eac0:	681b      	ldr	r3, [r3, #0]
 800eac2:	68ba      	ldr	r2, [r7, #8]
 800eac4:	429a      	cmp	r2, r3
 800eac6:	d202      	bcs.n	800eace <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800eac8:	4a09      	ldr	r2, [pc, #36]	; (800eaf0 <prvAddCurrentTaskToDelayedList+0xc8>)
 800eaca:	68bb      	ldr	r3, [r7, #8]
 800eacc:	6013      	str	r3, [r2, #0]
}
 800eace:	bf00      	nop
 800ead0:	3710      	adds	r7, #16
 800ead2:	46bd      	mov	sp, r7
 800ead4:	bd80      	pop	{r7, pc}
 800ead6:	bf00      	nop
 800ead8:	20000780 	.word	0x20000780
 800eadc:	2000067c 	.word	0x2000067c
 800eae0:	20000784 	.word	0x20000784
 800eae4:	20000768 	.word	0x20000768
 800eae8:	20000738 	.word	0x20000738
 800eaec:	20000734 	.word	0x20000734
 800eaf0:	2000079c 	.word	0x2000079c

0800eaf4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800eaf4:	b480      	push	{r7}
 800eaf6:	b085      	sub	sp, #20
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	60f8      	str	r0, [r7, #12]
 800eafc:	60b9      	str	r1, [r7, #8]
 800eafe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800eb00:	68fb      	ldr	r3, [r7, #12]
 800eb02:	3b04      	subs	r3, #4
 800eb04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800eb0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	3b04      	subs	r3, #4
 800eb12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800eb14:	68bb      	ldr	r3, [r7, #8]
 800eb16:	f023 0201 	bic.w	r2, r3, #1
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	3b04      	subs	r3, #4
 800eb22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800eb24:	4a0c      	ldr	r2, [pc, #48]	; (800eb58 <pxPortInitialiseStack+0x64>)
 800eb26:	68fb      	ldr	r3, [r7, #12]
 800eb28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	3b14      	subs	r3, #20
 800eb2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800eb30:	687a      	ldr	r2, [r7, #4]
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800eb36:	68fb      	ldr	r3, [r7, #12]
 800eb38:	3b04      	subs	r3, #4
 800eb3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	f06f 0202 	mvn.w	r2, #2
 800eb42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	3b20      	subs	r3, #32
 800eb48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800eb4a:	68fb      	ldr	r3, [r7, #12]
}
 800eb4c:	4618      	mov	r0, r3
 800eb4e:	3714      	adds	r7, #20
 800eb50:	46bd      	mov	sp, r7
 800eb52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb56:	4770      	bx	lr
 800eb58:	0800eb5d 	.word	0x0800eb5d

0800eb5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800eb5c:	b480      	push	{r7}
 800eb5e:	b085      	sub	sp, #20
 800eb60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800eb62:	2300      	movs	r3, #0
 800eb64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800eb66:	4b11      	ldr	r3, [pc, #68]	; (800ebac <prvTaskExitError+0x50>)
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb6e:	d009      	beq.n	800eb84 <prvTaskExitError+0x28>
 800eb70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb74:	f383 8811 	msr	BASEPRI, r3
 800eb78:	f3bf 8f6f 	isb	sy
 800eb7c:	f3bf 8f4f 	dsb	sy
 800eb80:	60fb      	str	r3, [r7, #12]
 800eb82:	e7fe      	b.n	800eb82 <prvTaskExitError+0x26>
 800eb84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eb88:	f383 8811 	msr	BASEPRI, r3
 800eb8c:	f3bf 8f6f 	isb	sy
 800eb90:	f3bf 8f4f 	dsb	sy
 800eb94:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800eb96:	bf00      	nop
 800eb98:	687b      	ldr	r3, [r7, #4]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d0fc      	beq.n	800eb98 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800eb9e:	bf00      	nop
 800eba0:	3714      	adds	r7, #20
 800eba2:	46bd      	mov	sp, r7
 800eba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eba8:	4770      	bx	lr
 800ebaa:	bf00      	nop
 800ebac:	20000080 	.word	0x20000080

0800ebb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ebb0:	4b07      	ldr	r3, [pc, #28]	; (800ebd0 <pxCurrentTCBConst2>)
 800ebb2:	6819      	ldr	r1, [r3, #0]
 800ebb4:	6808      	ldr	r0, [r1, #0]
 800ebb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebba:	f380 8809 	msr	PSP, r0
 800ebbe:	f3bf 8f6f 	isb	sy
 800ebc2:	f04f 0000 	mov.w	r0, #0
 800ebc6:	f380 8811 	msr	BASEPRI, r0
 800ebca:	4770      	bx	lr
 800ebcc:	f3af 8000 	nop.w

0800ebd0 <pxCurrentTCBConst2>:
 800ebd0:	2000067c 	.word	0x2000067c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ebd4:	bf00      	nop
 800ebd6:	bf00      	nop

0800ebd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ebd8:	4808      	ldr	r0, [pc, #32]	; (800ebfc <prvPortStartFirstTask+0x24>)
 800ebda:	6800      	ldr	r0, [r0, #0]
 800ebdc:	6800      	ldr	r0, [r0, #0]
 800ebde:	f380 8808 	msr	MSP, r0
 800ebe2:	f04f 0000 	mov.w	r0, #0
 800ebe6:	f380 8814 	msr	CONTROL, r0
 800ebea:	b662      	cpsie	i
 800ebec:	b661      	cpsie	f
 800ebee:	f3bf 8f4f 	dsb	sy
 800ebf2:	f3bf 8f6f 	isb	sy
 800ebf6:	df00      	svc	0
 800ebf8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ebfa:	bf00      	nop
 800ebfc:	e000ed08 	.word	0xe000ed08

0800ec00 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ec00:	b580      	push	{r7, lr}
 800ec02:	b086      	sub	sp, #24
 800ec04:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800ec06:	4b44      	ldr	r3, [pc, #272]	; (800ed18 <xPortStartScheduler+0x118>)
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	4a44      	ldr	r2, [pc, #272]	; (800ed1c <xPortStartScheduler+0x11c>)
 800ec0c:	4293      	cmp	r3, r2
 800ec0e:	d109      	bne.n	800ec24 <xPortStartScheduler+0x24>
 800ec10:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec14:	f383 8811 	msr	BASEPRI, r3
 800ec18:	f3bf 8f6f 	isb	sy
 800ec1c:	f3bf 8f4f 	dsb	sy
 800ec20:	613b      	str	r3, [r7, #16]
 800ec22:	e7fe      	b.n	800ec22 <xPortStartScheduler+0x22>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800ec24:	4b3c      	ldr	r3, [pc, #240]	; (800ed18 <xPortStartScheduler+0x118>)
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	4a3d      	ldr	r2, [pc, #244]	; (800ed20 <xPortStartScheduler+0x120>)
 800ec2a:	4293      	cmp	r3, r2
 800ec2c:	d109      	bne.n	800ec42 <xPortStartScheduler+0x42>
 800ec2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec32:	f383 8811 	msr	BASEPRI, r3
 800ec36:	f3bf 8f6f 	isb	sy
 800ec3a:	f3bf 8f4f 	dsb	sy
 800ec3e:	60fb      	str	r3, [r7, #12]
 800ec40:	e7fe      	b.n	800ec40 <xPortStartScheduler+0x40>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ec42:	4b38      	ldr	r3, [pc, #224]	; (800ed24 <xPortStartScheduler+0x124>)
 800ec44:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ec46:	697b      	ldr	r3, [r7, #20]
 800ec48:	781b      	ldrb	r3, [r3, #0]
 800ec4a:	b2db      	uxtb	r3, r3
 800ec4c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ec4e:	697b      	ldr	r3, [r7, #20]
 800ec50:	22ff      	movs	r2, #255	; 0xff
 800ec52:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ec54:	697b      	ldr	r3, [r7, #20]
 800ec56:	781b      	ldrb	r3, [r3, #0]
 800ec58:	b2db      	uxtb	r3, r3
 800ec5a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ec5c:	78fb      	ldrb	r3, [r7, #3]
 800ec5e:	b2db      	uxtb	r3, r3
 800ec60:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ec64:	b2da      	uxtb	r2, r3
 800ec66:	4b30      	ldr	r3, [pc, #192]	; (800ed28 <xPortStartScheduler+0x128>)
 800ec68:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ec6a:	4b30      	ldr	r3, [pc, #192]	; (800ed2c <xPortStartScheduler+0x12c>)
 800ec6c:	2207      	movs	r2, #7
 800ec6e:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ec70:	e009      	b.n	800ec86 <xPortStartScheduler+0x86>
		{
			ulMaxPRIGROUPValue--;
 800ec72:	4b2e      	ldr	r3, [pc, #184]	; (800ed2c <xPortStartScheduler+0x12c>)
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	3b01      	subs	r3, #1
 800ec78:	4a2c      	ldr	r2, [pc, #176]	; (800ed2c <xPortStartScheduler+0x12c>)
 800ec7a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ec7c:	78fb      	ldrb	r3, [r7, #3]
 800ec7e:	b2db      	uxtb	r3, r3
 800ec80:	005b      	lsls	r3, r3, #1
 800ec82:	b2db      	uxtb	r3, r3
 800ec84:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ec86:	78fb      	ldrb	r3, [r7, #3]
 800ec88:	b2db      	uxtb	r3, r3
 800ec8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ec8e:	2b80      	cmp	r3, #128	; 0x80
 800ec90:	d0ef      	beq.n	800ec72 <xPortStartScheduler+0x72>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ec92:	4b26      	ldr	r3, [pc, #152]	; (800ed2c <xPortStartScheduler+0x12c>)
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	f1c3 0307 	rsb	r3, r3, #7
 800ec9a:	2b04      	cmp	r3, #4
 800ec9c:	d009      	beq.n	800ecb2 <xPortStartScheduler+0xb2>
 800ec9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eca2:	f383 8811 	msr	BASEPRI, r3
 800eca6:	f3bf 8f6f 	isb	sy
 800ecaa:	f3bf 8f4f 	dsb	sy
 800ecae:	60bb      	str	r3, [r7, #8]
 800ecb0:	e7fe      	b.n	800ecb0 <xPortStartScheduler+0xb0>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ecb2:	4b1e      	ldr	r3, [pc, #120]	; (800ed2c <xPortStartScheduler+0x12c>)
 800ecb4:	681b      	ldr	r3, [r3, #0]
 800ecb6:	021b      	lsls	r3, r3, #8
 800ecb8:	4a1c      	ldr	r2, [pc, #112]	; (800ed2c <xPortStartScheduler+0x12c>)
 800ecba:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ecbc:	4b1b      	ldr	r3, [pc, #108]	; (800ed2c <xPortStartScheduler+0x12c>)
 800ecbe:	681b      	ldr	r3, [r3, #0]
 800ecc0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ecc4:	4a19      	ldr	r2, [pc, #100]	; (800ed2c <xPortStartScheduler+0x12c>)
 800ecc6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ecc8:	687b      	ldr	r3, [r7, #4]
 800ecca:	b2da      	uxtb	r2, r3
 800eccc:	697b      	ldr	r3, [r7, #20]
 800ecce:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ecd0:	4b17      	ldr	r3, [pc, #92]	; (800ed30 <xPortStartScheduler+0x130>)
 800ecd2:	681b      	ldr	r3, [r3, #0]
 800ecd4:	4a16      	ldr	r2, [pc, #88]	; (800ed30 <xPortStartScheduler+0x130>)
 800ecd6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ecda:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ecdc:	4b14      	ldr	r3, [pc, #80]	; (800ed30 <xPortStartScheduler+0x130>)
 800ecde:	681b      	ldr	r3, [r3, #0]
 800ece0:	4a13      	ldr	r2, [pc, #76]	; (800ed30 <xPortStartScheduler+0x130>)
 800ece2:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ece6:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ece8:	f000 f8d6 	bl	800ee98 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ecec:	4b11      	ldr	r3, [pc, #68]	; (800ed34 <xPortStartScheduler+0x134>)
 800ecee:	2200      	movs	r2, #0
 800ecf0:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ecf2:	f000 f8f5 	bl	800eee0 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ecf6:	4b10      	ldr	r3, [pc, #64]	; (800ed38 <xPortStartScheduler+0x138>)
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	4a0f      	ldr	r2, [pc, #60]	; (800ed38 <xPortStartScheduler+0x138>)
 800ecfc:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ed00:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ed02:	f7ff ff69 	bl	800ebd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ed06:	f7ff fb91 	bl	800e42c <vTaskSwitchContext>
	prvTaskExitError();
 800ed0a:	f7ff ff27 	bl	800eb5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ed0e:	2300      	movs	r3, #0
}
 800ed10:	4618      	mov	r0, r3
 800ed12:	3718      	adds	r7, #24
 800ed14:	46bd      	mov	sp, r7
 800ed16:	bd80      	pop	{r7, pc}
 800ed18:	e000ed00 	.word	0xe000ed00
 800ed1c:	410fc271 	.word	0x410fc271
 800ed20:	410fc270 	.word	0x410fc270
 800ed24:	e000e400 	.word	0xe000e400
 800ed28:	200007a8 	.word	0x200007a8
 800ed2c:	200007ac 	.word	0x200007ac
 800ed30:	e000ed20 	.word	0xe000ed20
 800ed34:	20000080 	.word	0x20000080
 800ed38:	e000ef34 	.word	0xe000ef34

0800ed3c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ed3c:	b480      	push	{r7}
 800ed3e:	b083      	sub	sp, #12
 800ed40:	af00      	add	r7, sp, #0
 800ed42:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed46:	f383 8811 	msr	BASEPRI, r3
 800ed4a:	f3bf 8f6f 	isb	sy
 800ed4e:	f3bf 8f4f 	dsb	sy
 800ed52:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ed54:	4b0e      	ldr	r3, [pc, #56]	; (800ed90 <vPortEnterCritical+0x54>)
 800ed56:	681b      	ldr	r3, [r3, #0]
 800ed58:	3301      	adds	r3, #1
 800ed5a:	4a0d      	ldr	r2, [pc, #52]	; (800ed90 <vPortEnterCritical+0x54>)
 800ed5c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ed5e:	4b0c      	ldr	r3, [pc, #48]	; (800ed90 <vPortEnterCritical+0x54>)
 800ed60:	681b      	ldr	r3, [r3, #0]
 800ed62:	2b01      	cmp	r3, #1
 800ed64:	d10e      	bne.n	800ed84 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ed66:	4b0b      	ldr	r3, [pc, #44]	; (800ed94 <vPortEnterCritical+0x58>)
 800ed68:	681b      	ldr	r3, [r3, #0]
 800ed6a:	b2db      	uxtb	r3, r3
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d009      	beq.n	800ed84 <vPortEnterCritical+0x48>
 800ed70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed74:	f383 8811 	msr	BASEPRI, r3
 800ed78:	f3bf 8f6f 	isb	sy
 800ed7c:	f3bf 8f4f 	dsb	sy
 800ed80:	603b      	str	r3, [r7, #0]
 800ed82:	e7fe      	b.n	800ed82 <vPortEnterCritical+0x46>
	}
}
 800ed84:	bf00      	nop
 800ed86:	370c      	adds	r7, #12
 800ed88:	46bd      	mov	sp, r7
 800ed8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed8e:	4770      	bx	lr
 800ed90:	20000080 	.word	0x20000080
 800ed94:	e000ed04 	.word	0xe000ed04

0800ed98 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ed98:	b480      	push	{r7}
 800ed9a:	b083      	sub	sp, #12
 800ed9c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ed9e:	4b11      	ldr	r3, [pc, #68]	; (800ede4 <vPortExitCritical+0x4c>)
 800eda0:	681b      	ldr	r3, [r3, #0]
 800eda2:	2b00      	cmp	r3, #0
 800eda4:	d109      	bne.n	800edba <vPortExitCritical+0x22>
 800eda6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edaa:	f383 8811 	msr	BASEPRI, r3
 800edae:	f3bf 8f6f 	isb	sy
 800edb2:	f3bf 8f4f 	dsb	sy
 800edb6:	607b      	str	r3, [r7, #4]
 800edb8:	e7fe      	b.n	800edb8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 800edba:	4b0a      	ldr	r3, [pc, #40]	; (800ede4 <vPortExitCritical+0x4c>)
 800edbc:	681b      	ldr	r3, [r3, #0]
 800edbe:	3b01      	subs	r3, #1
 800edc0:	4a08      	ldr	r2, [pc, #32]	; (800ede4 <vPortExitCritical+0x4c>)
 800edc2:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800edc4:	4b07      	ldr	r3, [pc, #28]	; (800ede4 <vPortExitCritical+0x4c>)
 800edc6:	681b      	ldr	r3, [r3, #0]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d104      	bne.n	800edd6 <vPortExitCritical+0x3e>
 800edcc:	2300      	movs	r3, #0
 800edce:	603b      	str	r3, [r7, #0]
	__asm volatile
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800edd6:	bf00      	nop
 800edd8:	370c      	adds	r7, #12
 800edda:	46bd      	mov	sp, r7
 800eddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ede0:	4770      	bx	lr
 800ede2:	bf00      	nop
 800ede4:	20000080 	.word	0x20000080
	...

0800edf0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800edf0:	f3ef 8009 	mrs	r0, PSP
 800edf4:	f3bf 8f6f 	isb	sy
 800edf8:	4b15      	ldr	r3, [pc, #84]	; (800ee50 <pxCurrentTCBConst>)
 800edfa:	681a      	ldr	r2, [r3, #0]
 800edfc:	f01e 0f10 	tst.w	lr, #16
 800ee00:	bf08      	it	eq
 800ee02:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ee06:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee0a:	6010      	str	r0, [r2, #0]
 800ee0c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ee10:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ee14:	f380 8811 	msr	BASEPRI, r0
 800ee18:	f3bf 8f4f 	dsb	sy
 800ee1c:	f3bf 8f6f 	isb	sy
 800ee20:	f7ff fb04 	bl	800e42c <vTaskSwitchContext>
 800ee24:	f04f 0000 	mov.w	r0, #0
 800ee28:	f380 8811 	msr	BASEPRI, r0
 800ee2c:	bc09      	pop	{r0, r3}
 800ee2e:	6819      	ldr	r1, [r3, #0]
 800ee30:	6808      	ldr	r0, [r1, #0]
 800ee32:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee36:	f01e 0f10 	tst.w	lr, #16
 800ee3a:	bf08      	it	eq
 800ee3c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ee40:	f380 8809 	msr	PSP, r0
 800ee44:	f3bf 8f6f 	isb	sy
 800ee48:	4770      	bx	lr
 800ee4a:	bf00      	nop
 800ee4c:	f3af 8000 	nop.w

0800ee50 <pxCurrentTCBConst>:
 800ee50:	2000067c 	.word	0x2000067c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ee54:	bf00      	nop
 800ee56:	bf00      	nop

0800ee58 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ee58:	b580      	push	{r7, lr}
 800ee5a:	b082      	sub	sp, #8
 800ee5c:	af00      	add	r7, sp, #0
	__asm volatile
 800ee5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee62:	f383 8811 	msr	BASEPRI, r3
 800ee66:	f3bf 8f6f 	isb	sy
 800ee6a:	f3bf 8f4f 	dsb	sy
 800ee6e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ee70:	f7ff fa24 	bl	800e2bc <xTaskIncrementTick>
 800ee74:	4603      	mov	r3, r0
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	d003      	beq.n	800ee82 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ee7a:	4b06      	ldr	r3, [pc, #24]	; (800ee94 <SysTick_Handler+0x3c>)
 800ee7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee80:	601a      	str	r2, [r3, #0]
 800ee82:	2300      	movs	r3, #0
 800ee84:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ee86:	683b      	ldr	r3, [r7, #0]
 800ee88:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800ee8c:	bf00      	nop
 800ee8e:	3708      	adds	r7, #8
 800ee90:	46bd      	mov	sp, r7
 800ee92:	bd80      	pop	{r7, pc}
 800ee94:	e000ed04 	.word	0xe000ed04

0800ee98 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ee98:	b480      	push	{r7}
 800ee9a:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ee9c:	4b0b      	ldr	r3, [pc, #44]	; (800eecc <vPortSetupTimerInterrupt+0x34>)
 800ee9e:	2200      	movs	r2, #0
 800eea0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800eea2:	4b0b      	ldr	r3, [pc, #44]	; (800eed0 <vPortSetupTimerInterrupt+0x38>)
 800eea4:	2200      	movs	r2, #0
 800eea6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800eea8:	4b0a      	ldr	r3, [pc, #40]	; (800eed4 <vPortSetupTimerInterrupt+0x3c>)
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	4a0a      	ldr	r2, [pc, #40]	; (800eed8 <vPortSetupTimerInterrupt+0x40>)
 800eeae:	fba2 2303 	umull	r2, r3, r2, r3
 800eeb2:	099b      	lsrs	r3, r3, #6
 800eeb4:	4a09      	ldr	r2, [pc, #36]	; (800eedc <vPortSetupTimerInterrupt+0x44>)
 800eeb6:	3b01      	subs	r3, #1
 800eeb8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800eeba:	4b04      	ldr	r3, [pc, #16]	; (800eecc <vPortSetupTimerInterrupt+0x34>)
 800eebc:	2207      	movs	r2, #7
 800eebe:	601a      	str	r2, [r3, #0]
}
 800eec0:	bf00      	nop
 800eec2:	46bd      	mov	sp, r7
 800eec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec8:	4770      	bx	lr
 800eeca:	bf00      	nop
 800eecc:	e000e010 	.word	0xe000e010
 800eed0:	e000e018 	.word	0xe000e018
 800eed4:	20000054 	.word	0x20000054
 800eed8:	10624dd3 	.word	0x10624dd3
 800eedc:	e000e014 	.word	0xe000e014

0800eee0 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800eee0:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800eef0 <vPortEnableVFP+0x10>
 800eee4:	6801      	ldr	r1, [r0, #0]
 800eee6:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800eeea:	6001      	str	r1, [r0, #0]
 800eeec:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800eeee:	bf00      	nop
 800eef0:	e000ed88 	.word	0xe000ed88

0800eef4 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800eef4:	b480      	push	{r7}
 800eef6:	b085      	sub	sp, #20
 800eef8:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800eefa:	f3ef 8305 	mrs	r3, IPSR
 800eefe:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	2b0f      	cmp	r3, #15
 800ef04:	d913      	bls.n	800ef2e <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ef06:	4a16      	ldr	r2, [pc, #88]	; (800ef60 <vPortValidateInterruptPriority+0x6c>)
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	4413      	add	r3, r2
 800ef0c:	781b      	ldrb	r3, [r3, #0]
 800ef0e:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ef10:	4b14      	ldr	r3, [pc, #80]	; (800ef64 <vPortValidateInterruptPriority+0x70>)
 800ef12:	781b      	ldrb	r3, [r3, #0]
 800ef14:	7afa      	ldrb	r2, [r7, #11]
 800ef16:	429a      	cmp	r2, r3
 800ef18:	d209      	bcs.n	800ef2e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800ef1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef1e:	f383 8811 	msr	BASEPRI, r3
 800ef22:	f3bf 8f6f 	isb	sy
 800ef26:	f3bf 8f4f 	dsb	sy
 800ef2a:	607b      	str	r3, [r7, #4]
 800ef2c:	e7fe      	b.n	800ef2c <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ef2e:	4b0e      	ldr	r3, [pc, #56]	; (800ef68 <vPortValidateInterruptPriority+0x74>)
 800ef30:	681b      	ldr	r3, [r3, #0]
 800ef32:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800ef36:	4b0d      	ldr	r3, [pc, #52]	; (800ef6c <vPortValidateInterruptPriority+0x78>)
 800ef38:	681b      	ldr	r3, [r3, #0]
 800ef3a:	429a      	cmp	r2, r3
 800ef3c:	d909      	bls.n	800ef52 <vPortValidateInterruptPriority+0x5e>
 800ef3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef42:	f383 8811 	msr	BASEPRI, r3
 800ef46:	f3bf 8f6f 	isb	sy
 800ef4a:	f3bf 8f4f 	dsb	sy
 800ef4e:	603b      	str	r3, [r7, #0]
 800ef50:	e7fe      	b.n	800ef50 <vPortValidateInterruptPriority+0x5c>
	}
 800ef52:	bf00      	nop
 800ef54:	3714      	adds	r7, #20
 800ef56:	46bd      	mov	sp, r7
 800ef58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef5c:	4770      	bx	lr
 800ef5e:	bf00      	nop
 800ef60:	e000e3f0 	.word	0xe000e3f0
 800ef64:	200007a8 	.word	0x200007a8
 800ef68:	e000ed0c 	.word	0xe000ed0c
 800ef6c:	200007ac 	.word	0x200007ac

0800ef70 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ef70:	b580      	push	{r7, lr}
 800ef72:	b08a      	sub	sp, #40	; 0x28
 800ef74:	af00      	add	r7, sp, #0
 800ef76:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ef78:	2300      	movs	r3, #0
 800ef7a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ef7c:	f7ff f8f4 	bl	800e168 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ef80:	4b59      	ldr	r3, [pc, #356]	; (800f0e8 <pvPortMalloc+0x178>)
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d101      	bne.n	800ef8c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ef88:	f000 f910 	bl	800f1ac <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ef8c:	4b57      	ldr	r3, [pc, #348]	; (800f0ec <pvPortMalloc+0x17c>)
 800ef8e:	681a      	ldr	r2, [r3, #0]
 800ef90:	687b      	ldr	r3, [r7, #4]
 800ef92:	4013      	ands	r3, r2
 800ef94:	2b00      	cmp	r3, #0
 800ef96:	f040 808c 	bne.w	800f0b2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ef9a:	687b      	ldr	r3, [r7, #4]
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	d01c      	beq.n	800efda <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 800efa0:	2208      	movs	r2, #8
 800efa2:	687b      	ldr	r3, [r7, #4]
 800efa4:	4413      	add	r3, r2
 800efa6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	f003 0307 	and.w	r3, r3, #7
 800efae:	2b00      	cmp	r3, #0
 800efb0:	d013      	beq.n	800efda <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	f023 0307 	bic.w	r3, r3, #7
 800efb8:	3308      	adds	r3, #8
 800efba:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	f003 0307 	and.w	r3, r3, #7
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	d009      	beq.n	800efda <pvPortMalloc+0x6a>
 800efc6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800efca:	f383 8811 	msr	BASEPRI, r3
 800efce:	f3bf 8f6f 	isb	sy
 800efd2:	f3bf 8f4f 	dsb	sy
 800efd6:	617b      	str	r3, [r7, #20]
 800efd8:	e7fe      	b.n	800efd8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800efda:	687b      	ldr	r3, [r7, #4]
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d068      	beq.n	800f0b2 <pvPortMalloc+0x142>
 800efe0:	4b43      	ldr	r3, [pc, #268]	; (800f0f0 <pvPortMalloc+0x180>)
 800efe2:	681b      	ldr	r3, [r3, #0]
 800efe4:	687a      	ldr	r2, [r7, #4]
 800efe6:	429a      	cmp	r2, r3
 800efe8:	d863      	bhi.n	800f0b2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800efea:	4b42      	ldr	r3, [pc, #264]	; (800f0f4 <pvPortMalloc+0x184>)
 800efec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800efee:	4b41      	ldr	r3, [pc, #260]	; (800f0f4 <pvPortMalloc+0x184>)
 800eff0:	681b      	ldr	r3, [r3, #0]
 800eff2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800eff4:	e004      	b.n	800f000 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 800eff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eff8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800effa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f000:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f002:	685b      	ldr	r3, [r3, #4]
 800f004:	687a      	ldr	r2, [r7, #4]
 800f006:	429a      	cmp	r2, r3
 800f008:	d903      	bls.n	800f012 <pvPortMalloc+0xa2>
 800f00a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d1f1      	bne.n	800eff6 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f012:	4b35      	ldr	r3, [pc, #212]	; (800f0e8 <pvPortMalloc+0x178>)
 800f014:	681b      	ldr	r3, [r3, #0]
 800f016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f018:	429a      	cmp	r2, r3
 800f01a:	d04a      	beq.n	800f0b2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f01c:	6a3b      	ldr	r3, [r7, #32]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	2208      	movs	r2, #8
 800f022:	4413      	add	r3, r2
 800f024:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f028:	681a      	ldr	r2, [r3, #0]
 800f02a:	6a3b      	ldr	r3, [r7, #32]
 800f02c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f02e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f030:	685a      	ldr	r2, [r3, #4]
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	1ad2      	subs	r2, r2, r3
 800f036:	2308      	movs	r3, #8
 800f038:	005b      	lsls	r3, r3, #1
 800f03a:	429a      	cmp	r2, r3
 800f03c:	d91e      	bls.n	800f07c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f03e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	4413      	add	r3, r2
 800f044:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f046:	69bb      	ldr	r3, [r7, #24]
 800f048:	f003 0307 	and.w	r3, r3, #7
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d009      	beq.n	800f064 <pvPortMalloc+0xf4>
 800f050:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f054:	f383 8811 	msr	BASEPRI, r3
 800f058:	f3bf 8f6f 	isb	sy
 800f05c:	f3bf 8f4f 	dsb	sy
 800f060:	613b      	str	r3, [r7, #16]
 800f062:	e7fe      	b.n	800f062 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f066:	685a      	ldr	r2, [r3, #4]
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	1ad2      	subs	r2, r2, r3
 800f06c:	69bb      	ldr	r3, [r7, #24]
 800f06e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f072:	687a      	ldr	r2, [r7, #4]
 800f074:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f076:	69b8      	ldr	r0, [r7, #24]
 800f078:	f000 f8fa 	bl	800f270 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f07c:	4b1c      	ldr	r3, [pc, #112]	; (800f0f0 <pvPortMalloc+0x180>)
 800f07e:	681a      	ldr	r2, [r3, #0]
 800f080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f082:	685b      	ldr	r3, [r3, #4]
 800f084:	1ad3      	subs	r3, r2, r3
 800f086:	4a1a      	ldr	r2, [pc, #104]	; (800f0f0 <pvPortMalloc+0x180>)
 800f088:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f08a:	4b19      	ldr	r3, [pc, #100]	; (800f0f0 <pvPortMalloc+0x180>)
 800f08c:	681a      	ldr	r2, [r3, #0]
 800f08e:	4b1a      	ldr	r3, [pc, #104]	; (800f0f8 <pvPortMalloc+0x188>)
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	429a      	cmp	r2, r3
 800f094:	d203      	bcs.n	800f09e <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f096:	4b16      	ldr	r3, [pc, #88]	; (800f0f0 <pvPortMalloc+0x180>)
 800f098:	681b      	ldr	r3, [r3, #0]
 800f09a:	4a17      	ldr	r2, [pc, #92]	; (800f0f8 <pvPortMalloc+0x188>)
 800f09c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f09e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0a0:	685a      	ldr	r2, [r3, #4]
 800f0a2:	4b12      	ldr	r3, [pc, #72]	; (800f0ec <pvPortMalloc+0x17c>)
 800f0a4:	681b      	ldr	r3, [r3, #0]
 800f0a6:	431a      	orrs	r2, r3
 800f0a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0aa:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f0ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f0ae:	2200      	movs	r2, #0
 800f0b0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f0b2:	f7ff f867 	bl	800e184 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 800f0b6:	69fb      	ldr	r3, [r7, #28]
 800f0b8:	2b00      	cmp	r3, #0
 800f0ba:	d101      	bne.n	800f0c0 <pvPortMalloc+0x150>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800f0bc:	f7f1 ff16 	bl	8000eec <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f0c0:	69fb      	ldr	r3, [r7, #28]
 800f0c2:	f003 0307 	and.w	r3, r3, #7
 800f0c6:	2b00      	cmp	r3, #0
 800f0c8:	d009      	beq.n	800f0de <pvPortMalloc+0x16e>
 800f0ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0ce:	f383 8811 	msr	BASEPRI, r3
 800f0d2:	f3bf 8f6f 	isb	sy
 800f0d6:	f3bf 8f4f 	dsb	sy
 800f0da:	60fb      	str	r3, [r7, #12]
 800f0dc:	e7fe      	b.n	800f0dc <pvPortMalloc+0x16c>
	return pvReturn;
 800f0de:	69fb      	ldr	r3, [r7, #28]
}
 800f0e0:	4618      	mov	r0, r3
 800f0e2:	3728      	adds	r7, #40	; 0x28
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bd80      	pop	{r7, pc}
 800f0e8:	200087b8 	.word	0x200087b8
 800f0ec:	200087c4 	.word	0x200087c4
 800f0f0:	200087bc 	.word	0x200087bc
 800f0f4:	200087b0 	.word	0x200087b0
 800f0f8:	200087c0 	.word	0x200087c0

0800f0fc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f0fc:	b580      	push	{r7, lr}
 800f0fe:	b086      	sub	sp, #24
 800f100:	af00      	add	r7, sp, #0
 800f102:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d046      	beq.n	800f19c <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f10e:	2308      	movs	r3, #8
 800f110:	425b      	negs	r3, r3
 800f112:	697a      	ldr	r2, [r7, #20]
 800f114:	4413      	add	r3, r2
 800f116:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f118:	697b      	ldr	r3, [r7, #20]
 800f11a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f11c:	693b      	ldr	r3, [r7, #16]
 800f11e:	685a      	ldr	r2, [r3, #4]
 800f120:	4b20      	ldr	r3, [pc, #128]	; (800f1a4 <vPortFree+0xa8>)
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	4013      	ands	r3, r2
 800f126:	2b00      	cmp	r3, #0
 800f128:	d109      	bne.n	800f13e <vPortFree+0x42>
 800f12a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f12e:	f383 8811 	msr	BASEPRI, r3
 800f132:	f3bf 8f6f 	isb	sy
 800f136:	f3bf 8f4f 	dsb	sy
 800f13a:	60fb      	str	r3, [r7, #12]
 800f13c:	e7fe      	b.n	800f13c <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f13e:	693b      	ldr	r3, [r7, #16]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	2b00      	cmp	r3, #0
 800f144:	d009      	beq.n	800f15a <vPortFree+0x5e>
 800f146:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f14a:	f383 8811 	msr	BASEPRI, r3
 800f14e:	f3bf 8f6f 	isb	sy
 800f152:	f3bf 8f4f 	dsb	sy
 800f156:	60bb      	str	r3, [r7, #8]
 800f158:	e7fe      	b.n	800f158 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f15a:	693b      	ldr	r3, [r7, #16]
 800f15c:	685a      	ldr	r2, [r3, #4]
 800f15e:	4b11      	ldr	r3, [pc, #68]	; (800f1a4 <vPortFree+0xa8>)
 800f160:	681b      	ldr	r3, [r3, #0]
 800f162:	4013      	ands	r3, r2
 800f164:	2b00      	cmp	r3, #0
 800f166:	d019      	beq.n	800f19c <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f168:	693b      	ldr	r3, [r7, #16]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	2b00      	cmp	r3, #0
 800f16e:	d115      	bne.n	800f19c <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f170:	693b      	ldr	r3, [r7, #16]
 800f172:	685a      	ldr	r2, [r3, #4]
 800f174:	4b0b      	ldr	r3, [pc, #44]	; (800f1a4 <vPortFree+0xa8>)
 800f176:	681b      	ldr	r3, [r3, #0]
 800f178:	43db      	mvns	r3, r3
 800f17a:	401a      	ands	r2, r3
 800f17c:	693b      	ldr	r3, [r7, #16]
 800f17e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f180:	f7fe fff2 	bl	800e168 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f184:	693b      	ldr	r3, [r7, #16]
 800f186:	685a      	ldr	r2, [r3, #4]
 800f188:	4b07      	ldr	r3, [pc, #28]	; (800f1a8 <vPortFree+0xac>)
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	4413      	add	r3, r2
 800f18e:	4a06      	ldr	r2, [pc, #24]	; (800f1a8 <vPortFree+0xac>)
 800f190:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f192:	6938      	ldr	r0, [r7, #16]
 800f194:	f000 f86c 	bl	800f270 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800f198:	f7fe fff4 	bl	800e184 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f19c:	bf00      	nop
 800f19e:	3718      	adds	r7, #24
 800f1a0:	46bd      	mov	sp, r7
 800f1a2:	bd80      	pop	{r7, pc}
 800f1a4:	200087c4 	.word	0x200087c4
 800f1a8:	200087bc 	.word	0x200087bc

0800f1ac <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f1ac:	b480      	push	{r7}
 800f1ae:	b085      	sub	sp, #20
 800f1b0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f1b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800f1b6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f1b8:	4b27      	ldr	r3, [pc, #156]	; (800f258 <prvHeapInit+0xac>)
 800f1ba:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f1bc:	68fb      	ldr	r3, [r7, #12]
 800f1be:	f003 0307 	and.w	r3, r3, #7
 800f1c2:	2b00      	cmp	r3, #0
 800f1c4:	d00c      	beq.n	800f1e0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	3307      	adds	r3, #7
 800f1ca:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f1cc:	68fb      	ldr	r3, [r7, #12]
 800f1ce:	f023 0307 	bic.w	r3, r3, #7
 800f1d2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f1d4:	68ba      	ldr	r2, [r7, #8]
 800f1d6:	68fb      	ldr	r3, [r7, #12]
 800f1d8:	1ad3      	subs	r3, r2, r3
 800f1da:	4a1f      	ldr	r2, [pc, #124]	; (800f258 <prvHeapInit+0xac>)
 800f1dc:	4413      	add	r3, r2
 800f1de:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f1e0:	68fb      	ldr	r3, [r7, #12]
 800f1e2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f1e4:	4a1d      	ldr	r2, [pc, #116]	; (800f25c <prvHeapInit+0xb0>)
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f1ea:	4b1c      	ldr	r3, [pc, #112]	; (800f25c <prvHeapInit+0xb0>)
 800f1ec:	2200      	movs	r2, #0
 800f1ee:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	68ba      	ldr	r2, [r7, #8]
 800f1f4:	4413      	add	r3, r2
 800f1f6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f1f8:	2208      	movs	r2, #8
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	1a9b      	subs	r3, r3, r2
 800f1fe:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	f023 0307 	bic.w	r3, r3, #7
 800f206:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f208:	68fb      	ldr	r3, [r7, #12]
 800f20a:	4a15      	ldr	r2, [pc, #84]	; (800f260 <prvHeapInit+0xb4>)
 800f20c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f20e:	4b14      	ldr	r3, [pc, #80]	; (800f260 <prvHeapInit+0xb4>)
 800f210:	681b      	ldr	r3, [r3, #0]
 800f212:	2200      	movs	r2, #0
 800f214:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f216:	4b12      	ldr	r3, [pc, #72]	; (800f260 <prvHeapInit+0xb4>)
 800f218:	681b      	ldr	r3, [r3, #0]
 800f21a:	2200      	movs	r2, #0
 800f21c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f21e:	687b      	ldr	r3, [r7, #4]
 800f220:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f222:	683b      	ldr	r3, [r7, #0]
 800f224:	68fa      	ldr	r2, [r7, #12]
 800f226:	1ad2      	subs	r2, r2, r3
 800f228:	683b      	ldr	r3, [r7, #0]
 800f22a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f22c:	4b0c      	ldr	r3, [pc, #48]	; (800f260 <prvHeapInit+0xb4>)
 800f22e:	681a      	ldr	r2, [r3, #0]
 800f230:	683b      	ldr	r3, [r7, #0]
 800f232:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f234:	683b      	ldr	r3, [r7, #0]
 800f236:	685b      	ldr	r3, [r3, #4]
 800f238:	4a0a      	ldr	r2, [pc, #40]	; (800f264 <prvHeapInit+0xb8>)
 800f23a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f23c:	683b      	ldr	r3, [r7, #0]
 800f23e:	685b      	ldr	r3, [r3, #4]
 800f240:	4a09      	ldr	r2, [pc, #36]	; (800f268 <prvHeapInit+0xbc>)
 800f242:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f244:	4b09      	ldr	r3, [pc, #36]	; (800f26c <prvHeapInit+0xc0>)
 800f246:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f24a:	601a      	str	r2, [r3, #0]
}
 800f24c:	bf00      	nop
 800f24e:	3714      	adds	r7, #20
 800f250:	46bd      	mov	sp, r7
 800f252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f256:	4770      	bx	lr
 800f258:	200007b0 	.word	0x200007b0
 800f25c:	200087b0 	.word	0x200087b0
 800f260:	200087b8 	.word	0x200087b8
 800f264:	200087c0 	.word	0x200087c0
 800f268:	200087bc 	.word	0x200087bc
 800f26c:	200087c4 	.word	0x200087c4

0800f270 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f270:	b480      	push	{r7}
 800f272:	b085      	sub	sp, #20
 800f274:	af00      	add	r7, sp, #0
 800f276:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f278:	4b28      	ldr	r3, [pc, #160]	; (800f31c <prvInsertBlockIntoFreeList+0xac>)
 800f27a:	60fb      	str	r3, [r7, #12]
 800f27c:	e002      	b.n	800f284 <prvInsertBlockIntoFreeList+0x14>
 800f27e:	68fb      	ldr	r3, [r7, #12]
 800f280:	681b      	ldr	r3, [r3, #0]
 800f282:	60fb      	str	r3, [r7, #12]
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	687a      	ldr	r2, [r7, #4]
 800f28a:	429a      	cmp	r2, r3
 800f28c:	d8f7      	bhi.n	800f27e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	685b      	ldr	r3, [r3, #4]
 800f296:	68ba      	ldr	r2, [r7, #8]
 800f298:	4413      	add	r3, r2
 800f29a:	687a      	ldr	r2, [r7, #4]
 800f29c:	429a      	cmp	r2, r3
 800f29e:	d108      	bne.n	800f2b2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f2a0:	68fb      	ldr	r3, [r7, #12]
 800f2a2:	685a      	ldr	r2, [r3, #4]
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	685b      	ldr	r3, [r3, #4]
 800f2a8:	441a      	add	r2, r3
 800f2aa:	68fb      	ldr	r3, [r7, #12]
 800f2ac:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f2ae:	68fb      	ldr	r3, [r7, #12]
 800f2b0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	685b      	ldr	r3, [r3, #4]
 800f2ba:	68ba      	ldr	r2, [r7, #8]
 800f2bc:	441a      	add	r2, r3
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	429a      	cmp	r2, r3
 800f2c4:	d118      	bne.n	800f2f8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f2c6:	68fb      	ldr	r3, [r7, #12]
 800f2c8:	681a      	ldr	r2, [r3, #0]
 800f2ca:	4b15      	ldr	r3, [pc, #84]	; (800f320 <prvInsertBlockIntoFreeList+0xb0>)
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	429a      	cmp	r2, r3
 800f2d0:	d00d      	beq.n	800f2ee <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	685a      	ldr	r2, [r3, #4]
 800f2d6:	68fb      	ldr	r3, [r7, #12]
 800f2d8:	681b      	ldr	r3, [r3, #0]
 800f2da:	685b      	ldr	r3, [r3, #4]
 800f2dc:	441a      	add	r2, r3
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	681a      	ldr	r2, [r3, #0]
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	601a      	str	r2, [r3, #0]
 800f2ec:	e008      	b.n	800f300 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f2ee:	4b0c      	ldr	r3, [pc, #48]	; (800f320 <prvInsertBlockIntoFreeList+0xb0>)
 800f2f0:	681a      	ldr	r2, [r3, #0]
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	601a      	str	r2, [r3, #0]
 800f2f6:	e003      	b.n	800f300 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f2f8:	68fb      	ldr	r3, [r7, #12]
 800f2fa:	681a      	ldr	r2, [r3, #0]
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f300:	68fa      	ldr	r2, [r7, #12]
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	429a      	cmp	r2, r3
 800f306:	d002      	beq.n	800f30e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	687a      	ldr	r2, [r7, #4]
 800f30c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f30e:	bf00      	nop
 800f310:	3714      	adds	r7, #20
 800f312:	46bd      	mov	sp, r7
 800f314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f318:	4770      	bx	lr
 800f31a:	bf00      	nop
 800f31c:	200087b0 	.word	0x200087b0
 800f320:	200087b8 	.word	0x200087b8

0800f324 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800f324:	b580      	push	{r7, lr}
 800f326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostHS, USBH_UserProcess, HOST_HS) != USBH_OK)
 800f328:	2200      	movs	r2, #0
 800f32a:	490e      	ldr	r1, [pc, #56]	; (800f364 <MX_USB_HOST_Init+0x40>)
 800f32c:	480e      	ldr	r0, [pc, #56]	; (800f368 <MX_USB_HOST_Init+0x44>)
 800f32e:	f7fc f80d 	bl	800b34c <USBH_Init>
 800f332:	4603      	mov	r3, r0
 800f334:	2b00      	cmp	r3, #0
 800f336:	d001      	beq.n	800f33c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800f338:	f7f2 fe1e 	bl	8001f78 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostHS, USBH_CDC_CLASS) != USBH_OK)
 800f33c:	490b      	ldr	r1, [pc, #44]	; (800f36c <MX_USB_HOST_Init+0x48>)
 800f33e:	480a      	ldr	r0, [pc, #40]	; (800f368 <MX_USB_HOST_Init+0x44>)
 800f340:	f7fc f8ba 	bl	800b4b8 <USBH_RegisterClass>
 800f344:	4603      	mov	r3, r0
 800f346:	2b00      	cmp	r3, #0
 800f348:	d001      	beq.n	800f34e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800f34a:	f7f2 fe15 	bl	8001f78 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostHS) != USBH_OK)
 800f34e:	4806      	ldr	r0, [pc, #24]	; (800f368 <MX_USB_HOST_Init+0x44>)
 800f350:	f7fc f93e 	bl	800b5d0 <USBH_Start>
 800f354:	4603      	mov	r3, r0
 800f356:	2b00      	cmp	r3, #0
 800f358:	d001      	beq.n	800f35e <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800f35a:	f7f2 fe0d 	bl	8001f78 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800f35e:	bf00      	nop
 800f360:	bd80      	pop	{r7, pc}
 800f362:	bf00      	nop
 800f364:	0800f371 	.word	0x0800f371
 800f368:	20008b34 	.word	0x20008b34
 800f36c:	20000060 	.word	0x20000060

0800f370 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800f370:	b480      	push	{r7}
 800f372:	b083      	sub	sp, #12
 800f374:	af00      	add	r7, sp, #0
 800f376:	6078      	str	r0, [r7, #4]
 800f378:	460b      	mov	r3, r1
 800f37a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800f37c:	78fb      	ldrb	r3, [r7, #3]
 800f37e:	3b01      	subs	r3, #1
 800f380:	2b04      	cmp	r3, #4
 800f382:	d819      	bhi.n	800f3b8 <USBH_UserProcess+0x48>
 800f384:	a201      	add	r2, pc, #4	; (adr r2, 800f38c <USBH_UserProcess+0x1c>)
 800f386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f38a:	bf00      	nop
 800f38c:	0800f3b9 	.word	0x0800f3b9
 800f390:	0800f3a9 	.word	0x0800f3a9
 800f394:	0800f3b9 	.word	0x0800f3b9
 800f398:	0800f3b1 	.word	0x0800f3b1
 800f39c:	0800f3a1 	.word	0x0800f3a1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800f3a0:	4b09      	ldr	r3, [pc, #36]	; (800f3c8 <USBH_UserProcess+0x58>)
 800f3a2:	2203      	movs	r2, #3
 800f3a4:	701a      	strb	r2, [r3, #0]
  break;
 800f3a6:	e008      	b.n	800f3ba <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800f3a8:	4b07      	ldr	r3, [pc, #28]	; (800f3c8 <USBH_UserProcess+0x58>)
 800f3aa:	2202      	movs	r2, #2
 800f3ac:	701a      	strb	r2, [r3, #0]
  break;
 800f3ae:	e004      	b.n	800f3ba <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800f3b0:	4b05      	ldr	r3, [pc, #20]	; (800f3c8 <USBH_UserProcess+0x58>)
 800f3b2:	2201      	movs	r2, #1
 800f3b4:	701a      	strb	r2, [r3, #0]
  break;
 800f3b6:	e000      	b.n	800f3ba <USBH_UserProcess+0x4a>

  default:
  break;
 800f3b8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800f3ba:	bf00      	nop
 800f3bc:	370c      	adds	r7, #12
 800f3be:	46bd      	mov	sp, r7
 800f3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c4:	4770      	bx	lr
 800f3c6:	bf00      	nop
 800f3c8:	200087c8 	.word	0x200087c8

0800f3cc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800f3cc:	b580      	push	{r7, lr}
 800f3ce:	b08a      	sub	sp, #40	; 0x28
 800f3d0:	af00      	add	r7, sp, #0
 800f3d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f3d4:	f107 0314 	add.w	r3, r7, #20
 800f3d8:	2200      	movs	r2, #0
 800f3da:	601a      	str	r2, [r3, #0]
 800f3dc:	605a      	str	r2, [r3, #4]
 800f3de:	609a      	str	r2, [r3, #8]
 800f3e0:	60da      	str	r2, [r3, #12]
 800f3e2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_HS)
 800f3e4:	687b      	ldr	r3, [r7, #4]
 800f3e6:	681b      	ldr	r3, [r3, #0]
 800f3e8:	4a24      	ldr	r2, [pc, #144]	; (800f47c <HAL_HCD_MspInit+0xb0>)
 800f3ea:	4293      	cmp	r3, r2
 800f3ec:	d141      	bne.n	800f472 <HAL_HCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_HS_MspInit 0 */

  /* USER CODE END USB_OTG_HS_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800f3ee:	2300      	movs	r3, #0
 800f3f0:	613b      	str	r3, [r7, #16]
 800f3f2:	4b23      	ldr	r3, [pc, #140]	; (800f480 <HAL_HCD_MspInit+0xb4>)
 800f3f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f3f6:	4a22      	ldr	r2, [pc, #136]	; (800f480 <HAL_HCD_MspInit+0xb4>)
 800f3f8:	f043 0302 	orr.w	r3, r3, #2
 800f3fc:	6313      	str	r3, [r2, #48]	; 0x30
 800f3fe:	4b20      	ldr	r3, [pc, #128]	; (800f480 <HAL_HCD_MspInit+0xb4>)
 800f400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f402:	f003 0302 	and.w	r3, r3, #2
 800f406:	613b      	str	r3, [r7, #16]
 800f408:	693b      	ldr	r3, [r7, #16]
    PB12     ------> USB_OTG_HS_ID
    PB13     ------> USB_OTG_HS_VBUS
    PB14     ------> USB_OTG_HS_DM
    PB15     ------> USB_OTG_HS_DP
    */
    GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 800f40a:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 800f40e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f410:	2302      	movs	r3, #2
 800f412:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f414:	2300      	movs	r3, #0
 800f416:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f418:	2300      	movs	r3, #0
 800f41a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 800f41c:	230c      	movs	r3, #12
 800f41e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f420:	f107 0314 	add.w	r3, r7, #20
 800f424:	4619      	mov	r1, r3
 800f426:	4817      	ldr	r0, [pc, #92]	; (800f484 <HAL_HCD_MspInit+0xb8>)
 800f428:	f7f5 f8fa 	bl	8004620 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VBUS_HS_Pin;
 800f42c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f430:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800f432:	2300      	movs	r3, #0
 800f434:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f436:	2300      	movs	r3, #0
 800f438:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 800f43a:	f107 0314 	add.w	r3, r7, #20
 800f43e:	4619      	mov	r1, r3
 800f440:	4810      	ldr	r0, [pc, #64]	; (800f484 <HAL_HCD_MspInit+0xb8>)
 800f442:	f7f5 f8ed 	bl	8004620 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800f446:	2300      	movs	r3, #0
 800f448:	60fb      	str	r3, [r7, #12]
 800f44a:	4b0d      	ldr	r3, [pc, #52]	; (800f480 <HAL_HCD_MspInit+0xb4>)
 800f44c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f44e:	4a0c      	ldr	r2, [pc, #48]	; (800f480 <HAL_HCD_MspInit+0xb4>)
 800f450:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800f454:	6313      	str	r3, [r2, #48]	; 0x30
 800f456:	4b0a      	ldr	r3, [pc, #40]	; (800f480 <HAL_HCD_MspInit+0xb4>)
 800f458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f45a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f45e:	60fb      	str	r3, [r7, #12]
 800f460:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 5, 0);
 800f462:	2200      	movs	r2, #0
 800f464:	2105      	movs	r1, #5
 800f466:	204d      	movs	r0, #77	; 0x4d
 800f468:	f7f4 fb3c 	bl	8003ae4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 800f46c:	204d      	movs	r0, #77	; 0x4d
 800f46e:	f7f4 fb55 	bl	8003b1c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 800f472:	bf00      	nop
 800f474:	3728      	adds	r7, #40	; 0x28
 800f476:	46bd      	mov	sp, r7
 800f478:	bd80      	pop	{r7, pc}
 800f47a:	bf00      	nop
 800f47c:	40040000 	.word	0x40040000
 800f480:	40023800 	.word	0x40023800
 800f484:	40020400 	.word	0x40020400

0800f488 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b082      	sub	sp, #8
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f496:	4618      	mov	r0, r3
 800f498:	f7fc fd47 	bl	800bf2a <USBH_LL_IncTimer>
}
 800f49c:	bf00      	nop
 800f49e:	3708      	adds	r7, #8
 800f4a0:	46bd      	mov	sp, r7
 800f4a2:	bd80      	pop	{r7, pc}

0800f4a4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f4a4:	b580      	push	{r7, lr}
 800f4a6:	b082      	sub	sp, #8
 800f4a8:	af00      	add	r7, sp, #0
 800f4aa:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f4b2:	4618      	mov	r0, r3
 800f4b4:	f7fc fd8b 	bl	800bfce <USBH_LL_Connect>
}
 800f4b8:	bf00      	nop
 800f4ba:	3708      	adds	r7, #8
 800f4bc:	46bd      	mov	sp, r7
 800f4be:	bd80      	pop	{r7, pc}

0800f4c0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800f4c0:	b580      	push	{r7, lr}
 800f4c2:	b082      	sub	sp, #8
 800f4c4:	af00      	add	r7, sp, #0
 800f4c6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f4ce:	4618      	mov	r0, r3
 800f4d0:	f7fc fda0 	bl	800c014 <USBH_LL_Disconnect>
}
 800f4d4:	bf00      	nop
 800f4d6:	3708      	adds	r7, #8
 800f4d8:	46bd      	mov	sp, r7
 800f4da:	bd80      	pop	{r7, pc}

0800f4dc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800f4dc:	b580      	push	{r7, lr}
 800f4de:	b082      	sub	sp, #8
 800f4e0:	af00      	add	r7, sp, #0
 800f4e2:	6078      	str	r0, [r7, #4]
 800f4e4:	460b      	mov	r3, r1
 800f4e6:	70fb      	strb	r3, [r7, #3]
 800f4e8:	4613      	mov	r3, r2
 800f4ea:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f4f2:	4618      	mov	r0, r3
 800f4f4:	f7fc fdd5 	bl	800c0a2 <USBH_LL_NotifyURBChange>
#endif
}
 800f4f8:	bf00      	nop
 800f4fa:	3708      	adds	r7, #8
 800f4fc:	46bd      	mov	sp, r7
 800f4fe:	bd80      	pop	{r7, pc}

0800f500 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f500:	b580      	push	{r7, lr}
 800f502:	b082      	sub	sp, #8
 800f504:	af00      	add	r7, sp, #0
 800f506:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f50e:	4618      	mov	r0, r3
 800f510:	f7fc fd35 	bl	800bf7e <USBH_LL_PortEnabled>
}
 800f514:	bf00      	nop
 800f516:	3708      	adds	r7, #8
 800f518:	46bd      	mov	sp, r7
 800f51a:	bd80      	pop	{r7, pc}

0800f51c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800f51c:	b580      	push	{r7, lr}
 800f51e:	b082      	sub	sp, #8
 800f520:	af00      	add	r7, sp, #0
 800f522:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f52a:	4618      	mov	r0, r3
 800f52c:	f7fc fd41 	bl	800bfb2 <USBH_LL_PortDisabled>
}
 800f530:	bf00      	nop
 800f532:	3708      	adds	r7, #8
 800f534:	46bd      	mov	sp, r7
 800f536:	bd80      	pop	{r7, pc}

0800f538 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800f538:	b580      	push	{r7, lr}
 800f53a:	b082      	sub	sp, #8
 800f53c:	af00      	add	r7, sp, #0
 800f53e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_HS) {
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800f546:	2b00      	cmp	r3, #0
 800f548:	d132      	bne.n	800f5b0 <USBH_LL_Init+0x78>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_HS.pData = phost;
 800f54a:	4a1c      	ldr	r2, [pc, #112]	; (800f5bc <USBH_LL_Init+0x84>)
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_HS;
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	4a19      	ldr	r2, [pc, #100]	; (800f5bc <USBH_LL_Init+0x84>)
 800f556:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_HS.Instance = USB_OTG_HS;
 800f55a:	4b18      	ldr	r3, [pc, #96]	; (800f5bc <USBH_LL_Init+0x84>)
 800f55c:	4a18      	ldr	r2, [pc, #96]	; (800f5c0 <USBH_LL_Init+0x88>)
 800f55e:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_HS.Init.Host_channels = 12;
 800f560:	4b16      	ldr	r3, [pc, #88]	; (800f5bc <USBH_LL_Init+0x84>)
 800f562:	220c      	movs	r2, #12
 800f564:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_HS.Init.speed = HCD_SPEED_FULL;
 800f566:	4b15      	ldr	r3, [pc, #84]	; (800f5bc <USBH_LL_Init+0x84>)
 800f568:	2201      	movs	r2, #1
 800f56a:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 800f56c:	4b13      	ldr	r3, [pc, #76]	; (800f5bc <USBH_LL_Init+0x84>)
 800f56e:	2200      	movs	r2, #0
 800f570:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 800f572:	4b12      	ldr	r3, [pc, #72]	; (800f5bc <USBH_LL_Init+0x84>)
 800f574:	2202      	movs	r2, #2
 800f576:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 800f578:	4b10      	ldr	r3, [pc, #64]	; (800f5bc <USBH_LL_Init+0x84>)
 800f57a:	2200      	movs	r2, #0
 800f57c:	61da      	str	r2, [r3, #28]
  hhcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 800f57e:	4b0f      	ldr	r3, [pc, #60]	; (800f5bc <USBH_LL_Init+0x84>)
 800f580:	2200      	movs	r2, #0
 800f582:	621a      	str	r2, [r3, #32]
  hhcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 800f584:	4b0d      	ldr	r3, [pc, #52]	; (800f5bc <USBH_LL_Init+0x84>)
 800f586:	2200      	movs	r2, #0
 800f588:	62da      	str	r2, [r3, #44]	; 0x2c
  hhcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 800f58a:	4b0c      	ldr	r3, [pc, #48]	; (800f5bc <USBH_LL_Init+0x84>)
 800f58c:	2200      	movs	r2, #0
 800f58e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_HCD_Init(&hhcd_USB_OTG_HS) != HAL_OK)
 800f590:	480a      	ldr	r0, [pc, #40]	; (800f5bc <USBH_LL_Init+0x84>)
 800f592:	f7f5 fb45 	bl	8004c20 <HAL_HCD_Init>
 800f596:	4603      	mov	r3, r0
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d001      	beq.n	800f5a0 <USBH_LL_Init+0x68>
  {
    Error_Handler( );
 800f59c:	f7f2 fcec 	bl	8001f78 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_HS));
 800f5a0:	4806      	ldr	r0, [pc, #24]	; (800f5bc <USBH_LL_Init+0x84>)
 800f5a2:	f7f5 ff49 	bl	8005438 <HAL_HCD_GetCurrentFrame>
 800f5a6:	4603      	mov	r3, r0
 800f5a8:	4619      	mov	r1, r3
 800f5aa:	6878      	ldr	r0, [r7, #4]
 800f5ac:	f7fc fcae 	bl	800bf0c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800f5b0:	2300      	movs	r3, #0
}
 800f5b2:	4618      	mov	r0, r3
 800f5b4:	3708      	adds	r7, #8
 800f5b6:	46bd      	mov	sp, r7
 800f5b8:	bd80      	pop	{r7, pc}
 800f5ba:	bf00      	nop
 800f5bc:	20008f18 	.word	0x20008f18
 800f5c0:	40040000 	.word	0x40040000

0800f5c4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800f5c4:	b580      	push	{r7, lr}
 800f5c6:	b084      	sub	sp, #16
 800f5c8:	af00      	add	r7, sp, #0
 800f5ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f5cc:	2300      	movs	r3, #0
 800f5ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f5d0:	2300      	movs	r3, #0
 800f5d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800f5d4:	687b      	ldr	r3, [r7, #4]
 800f5d6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f5da:	4618      	mov	r0, r3
 800f5dc:	f7f5 feb4 	bl	8005348 <HAL_HCD_Start>
 800f5e0:	4603      	mov	r3, r0
 800f5e2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f5e4:	7bfb      	ldrb	r3, [r7, #15]
 800f5e6:	4618      	mov	r0, r3
 800f5e8:	f000 f95c 	bl	800f8a4 <USBH_Get_USB_Status>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f5f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f5f2:	4618      	mov	r0, r3
 800f5f4:	3710      	adds	r7, #16
 800f5f6:	46bd      	mov	sp, r7
 800f5f8:	bd80      	pop	{r7, pc}

0800f5fa <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800f5fa:	b580      	push	{r7, lr}
 800f5fc:	b084      	sub	sp, #16
 800f5fe:	af00      	add	r7, sp, #0
 800f600:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f602:	2300      	movs	r3, #0
 800f604:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f606:	2300      	movs	r3, #0
 800f608:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800f60a:	687b      	ldr	r3, [r7, #4]
 800f60c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f610:	4618      	mov	r0, r3
 800f612:	f7f5 febc 	bl	800538e <HAL_HCD_Stop>
 800f616:	4603      	mov	r3, r0
 800f618:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f61a:	7bfb      	ldrb	r3, [r7, #15]
 800f61c:	4618      	mov	r0, r3
 800f61e:	f000 f941 	bl	800f8a4 <USBH_Get_USB_Status>
 800f622:	4603      	mov	r3, r0
 800f624:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f626:	7bbb      	ldrb	r3, [r7, #14]
}
 800f628:	4618      	mov	r0, r3
 800f62a:	3710      	adds	r7, #16
 800f62c:	46bd      	mov	sp, r7
 800f62e:	bd80      	pop	{r7, pc}

0800f630 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800f630:	b580      	push	{r7, lr}
 800f632:	b084      	sub	sp, #16
 800f634:	af00      	add	r7, sp, #0
 800f636:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800f638:	2301      	movs	r3, #1
 800f63a:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f642:	4618      	mov	r0, r3
 800f644:	f7f5 ff06 	bl	8005454 <HAL_HCD_GetCurrentSpeed>
 800f648:	4603      	mov	r3, r0
 800f64a:	2b01      	cmp	r3, #1
 800f64c:	d007      	beq.n	800f65e <USBH_LL_GetSpeed+0x2e>
 800f64e:	2b01      	cmp	r3, #1
 800f650:	d302      	bcc.n	800f658 <USBH_LL_GetSpeed+0x28>
 800f652:	2b02      	cmp	r3, #2
 800f654:	d006      	beq.n	800f664 <USBH_LL_GetSpeed+0x34>
 800f656:	e008      	b.n	800f66a <USBH_LL_GetSpeed+0x3a>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800f658:	2300      	movs	r3, #0
 800f65a:	73fb      	strb	r3, [r7, #15]
    break;
 800f65c:	e008      	b.n	800f670 <USBH_LL_GetSpeed+0x40>

  case 1 :
    speed = USBH_SPEED_FULL;
 800f65e:	2301      	movs	r3, #1
 800f660:	73fb      	strb	r3, [r7, #15]
    break;
 800f662:	e005      	b.n	800f670 <USBH_LL_GetSpeed+0x40>

  case 2 :
    speed = USBH_SPEED_LOW;
 800f664:	2302      	movs	r3, #2
 800f666:	73fb      	strb	r3, [r7, #15]
    break;
 800f668:	e002      	b.n	800f670 <USBH_LL_GetSpeed+0x40>

  default:
   speed = USBH_SPEED_FULL;
 800f66a:	2301      	movs	r3, #1
 800f66c:	73fb      	strb	r3, [r7, #15]
    break;
 800f66e:	bf00      	nop
  }
  return  speed;
 800f670:	7bfb      	ldrb	r3, [r7, #15]
}
 800f672:	4618      	mov	r0, r3
 800f674:	3710      	adds	r7, #16
 800f676:	46bd      	mov	sp, r7
 800f678:	bd80      	pop	{r7, pc}

0800f67a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800f67a:	b580      	push	{r7, lr}
 800f67c:	b084      	sub	sp, #16
 800f67e:	af00      	add	r7, sp, #0
 800f680:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f682:	2300      	movs	r3, #0
 800f684:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f686:	2300      	movs	r3, #0
 800f688:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f690:	4618      	mov	r0, r3
 800f692:	f7f5 fe99 	bl	80053c8 <HAL_HCD_ResetPort>
 800f696:	4603      	mov	r3, r0
 800f698:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f69a:	7bfb      	ldrb	r3, [r7, #15]
 800f69c:	4618      	mov	r0, r3
 800f69e:	f000 f901 	bl	800f8a4 <USBH_Get_USB_Status>
 800f6a2:	4603      	mov	r3, r0
 800f6a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f6a6:	7bbb      	ldrb	r3, [r7, #14]
}
 800f6a8:	4618      	mov	r0, r3
 800f6aa:	3710      	adds	r7, #16
 800f6ac:	46bd      	mov	sp, r7
 800f6ae:	bd80      	pop	{r7, pc}

0800f6b0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f6b0:	b580      	push	{r7, lr}
 800f6b2:	b082      	sub	sp, #8
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	6078      	str	r0, [r7, #4]
 800f6b8:	460b      	mov	r3, r1
 800f6ba:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f6c2:	78fa      	ldrb	r2, [r7, #3]
 800f6c4:	4611      	mov	r1, r2
 800f6c6:	4618      	mov	r0, r3
 800f6c8:	f7f5 fea1 	bl	800540e <HAL_HCD_HC_GetXferCount>
 800f6cc:	4603      	mov	r3, r0
}
 800f6ce:	4618      	mov	r0, r3
 800f6d0:	3708      	adds	r7, #8
 800f6d2:	46bd      	mov	sp, r7
 800f6d4:	bd80      	pop	{r7, pc}

0800f6d6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f6d6:	b590      	push	{r4, r7, lr}
 800f6d8:	b089      	sub	sp, #36	; 0x24
 800f6da:	af04      	add	r7, sp, #16
 800f6dc:	6078      	str	r0, [r7, #4]
 800f6de:	4608      	mov	r0, r1
 800f6e0:	4611      	mov	r1, r2
 800f6e2:	461a      	mov	r2, r3
 800f6e4:	4603      	mov	r3, r0
 800f6e6:	70fb      	strb	r3, [r7, #3]
 800f6e8:	460b      	mov	r3, r1
 800f6ea:	70bb      	strb	r3, [r7, #2]
 800f6ec:	4613      	mov	r3, r2
 800f6ee:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f6f0:	2300      	movs	r3, #0
 800f6f2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f6f4:	2300      	movs	r3, #0
 800f6f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f6fe:	787c      	ldrb	r4, [r7, #1]
 800f700:	78ba      	ldrb	r2, [r7, #2]
 800f702:	78f9      	ldrb	r1, [r7, #3]
 800f704:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f706:	9302      	str	r3, [sp, #8]
 800f708:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f70c:	9301      	str	r3, [sp, #4]
 800f70e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f712:	9300      	str	r3, [sp, #0]
 800f714:	4623      	mov	r3, r4
 800f716:	f7f5 fae5 	bl	8004ce4 <HAL_HCD_HC_Init>
 800f71a:	4603      	mov	r3, r0
 800f71c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800f71e:	7bfb      	ldrb	r3, [r7, #15]
 800f720:	4618      	mov	r0, r3
 800f722:	f000 f8bf 	bl	800f8a4 <USBH_Get_USB_Status>
 800f726:	4603      	mov	r3, r0
 800f728:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f72a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f72c:	4618      	mov	r0, r3
 800f72e:	3714      	adds	r7, #20
 800f730:	46bd      	mov	sp, r7
 800f732:	bd90      	pop	{r4, r7, pc}

0800f734 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f734:	b580      	push	{r7, lr}
 800f736:	b084      	sub	sp, #16
 800f738:	af00      	add	r7, sp, #0
 800f73a:	6078      	str	r0, [r7, #4]
 800f73c:	460b      	mov	r3, r1
 800f73e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f740:	2300      	movs	r3, #0
 800f742:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f744:	2300      	movs	r3, #0
 800f746:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f74e:	78fa      	ldrb	r2, [r7, #3]
 800f750:	4611      	mov	r1, r2
 800f752:	4618      	mov	r0, r3
 800f754:	f7f5 fb5e 	bl	8004e14 <HAL_HCD_HC_Halt>
 800f758:	4603      	mov	r3, r0
 800f75a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f75c:	7bfb      	ldrb	r3, [r7, #15]
 800f75e:	4618      	mov	r0, r3
 800f760:	f000 f8a0 	bl	800f8a4 <USBH_Get_USB_Status>
 800f764:	4603      	mov	r3, r0
 800f766:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f768:	7bbb      	ldrb	r3, [r7, #14]
}
 800f76a:	4618      	mov	r0, r3
 800f76c:	3710      	adds	r7, #16
 800f76e:	46bd      	mov	sp, r7
 800f770:	bd80      	pop	{r7, pc}

0800f772 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800f772:	b590      	push	{r4, r7, lr}
 800f774:	b089      	sub	sp, #36	; 0x24
 800f776:	af04      	add	r7, sp, #16
 800f778:	6078      	str	r0, [r7, #4]
 800f77a:	4608      	mov	r0, r1
 800f77c:	4611      	mov	r1, r2
 800f77e:	461a      	mov	r2, r3
 800f780:	4603      	mov	r3, r0
 800f782:	70fb      	strb	r3, [r7, #3]
 800f784:	460b      	mov	r3, r1
 800f786:	70bb      	strb	r3, [r7, #2]
 800f788:	4613      	mov	r3, r2
 800f78a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f78c:	2300      	movs	r3, #0
 800f78e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f790:	2300      	movs	r3, #0
 800f792:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800f79a:	787c      	ldrb	r4, [r7, #1]
 800f79c:	78ba      	ldrb	r2, [r7, #2]
 800f79e:	78f9      	ldrb	r1, [r7, #3]
 800f7a0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f7a4:	9303      	str	r3, [sp, #12]
 800f7a6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f7a8:	9302      	str	r3, [sp, #8]
 800f7aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f7ac:	9301      	str	r3, [sp, #4]
 800f7ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f7b2:	9300      	str	r3, [sp, #0]
 800f7b4:	4623      	mov	r3, r4
 800f7b6:	f7f5 fb51 	bl	8004e5c <HAL_HCD_HC_SubmitRequest>
 800f7ba:	4603      	mov	r3, r0
 800f7bc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800f7be:	7bfb      	ldrb	r3, [r7, #15]
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	f000 f86f 	bl	800f8a4 <USBH_Get_USB_Status>
 800f7c6:	4603      	mov	r3, r0
 800f7c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f7ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800f7cc:	4618      	mov	r0, r3
 800f7ce:	3714      	adds	r7, #20
 800f7d0:	46bd      	mov	sp, r7
 800f7d2:	bd90      	pop	{r4, r7, pc}

0800f7d4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f7d4:	b580      	push	{r7, lr}
 800f7d6:	b082      	sub	sp, #8
 800f7d8:	af00      	add	r7, sp, #0
 800f7da:	6078      	str	r0, [r7, #4]
 800f7dc:	460b      	mov	r3, r1
 800f7de:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f7e6:	78fa      	ldrb	r2, [r7, #3]
 800f7e8:	4611      	mov	r1, r2
 800f7ea:	4618      	mov	r0, r3
 800f7ec:	f7f5 fdfa 	bl	80053e4 <HAL_HCD_HC_GetURBState>
 800f7f0:	4603      	mov	r3, r0
}
 800f7f2:	4618      	mov	r0, r3
 800f7f4:	3708      	adds	r7, #8
 800f7f6:	46bd      	mov	sp, r7
 800f7f8:	bd80      	pop	{r7, pc}

0800f7fa <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800f7fa:	b580      	push	{r7, lr}
 800f7fc:	b082      	sub	sp, #8
 800f7fe:	af00      	add	r7, sp, #0
 800f800:	6078      	str	r0, [r7, #4]
 800f802:	460b      	mov	r3, r1
 800f804:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_HS) {
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d103      	bne.n	800f818 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusHS(state);
 800f810:	78fb      	ldrb	r3, [r7, #3]
 800f812:	4618      	mov	r0, r3
 800f814:	f000 f872 	bl	800f8fc <MX_DriverVbusHS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800f818:	20c8      	movs	r0, #200	; 0xc8
 800f81a:	f7f4 f889 	bl	8003930 <HAL_Delay>
  return USBH_OK;
 800f81e:	2300      	movs	r3, #0
}
 800f820:	4618      	mov	r0, r3
 800f822:	3708      	adds	r7, #8
 800f824:	46bd      	mov	sp, r7
 800f826:	bd80      	pop	{r7, pc}

0800f828 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800f828:	b480      	push	{r7}
 800f82a:	b085      	sub	sp, #20
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	6078      	str	r0, [r7, #4]
 800f830:	460b      	mov	r3, r1
 800f832:	70fb      	strb	r3, [r7, #3]
 800f834:	4613      	mov	r3, r2
 800f836:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800f838:	687b      	ldr	r3, [r7, #4]
 800f83a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800f83e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800f840:	78fa      	ldrb	r2, [r7, #3]
 800f842:	68f9      	ldr	r1, [r7, #12]
 800f844:	4613      	mov	r3, r2
 800f846:	009b      	lsls	r3, r3, #2
 800f848:	4413      	add	r3, r2
 800f84a:	00db      	lsls	r3, r3, #3
 800f84c:	440b      	add	r3, r1
 800f84e:	333b      	adds	r3, #59	; 0x3b
 800f850:	781b      	ldrb	r3, [r3, #0]
 800f852:	2b00      	cmp	r3, #0
 800f854:	d00a      	beq.n	800f86c <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800f856:	78fa      	ldrb	r2, [r7, #3]
 800f858:	68f9      	ldr	r1, [r7, #12]
 800f85a:	4613      	mov	r3, r2
 800f85c:	009b      	lsls	r3, r3, #2
 800f85e:	4413      	add	r3, r2
 800f860:	00db      	lsls	r3, r3, #3
 800f862:	440b      	add	r3, r1
 800f864:	3350      	adds	r3, #80	; 0x50
 800f866:	78ba      	ldrb	r2, [r7, #2]
 800f868:	701a      	strb	r2, [r3, #0]
 800f86a:	e009      	b.n	800f880 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800f86c:	78fa      	ldrb	r2, [r7, #3]
 800f86e:	68f9      	ldr	r1, [r7, #12]
 800f870:	4613      	mov	r3, r2
 800f872:	009b      	lsls	r3, r3, #2
 800f874:	4413      	add	r3, r2
 800f876:	00db      	lsls	r3, r3, #3
 800f878:	440b      	add	r3, r1
 800f87a:	3351      	adds	r3, #81	; 0x51
 800f87c:	78ba      	ldrb	r2, [r7, #2]
 800f87e:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800f880:	2300      	movs	r3, #0
}
 800f882:	4618      	mov	r0, r3
 800f884:	3714      	adds	r7, #20
 800f886:	46bd      	mov	sp, r7
 800f888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f88c:	4770      	bx	lr

0800f88e <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800f88e:	b580      	push	{r7, lr}
 800f890:	b082      	sub	sp, #8
 800f892:	af00      	add	r7, sp, #0
 800f894:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800f896:	6878      	ldr	r0, [r7, #4]
 800f898:	f7f4 f84a 	bl	8003930 <HAL_Delay>
}
 800f89c:	bf00      	nop
 800f89e:	3708      	adds	r7, #8
 800f8a0:	46bd      	mov	sp, r7
 800f8a2:	bd80      	pop	{r7, pc}

0800f8a4 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f8a4:	b480      	push	{r7}
 800f8a6:	b085      	sub	sp, #20
 800f8a8:	af00      	add	r7, sp, #0
 800f8aa:	4603      	mov	r3, r0
 800f8ac:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f8ae:	2300      	movs	r3, #0
 800f8b0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f8b2:	79fb      	ldrb	r3, [r7, #7]
 800f8b4:	2b03      	cmp	r3, #3
 800f8b6:	d817      	bhi.n	800f8e8 <USBH_Get_USB_Status+0x44>
 800f8b8:	a201      	add	r2, pc, #4	; (adr r2, 800f8c0 <USBH_Get_USB_Status+0x1c>)
 800f8ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8be:	bf00      	nop
 800f8c0:	0800f8d1 	.word	0x0800f8d1
 800f8c4:	0800f8d7 	.word	0x0800f8d7
 800f8c8:	0800f8dd 	.word	0x0800f8dd
 800f8cc:	0800f8e3 	.word	0x0800f8e3
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800f8d0:	2300      	movs	r3, #0
 800f8d2:	73fb      	strb	r3, [r7, #15]
    break;
 800f8d4:	e00b      	b.n	800f8ee <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800f8d6:	2302      	movs	r3, #2
 800f8d8:	73fb      	strb	r3, [r7, #15]
    break;
 800f8da:	e008      	b.n	800f8ee <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800f8dc:	2301      	movs	r3, #1
 800f8de:	73fb      	strb	r3, [r7, #15]
    break;
 800f8e0:	e005      	b.n	800f8ee <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800f8e2:	2302      	movs	r3, #2
 800f8e4:	73fb      	strb	r3, [r7, #15]
    break;
 800f8e6:	e002      	b.n	800f8ee <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800f8e8:	2302      	movs	r3, #2
 800f8ea:	73fb      	strb	r3, [r7, #15]
    break;
 800f8ec:	bf00      	nop
  }
  return usb_status;
 800f8ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8f0:	4618      	mov	r0, r3
 800f8f2:	3714      	adds	r7, #20
 800f8f4:	46bd      	mov	sp, r7
 800f8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8fa:	4770      	bx	lr

0800f8fc <MX_DriverVbusHS>:
  *          This parameter can be one of the these values:
  *          - 1 : VBUS Active
  *          - 0 : VBUS Inactive
  */
void MX_DriverVbusHS(uint8_t state)
{
 800f8fc:	b580      	push	{r7, lr}
 800f8fe:	b084      	sub	sp, #16
 800f900:	af00      	add	r7, sp, #0
 800f902:	4603      	mov	r3, r0
 800f904:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800f906:	79fb      	ldrb	r3, [r7, #7]
 800f908:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_HS */
  if(state == 0)
 800f90a:	79fb      	ldrb	r3, [r7, #7]
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d102      	bne.n	800f916 <MX_DriverVbusHS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800f910:	2301      	movs	r3, #1
 800f912:	73fb      	strb	r3, [r7, #15]
 800f914:	e001      	b.n	800f91a <MX_DriverVbusHS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800f916:	2300      	movs	r3, #0
 800f918:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_HS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_4,(GPIO_PinState)data);
 800f91a:	7bfb      	ldrb	r3, [r7, #15]
 800f91c:	461a      	mov	r2, r3
 800f91e:	2110      	movs	r1, #16
 800f920:	4803      	ldr	r0, [pc, #12]	; (800f930 <MX_DriverVbusHS+0x34>)
 800f922:	f7f5 f949 	bl	8004bb8 <HAL_GPIO_WritePin>
}
 800f926:	bf00      	nop
 800f928:	3710      	adds	r7, #16
 800f92a:	46bd      	mov	sp, r7
 800f92c:	bd80      	pop	{r7, pc}
 800f92e:	bf00      	nop
 800f930:	40020800 	.word	0x40020800

0800f934 <__errno>:
 800f934:	4b01      	ldr	r3, [pc, #4]	; (800f93c <__errno+0x8>)
 800f936:	6818      	ldr	r0, [r3, #0]
 800f938:	4770      	bx	lr
 800f93a:	bf00      	nop
 800f93c:	20000084 	.word	0x20000084

0800f940 <__libc_init_array>:
 800f940:	b570      	push	{r4, r5, r6, lr}
 800f942:	4e0d      	ldr	r6, [pc, #52]	; (800f978 <__libc_init_array+0x38>)
 800f944:	4c0d      	ldr	r4, [pc, #52]	; (800f97c <__libc_init_array+0x3c>)
 800f946:	1ba4      	subs	r4, r4, r6
 800f948:	10a4      	asrs	r4, r4, #2
 800f94a:	2500      	movs	r5, #0
 800f94c:	42a5      	cmp	r5, r4
 800f94e:	d109      	bne.n	800f964 <__libc_init_array+0x24>
 800f950:	4e0b      	ldr	r6, [pc, #44]	; (800f980 <__libc_init_array+0x40>)
 800f952:	4c0c      	ldr	r4, [pc, #48]	; (800f984 <__libc_init_array+0x44>)
 800f954:	f002 f866 	bl	8011a24 <_init>
 800f958:	1ba4      	subs	r4, r4, r6
 800f95a:	10a4      	asrs	r4, r4, #2
 800f95c:	2500      	movs	r5, #0
 800f95e:	42a5      	cmp	r5, r4
 800f960:	d105      	bne.n	800f96e <__libc_init_array+0x2e>
 800f962:	bd70      	pop	{r4, r5, r6, pc}
 800f964:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f968:	4798      	blx	r3
 800f96a:	3501      	adds	r5, #1
 800f96c:	e7ee      	b.n	800f94c <__libc_init_array+0xc>
 800f96e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f972:	4798      	blx	r3
 800f974:	3501      	adds	r5, #1
 800f976:	e7f2      	b.n	800f95e <__libc_init_array+0x1e>
 800f978:	080144c8 	.word	0x080144c8
 800f97c:	080144c8 	.word	0x080144c8
 800f980:	080144c8 	.word	0x080144c8
 800f984:	080144cc 	.word	0x080144cc

0800f988 <malloc>:
 800f988:	4b02      	ldr	r3, [pc, #8]	; (800f994 <malloc+0xc>)
 800f98a:	4601      	mov	r1, r0
 800f98c:	6818      	ldr	r0, [r3, #0]
 800f98e:	f000 b86d 	b.w	800fa6c <_malloc_r>
 800f992:	bf00      	nop
 800f994:	20000084 	.word	0x20000084

0800f998 <free>:
 800f998:	4b02      	ldr	r3, [pc, #8]	; (800f9a4 <free+0xc>)
 800f99a:	4601      	mov	r1, r0
 800f99c:	6818      	ldr	r0, [r3, #0]
 800f99e:	f000 b817 	b.w	800f9d0 <_free_r>
 800f9a2:	bf00      	nop
 800f9a4:	20000084 	.word	0x20000084

0800f9a8 <memcpy>:
 800f9a8:	b510      	push	{r4, lr}
 800f9aa:	1e43      	subs	r3, r0, #1
 800f9ac:	440a      	add	r2, r1
 800f9ae:	4291      	cmp	r1, r2
 800f9b0:	d100      	bne.n	800f9b4 <memcpy+0xc>
 800f9b2:	bd10      	pop	{r4, pc}
 800f9b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f9b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f9bc:	e7f7      	b.n	800f9ae <memcpy+0x6>

0800f9be <memset>:
 800f9be:	4402      	add	r2, r0
 800f9c0:	4603      	mov	r3, r0
 800f9c2:	4293      	cmp	r3, r2
 800f9c4:	d100      	bne.n	800f9c8 <memset+0xa>
 800f9c6:	4770      	bx	lr
 800f9c8:	f803 1b01 	strb.w	r1, [r3], #1
 800f9cc:	e7f9      	b.n	800f9c2 <memset+0x4>
	...

0800f9d0 <_free_r>:
 800f9d0:	b538      	push	{r3, r4, r5, lr}
 800f9d2:	4605      	mov	r5, r0
 800f9d4:	2900      	cmp	r1, #0
 800f9d6:	d045      	beq.n	800fa64 <_free_r+0x94>
 800f9d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f9dc:	1f0c      	subs	r4, r1, #4
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	bfb8      	it	lt
 800f9e2:	18e4      	addlt	r4, r4, r3
 800f9e4:	f001 fb7a 	bl	80110dc <__malloc_lock>
 800f9e8:	4a1f      	ldr	r2, [pc, #124]	; (800fa68 <_free_r+0x98>)
 800f9ea:	6813      	ldr	r3, [r2, #0]
 800f9ec:	4610      	mov	r0, r2
 800f9ee:	b933      	cbnz	r3, 800f9fe <_free_r+0x2e>
 800f9f0:	6063      	str	r3, [r4, #4]
 800f9f2:	6014      	str	r4, [r2, #0]
 800f9f4:	4628      	mov	r0, r5
 800f9f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f9fa:	f001 bb70 	b.w	80110de <__malloc_unlock>
 800f9fe:	42a3      	cmp	r3, r4
 800fa00:	d90c      	bls.n	800fa1c <_free_r+0x4c>
 800fa02:	6821      	ldr	r1, [r4, #0]
 800fa04:	1862      	adds	r2, r4, r1
 800fa06:	4293      	cmp	r3, r2
 800fa08:	bf04      	itt	eq
 800fa0a:	681a      	ldreq	r2, [r3, #0]
 800fa0c:	685b      	ldreq	r3, [r3, #4]
 800fa0e:	6063      	str	r3, [r4, #4]
 800fa10:	bf04      	itt	eq
 800fa12:	1852      	addeq	r2, r2, r1
 800fa14:	6022      	streq	r2, [r4, #0]
 800fa16:	6004      	str	r4, [r0, #0]
 800fa18:	e7ec      	b.n	800f9f4 <_free_r+0x24>
 800fa1a:	4613      	mov	r3, r2
 800fa1c:	685a      	ldr	r2, [r3, #4]
 800fa1e:	b10a      	cbz	r2, 800fa24 <_free_r+0x54>
 800fa20:	42a2      	cmp	r2, r4
 800fa22:	d9fa      	bls.n	800fa1a <_free_r+0x4a>
 800fa24:	6819      	ldr	r1, [r3, #0]
 800fa26:	1858      	adds	r0, r3, r1
 800fa28:	42a0      	cmp	r0, r4
 800fa2a:	d10b      	bne.n	800fa44 <_free_r+0x74>
 800fa2c:	6820      	ldr	r0, [r4, #0]
 800fa2e:	4401      	add	r1, r0
 800fa30:	1858      	adds	r0, r3, r1
 800fa32:	4282      	cmp	r2, r0
 800fa34:	6019      	str	r1, [r3, #0]
 800fa36:	d1dd      	bne.n	800f9f4 <_free_r+0x24>
 800fa38:	6810      	ldr	r0, [r2, #0]
 800fa3a:	6852      	ldr	r2, [r2, #4]
 800fa3c:	605a      	str	r2, [r3, #4]
 800fa3e:	4401      	add	r1, r0
 800fa40:	6019      	str	r1, [r3, #0]
 800fa42:	e7d7      	b.n	800f9f4 <_free_r+0x24>
 800fa44:	d902      	bls.n	800fa4c <_free_r+0x7c>
 800fa46:	230c      	movs	r3, #12
 800fa48:	602b      	str	r3, [r5, #0]
 800fa4a:	e7d3      	b.n	800f9f4 <_free_r+0x24>
 800fa4c:	6820      	ldr	r0, [r4, #0]
 800fa4e:	1821      	adds	r1, r4, r0
 800fa50:	428a      	cmp	r2, r1
 800fa52:	bf04      	itt	eq
 800fa54:	6811      	ldreq	r1, [r2, #0]
 800fa56:	6852      	ldreq	r2, [r2, #4]
 800fa58:	6062      	str	r2, [r4, #4]
 800fa5a:	bf04      	itt	eq
 800fa5c:	1809      	addeq	r1, r1, r0
 800fa5e:	6021      	streq	r1, [r4, #0]
 800fa60:	605c      	str	r4, [r3, #4]
 800fa62:	e7c7      	b.n	800f9f4 <_free_r+0x24>
 800fa64:	bd38      	pop	{r3, r4, r5, pc}
 800fa66:	bf00      	nop
 800fa68:	200087cc 	.word	0x200087cc

0800fa6c <_malloc_r>:
 800fa6c:	b570      	push	{r4, r5, r6, lr}
 800fa6e:	1ccd      	adds	r5, r1, #3
 800fa70:	f025 0503 	bic.w	r5, r5, #3
 800fa74:	3508      	adds	r5, #8
 800fa76:	2d0c      	cmp	r5, #12
 800fa78:	bf38      	it	cc
 800fa7a:	250c      	movcc	r5, #12
 800fa7c:	2d00      	cmp	r5, #0
 800fa7e:	4606      	mov	r6, r0
 800fa80:	db01      	blt.n	800fa86 <_malloc_r+0x1a>
 800fa82:	42a9      	cmp	r1, r5
 800fa84:	d903      	bls.n	800fa8e <_malloc_r+0x22>
 800fa86:	230c      	movs	r3, #12
 800fa88:	6033      	str	r3, [r6, #0]
 800fa8a:	2000      	movs	r0, #0
 800fa8c:	bd70      	pop	{r4, r5, r6, pc}
 800fa8e:	f001 fb25 	bl	80110dc <__malloc_lock>
 800fa92:	4a21      	ldr	r2, [pc, #132]	; (800fb18 <_malloc_r+0xac>)
 800fa94:	6814      	ldr	r4, [r2, #0]
 800fa96:	4621      	mov	r1, r4
 800fa98:	b991      	cbnz	r1, 800fac0 <_malloc_r+0x54>
 800fa9a:	4c20      	ldr	r4, [pc, #128]	; (800fb1c <_malloc_r+0xb0>)
 800fa9c:	6823      	ldr	r3, [r4, #0]
 800fa9e:	b91b      	cbnz	r3, 800faa8 <_malloc_r+0x3c>
 800faa0:	4630      	mov	r0, r6
 800faa2:	f000 fc99 	bl	80103d8 <_sbrk_r>
 800faa6:	6020      	str	r0, [r4, #0]
 800faa8:	4629      	mov	r1, r5
 800faaa:	4630      	mov	r0, r6
 800faac:	f000 fc94 	bl	80103d8 <_sbrk_r>
 800fab0:	1c43      	adds	r3, r0, #1
 800fab2:	d124      	bne.n	800fafe <_malloc_r+0x92>
 800fab4:	230c      	movs	r3, #12
 800fab6:	6033      	str	r3, [r6, #0]
 800fab8:	4630      	mov	r0, r6
 800faba:	f001 fb10 	bl	80110de <__malloc_unlock>
 800fabe:	e7e4      	b.n	800fa8a <_malloc_r+0x1e>
 800fac0:	680b      	ldr	r3, [r1, #0]
 800fac2:	1b5b      	subs	r3, r3, r5
 800fac4:	d418      	bmi.n	800faf8 <_malloc_r+0x8c>
 800fac6:	2b0b      	cmp	r3, #11
 800fac8:	d90f      	bls.n	800faea <_malloc_r+0x7e>
 800faca:	600b      	str	r3, [r1, #0]
 800facc:	50cd      	str	r5, [r1, r3]
 800face:	18cc      	adds	r4, r1, r3
 800fad0:	4630      	mov	r0, r6
 800fad2:	f001 fb04 	bl	80110de <__malloc_unlock>
 800fad6:	f104 000b 	add.w	r0, r4, #11
 800fada:	1d23      	adds	r3, r4, #4
 800fadc:	f020 0007 	bic.w	r0, r0, #7
 800fae0:	1ac3      	subs	r3, r0, r3
 800fae2:	d0d3      	beq.n	800fa8c <_malloc_r+0x20>
 800fae4:	425a      	negs	r2, r3
 800fae6:	50e2      	str	r2, [r4, r3]
 800fae8:	e7d0      	b.n	800fa8c <_malloc_r+0x20>
 800faea:	428c      	cmp	r4, r1
 800faec:	684b      	ldr	r3, [r1, #4]
 800faee:	bf16      	itet	ne
 800faf0:	6063      	strne	r3, [r4, #4]
 800faf2:	6013      	streq	r3, [r2, #0]
 800faf4:	460c      	movne	r4, r1
 800faf6:	e7eb      	b.n	800fad0 <_malloc_r+0x64>
 800faf8:	460c      	mov	r4, r1
 800fafa:	6849      	ldr	r1, [r1, #4]
 800fafc:	e7cc      	b.n	800fa98 <_malloc_r+0x2c>
 800fafe:	1cc4      	adds	r4, r0, #3
 800fb00:	f024 0403 	bic.w	r4, r4, #3
 800fb04:	42a0      	cmp	r0, r4
 800fb06:	d005      	beq.n	800fb14 <_malloc_r+0xa8>
 800fb08:	1a21      	subs	r1, r4, r0
 800fb0a:	4630      	mov	r0, r6
 800fb0c:	f000 fc64 	bl	80103d8 <_sbrk_r>
 800fb10:	3001      	adds	r0, #1
 800fb12:	d0cf      	beq.n	800fab4 <_malloc_r+0x48>
 800fb14:	6025      	str	r5, [r4, #0]
 800fb16:	e7db      	b.n	800fad0 <_malloc_r+0x64>
 800fb18:	200087cc 	.word	0x200087cc
 800fb1c:	200087d0 	.word	0x200087d0

0800fb20 <__cvt>:
 800fb20:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fb24:	ec55 4b10 	vmov	r4, r5, d0
 800fb28:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800fb2a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800fb2e:	2d00      	cmp	r5, #0
 800fb30:	460e      	mov	r6, r1
 800fb32:	4691      	mov	r9, r2
 800fb34:	4619      	mov	r1, r3
 800fb36:	bfb8      	it	lt
 800fb38:	4622      	movlt	r2, r4
 800fb3a:	462b      	mov	r3, r5
 800fb3c:	f027 0720 	bic.w	r7, r7, #32
 800fb40:	bfbb      	ittet	lt
 800fb42:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800fb46:	461d      	movlt	r5, r3
 800fb48:	2300      	movge	r3, #0
 800fb4a:	232d      	movlt	r3, #45	; 0x2d
 800fb4c:	bfb8      	it	lt
 800fb4e:	4614      	movlt	r4, r2
 800fb50:	2f46      	cmp	r7, #70	; 0x46
 800fb52:	700b      	strb	r3, [r1, #0]
 800fb54:	d004      	beq.n	800fb60 <__cvt+0x40>
 800fb56:	2f45      	cmp	r7, #69	; 0x45
 800fb58:	d100      	bne.n	800fb5c <__cvt+0x3c>
 800fb5a:	3601      	adds	r6, #1
 800fb5c:	2102      	movs	r1, #2
 800fb5e:	e000      	b.n	800fb62 <__cvt+0x42>
 800fb60:	2103      	movs	r1, #3
 800fb62:	ab03      	add	r3, sp, #12
 800fb64:	9301      	str	r3, [sp, #4]
 800fb66:	ab02      	add	r3, sp, #8
 800fb68:	9300      	str	r3, [sp, #0]
 800fb6a:	4632      	mov	r2, r6
 800fb6c:	4653      	mov	r3, sl
 800fb6e:	ec45 4b10 	vmov	d0, r4, r5
 800fb72:	f000 fced 	bl	8010550 <_dtoa_r>
 800fb76:	2f47      	cmp	r7, #71	; 0x47
 800fb78:	4680      	mov	r8, r0
 800fb7a:	d102      	bne.n	800fb82 <__cvt+0x62>
 800fb7c:	f019 0f01 	tst.w	r9, #1
 800fb80:	d026      	beq.n	800fbd0 <__cvt+0xb0>
 800fb82:	2f46      	cmp	r7, #70	; 0x46
 800fb84:	eb08 0906 	add.w	r9, r8, r6
 800fb88:	d111      	bne.n	800fbae <__cvt+0x8e>
 800fb8a:	f898 3000 	ldrb.w	r3, [r8]
 800fb8e:	2b30      	cmp	r3, #48	; 0x30
 800fb90:	d10a      	bne.n	800fba8 <__cvt+0x88>
 800fb92:	2200      	movs	r2, #0
 800fb94:	2300      	movs	r3, #0
 800fb96:	4620      	mov	r0, r4
 800fb98:	4629      	mov	r1, r5
 800fb9a:	f7f0 ffa5 	bl	8000ae8 <__aeabi_dcmpeq>
 800fb9e:	b918      	cbnz	r0, 800fba8 <__cvt+0x88>
 800fba0:	f1c6 0601 	rsb	r6, r6, #1
 800fba4:	f8ca 6000 	str.w	r6, [sl]
 800fba8:	f8da 3000 	ldr.w	r3, [sl]
 800fbac:	4499      	add	r9, r3
 800fbae:	2200      	movs	r2, #0
 800fbb0:	2300      	movs	r3, #0
 800fbb2:	4620      	mov	r0, r4
 800fbb4:	4629      	mov	r1, r5
 800fbb6:	f7f0 ff97 	bl	8000ae8 <__aeabi_dcmpeq>
 800fbba:	b938      	cbnz	r0, 800fbcc <__cvt+0xac>
 800fbbc:	2230      	movs	r2, #48	; 0x30
 800fbbe:	9b03      	ldr	r3, [sp, #12]
 800fbc0:	454b      	cmp	r3, r9
 800fbc2:	d205      	bcs.n	800fbd0 <__cvt+0xb0>
 800fbc4:	1c59      	adds	r1, r3, #1
 800fbc6:	9103      	str	r1, [sp, #12]
 800fbc8:	701a      	strb	r2, [r3, #0]
 800fbca:	e7f8      	b.n	800fbbe <__cvt+0x9e>
 800fbcc:	f8cd 900c 	str.w	r9, [sp, #12]
 800fbd0:	9b03      	ldr	r3, [sp, #12]
 800fbd2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fbd4:	eba3 0308 	sub.w	r3, r3, r8
 800fbd8:	4640      	mov	r0, r8
 800fbda:	6013      	str	r3, [r2, #0]
 800fbdc:	b004      	add	sp, #16
 800fbde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800fbe2 <__exponent>:
 800fbe2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fbe4:	2900      	cmp	r1, #0
 800fbe6:	4604      	mov	r4, r0
 800fbe8:	bfba      	itte	lt
 800fbea:	4249      	neglt	r1, r1
 800fbec:	232d      	movlt	r3, #45	; 0x2d
 800fbee:	232b      	movge	r3, #43	; 0x2b
 800fbf0:	2909      	cmp	r1, #9
 800fbf2:	f804 2b02 	strb.w	r2, [r4], #2
 800fbf6:	7043      	strb	r3, [r0, #1]
 800fbf8:	dd20      	ble.n	800fc3c <__exponent+0x5a>
 800fbfa:	f10d 0307 	add.w	r3, sp, #7
 800fbfe:	461f      	mov	r7, r3
 800fc00:	260a      	movs	r6, #10
 800fc02:	fb91 f5f6 	sdiv	r5, r1, r6
 800fc06:	fb06 1115 	mls	r1, r6, r5, r1
 800fc0a:	3130      	adds	r1, #48	; 0x30
 800fc0c:	2d09      	cmp	r5, #9
 800fc0e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fc12:	f103 32ff 	add.w	r2, r3, #4294967295
 800fc16:	4629      	mov	r1, r5
 800fc18:	dc09      	bgt.n	800fc2e <__exponent+0x4c>
 800fc1a:	3130      	adds	r1, #48	; 0x30
 800fc1c:	3b02      	subs	r3, #2
 800fc1e:	f802 1c01 	strb.w	r1, [r2, #-1]
 800fc22:	42bb      	cmp	r3, r7
 800fc24:	4622      	mov	r2, r4
 800fc26:	d304      	bcc.n	800fc32 <__exponent+0x50>
 800fc28:	1a10      	subs	r0, r2, r0
 800fc2a:	b003      	add	sp, #12
 800fc2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fc2e:	4613      	mov	r3, r2
 800fc30:	e7e7      	b.n	800fc02 <__exponent+0x20>
 800fc32:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fc36:	f804 2b01 	strb.w	r2, [r4], #1
 800fc3a:	e7f2      	b.n	800fc22 <__exponent+0x40>
 800fc3c:	2330      	movs	r3, #48	; 0x30
 800fc3e:	4419      	add	r1, r3
 800fc40:	7083      	strb	r3, [r0, #2]
 800fc42:	1d02      	adds	r2, r0, #4
 800fc44:	70c1      	strb	r1, [r0, #3]
 800fc46:	e7ef      	b.n	800fc28 <__exponent+0x46>

0800fc48 <_printf_float>:
 800fc48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc4c:	b08d      	sub	sp, #52	; 0x34
 800fc4e:	460c      	mov	r4, r1
 800fc50:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800fc54:	4616      	mov	r6, r2
 800fc56:	461f      	mov	r7, r3
 800fc58:	4605      	mov	r5, r0
 800fc5a:	f001 fa31 	bl	80110c0 <_localeconv_r>
 800fc5e:	6803      	ldr	r3, [r0, #0]
 800fc60:	9304      	str	r3, [sp, #16]
 800fc62:	4618      	mov	r0, r3
 800fc64:	f7f0 fac4 	bl	80001f0 <strlen>
 800fc68:	2300      	movs	r3, #0
 800fc6a:	930a      	str	r3, [sp, #40]	; 0x28
 800fc6c:	f8d8 3000 	ldr.w	r3, [r8]
 800fc70:	9005      	str	r0, [sp, #20]
 800fc72:	3307      	adds	r3, #7
 800fc74:	f023 0307 	bic.w	r3, r3, #7
 800fc78:	f103 0208 	add.w	r2, r3, #8
 800fc7c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fc80:	f8d4 b000 	ldr.w	fp, [r4]
 800fc84:	f8c8 2000 	str.w	r2, [r8]
 800fc88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc8c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800fc90:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800fc94:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800fc98:	9307      	str	r3, [sp, #28]
 800fc9a:	f8cd 8018 	str.w	r8, [sp, #24]
 800fc9e:	f04f 32ff 	mov.w	r2, #4294967295
 800fca2:	4ba7      	ldr	r3, [pc, #668]	; (800ff40 <_printf_float+0x2f8>)
 800fca4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fca8:	f7f0 ff50 	bl	8000b4c <__aeabi_dcmpun>
 800fcac:	bb70      	cbnz	r0, 800fd0c <_printf_float+0xc4>
 800fcae:	f04f 32ff 	mov.w	r2, #4294967295
 800fcb2:	4ba3      	ldr	r3, [pc, #652]	; (800ff40 <_printf_float+0x2f8>)
 800fcb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fcb8:	f7f0 ff2a 	bl	8000b10 <__aeabi_dcmple>
 800fcbc:	bb30      	cbnz	r0, 800fd0c <_printf_float+0xc4>
 800fcbe:	2200      	movs	r2, #0
 800fcc0:	2300      	movs	r3, #0
 800fcc2:	4640      	mov	r0, r8
 800fcc4:	4649      	mov	r1, r9
 800fcc6:	f7f0 ff19 	bl	8000afc <__aeabi_dcmplt>
 800fcca:	b110      	cbz	r0, 800fcd2 <_printf_float+0x8a>
 800fccc:	232d      	movs	r3, #45	; 0x2d
 800fcce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fcd2:	4a9c      	ldr	r2, [pc, #624]	; (800ff44 <_printf_float+0x2fc>)
 800fcd4:	4b9c      	ldr	r3, [pc, #624]	; (800ff48 <_printf_float+0x300>)
 800fcd6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800fcda:	bf8c      	ite	hi
 800fcdc:	4690      	movhi	r8, r2
 800fcde:	4698      	movls	r8, r3
 800fce0:	2303      	movs	r3, #3
 800fce2:	f02b 0204 	bic.w	r2, fp, #4
 800fce6:	6123      	str	r3, [r4, #16]
 800fce8:	6022      	str	r2, [r4, #0]
 800fcea:	f04f 0900 	mov.w	r9, #0
 800fcee:	9700      	str	r7, [sp, #0]
 800fcf0:	4633      	mov	r3, r6
 800fcf2:	aa0b      	add	r2, sp, #44	; 0x2c
 800fcf4:	4621      	mov	r1, r4
 800fcf6:	4628      	mov	r0, r5
 800fcf8:	f000 f9e6 	bl	80100c8 <_printf_common>
 800fcfc:	3001      	adds	r0, #1
 800fcfe:	f040 808d 	bne.w	800fe1c <_printf_float+0x1d4>
 800fd02:	f04f 30ff 	mov.w	r0, #4294967295
 800fd06:	b00d      	add	sp, #52	; 0x34
 800fd08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd0c:	4642      	mov	r2, r8
 800fd0e:	464b      	mov	r3, r9
 800fd10:	4640      	mov	r0, r8
 800fd12:	4649      	mov	r1, r9
 800fd14:	f7f0 ff1a 	bl	8000b4c <__aeabi_dcmpun>
 800fd18:	b110      	cbz	r0, 800fd20 <_printf_float+0xd8>
 800fd1a:	4a8c      	ldr	r2, [pc, #560]	; (800ff4c <_printf_float+0x304>)
 800fd1c:	4b8c      	ldr	r3, [pc, #560]	; (800ff50 <_printf_float+0x308>)
 800fd1e:	e7da      	b.n	800fcd6 <_printf_float+0x8e>
 800fd20:	6861      	ldr	r1, [r4, #4]
 800fd22:	1c4b      	adds	r3, r1, #1
 800fd24:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800fd28:	a80a      	add	r0, sp, #40	; 0x28
 800fd2a:	d13e      	bne.n	800fdaa <_printf_float+0x162>
 800fd2c:	2306      	movs	r3, #6
 800fd2e:	6063      	str	r3, [r4, #4]
 800fd30:	2300      	movs	r3, #0
 800fd32:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800fd36:	ab09      	add	r3, sp, #36	; 0x24
 800fd38:	9300      	str	r3, [sp, #0]
 800fd3a:	ec49 8b10 	vmov	d0, r8, r9
 800fd3e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800fd42:	6022      	str	r2, [r4, #0]
 800fd44:	f8cd a004 	str.w	sl, [sp, #4]
 800fd48:	6861      	ldr	r1, [r4, #4]
 800fd4a:	4628      	mov	r0, r5
 800fd4c:	f7ff fee8 	bl	800fb20 <__cvt>
 800fd50:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800fd54:	2b47      	cmp	r3, #71	; 0x47
 800fd56:	4680      	mov	r8, r0
 800fd58:	d109      	bne.n	800fd6e <_printf_float+0x126>
 800fd5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd5c:	1cd8      	adds	r0, r3, #3
 800fd5e:	db02      	blt.n	800fd66 <_printf_float+0x11e>
 800fd60:	6862      	ldr	r2, [r4, #4]
 800fd62:	4293      	cmp	r3, r2
 800fd64:	dd47      	ble.n	800fdf6 <_printf_float+0x1ae>
 800fd66:	f1aa 0a02 	sub.w	sl, sl, #2
 800fd6a:	fa5f fa8a 	uxtb.w	sl, sl
 800fd6e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800fd72:	9909      	ldr	r1, [sp, #36]	; 0x24
 800fd74:	d824      	bhi.n	800fdc0 <_printf_float+0x178>
 800fd76:	3901      	subs	r1, #1
 800fd78:	4652      	mov	r2, sl
 800fd7a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800fd7e:	9109      	str	r1, [sp, #36]	; 0x24
 800fd80:	f7ff ff2f 	bl	800fbe2 <__exponent>
 800fd84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fd86:	1813      	adds	r3, r2, r0
 800fd88:	2a01      	cmp	r2, #1
 800fd8a:	4681      	mov	r9, r0
 800fd8c:	6123      	str	r3, [r4, #16]
 800fd8e:	dc02      	bgt.n	800fd96 <_printf_float+0x14e>
 800fd90:	6822      	ldr	r2, [r4, #0]
 800fd92:	07d1      	lsls	r1, r2, #31
 800fd94:	d501      	bpl.n	800fd9a <_printf_float+0x152>
 800fd96:	3301      	adds	r3, #1
 800fd98:	6123      	str	r3, [r4, #16]
 800fd9a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d0a5      	beq.n	800fcee <_printf_float+0xa6>
 800fda2:	232d      	movs	r3, #45	; 0x2d
 800fda4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fda8:	e7a1      	b.n	800fcee <_printf_float+0xa6>
 800fdaa:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800fdae:	f000 8177 	beq.w	80100a0 <_printf_float+0x458>
 800fdb2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800fdb6:	d1bb      	bne.n	800fd30 <_printf_float+0xe8>
 800fdb8:	2900      	cmp	r1, #0
 800fdba:	d1b9      	bne.n	800fd30 <_printf_float+0xe8>
 800fdbc:	2301      	movs	r3, #1
 800fdbe:	e7b6      	b.n	800fd2e <_printf_float+0xe6>
 800fdc0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800fdc4:	d119      	bne.n	800fdfa <_printf_float+0x1b2>
 800fdc6:	2900      	cmp	r1, #0
 800fdc8:	6863      	ldr	r3, [r4, #4]
 800fdca:	dd0c      	ble.n	800fde6 <_printf_float+0x19e>
 800fdcc:	6121      	str	r1, [r4, #16]
 800fdce:	b913      	cbnz	r3, 800fdd6 <_printf_float+0x18e>
 800fdd0:	6822      	ldr	r2, [r4, #0]
 800fdd2:	07d2      	lsls	r2, r2, #31
 800fdd4:	d502      	bpl.n	800fddc <_printf_float+0x194>
 800fdd6:	3301      	adds	r3, #1
 800fdd8:	440b      	add	r3, r1
 800fdda:	6123      	str	r3, [r4, #16]
 800fddc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fdde:	65a3      	str	r3, [r4, #88]	; 0x58
 800fde0:	f04f 0900 	mov.w	r9, #0
 800fde4:	e7d9      	b.n	800fd9a <_printf_float+0x152>
 800fde6:	b913      	cbnz	r3, 800fdee <_printf_float+0x1a6>
 800fde8:	6822      	ldr	r2, [r4, #0]
 800fdea:	07d0      	lsls	r0, r2, #31
 800fdec:	d501      	bpl.n	800fdf2 <_printf_float+0x1aa>
 800fdee:	3302      	adds	r3, #2
 800fdf0:	e7f3      	b.n	800fdda <_printf_float+0x192>
 800fdf2:	2301      	movs	r3, #1
 800fdf4:	e7f1      	b.n	800fdda <_printf_float+0x192>
 800fdf6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800fdfa:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800fdfe:	4293      	cmp	r3, r2
 800fe00:	db05      	blt.n	800fe0e <_printf_float+0x1c6>
 800fe02:	6822      	ldr	r2, [r4, #0]
 800fe04:	6123      	str	r3, [r4, #16]
 800fe06:	07d1      	lsls	r1, r2, #31
 800fe08:	d5e8      	bpl.n	800fddc <_printf_float+0x194>
 800fe0a:	3301      	adds	r3, #1
 800fe0c:	e7e5      	b.n	800fdda <_printf_float+0x192>
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	bfd4      	ite	le
 800fe12:	f1c3 0302 	rsble	r3, r3, #2
 800fe16:	2301      	movgt	r3, #1
 800fe18:	4413      	add	r3, r2
 800fe1a:	e7de      	b.n	800fdda <_printf_float+0x192>
 800fe1c:	6823      	ldr	r3, [r4, #0]
 800fe1e:	055a      	lsls	r2, r3, #21
 800fe20:	d407      	bmi.n	800fe32 <_printf_float+0x1ea>
 800fe22:	6923      	ldr	r3, [r4, #16]
 800fe24:	4642      	mov	r2, r8
 800fe26:	4631      	mov	r1, r6
 800fe28:	4628      	mov	r0, r5
 800fe2a:	47b8      	blx	r7
 800fe2c:	3001      	adds	r0, #1
 800fe2e:	d12b      	bne.n	800fe88 <_printf_float+0x240>
 800fe30:	e767      	b.n	800fd02 <_printf_float+0xba>
 800fe32:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800fe36:	f240 80dc 	bls.w	800fff2 <_printf_float+0x3aa>
 800fe3a:	2200      	movs	r2, #0
 800fe3c:	2300      	movs	r3, #0
 800fe3e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fe42:	f7f0 fe51 	bl	8000ae8 <__aeabi_dcmpeq>
 800fe46:	2800      	cmp	r0, #0
 800fe48:	d033      	beq.n	800feb2 <_printf_float+0x26a>
 800fe4a:	2301      	movs	r3, #1
 800fe4c:	4a41      	ldr	r2, [pc, #260]	; (800ff54 <_printf_float+0x30c>)
 800fe4e:	4631      	mov	r1, r6
 800fe50:	4628      	mov	r0, r5
 800fe52:	47b8      	blx	r7
 800fe54:	3001      	adds	r0, #1
 800fe56:	f43f af54 	beq.w	800fd02 <_printf_float+0xba>
 800fe5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fe5e:	429a      	cmp	r2, r3
 800fe60:	db02      	blt.n	800fe68 <_printf_float+0x220>
 800fe62:	6823      	ldr	r3, [r4, #0]
 800fe64:	07d8      	lsls	r0, r3, #31
 800fe66:	d50f      	bpl.n	800fe88 <_printf_float+0x240>
 800fe68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800fe6c:	4631      	mov	r1, r6
 800fe6e:	4628      	mov	r0, r5
 800fe70:	47b8      	blx	r7
 800fe72:	3001      	adds	r0, #1
 800fe74:	f43f af45 	beq.w	800fd02 <_printf_float+0xba>
 800fe78:	f04f 0800 	mov.w	r8, #0
 800fe7c:	f104 091a 	add.w	r9, r4, #26
 800fe80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fe82:	3b01      	subs	r3, #1
 800fe84:	4543      	cmp	r3, r8
 800fe86:	dc09      	bgt.n	800fe9c <_printf_float+0x254>
 800fe88:	6823      	ldr	r3, [r4, #0]
 800fe8a:	079b      	lsls	r3, r3, #30
 800fe8c:	f100 8103 	bmi.w	8010096 <_printf_float+0x44e>
 800fe90:	68e0      	ldr	r0, [r4, #12]
 800fe92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe94:	4298      	cmp	r0, r3
 800fe96:	bfb8      	it	lt
 800fe98:	4618      	movlt	r0, r3
 800fe9a:	e734      	b.n	800fd06 <_printf_float+0xbe>
 800fe9c:	2301      	movs	r3, #1
 800fe9e:	464a      	mov	r2, r9
 800fea0:	4631      	mov	r1, r6
 800fea2:	4628      	mov	r0, r5
 800fea4:	47b8      	blx	r7
 800fea6:	3001      	adds	r0, #1
 800fea8:	f43f af2b 	beq.w	800fd02 <_printf_float+0xba>
 800feac:	f108 0801 	add.w	r8, r8, #1
 800feb0:	e7e6      	b.n	800fe80 <_printf_float+0x238>
 800feb2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800feb4:	2b00      	cmp	r3, #0
 800feb6:	dc2b      	bgt.n	800ff10 <_printf_float+0x2c8>
 800feb8:	2301      	movs	r3, #1
 800feba:	4a26      	ldr	r2, [pc, #152]	; (800ff54 <_printf_float+0x30c>)
 800febc:	4631      	mov	r1, r6
 800febe:	4628      	mov	r0, r5
 800fec0:	47b8      	blx	r7
 800fec2:	3001      	adds	r0, #1
 800fec4:	f43f af1d 	beq.w	800fd02 <_printf_float+0xba>
 800fec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800feca:	b923      	cbnz	r3, 800fed6 <_printf_float+0x28e>
 800fecc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fece:	b913      	cbnz	r3, 800fed6 <_printf_float+0x28e>
 800fed0:	6823      	ldr	r3, [r4, #0]
 800fed2:	07d9      	lsls	r1, r3, #31
 800fed4:	d5d8      	bpl.n	800fe88 <_printf_float+0x240>
 800fed6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800feda:	4631      	mov	r1, r6
 800fedc:	4628      	mov	r0, r5
 800fede:	47b8      	blx	r7
 800fee0:	3001      	adds	r0, #1
 800fee2:	f43f af0e 	beq.w	800fd02 <_printf_float+0xba>
 800fee6:	f04f 0900 	mov.w	r9, #0
 800feea:	f104 0a1a 	add.w	sl, r4, #26
 800feee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fef0:	425b      	negs	r3, r3
 800fef2:	454b      	cmp	r3, r9
 800fef4:	dc01      	bgt.n	800fefa <_printf_float+0x2b2>
 800fef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fef8:	e794      	b.n	800fe24 <_printf_float+0x1dc>
 800fefa:	2301      	movs	r3, #1
 800fefc:	4652      	mov	r2, sl
 800fefe:	4631      	mov	r1, r6
 800ff00:	4628      	mov	r0, r5
 800ff02:	47b8      	blx	r7
 800ff04:	3001      	adds	r0, #1
 800ff06:	f43f aefc 	beq.w	800fd02 <_printf_float+0xba>
 800ff0a:	f109 0901 	add.w	r9, r9, #1
 800ff0e:	e7ee      	b.n	800feee <_printf_float+0x2a6>
 800ff10:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ff12:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800ff14:	429a      	cmp	r2, r3
 800ff16:	bfa8      	it	ge
 800ff18:	461a      	movge	r2, r3
 800ff1a:	2a00      	cmp	r2, #0
 800ff1c:	4691      	mov	r9, r2
 800ff1e:	dd07      	ble.n	800ff30 <_printf_float+0x2e8>
 800ff20:	4613      	mov	r3, r2
 800ff22:	4631      	mov	r1, r6
 800ff24:	4642      	mov	r2, r8
 800ff26:	4628      	mov	r0, r5
 800ff28:	47b8      	blx	r7
 800ff2a:	3001      	adds	r0, #1
 800ff2c:	f43f aee9 	beq.w	800fd02 <_printf_float+0xba>
 800ff30:	f104 031a 	add.w	r3, r4, #26
 800ff34:	f04f 0b00 	mov.w	fp, #0
 800ff38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ff3c:	9306      	str	r3, [sp, #24]
 800ff3e:	e015      	b.n	800ff6c <_printf_float+0x324>
 800ff40:	7fefffff 	.word	0x7fefffff
 800ff44:	08014264 	.word	0x08014264
 800ff48:	08014260 	.word	0x08014260
 800ff4c:	0801426c 	.word	0x0801426c
 800ff50:	08014268 	.word	0x08014268
 800ff54:	08014270 	.word	0x08014270
 800ff58:	2301      	movs	r3, #1
 800ff5a:	9a06      	ldr	r2, [sp, #24]
 800ff5c:	4631      	mov	r1, r6
 800ff5e:	4628      	mov	r0, r5
 800ff60:	47b8      	blx	r7
 800ff62:	3001      	adds	r0, #1
 800ff64:	f43f aecd 	beq.w	800fd02 <_printf_float+0xba>
 800ff68:	f10b 0b01 	add.w	fp, fp, #1
 800ff6c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800ff70:	ebaa 0309 	sub.w	r3, sl, r9
 800ff74:	455b      	cmp	r3, fp
 800ff76:	dcef      	bgt.n	800ff58 <_printf_float+0x310>
 800ff78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ff7c:	429a      	cmp	r2, r3
 800ff7e:	44d0      	add	r8, sl
 800ff80:	db15      	blt.n	800ffae <_printf_float+0x366>
 800ff82:	6823      	ldr	r3, [r4, #0]
 800ff84:	07da      	lsls	r2, r3, #31
 800ff86:	d412      	bmi.n	800ffae <_printf_float+0x366>
 800ff88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff8a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ff8c:	eba3 020a 	sub.w	r2, r3, sl
 800ff90:	eba3 0a01 	sub.w	sl, r3, r1
 800ff94:	4592      	cmp	sl, r2
 800ff96:	bfa8      	it	ge
 800ff98:	4692      	movge	sl, r2
 800ff9a:	f1ba 0f00 	cmp.w	sl, #0
 800ff9e:	dc0e      	bgt.n	800ffbe <_printf_float+0x376>
 800ffa0:	f04f 0800 	mov.w	r8, #0
 800ffa4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ffa8:	f104 091a 	add.w	r9, r4, #26
 800ffac:	e019      	b.n	800ffe2 <_printf_float+0x39a>
 800ffae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ffb2:	4631      	mov	r1, r6
 800ffb4:	4628      	mov	r0, r5
 800ffb6:	47b8      	blx	r7
 800ffb8:	3001      	adds	r0, #1
 800ffba:	d1e5      	bne.n	800ff88 <_printf_float+0x340>
 800ffbc:	e6a1      	b.n	800fd02 <_printf_float+0xba>
 800ffbe:	4653      	mov	r3, sl
 800ffc0:	4642      	mov	r2, r8
 800ffc2:	4631      	mov	r1, r6
 800ffc4:	4628      	mov	r0, r5
 800ffc6:	47b8      	blx	r7
 800ffc8:	3001      	adds	r0, #1
 800ffca:	d1e9      	bne.n	800ffa0 <_printf_float+0x358>
 800ffcc:	e699      	b.n	800fd02 <_printf_float+0xba>
 800ffce:	2301      	movs	r3, #1
 800ffd0:	464a      	mov	r2, r9
 800ffd2:	4631      	mov	r1, r6
 800ffd4:	4628      	mov	r0, r5
 800ffd6:	47b8      	blx	r7
 800ffd8:	3001      	adds	r0, #1
 800ffda:	f43f ae92 	beq.w	800fd02 <_printf_float+0xba>
 800ffde:	f108 0801 	add.w	r8, r8, #1
 800ffe2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ffe6:	1a9b      	subs	r3, r3, r2
 800ffe8:	eba3 030a 	sub.w	r3, r3, sl
 800ffec:	4543      	cmp	r3, r8
 800ffee:	dcee      	bgt.n	800ffce <_printf_float+0x386>
 800fff0:	e74a      	b.n	800fe88 <_printf_float+0x240>
 800fff2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fff4:	2a01      	cmp	r2, #1
 800fff6:	dc01      	bgt.n	800fffc <_printf_float+0x3b4>
 800fff8:	07db      	lsls	r3, r3, #31
 800fffa:	d53a      	bpl.n	8010072 <_printf_float+0x42a>
 800fffc:	2301      	movs	r3, #1
 800fffe:	4642      	mov	r2, r8
 8010000:	4631      	mov	r1, r6
 8010002:	4628      	mov	r0, r5
 8010004:	47b8      	blx	r7
 8010006:	3001      	adds	r0, #1
 8010008:	f43f ae7b 	beq.w	800fd02 <_printf_float+0xba>
 801000c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010010:	4631      	mov	r1, r6
 8010012:	4628      	mov	r0, r5
 8010014:	47b8      	blx	r7
 8010016:	3001      	adds	r0, #1
 8010018:	f108 0801 	add.w	r8, r8, #1
 801001c:	f43f ae71 	beq.w	800fd02 <_printf_float+0xba>
 8010020:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010022:	2200      	movs	r2, #0
 8010024:	f103 3aff 	add.w	sl, r3, #4294967295
 8010028:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801002c:	2300      	movs	r3, #0
 801002e:	f7f0 fd5b 	bl	8000ae8 <__aeabi_dcmpeq>
 8010032:	b9c8      	cbnz	r0, 8010068 <_printf_float+0x420>
 8010034:	4653      	mov	r3, sl
 8010036:	4642      	mov	r2, r8
 8010038:	4631      	mov	r1, r6
 801003a:	4628      	mov	r0, r5
 801003c:	47b8      	blx	r7
 801003e:	3001      	adds	r0, #1
 8010040:	d10e      	bne.n	8010060 <_printf_float+0x418>
 8010042:	e65e      	b.n	800fd02 <_printf_float+0xba>
 8010044:	2301      	movs	r3, #1
 8010046:	4652      	mov	r2, sl
 8010048:	4631      	mov	r1, r6
 801004a:	4628      	mov	r0, r5
 801004c:	47b8      	blx	r7
 801004e:	3001      	adds	r0, #1
 8010050:	f43f ae57 	beq.w	800fd02 <_printf_float+0xba>
 8010054:	f108 0801 	add.w	r8, r8, #1
 8010058:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801005a:	3b01      	subs	r3, #1
 801005c:	4543      	cmp	r3, r8
 801005e:	dcf1      	bgt.n	8010044 <_printf_float+0x3fc>
 8010060:	464b      	mov	r3, r9
 8010062:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8010066:	e6de      	b.n	800fe26 <_printf_float+0x1de>
 8010068:	f04f 0800 	mov.w	r8, #0
 801006c:	f104 0a1a 	add.w	sl, r4, #26
 8010070:	e7f2      	b.n	8010058 <_printf_float+0x410>
 8010072:	2301      	movs	r3, #1
 8010074:	e7df      	b.n	8010036 <_printf_float+0x3ee>
 8010076:	2301      	movs	r3, #1
 8010078:	464a      	mov	r2, r9
 801007a:	4631      	mov	r1, r6
 801007c:	4628      	mov	r0, r5
 801007e:	47b8      	blx	r7
 8010080:	3001      	adds	r0, #1
 8010082:	f43f ae3e 	beq.w	800fd02 <_printf_float+0xba>
 8010086:	f108 0801 	add.w	r8, r8, #1
 801008a:	68e3      	ldr	r3, [r4, #12]
 801008c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801008e:	1a9b      	subs	r3, r3, r2
 8010090:	4543      	cmp	r3, r8
 8010092:	dcf0      	bgt.n	8010076 <_printf_float+0x42e>
 8010094:	e6fc      	b.n	800fe90 <_printf_float+0x248>
 8010096:	f04f 0800 	mov.w	r8, #0
 801009a:	f104 0919 	add.w	r9, r4, #25
 801009e:	e7f4      	b.n	801008a <_printf_float+0x442>
 80100a0:	2900      	cmp	r1, #0
 80100a2:	f43f ae8b 	beq.w	800fdbc <_printf_float+0x174>
 80100a6:	2300      	movs	r3, #0
 80100a8:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80100ac:	ab09      	add	r3, sp, #36	; 0x24
 80100ae:	9300      	str	r3, [sp, #0]
 80100b0:	ec49 8b10 	vmov	d0, r8, r9
 80100b4:	6022      	str	r2, [r4, #0]
 80100b6:	f8cd a004 	str.w	sl, [sp, #4]
 80100ba:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80100be:	4628      	mov	r0, r5
 80100c0:	f7ff fd2e 	bl	800fb20 <__cvt>
 80100c4:	4680      	mov	r8, r0
 80100c6:	e648      	b.n	800fd5a <_printf_float+0x112>

080100c8 <_printf_common>:
 80100c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80100cc:	4691      	mov	r9, r2
 80100ce:	461f      	mov	r7, r3
 80100d0:	688a      	ldr	r2, [r1, #8]
 80100d2:	690b      	ldr	r3, [r1, #16]
 80100d4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80100d8:	4293      	cmp	r3, r2
 80100da:	bfb8      	it	lt
 80100dc:	4613      	movlt	r3, r2
 80100de:	f8c9 3000 	str.w	r3, [r9]
 80100e2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80100e6:	4606      	mov	r6, r0
 80100e8:	460c      	mov	r4, r1
 80100ea:	b112      	cbz	r2, 80100f2 <_printf_common+0x2a>
 80100ec:	3301      	adds	r3, #1
 80100ee:	f8c9 3000 	str.w	r3, [r9]
 80100f2:	6823      	ldr	r3, [r4, #0]
 80100f4:	0699      	lsls	r1, r3, #26
 80100f6:	bf42      	ittt	mi
 80100f8:	f8d9 3000 	ldrmi.w	r3, [r9]
 80100fc:	3302      	addmi	r3, #2
 80100fe:	f8c9 3000 	strmi.w	r3, [r9]
 8010102:	6825      	ldr	r5, [r4, #0]
 8010104:	f015 0506 	ands.w	r5, r5, #6
 8010108:	d107      	bne.n	801011a <_printf_common+0x52>
 801010a:	f104 0a19 	add.w	sl, r4, #25
 801010e:	68e3      	ldr	r3, [r4, #12]
 8010110:	f8d9 2000 	ldr.w	r2, [r9]
 8010114:	1a9b      	subs	r3, r3, r2
 8010116:	42ab      	cmp	r3, r5
 8010118:	dc28      	bgt.n	801016c <_printf_common+0xa4>
 801011a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801011e:	6822      	ldr	r2, [r4, #0]
 8010120:	3300      	adds	r3, #0
 8010122:	bf18      	it	ne
 8010124:	2301      	movne	r3, #1
 8010126:	0692      	lsls	r2, r2, #26
 8010128:	d42d      	bmi.n	8010186 <_printf_common+0xbe>
 801012a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801012e:	4639      	mov	r1, r7
 8010130:	4630      	mov	r0, r6
 8010132:	47c0      	blx	r8
 8010134:	3001      	adds	r0, #1
 8010136:	d020      	beq.n	801017a <_printf_common+0xb2>
 8010138:	6823      	ldr	r3, [r4, #0]
 801013a:	68e5      	ldr	r5, [r4, #12]
 801013c:	f8d9 2000 	ldr.w	r2, [r9]
 8010140:	f003 0306 	and.w	r3, r3, #6
 8010144:	2b04      	cmp	r3, #4
 8010146:	bf08      	it	eq
 8010148:	1aad      	subeq	r5, r5, r2
 801014a:	68a3      	ldr	r3, [r4, #8]
 801014c:	6922      	ldr	r2, [r4, #16]
 801014e:	bf0c      	ite	eq
 8010150:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010154:	2500      	movne	r5, #0
 8010156:	4293      	cmp	r3, r2
 8010158:	bfc4      	itt	gt
 801015a:	1a9b      	subgt	r3, r3, r2
 801015c:	18ed      	addgt	r5, r5, r3
 801015e:	f04f 0900 	mov.w	r9, #0
 8010162:	341a      	adds	r4, #26
 8010164:	454d      	cmp	r5, r9
 8010166:	d11a      	bne.n	801019e <_printf_common+0xd6>
 8010168:	2000      	movs	r0, #0
 801016a:	e008      	b.n	801017e <_printf_common+0xb6>
 801016c:	2301      	movs	r3, #1
 801016e:	4652      	mov	r2, sl
 8010170:	4639      	mov	r1, r7
 8010172:	4630      	mov	r0, r6
 8010174:	47c0      	blx	r8
 8010176:	3001      	adds	r0, #1
 8010178:	d103      	bne.n	8010182 <_printf_common+0xba>
 801017a:	f04f 30ff 	mov.w	r0, #4294967295
 801017e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010182:	3501      	adds	r5, #1
 8010184:	e7c3      	b.n	801010e <_printf_common+0x46>
 8010186:	18e1      	adds	r1, r4, r3
 8010188:	1c5a      	adds	r2, r3, #1
 801018a:	2030      	movs	r0, #48	; 0x30
 801018c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8010190:	4422      	add	r2, r4
 8010192:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010196:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801019a:	3302      	adds	r3, #2
 801019c:	e7c5      	b.n	801012a <_printf_common+0x62>
 801019e:	2301      	movs	r3, #1
 80101a0:	4622      	mov	r2, r4
 80101a2:	4639      	mov	r1, r7
 80101a4:	4630      	mov	r0, r6
 80101a6:	47c0      	blx	r8
 80101a8:	3001      	adds	r0, #1
 80101aa:	d0e6      	beq.n	801017a <_printf_common+0xb2>
 80101ac:	f109 0901 	add.w	r9, r9, #1
 80101b0:	e7d8      	b.n	8010164 <_printf_common+0x9c>
	...

080101b4 <_printf_i>:
 80101b4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80101b8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80101bc:	460c      	mov	r4, r1
 80101be:	7e09      	ldrb	r1, [r1, #24]
 80101c0:	b085      	sub	sp, #20
 80101c2:	296e      	cmp	r1, #110	; 0x6e
 80101c4:	4617      	mov	r7, r2
 80101c6:	4606      	mov	r6, r0
 80101c8:	4698      	mov	r8, r3
 80101ca:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80101cc:	f000 80b3 	beq.w	8010336 <_printf_i+0x182>
 80101d0:	d822      	bhi.n	8010218 <_printf_i+0x64>
 80101d2:	2963      	cmp	r1, #99	; 0x63
 80101d4:	d036      	beq.n	8010244 <_printf_i+0x90>
 80101d6:	d80a      	bhi.n	80101ee <_printf_i+0x3a>
 80101d8:	2900      	cmp	r1, #0
 80101da:	f000 80b9 	beq.w	8010350 <_printf_i+0x19c>
 80101de:	2958      	cmp	r1, #88	; 0x58
 80101e0:	f000 8083 	beq.w	80102ea <_printf_i+0x136>
 80101e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80101e8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80101ec:	e032      	b.n	8010254 <_printf_i+0xa0>
 80101ee:	2964      	cmp	r1, #100	; 0x64
 80101f0:	d001      	beq.n	80101f6 <_printf_i+0x42>
 80101f2:	2969      	cmp	r1, #105	; 0x69
 80101f4:	d1f6      	bne.n	80101e4 <_printf_i+0x30>
 80101f6:	6820      	ldr	r0, [r4, #0]
 80101f8:	6813      	ldr	r3, [r2, #0]
 80101fa:	0605      	lsls	r5, r0, #24
 80101fc:	f103 0104 	add.w	r1, r3, #4
 8010200:	d52a      	bpl.n	8010258 <_printf_i+0xa4>
 8010202:	681b      	ldr	r3, [r3, #0]
 8010204:	6011      	str	r1, [r2, #0]
 8010206:	2b00      	cmp	r3, #0
 8010208:	da03      	bge.n	8010212 <_printf_i+0x5e>
 801020a:	222d      	movs	r2, #45	; 0x2d
 801020c:	425b      	negs	r3, r3
 801020e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8010212:	486f      	ldr	r0, [pc, #444]	; (80103d0 <_printf_i+0x21c>)
 8010214:	220a      	movs	r2, #10
 8010216:	e039      	b.n	801028c <_printf_i+0xd8>
 8010218:	2973      	cmp	r1, #115	; 0x73
 801021a:	f000 809d 	beq.w	8010358 <_printf_i+0x1a4>
 801021e:	d808      	bhi.n	8010232 <_printf_i+0x7e>
 8010220:	296f      	cmp	r1, #111	; 0x6f
 8010222:	d020      	beq.n	8010266 <_printf_i+0xb2>
 8010224:	2970      	cmp	r1, #112	; 0x70
 8010226:	d1dd      	bne.n	80101e4 <_printf_i+0x30>
 8010228:	6823      	ldr	r3, [r4, #0]
 801022a:	f043 0320 	orr.w	r3, r3, #32
 801022e:	6023      	str	r3, [r4, #0]
 8010230:	e003      	b.n	801023a <_printf_i+0x86>
 8010232:	2975      	cmp	r1, #117	; 0x75
 8010234:	d017      	beq.n	8010266 <_printf_i+0xb2>
 8010236:	2978      	cmp	r1, #120	; 0x78
 8010238:	d1d4      	bne.n	80101e4 <_printf_i+0x30>
 801023a:	2378      	movs	r3, #120	; 0x78
 801023c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8010240:	4864      	ldr	r0, [pc, #400]	; (80103d4 <_printf_i+0x220>)
 8010242:	e055      	b.n	80102f0 <_printf_i+0x13c>
 8010244:	6813      	ldr	r3, [r2, #0]
 8010246:	1d19      	adds	r1, r3, #4
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	6011      	str	r1, [r2, #0]
 801024c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010250:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010254:	2301      	movs	r3, #1
 8010256:	e08c      	b.n	8010372 <_printf_i+0x1be>
 8010258:	681b      	ldr	r3, [r3, #0]
 801025a:	6011      	str	r1, [r2, #0]
 801025c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010260:	bf18      	it	ne
 8010262:	b21b      	sxthne	r3, r3
 8010264:	e7cf      	b.n	8010206 <_printf_i+0x52>
 8010266:	6813      	ldr	r3, [r2, #0]
 8010268:	6825      	ldr	r5, [r4, #0]
 801026a:	1d18      	adds	r0, r3, #4
 801026c:	6010      	str	r0, [r2, #0]
 801026e:	0628      	lsls	r0, r5, #24
 8010270:	d501      	bpl.n	8010276 <_printf_i+0xc2>
 8010272:	681b      	ldr	r3, [r3, #0]
 8010274:	e002      	b.n	801027c <_printf_i+0xc8>
 8010276:	0668      	lsls	r0, r5, #25
 8010278:	d5fb      	bpl.n	8010272 <_printf_i+0xbe>
 801027a:	881b      	ldrh	r3, [r3, #0]
 801027c:	4854      	ldr	r0, [pc, #336]	; (80103d0 <_printf_i+0x21c>)
 801027e:	296f      	cmp	r1, #111	; 0x6f
 8010280:	bf14      	ite	ne
 8010282:	220a      	movne	r2, #10
 8010284:	2208      	moveq	r2, #8
 8010286:	2100      	movs	r1, #0
 8010288:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801028c:	6865      	ldr	r5, [r4, #4]
 801028e:	60a5      	str	r5, [r4, #8]
 8010290:	2d00      	cmp	r5, #0
 8010292:	f2c0 8095 	blt.w	80103c0 <_printf_i+0x20c>
 8010296:	6821      	ldr	r1, [r4, #0]
 8010298:	f021 0104 	bic.w	r1, r1, #4
 801029c:	6021      	str	r1, [r4, #0]
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d13d      	bne.n	801031e <_printf_i+0x16a>
 80102a2:	2d00      	cmp	r5, #0
 80102a4:	f040 808e 	bne.w	80103c4 <_printf_i+0x210>
 80102a8:	4665      	mov	r5, ip
 80102aa:	2a08      	cmp	r2, #8
 80102ac:	d10b      	bne.n	80102c6 <_printf_i+0x112>
 80102ae:	6823      	ldr	r3, [r4, #0]
 80102b0:	07db      	lsls	r3, r3, #31
 80102b2:	d508      	bpl.n	80102c6 <_printf_i+0x112>
 80102b4:	6923      	ldr	r3, [r4, #16]
 80102b6:	6862      	ldr	r2, [r4, #4]
 80102b8:	429a      	cmp	r2, r3
 80102ba:	bfde      	ittt	le
 80102bc:	2330      	movle	r3, #48	; 0x30
 80102be:	f805 3c01 	strble.w	r3, [r5, #-1]
 80102c2:	f105 35ff 	addle.w	r5, r5, #4294967295
 80102c6:	ebac 0305 	sub.w	r3, ip, r5
 80102ca:	6123      	str	r3, [r4, #16]
 80102cc:	f8cd 8000 	str.w	r8, [sp]
 80102d0:	463b      	mov	r3, r7
 80102d2:	aa03      	add	r2, sp, #12
 80102d4:	4621      	mov	r1, r4
 80102d6:	4630      	mov	r0, r6
 80102d8:	f7ff fef6 	bl	80100c8 <_printf_common>
 80102dc:	3001      	adds	r0, #1
 80102de:	d14d      	bne.n	801037c <_printf_i+0x1c8>
 80102e0:	f04f 30ff 	mov.w	r0, #4294967295
 80102e4:	b005      	add	sp, #20
 80102e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80102ea:	4839      	ldr	r0, [pc, #228]	; (80103d0 <_printf_i+0x21c>)
 80102ec:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80102f0:	6813      	ldr	r3, [r2, #0]
 80102f2:	6821      	ldr	r1, [r4, #0]
 80102f4:	1d1d      	adds	r5, r3, #4
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	6015      	str	r5, [r2, #0]
 80102fa:	060a      	lsls	r2, r1, #24
 80102fc:	d50b      	bpl.n	8010316 <_printf_i+0x162>
 80102fe:	07ca      	lsls	r2, r1, #31
 8010300:	bf44      	itt	mi
 8010302:	f041 0120 	orrmi.w	r1, r1, #32
 8010306:	6021      	strmi	r1, [r4, #0]
 8010308:	b91b      	cbnz	r3, 8010312 <_printf_i+0x15e>
 801030a:	6822      	ldr	r2, [r4, #0]
 801030c:	f022 0220 	bic.w	r2, r2, #32
 8010310:	6022      	str	r2, [r4, #0]
 8010312:	2210      	movs	r2, #16
 8010314:	e7b7      	b.n	8010286 <_printf_i+0xd2>
 8010316:	064d      	lsls	r5, r1, #25
 8010318:	bf48      	it	mi
 801031a:	b29b      	uxthmi	r3, r3
 801031c:	e7ef      	b.n	80102fe <_printf_i+0x14a>
 801031e:	4665      	mov	r5, ip
 8010320:	fbb3 f1f2 	udiv	r1, r3, r2
 8010324:	fb02 3311 	mls	r3, r2, r1, r3
 8010328:	5cc3      	ldrb	r3, [r0, r3]
 801032a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801032e:	460b      	mov	r3, r1
 8010330:	2900      	cmp	r1, #0
 8010332:	d1f5      	bne.n	8010320 <_printf_i+0x16c>
 8010334:	e7b9      	b.n	80102aa <_printf_i+0xf6>
 8010336:	6813      	ldr	r3, [r2, #0]
 8010338:	6825      	ldr	r5, [r4, #0]
 801033a:	6961      	ldr	r1, [r4, #20]
 801033c:	1d18      	adds	r0, r3, #4
 801033e:	6010      	str	r0, [r2, #0]
 8010340:	0628      	lsls	r0, r5, #24
 8010342:	681b      	ldr	r3, [r3, #0]
 8010344:	d501      	bpl.n	801034a <_printf_i+0x196>
 8010346:	6019      	str	r1, [r3, #0]
 8010348:	e002      	b.n	8010350 <_printf_i+0x19c>
 801034a:	066a      	lsls	r2, r5, #25
 801034c:	d5fb      	bpl.n	8010346 <_printf_i+0x192>
 801034e:	8019      	strh	r1, [r3, #0]
 8010350:	2300      	movs	r3, #0
 8010352:	6123      	str	r3, [r4, #16]
 8010354:	4665      	mov	r5, ip
 8010356:	e7b9      	b.n	80102cc <_printf_i+0x118>
 8010358:	6813      	ldr	r3, [r2, #0]
 801035a:	1d19      	adds	r1, r3, #4
 801035c:	6011      	str	r1, [r2, #0]
 801035e:	681d      	ldr	r5, [r3, #0]
 8010360:	6862      	ldr	r2, [r4, #4]
 8010362:	2100      	movs	r1, #0
 8010364:	4628      	mov	r0, r5
 8010366:	f7ef ff4b 	bl	8000200 <memchr>
 801036a:	b108      	cbz	r0, 8010370 <_printf_i+0x1bc>
 801036c:	1b40      	subs	r0, r0, r5
 801036e:	6060      	str	r0, [r4, #4]
 8010370:	6863      	ldr	r3, [r4, #4]
 8010372:	6123      	str	r3, [r4, #16]
 8010374:	2300      	movs	r3, #0
 8010376:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801037a:	e7a7      	b.n	80102cc <_printf_i+0x118>
 801037c:	6923      	ldr	r3, [r4, #16]
 801037e:	462a      	mov	r2, r5
 8010380:	4639      	mov	r1, r7
 8010382:	4630      	mov	r0, r6
 8010384:	47c0      	blx	r8
 8010386:	3001      	adds	r0, #1
 8010388:	d0aa      	beq.n	80102e0 <_printf_i+0x12c>
 801038a:	6823      	ldr	r3, [r4, #0]
 801038c:	079b      	lsls	r3, r3, #30
 801038e:	d413      	bmi.n	80103b8 <_printf_i+0x204>
 8010390:	68e0      	ldr	r0, [r4, #12]
 8010392:	9b03      	ldr	r3, [sp, #12]
 8010394:	4298      	cmp	r0, r3
 8010396:	bfb8      	it	lt
 8010398:	4618      	movlt	r0, r3
 801039a:	e7a3      	b.n	80102e4 <_printf_i+0x130>
 801039c:	2301      	movs	r3, #1
 801039e:	464a      	mov	r2, r9
 80103a0:	4639      	mov	r1, r7
 80103a2:	4630      	mov	r0, r6
 80103a4:	47c0      	blx	r8
 80103a6:	3001      	adds	r0, #1
 80103a8:	d09a      	beq.n	80102e0 <_printf_i+0x12c>
 80103aa:	3501      	adds	r5, #1
 80103ac:	68e3      	ldr	r3, [r4, #12]
 80103ae:	9a03      	ldr	r2, [sp, #12]
 80103b0:	1a9b      	subs	r3, r3, r2
 80103b2:	42ab      	cmp	r3, r5
 80103b4:	dcf2      	bgt.n	801039c <_printf_i+0x1e8>
 80103b6:	e7eb      	b.n	8010390 <_printf_i+0x1dc>
 80103b8:	2500      	movs	r5, #0
 80103ba:	f104 0919 	add.w	r9, r4, #25
 80103be:	e7f5      	b.n	80103ac <_printf_i+0x1f8>
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d1ac      	bne.n	801031e <_printf_i+0x16a>
 80103c4:	7803      	ldrb	r3, [r0, #0]
 80103c6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80103ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80103ce:	e76c      	b.n	80102aa <_printf_i+0xf6>
 80103d0:	08014272 	.word	0x08014272
 80103d4:	08014283 	.word	0x08014283

080103d8 <_sbrk_r>:
 80103d8:	b538      	push	{r3, r4, r5, lr}
 80103da:	4c06      	ldr	r4, [pc, #24]	; (80103f4 <_sbrk_r+0x1c>)
 80103dc:	2300      	movs	r3, #0
 80103de:	4605      	mov	r5, r0
 80103e0:	4608      	mov	r0, r1
 80103e2:	6023      	str	r3, [r4, #0]
 80103e4:	f7f3 f9ec 	bl	80037c0 <_sbrk>
 80103e8:	1c43      	adds	r3, r0, #1
 80103ea:	d102      	bne.n	80103f2 <_sbrk_r+0x1a>
 80103ec:	6823      	ldr	r3, [r4, #0]
 80103ee:	b103      	cbz	r3, 80103f2 <_sbrk_r+0x1a>
 80103f0:	602b      	str	r3, [r5, #0]
 80103f2:	bd38      	pop	{r3, r4, r5, pc}
 80103f4:	200091dc 	.word	0x200091dc

080103f8 <siprintf>:
 80103f8:	b40e      	push	{r1, r2, r3}
 80103fa:	b500      	push	{lr}
 80103fc:	b09c      	sub	sp, #112	; 0x70
 80103fe:	ab1d      	add	r3, sp, #116	; 0x74
 8010400:	9002      	str	r0, [sp, #8]
 8010402:	9006      	str	r0, [sp, #24]
 8010404:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8010408:	4809      	ldr	r0, [pc, #36]	; (8010430 <siprintf+0x38>)
 801040a:	9107      	str	r1, [sp, #28]
 801040c:	9104      	str	r1, [sp, #16]
 801040e:	4909      	ldr	r1, [pc, #36]	; (8010434 <siprintf+0x3c>)
 8010410:	f853 2b04 	ldr.w	r2, [r3], #4
 8010414:	9105      	str	r1, [sp, #20]
 8010416:	6800      	ldr	r0, [r0, #0]
 8010418:	9301      	str	r3, [sp, #4]
 801041a:	a902      	add	r1, sp, #8
 801041c:	f001 f9a4 	bl	8011768 <_svfiprintf_r>
 8010420:	9b02      	ldr	r3, [sp, #8]
 8010422:	2200      	movs	r2, #0
 8010424:	701a      	strb	r2, [r3, #0]
 8010426:	b01c      	add	sp, #112	; 0x70
 8010428:	f85d eb04 	ldr.w	lr, [sp], #4
 801042c:	b003      	add	sp, #12
 801042e:	4770      	bx	lr
 8010430:	20000084 	.word	0x20000084
 8010434:	ffff0208 	.word	0xffff0208

08010438 <quorem>:
 8010438:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801043c:	6903      	ldr	r3, [r0, #16]
 801043e:	690c      	ldr	r4, [r1, #16]
 8010440:	42a3      	cmp	r3, r4
 8010442:	4680      	mov	r8, r0
 8010444:	f2c0 8082 	blt.w	801054c <quorem+0x114>
 8010448:	3c01      	subs	r4, #1
 801044a:	f101 0714 	add.w	r7, r1, #20
 801044e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8010452:	f100 0614 	add.w	r6, r0, #20
 8010456:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 801045a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 801045e:	eb06 030c 	add.w	r3, r6, ip
 8010462:	3501      	adds	r5, #1
 8010464:	eb07 090c 	add.w	r9, r7, ip
 8010468:	9301      	str	r3, [sp, #4]
 801046a:	fbb0 f5f5 	udiv	r5, r0, r5
 801046e:	b395      	cbz	r5, 80104d6 <quorem+0x9e>
 8010470:	f04f 0a00 	mov.w	sl, #0
 8010474:	4638      	mov	r0, r7
 8010476:	46b6      	mov	lr, r6
 8010478:	46d3      	mov	fp, sl
 801047a:	f850 2b04 	ldr.w	r2, [r0], #4
 801047e:	b293      	uxth	r3, r2
 8010480:	fb05 a303 	mla	r3, r5, r3, sl
 8010484:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010488:	b29b      	uxth	r3, r3
 801048a:	ebab 0303 	sub.w	r3, fp, r3
 801048e:	0c12      	lsrs	r2, r2, #16
 8010490:	f8de b000 	ldr.w	fp, [lr]
 8010494:	fb05 a202 	mla	r2, r5, r2, sl
 8010498:	fa13 f38b 	uxtah	r3, r3, fp
 801049c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80104a0:	fa1f fb82 	uxth.w	fp, r2
 80104a4:	f8de 2000 	ldr.w	r2, [lr]
 80104a8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80104ac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80104b0:	b29b      	uxth	r3, r3
 80104b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80104b6:	4581      	cmp	r9, r0
 80104b8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80104bc:	f84e 3b04 	str.w	r3, [lr], #4
 80104c0:	d2db      	bcs.n	801047a <quorem+0x42>
 80104c2:	f856 300c 	ldr.w	r3, [r6, ip]
 80104c6:	b933      	cbnz	r3, 80104d6 <quorem+0x9e>
 80104c8:	9b01      	ldr	r3, [sp, #4]
 80104ca:	3b04      	subs	r3, #4
 80104cc:	429e      	cmp	r6, r3
 80104ce:	461a      	mov	r2, r3
 80104d0:	d330      	bcc.n	8010534 <quorem+0xfc>
 80104d2:	f8c8 4010 	str.w	r4, [r8, #16]
 80104d6:	4640      	mov	r0, r8
 80104d8:	f001 f818 	bl	801150c <__mcmp>
 80104dc:	2800      	cmp	r0, #0
 80104de:	db25      	blt.n	801052c <quorem+0xf4>
 80104e0:	3501      	adds	r5, #1
 80104e2:	4630      	mov	r0, r6
 80104e4:	f04f 0c00 	mov.w	ip, #0
 80104e8:	f857 2b04 	ldr.w	r2, [r7], #4
 80104ec:	f8d0 e000 	ldr.w	lr, [r0]
 80104f0:	b293      	uxth	r3, r2
 80104f2:	ebac 0303 	sub.w	r3, ip, r3
 80104f6:	0c12      	lsrs	r2, r2, #16
 80104f8:	fa13 f38e 	uxtah	r3, r3, lr
 80104fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8010500:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010504:	b29b      	uxth	r3, r3
 8010506:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801050a:	45b9      	cmp	r9, r7
 801050c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8010510:	f840 3b04 	str.w	r3, [r0], #4
 8010514:	d2e8      	bcs.n	80104e8 <quorem+0xb0>
 8010516:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801051a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801051e:	b92a      	cbnz	r2, 801052c <quorem+0xf4>
 8010520:	3b04      	subs	r3, #4
 8010522:	429e      	cmp	r6, r3
 8010524:	461a      	mov	r2, r3
 8010526:	d30b      	bcc.n	8010540 <quorem+0x108>
 8010528:	f8c8 4010 	str.w	r4, [r8, #16]
 801052c:	4628      	mov	r0, r5
 801052e:	b003      	add	sp, #12
 8010530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010534:	6812      	ldr	r2, [r2, #0]
 8010536:	3b04      	subs	r3, #4
 8010538:	2a00      	cmp	r2, #0
 801053a:	d1ca      	bne.n	80104d2 <quorem+0x9a>
 801053c:	3c01      	subs	r4, #1
 801053e:	e7c5      	b.n	80104cc <quorem+0x94>
 8010540:	6812      	ldr	r2, [r2, #0]
 8010542:	3b04      	subs	r3, #4
 8010544:	2a00      	cmp	r2, #0
 8010546:	d1ef      	bne.n	8010528 <quorem+0xf0>
 8010548:	3c01      	subs	r4, #1
 801054a:	e7ea      	b.n	8010522 <quorem+0xea>
 801054c:	2000      	movs	r0, #0
 801054e:	e7ee      	b.n	801052e <quorem+0xf6>

08010550 <_dtoa_r>:
 8010550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010554:	ec57 6b10 	vmov	r6, r7, d0
 8010558:	b097      	sub	sp, #92	; 0x5c
 801055a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801055c:	9106      	str	r1, [sp, #24]
 801055e:	4604      	mov	r4, r0
 8010560:	920b      	str	r2, [sp, #44]	; 0x2c
 8010562:	9312      	str	r3, [sp, #72]	; 0x48
 8010564:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010568:	e9cd 6700 	strd	r6, r7, [sp]
 801056c:	b93d      	cbnz	r5, 801057e <_dtoa_r+0x2e>
 801056e:	2010      	movs	r0, #16
 8010570:	f7ff fa0a 	bl	800f988 <malloc>
 8010574:	6260      	str	r0, [r4, #36]	; 0x24
 8010576:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801057a:	6005      	str	r5, [r0, #0]
 801057c:	60c5      	str	r5, [r0, #12]
 801057e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010580:	6819      	ldr	r1, [r3, #0]
 8010582:	b151      	cbz	r1, 801059a <_dtoa_r+0x4a>
 8010584:	685a      	ldr	r2, [r3, #4]
 8010586:	604a      	str	r2, [r1, #4]
 8010588:	2301      	movs	r3, #1
 801058a:	4093      	lsls	r3, r2
 801058c:	608b      	str	r3, [r1, #8]
 801058e:	4620      	mov	r0, r4
 8010590:	f000 fdda 	bl	8011148 <_Bfree>
 8010594:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010596:	2200      	movs	r2, #0
 8010598:	601a      	str	r2, [r3, #0]
 801059a:	1e3b      	subs	r3, r7, #0
 801059c:	bfbb      	ittet	lt
 801059e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80105a2:	9301      	strlt	r3, [sp, #4]
 80105a4:	2300      	movge	r3, #0
 80105a6:	2201      	movlt	r2, #1
 80105a8:	bfac      	ite	ge
 80105aa:	f8c8 3000 	strge.w	r3, [r8]
 80105ae:	f8c8 2000 	strlt.w	r2, [r8]
 80105b2:	4baf      	ldr	r3, [pc, #700]	; (8010870 <_dtoa_r+0x320>)
 80105b4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80105b8:	ea33 0308 	bics.w	r3, r3, r8
 80105bc:	d114      	bne.n	80105e8 <_dtoa_r+0x98>
 80105be:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80105c0:	f242 730f 	movw	r3, #9999	; 0x270f
 80105c4:	6013      	str	r3, [r2, #0]
 80105c6:	9b00      	ldr	r3, [sp, #0]
 80105c8:	b923      	cbnz	r3, 80105d4 <_dtoa_r+0x84>
 80105ca:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80105ce:	2800      	cmp	r0, #0
 80105d0:	f000 8542 	beq.w	8011058 <_dtoa_r+0xb08>
 80105d4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80105d6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8010884 <_dtoa_r+0x334>
 80105da:	2b00      	cmp	r3, #0
 80105dc:	f000 8544 	beq.w	8011068 <_dtoa_r+0xb18>
 80105e0:	f10b 0303 	add.w	r3, fp, #3
 80105e4:	f000 bd3e 	b.w	8011064 <_dtoa_r+0xb14>
 80105e8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80105ec:	2200      	movs	r2, #0
 80105ee:	2300      	movs	r3, #0
 80105f0:	4630      	mov	r0, r6
 80105f2:	4639      	mov	r1, r7
 80105f4:	f7f0 fa78 	bl	8000ae8 <__aeabi_dcmpeq>
 80105f8:	4681      	mov	r9, r0
 80105fa:	b168      	cbz	r0, 8010618 <_dtoa_r+0xc8>
 80105fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80105fe:	2301      	movs	r3, #1
 8010600:	6013      	str	r3, [r2, #0]
 8010602:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010604:	2b00      	cmp	r3, #0
 8010606:	f000 8524 	beq.w	8011052 <_dtoa_r+0xb02>
 801060a:	4b9a      	ldr	r3, [pc, #616]	; (8010874 <_dtoa_r+0x324>)
 801060c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801060e:	f103 3bff 	add.w	fp, r3, #4294967295
 8010612:	6013      	str	r3, [r2, #0]
 8010614:	f000 bd28 	b.w	8011068 <_dtoa_r+0xb18>
 8010618:	aa14      	add	r2, sp, #80	; 0x50
 801061a:	a915      	add	r1, sp, #84	; 0x54
 801061c:	ec47 6b10 	vmov	d0, r6, r7
 8010620:	4620      	mov	r0, r4
 8010622:	f000 ffea 	bl	80115fa <__d2b>
 8010626:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801062a:	9004      	str	r0, [sp, #16]
 801062c:	2d00      	cmp	r5, #0
 801062e:	d07c      	beq.n	801072a <_dtoa_r+0x1da>
 8010630:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010634:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8010638:	46b2      	mov	sl, r6
 801063a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 801063e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8010642:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8010646:	2200      	movs	r2, #0
 8010648:	4b8b      	ldr	r3, [pc, #556]	; (8010878 <_dtoa_r+0x328>)
 801064a:	4650      	mov	r0, sl
 801064c:	4659      	mov	r1, fp
 801064e:	f7ef fe2b 	bl	80002a8 <__aeabi_dsub>
 8010652:	a381      	add	r3, pc, #516	; (adr r3, 8010858 <_dtoa_r+0x308>)
 8010654:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010658:	f7ef ffde 	bl	8000618 <__aeabi_dmul>
 801065c:	a380      	add	r3, pc, #512	; (adr r3, 8010860 <_dtoa_r+0x310>)
 801065e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010662:	f7ef fe23 	bl	80002ac <__adddf3>
 8010666:	4606      	mov	r6, r0
 8010668:	4628      	mov	r0, r5
 801066a:	460f      	mov	r7, r1
 801066c:	f7ef ff6a 	bl	8000544 <__aeabi_i2d>
 8010670:	a37d      	add	r3, pc, #500	; (adr r3, 8010868 <_dtoa_r+0x318>)
 8010672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010676:	f7ef ffcf 	bl	8000618 <__aeabi_dmul>
 801067a:	4602      	mov	r2, r0
 801067c:	460b      	mov	r3, r1
 801067e:	4630      	mov	r0, r6
 8010680:	4639      	mov	r1, r7
 8010682:	f7ef fe13 	bl	80002ac <__adddf3>
 8010686:	4606      	mov	r6, r0
 8010688:	460f      	mov	r7, r1
 801068a:	f7f0 fa75 	bl	8000b78 <__aeabi_d2iz>
 801068e:	2200      	movs	r2, #0
 8010690:	4682      	mov	sl, r0
 8010692:	2300      	movs	r3, #0
 8010694:	4630      	mov	r0, r6
 8010696:	4639      	mov	r1, r7
 8010698:	f7f0 fa30 	bl	8000afc <__aeabi_dcmplt>
 801069c:	b148      	cbz	r0, 80106b2 <_dtoa_r+0x162>
 801069e:	4650      	mov	r0, sl
 80106a0:	f7ef ff50 	bl	8000544 <__aeabi_i2d>
 80106a4:	4632      	mov	r2, r6
 80106a6:	463b      	mov	r3, r7
 80106a8:	f7f0 fa1e 	bl	8000ae8 <__aeabi_dcmpeq>
 80106ac:	b908      	cbnz	r0, 80106b2 <_dtoa_r+0x162>
 80106ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80106b2:	f1ba 0f16 	cmp.w	sl, #22
 80106b6:	d859      	bhi.n	801076c <_dtoa_r+0x21c>
 80106b8:	4970      	ldr	r1, [pc, #448]	; (801087c <_dtoa_r+0x32c>)
 80106ba:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80106be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80106c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80106c6:	f7f0 fa37 	bl	8000b38 <__aeabi_dcmpgt>
 80106ca:	2800      	cmp	r0, #0
 80106cc:	d050      	beq.n	8010770 <_dtoa_r+0x220>
 80106ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 80106d2:	2300      	movs	r3, #0
 80106d4:	930f      	str	r3, [sp, #60]	; 0x3c
 80106d6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80106d8:	1b5d      	subs	r5, r3, r5
 80106da:	f1b5 0801 	subs.w	r8, r5, #1
 80106de:	bf49      	itett	mi
 80106e0:	f1c5 0301 	rsbmi	r3, r5, #1
 80106e4:	2300      	movpl	r3, #0
 80106e6:	9305      	strmi	r3, [sp, #20]
 80106e8:	f04f 0800 	movmi.w	r8, #0
 80106ec:	bf58      	it	pl
 80106ee:	9305      	strpl	r3, [sp, #20]
 80106f0:	f1ba 0f00 	cmp.w	sl, #0
 80106f4:	db3e      	blt.n	8010774 <_dtoa_r+0x224>
 80106f6:	2300      	movs	r3, #0
 80106f8:	44d0      	add	r8, sl
 80106fa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80106fe:	9307      	str	r3, [sp, #28]
 8010700:	9b06      	ldr	r3, [sp, #24]
 8010702:	2b09      	cmp	r3, #9
 8010704:	f200 8090 	bhi.w	8010828 <_dtoa_r+0x2d8>
 8010708:	2b05      	cmp	r3, #5
 801070a:	bfc4      	itt	gt
 801070c:	3b04      	subgt	r3, #4
 801070e:	9306      	strgt	r3, [sp, #24]
 8010710:	9b06      	ldr	r3, [sp, #24]
 8010712:	f1a3 0302 	sub.w	r3, r3, #2
 8010716:	bfcc      	ite	gt
 8010718:	2500      	movgt	r5, #0
 801071a:	2501      	movle	r5, #1
 801071c:	2b03      	cmp	r3, #3
 801071e:	f200 808f 	bhi.w	8010840 <_dtoa_r+0x2f0>
 8010722:	e8df f003 	tbb	[pc, r3]
 8010726:	7f7d      	.short	0x7f7d
 8010728:	7131      	.short	0x7131
 801072a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 801072e:	441d      	add	r5, r3
 8010730:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8010734:	2820      	cmp	r0, #32
 8010736:	dd13      	ble.n	8010760 <_dtoa_r+0x210>
 8010738:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 801073c:	9b00      	ldr	r3, [sp, #0]
 801073e:	fa08 f800 	lsl.w	r8, r8, r0
 8010742:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8010746:	fa23 f000 	lsr.w	r0, r3, r0
 801074a:	ea48 0000 	orr.w	r0, r8, r0
 801074e:	f7ef fee9 	bl	8000524 <__aeabi_ui2d>
 8010752:	2301      	movs	r3, #1
 8010754:	4682      	mov	sl, r0
 8010756:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 801075a:	3d01      	subs	r5, #1
 801075c:	9313      	str	r3, [sp, #76]	; 0x4c
 801075e:	e772      	b.n	8010646 <_dtoa_r+0xf6>
 8010760:	9b00      	ldr	r3, [sp, #0]
 8010762:	f1c0 0020 	rsb	r0, r0, #32
 8010766:	fa03 f000 	lsl.w	r0, r3, r0
 801076a:	e7f0      	b.n	801074e <_dtoa_r+0x1fe>
 801076c:	2301      	movs	r3, #1
 801076e:	e7b1      	b.n	80106d4 <_dtoa_r+0x184>
 8010770:	900f      	str	r0, [sp, #60]	; 0x3c
 8010772:	e7b0      	b.n	80106d6 <_dtoa_r+0x186>
 8010774:	9b05      	ldr	r3, [sp, #20]
 8010776:	eba3 030a 	sub.w	r3, r3, sl
 801077a:	9305      	str	r3, [sp, #20]
 801077c:	f1ca 0300 	rsb	r3, sl, #0
 8010780:	9307      	str	r3, [sp, #28]
 8010782:	2300      	movs	r3, #0
 8010784:	930e      	str	r3, [sp, #56]	; 0x38
 8010786:	e7bb      	b.n	8010700 <_dtoa_r+0x1b0>
 8010788:	2301      	movs	r3, #1
 801078a:	930a      	str	r3, [sp, #40]	; 0x28
 801078c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801078e:	2b00      	cmp	r3, #0
 8010790:	dd59      	ble.n	8010846 <_dtoa_r+0x2f6>
 8010792:	9302      	str	r3, [sp, #8]
 8010794:	4699      	mov	r9, r3
 8010796:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010798:	2200      	movs	r2, #0
 801079a:	6072      	str	r2, [r6, #4]
 801079c:	2204      	movs	r2, #4
 801079e:	f102 0014 	add.w	r0, r2, #20
 80107a2:	4298      	cmp	r0, r3
 80107a4:	6871      	ldr	r1, [r6, #4]
 80107a6:	d953      	bls.n	8010850 <_dtoa_r+0x300>
 80107a8:	4620      	mov	r0, r4
 80107aa:	f000 fc99 	bl	80110e0 <_Balloc>
 80107ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80107b0:	6030      	str	r0, [r6, #0]
 80107b2:	f1b9 0f0e 	cmp.w	r9, #14
 80107b6:	f8d3 b000 	ldr.w	fp, [r3]
 80107ba:	f200 80e6 	bhi.w	801098a <_dtoa_r+0x43a>
 80107be:	2d00      	cmp	r5, #0
 80107c0:	f000 80e3 	beq.w	801098a <_dtoa_r+0x43a>
 80107c4:	ed9d 7b00 	vldr	d7, [sp]
 80107c8:	f1ba 0f00 	cmp.w	sl, #0
 80107cc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 80107d0:	dd74      	ble.n	80108bc <_dtoa_r+0x36c>
 80107d2:	4a2a      	ldr	r2, [pc, #168]	; (801087c <_dtoa_r+0x32c>)
 80107d4:	f00a 030f 	and.w	r3, sl, #15
 80107d8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80107dc:	ed93 7b00 	vldr	d7, [r3]
 80107e0:	ea4f 162a 	mov.w	r6, sl, asr #4
 80107e4:	06f0      	lsls	r0, r6, #27
 80107e6:	ed8d 7b08 	vstr	d7, [sp, #32]
 80107ea:	d565      	bpl.n	80108b8 <_dtoa_r+0x368>
 80107ec:	4b24      	ldr	r3, [pc, #144]	; (8010880 <_dtoa_r+0x330>)
 80107ee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80107f2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80107f6:	f7f0 f839 	bl	800086c <__aeabi_ddiv>
 80107fa:	e9cd 0100 	strd	r0, r1, [sp]
 80107fe:	f006 060f 	and.w	r6, r6, #15
 8010802:	2503      	movs	r5, #3
 8010804:	4f1e      	ldr	r7, [pc, #120]	; (8010880 <_dtoa_r+0x330>)
 8010806:	e04c      	b.n	80108a2 <_dtoa_r+0x352>
 8010808:	2301      	movs	r3, #1
 801080a:	930a      	str	r3, [sp, #40]	; 0x28
 801080c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801080e:	4453      	add	r3, sl
 8010810:	f103 0901 	add.w	r9, r3, #1
 8010814:	9302      	str	r3, [sp, #8]
 8010816:	464b      	mov	r3, r9
 8010818:	2b01      	cmp	r3, #1
 801081a:	bfb8      	it	lt
 801081c:	2301      	movlt	r3, #1
 801081e:	e7ba      	b.n	8010796 <_dtoa_r+0x246>
 8010820:	2300      	movs	r3, #0
 8010822:	e7b2      	b.n	801078a <_dtoa_r+0x23a>
 8010824:	2300      	movs	r3, #0
 8010826:	e7f0      	b.n	801080a <_dtoa_r+0x2ba>
 8010828:	2501      	movs	r5, #1
 801082a:	2300      	movs	r3, #0
 801082c:	9306      	str	r3, [sp, #24]
 801082e:	950a      	str	r5, [sp, #40]	; 0x28
 8010830:	f04f 33ff 	mov.w	r3, #4294967295
 8010834:	9302      	str	r3, [sp, #8]
 8010836:	4699      	mov	r9, r3
 8010838:	2200      	movs	r2, #0
 801083a:	2312      	movs	r3, #18
 801083c:	920b      	str	r2, [sp, #44]	; 0x2c
 801083e:	e7aa      	b.n	8010796 <_dtoa_r+0x246>
 8010840:	2301      	movs	r3, #1
 8010842:	930a      	str	r3, [sp, #40]	; 0x28
 8010844:	e7f4      	b.n	8010830 <_dtoa_r+0x2e0>
 8010846:	2301      	movs	r3, #1
 8010848:	9302      	str	r3, [sp, #8]
 801084a:	4699      	mov	r9, r3
 801084c:	461a      	mov	r2, r3
 801084e:	e7f5      	b.n	801083c <_dtoa_r+0x2ec>
 8010850:	3101      	adds	r1, #1
 8010852:	6071      	str	r1, [r6, #4]
 8010854:	0052      	lsls	r2, r2, #1
 8010856:	e7a2      	b.n	801079e <_dtoa_r+0x24e>
 8010858:	636f4361 	.word	0x636f4361
 801085c:	3fd287a7 	.word	0x3fd287a7
 8010860:	8b60c8b3 	.word	0x8b60c8b3
 8010864:	3fc68a28 	.word	0x3fc68a28
 8010868:	509f79fb 	.word	0x509f79fb
 801086c:	3fd34413 	.word	0x3fd34413
 8010870:	7ff00000 	.word	0x7ff00000
 8010874:	08014271 	.word	0x08014271
 8010878:	3ff80000 	.word	0x3ff80000
 801087c:	080142d0 	.word	0x080142d0
 8010880:	080142a8 	.word	0x080142a8
 8010884:	0801429d 	.word	0x0801429d
 8010888:	07f1      	lsls	r1, r6, #31
 801088a:	d508      	bpl.n	801089e <_dtoa_r+0x34e>
 801088c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010890:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010894:	f7ef fec0 	bl	8000618 <__aeabi_dmul>
 8010898:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801089c:	3501      	adds	r5, #1
 801089e:	1076      	asrs	r6, r6, #1
 80108a0:	3708      	adds	r7, #8
 80108a2:	2e00      	cmp	r6, #0
 80108a4:	d1f0      	bne.n	8010888 <_dtoa_r+0x338>
 80108a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80108aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80108ae:	f7ef ffdd 	bl	800086c <__aeabi_ddiv>
 80108b2:	e9cd 0100 	strd	r0, r1, [sp]
 80108b6:	e01a      	b.n	80108ee <_dtoa_r+0x39e>
 80108b8:	2502      	movs	r5, #2
 80108ba:	e7a3      	b.n	8010804 <_dtoa_r+0x2b4>
 80108bc:	f000 80a0 	beq.w	8010a00 <_dtoa_r+0x4b0>
 80108c0:	f1ca 0600 	rsb	r6, sl, #0
 80108c4:	4b9f      	ldr	r3, [pc, #636]	; (8010b44 <_dtoa_r+0x5f4>)
 80108c6:	4fa0      	ldr	r7, [pc, #640]	; (8010b48 <_dtoa_r+0x5f8>)
 80108c8:	f006 020f 	and.w	r2, r6, #15
 80108cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80108d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80108d4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80108d8:	f7ef fe9e 	bl	8000618 <__aeabi_dmul>
 80108dc:	e9cd 0100 	strd	r0, r1, [sp]
 80108e0:	1136      	asrs	r6, r6, #4
 80108e2:	2300      	movs	r3, #0
 80108e4:	2502      	movs	r5, #2
 80108e6:	2e00      	cmp	r6, #0
 80108e8:	d17f      	bne.n	80109ea <_dtoa_r+0x49a>
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d1e1      	bne.n	80108b2 <_dtoa_r+0x362>
 80108ee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	f000 8087 	beq.w	8010a04 <_dtoa_r+0x4b4>
 80108f6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80108fa:	2200      	movs	r2, #0
 80108fc:	4b93      	ldr	r3, [pc, #588]	; (8010b4c <_dtoa_r+0x5fc>)
 80108fe:	4630      	mov	r0, r6
 8010900:	4639      	mov	r1, r7
 8010902:	f7f0 f8fb 	bl	8000afc <__aeabi_dcmplt>
 8010906:	2800      	cmp	r0, #0
 8010908:	d07c      	beq.n	8010a04 <_dtoa_r+0x4b4>
 801090a:	f1b9 0f00 	cmp.w	r9, #0
 801090e:	d079      	beq.n	8010a04 <_dtoa_r+0x4b4>
 8010910:	9b02      	ldr	r3, [sp, #8]
 8010912:	2b00      	cmp	r3, #0
 8010914:	dd35      	ble.n	8010982 <_dtoa_r+0x432>
 8010916:	f10a 33ff 	add.w	r3, sl, #4294967295
 801091a:	9308      	str	r3, [sp, #32]
 801091c:	4639      	mov	r1, r7
 801091e:	2200      	movs	r2, #0
 8010920:	4b8b      	ldr	r3, [pc, #556]	; (8010b50 <_dtoa_r+0x600>)
 8010922:	4630      	mov	r0, r6
 8010924:	f7ef fe78 	bl	8000618 <__aeabi_dmul>
 8010928:	e9cd 0100 	strd	r0, r1, [sp]
 801092c:	9f02      	ldr	r7, [sp, #8]
 801092e:	3501      	adds	r5, #1
 8010930:	4628      	mov	r0, r5
 8010932:	f7ef fe07 	bl	8000544 <__aeabi_i2d>
 8010936:	e9dd 2300 	ldrd	r2, r3, [sp]
 801093a:	f7ef fe6d 	bl	8000618 <__aeabi_dmul>
 801093e:	2200      	movs	r2, #0
 8010940:	4b84      	ldr	r3, [pc, #528]	; (8010b54 <_dtoa_r+0x604>)
 8010942:	f7ef fcb3 	bl	80002ac <__adddf3>
 8010946:	4605      	mov	r5, r0
 8010948:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 801094c:	2f00      	cmp	r7, #0
 801094e:	d15d      	bne.n	8010a0c <_dtoa_r+0x4bc>
 8010950:	2200      	movs	r2, #0
 8010952:	4b81      	ldr	r3, [pc, #516]	; (8010b58 <_dtoa_r+0x608>)
 8010954:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010958:	f7ef fca6 	bl	80002a8 <__aeabi_dsub>
 801095c:	462a      	mov	r2, r5
 801095e:	4633      	mov	r3, r6
 8010960:	e9cd 0100 	strd	r0, r1, [sp]
 8010964:	f7f0 f8e8 	bl	8000b38 <__aeabi_dcmpgt>
 8010968:	2800      	cmp	r0, #0
 801096a:	f040 8288 	bne.w	8010e7e <_dtoa_r+0x92e>
 801096e:	462a      	mov	r2, r5
 8010970:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8010974:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010978:	f7f0 f8c0 	bl	8000afc <__aeabi_dcmplt>
 801097c:	2800      	cmp	r0, #0
 801097e:	f040 827c 	bne.w	8010e7a <_dtoa_r+0x92a>
 8010982:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010986:	e9cd 2300 	strd	r2, r3, [sp]
 801098a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801098c:	2b00      	cmp	r3, #0
 801098e:	f2c0 8150 	blt.w	8010c32 <_dtoa_r+0x6e2>
 8010992:	f1ba 0f0e 	cmp.w	sl, #14
 8010996:	f300 814c 	bgt.w	8010c32 <_dtoa_r+0x6e2>
 801099a:	4b6a      	ldr	r3, [pc, #424]	; (8010b44 <_dtoa_r+0x5f4>)
 801099c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80109a0:	ed93 7b00 	vldr	d7, [r3]
 80109a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80109ac:	f280 80d8 	bge.w	8010b60 <_dtoa_r+0x610>
 80109b0:	f1b9 0f00 	cmp.w	r9, #0
 80109b4:	f300 80d4 	bgt.w	8010b60 <_dtoa_r+0x610>
 80109b8:	f040 825e 	bne.w	8010e78 <_dtoa_r+0x928>
 80109bc:	2200      	movs	r2, #0
 80109be:	4b66      	ldr	r3, [pc, #408]	; (8010b58 <_dtoa_r+0x608>)
 80109c0:	ec51 0b17 	vmov	r0, r1, d7
 80109c4:	f7ef fe28 	bl	8000618 <__aeabi_dmul>
 80109c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80109cc:	f7f0 f8aa 	bl	8000b24 <__aeabi_dcmpge>
 80109d0:	464f      	mov	r7, r9
 80109d2:	464e      	mov	r6, r9
 80109d4:	2800      	cmp	r0, #0
 80109d6:	f040 8234 	bne.w	8010e42 <_dtoa_r+0x8f2>
 80109da:	2331      	movs	r3, #49	; 0x31
 80109dc:	f10b 0501 	add.w	r5, fp, #1
 80109e0:	f88b 3000 	strb.w	r3, [fp]
 80109e4:	f10a 0a01 	add.w	sl, sl, #1
 80109e8:	e22f      	b.n	8010e4a <_dtoa_r+0x8fa>
 80109ea:	07f2      	lsls	r2, r6, #31
 80109ec:	d505      	bpl.n	80109fa <_dtoa_r+0x4aa>
 80109ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 80109f2:	f7ef fe11 	bl	8000618 <__aeabi_dmul>
 80109f6:	3501      	adds	r5, #1
 80109f8:	2301      	movs	r3, #1
 80109fa:	1076      	asrs	r6, r6, #1
 80109fc:	3708      	adds	r7, #8
 80109fe:	e772      	b.n	80108e6 <_dtoa_r+0x396>
 8010a00:	2502      	movs	r5, #2
 8010a02:	e774      	b.n	80108ee <_dtoa_r+0x39e>
 8010a04:	f8cd a020 	str.w	sl, [sp, #32]
 8010a08:	464f      	mov	r7, r9
 8010a0a:	e791      	b.n	8010930 <_dtoa_r+0x3e0>
 8010a0c:	4b4d      	ldr	r3, [pc, #308]	; (8010b44 <_dtoa_r+0x5f4>)
 8010a0e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010a12:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8010a16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d047      	beq.n	8010aac <_dtoa_r+0x55c>
 8010a1c:	4602      	mov	r2, r0
 8010a1e:	460b      	mov	r3, r1
 8010a20:	2000      	movs	r0, #0
 8010a22:	494e      	ldr	r1, [pc, #312]	; (8010b5c <_dtoa_r+0x60c>)
 8010a24:	f7ef ff22 	bl	800086c <__aeabi_ddiv>
 8010a28:	462a      	mov	r2, r5
 8010a2a:	4633      	mov	r3, r6
 8010a2c:	f7ef fc3c 	bl	80002a8 <__aeabi_dsub>
 8010a30:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010a34:	465d      	mov	r5, fp
 8010a36:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010a3a:	f7f0 f89d 	bl	8000b78 <__aeabi_d2iz>
 8010a3e:	4606      	mov	r6, r0
 8010a40:	f7ef fd80 	bl	8000544 <__aeabi_i2d>
 8010a44:	4602      	mov	r2, r0
 8010a46:	460b      	mov	r3, r1
 8010a48:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010a4c:	f7ef fc2c 	bl	80002a8 <__aeabi_dsub>
 8010a50:	3630      	adds	r6, #48	; 0x30
 8010a52:	f805 6b01 	strb.w	r6, [r5], #1
 8010a56:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010a5a:	e9cd 0100 	strd	r0, r1, [sp]
 8010a5e:	f7f0 f84d 	bl	8000afc <__aeabi_dcmplt>
 8010a62:	2800      	cmp	r0, #0
 8010a64:	d163      	bne.n	8010b2e <_dtoa_r+0x5de>
 8010a66:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010a6a:	2000      	movs	r0, #0
 8010a6c:	4937      	ldr	r1, [pc, #220]	; (8010b4c <_dtoa_r+0x5fc>)
 8010a6e:	f7ef fc1b 	bl	80002a8 <__aeabi_dsub>
 8010a72:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010a76:	f7f0 f841 	bl	8000afc <__aeabi_dcmplt>
 8010a7a:	2800      	cmp	r0, #0
 8010a7c:	f040 80b7 	bne.w	8010bee <_dtoa_r+0x69e>
 8010a80:	eba5 030b 	sub.w	r3, r5, fp
 8010a84:	429f      	cmp	r7, r3
 8010a86:	f77f af7c 	ble.w	8010982 <_dtoa_r+0x432>
 8010a8a:	2200      	movs	r2, #0
 8010a8c:	4b30      	ldr	r3, [pc, #192]	; (8010b50 <_dtoa_r+0x600>)
 8010a8e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010a92:	f7ef fdc1 	bl	8000618 <__aeabi_dmul>
 8010a96:	2200      	movs	r2, #0
 8010a98:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010a9c:	4b2c      	ldr	r3, [pc, #176]	; (8010b50 <_dtoa_r+0x600>)
 8010a9e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010aa2:	f7ef fdb9 	bl	8000618 <__aeabi_dmul>
 8010aa6:	e9cd 0100 	strd	r0, r1, [sp]
 8010aaa:	e7c4      	b.n	8010a36 <_dtoa_r+0x4e6>
 8010aac:	462a      	mov	r2, r5
 8010aae:	4633      	mov	r3, r6
 8010ab0:	f7ef fdb2 	bl	8000618 <__aeabi_dmul>
 8010ab4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010ab8:	eb0b 0507 	add.w	r5, fp, r7
 8010abc:	465e      	mov	r6, fp
 8010abe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010ac2:	f7f0 f859 	bl	8000b78 <__aeabi_d2iz>
 8010ac6:	4607      	mov	r7, r0
 8010ac8:	f7ef fd3c 	bl	8000544 <__aeabi_i2d>
 8010acc:	3730      	adds	r7, #48	; 0x30
 8010ace:	4602      	mov	r2, r0
 8010ad0:	460b      	mov	r3, r1
 8010ad2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010ad6:	f7ef fbe7 	bl	80002a8 <__aeabi_dsub>
 8010ada:	f806 7b01 	strb.w	r7, [r6], #1
 8010ade:	42ae      	cmp	r6, r5
 8010ae0:	e9cd 0100 	strd	r0, r1, [sp]
 8010ae4:	f04f 0200 	mov.w	r2, #0
 8010ae8:	d126      	bne.n	8010b38 <_dtoa_r+0x5e8>
 8010aea:	4b1c      	ldr	r3, [pc, #112]	; (8010b5c <_dtoa_r+0x60c>)
 8010aec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010af0:	f7ef fbdc 	bl	80002ac <__adddf3>
 8010af4:	4602      	mov	r2, r0
 8010af6:	460b      	mov	r3, r1
 8010af8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010afc:	f7f0 f81c 	bl	8000b38 <__aeabi_dcmpgt>
 8010b00:	2800      	cmp	r0, #0
 8010b02:	d174      	bne.n	8010bee <_dtoa_r+0x69e>
 8010b04:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010b08:	2000      	movs	r0, #0
 8010b0a:	4914      	ldr	r1, [pc, #80]	; (8010b5c <_dtoa_r+0x60c>)
 8010b0c:	f7ef fbcc 	bl	80002a8 <__aeabi_dsub>
 8010b10:	4602      	mov	r2, r0
 8010b12:	460b      	mov	r3, r1
 8010b14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010b18:	f7ef fff0 	bl	8000afc <__aeabi_dcmplt>
 8010b1c:	2800      	cmp	r0, #0
 8010b1e:	f43f af30 	beq.w	8010982 <_dtoa_r+0x432>
 8010b22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010b26:	2b30      	cmp	r3, #48	; 0x30
 8010b28:	f105 32ff 	add.w	r2, r5, #4294967295
 8010b2c:	d002      	beq.n	8010b34 <_dtoa_r+0x5e4>
 8010b2e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8010b32:	e04a      	b.n	8010bca <_dtoa_r+0x67a>
 8010b34:	4615      	mov	r5, r2
 8010b36:	e7f4      	b.n	8010b22 <_dtoa_r+0x5d2>
 8010b38:	4b05      	ldr	r3, [pc, #20]	; (8010b50 <_dtoa_r+0x600>)
 8010b3a:	f7ef fd6d 	bl	8000618 <__aeabi_dmul>
 8010b3e:	e9cd 0100 	strd	r0, r1, [sp]
 8010b42:	e7bc      	b.n	8010abe <_dtoa_r+0x56e>
 8010b44:	080142d0 	.word	0x080142d0
 8010b48:	080142a8 	.word	0x080142a8
 8010b4c:	3ff00000 	.word	0x3ff00000
 8010b50:	40240000 	.word	0x40240000
 8010b54:	401c0000 	.word	0x401c0000
 8010b58:	40140000 	.word	0x40140000
 8010b5c:	3fe00000 	.word	0x3fe00000
 8010b60:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010b64:	465d      	mov	r5, fp
 8010b66:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010b6a:	4630      	mov	r0, r6
 8010b6c:	4639      	mov	r1, r7
 8010b6e:	f7ef fe7d 	bl	800086c <__aeabi_ddiv>
 8010b72:	f7f0 f801 	bl	8000b78 <__aeabi_d2iz>
 8010b76:	4680      	mov	r8, r0
 8010b78:	f7ef fce4 	bl	8000544 <__aeabi_i2d>
 8010b7c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010b80:	f7ef fd4a 	bl	8000618 <__aeabi_dmul>
 8010b84:	4602      	mov	r2, r0
 8010b86:	460b      	mov	r3, r1
 8010b88:	4630      	mov	r0, r6
 8010b8a:	4639      	mov	r1, r7
 8010b8c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8010b90:	f7ef fb8a 	bl	80002a8 <__aeabi_dsub>
 8010b94:	f805 6b01 	strb.w	r6, [r5], #1
 8010b98:	eba5 060b 	sub.w	r6, r5, fp
 8010b9c:	45b1      	cmp	r9, r6
 8010b9e:	4602      	mov	r2, r0
 8010ba0:	460b      	mov	r3, r1
 8010ba2:	d139      	bne.n	8010c18 <_dtoa_r+0x6c8>
 8010ba4:	f7ef fb82 	bl	80002ac <__adddf3>
 8010ba8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010bac:	4606      	mov	r6, r0
 8010bae:	460f      	mov	r7, r1
 8010bb0:	f7ef ffc2 	bl	8000b38 <__aeabi_dcmpgt>
 8010bb4:	b9c8      	cbnz	r0, 8010bea <_dtoa_r+0x69a>
 8010bb6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010bba:	4630      	mov	r0, r6
 8010bbc:	4639      	mov	r1, r7
 8010bbe:	f7ef ff93 	bl	8000ae8 <__aeabi_dcmpeq>
 8010bc2:	b110      	cbz	r0, 8010bca <_dtoa_r+0x67a>
 8010bc4:	f018 0f01 	tst.w	r8, #1
 8010bc8:	d10f      	bne.n	8010bea <_dtoa_r+0x69a>
 8010bca:	9904      	ldr	r1, [sp, #16]
 8010bcc:	4620      	mov	r0, r4
 8010bce:	f000 fabb 	bl	8011148 <_Bfree>
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010bd6:	702b      	strb	r3, [r5, #0]
 8010bd8:	f10a 0301 	add.w	r3, sl, #1
 8010bdc:	6013      	str	r3, [r2, #0]
 8010bde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	f000 8241 	beq.w	8011068 <_dtoa_r+0xb18>
 8010be6:	601d      	str	r5, [r3, #0]
 8010be8:	e23e      	b.n	8011068 <_dtoa_r+0xb18>
 8010bea:	f8cd a020 	str.w	sl, [sp, #32]
 8010bee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8010bf2:	2a39      	cmp	r2, #57	; 0x39
 8010bf4:	f105 33ff 	add.w	r3, r5, #4294967295
 8010bf8:	d108      	bne.n	8010c0c <_dtoa_r+0x6bc>
 8010bfa:	459b      	cmp	fp, r3
 8010bfc:	d10a      	bne.n	8010c14 <_dtoa_r+0x6c4>
 8010bfe:	9b08      	ldr	r3, [sp, #32]
 8010c00:	3301      	adds	r3, #1
 8010c02:	9308      	str	r3, [sp, #32]
 8010c04:	2330      	movs	r3, #48	; 0x30
 8010c06:	f88b 3000 	strb.w	r3, [fp]
 8010c0a:	465b      	mov	r3, fp
 8010c0c:	781a      	ldrb	r2, [r3, #0]
 8010c0e:	3201      	adds	r2, #1
 8010c10:	701a      	strb	r2, [r3, #0]
 8010c12:	e78c      	b.n	8010b2e <_dtoa_r+0x5de>
 8010c14:	461d      	mov	r5, r3
 8010c16:	e7ea      	b.n	8010bee <_dtoa_r+0x69e>
 8010c18:	2200      	movs	r2, #0
 8010c1a:	4b9b      	ldr	r3, [pc, #620]	; (8010e88 <_dtoa_r+0x938>)
 8010c1c:	f7ef fcfc 	bl	8000618 <__aeabi_dmul>
 8010c20:	2200      	movs	r2, #0
 8010c22:	2300      	movs	r3, #0
 8010c24:	4606      	mov	r6, r0
 8010c26:	460f      	mov	r7, r1
 8010c28:	f7ef ff5e 	bl	8000ae8 <__aeabi_dcmpeq>
 8010c2c:	2800      	cmp	r0, #0
 8010c2e:	d09a      	beq.n	8010b66 <_dtoa_r+0x616>
 8010c30:	e7cb      	b.n	8010bca <_dtoa_r+0x67a>
 8010c32:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010c34:	2a00      	cmp	r2, #0
 8010c36:	f000 808b 	beq.w	8010d50 <_dtoa_r+0x800>
 8010c3a:	9a06      	ldr	r2, [sp, #24]
 8010c3c:	2a01      	cmp	r2, #1
 8010c3e:	dc6e      	bgt.n	8010d1e <_dtoa_r+0x7ce>
 8010c40:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010c42:	2a00      	cmp	r2, #0
 8010c44:	d067      	beq.n	8010d16 <_dtoa_r+0x7c6>
 8010c46:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010c4a:	9f07      	ldr	r7, [sp, #28]
 8010c4c:	9d05      	ldr	r5, [sp, #20]
 8010c4e:	9a05      	ldr	r2, [sp, #20]
 8010c50:	2101      	movs	r1, #1
 8010c52:	441a      	add	r2, r3
 8010c54:	4620      	mov	r0, r4
 8010c56:	9205      	str	r2, [sp, #20]
 8010c58:	4498      	add	r8, r3
 8010c5a:	f000 fb15 	bl	8011288 <__i2b>
 8010c5e:	4606      	mov	r6, r0
 8010c60:	2d00      	cmp	r5, #0
 8010c62:	dd0c      	ble.n	8010c7e <_dtoa_r+0x72e>
 8010c64:	f1b8 0f00 	cmp.w	r8, #0
 8010c68:	dd09      	ble.n	8010c7e <_dtoa_r+0x72e>
 8010c6a:	4545      	cmp	r5, r8
 8010c6c:	9a05      	ldr	r2, [sp, #20]
 8010c6e:	462b      	mov	r3, r5
 8010c70:	bfa8      	it	ge
 8010c72:	4643      	movge	r3, r8
 8010c74:	1ad2      	subs	r2, r2, r3
 8010c76:	9205      	str	r2, [sp, #20]
 8010c78:	1aed      	subs	r5, r5, r3
 8010c7a:	eba8 0803 	sub.w	r8, r8, r3
 8010c7e:	9b07      	ldr	r3, [sp, #28]
 8010c80:	b1eb      	cbz	r3, 8010cbe <_dtoa_r+0x76e>
 8010c82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d067      	beq.n	8010d58 <_dtoa_r+0x808>
 8010c88:	b18f      	cbz	r7, 8010cae <_dtoa_r+0x75e>
 8010c8a:	4631      	mov	r1, r6
 8010c8c:	463a      	mov	r2, r7
 8010c8e:	4620      	mov	r0, r4
 8010c90:	f000 fb9a 	bl	80113c8 <__pow5mult>
 8010c94:	9a04      	ldr	r2, [sp, #16]
 8010c96:	4601      	mov	r1, r0
 8010c98:	4606      	mov	r6, r0
 8010c9a:	4620      	mov	r0, r4
 8010c9c:	f000 fafd 	bl	801129a <__multiply>
 8010ca0:	9904      	ldr	r1, [sp, #16]
 8010ca2:	9008      	str	r0, [sp, #32]
 8010ca4:	4620      	mov	r0, r4
 8010ca6:	f000 fa4f 	bl	8011148 <_Bfree>
 8010caa:	9b08      	ldr	r3, [sp, #32]
 8010cac:	9304      	str	r3, [sp, #16]
 8010cae:	9b07      	ldr	r3, [sp, #28]
 8010cb0:	1bda      	subs	r2, r3, r7
 8010cb2:	d004      	beq.n	8010cbe <_dtoa_r+0x76e>
 8010cb4:	9904      	ldr	r1, [sp, #16]
 8010cb6:	4620      	mov	r0, r4
 8010cb8:	f000 fb86 	bl	80113c8 <__pow5mult>
 8010cbc:	9004      	str	r0, [sp, #16]
 8010cbe:	2101      	movs	r1, #1
 8010cc0:	4620      	mov	r0, r4
 8010cc2:	f000 fae1 	bl	8011288 <__i2b>
 8010cc6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010cc8:	4607      	mov	r7, r0
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	f000 81d0 	beq.w	8011070 <_dtoa_r+0xb20>
 8010cd0:	461a      	mov	r2, r3
 8010cd2:	4601      	mov	r1, r0
 8010cd4:	4620      	mov	r0, r4
 8010cd6:	f000 fb77 	bl	80113c8 <__pow5mult>
 8010cda:	9b06      	ldr	r3, [sp, #24]
 8010cdc:	2b01      	cmp	r3, #1
 8010cde:	4607      	mov	r7, r0
 8010ce0:	dc40      	bgt.n	8010d64 <_dtoa_r+0x814>
 8010ce2:	9b00      	ldr	r3, [sp, #0]
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d139      	bne.n	8010d5c <_dtoa_r+0x80c>
 8010ce8:	9b01      	ldr	r3, [sp, #4]
 8010cea:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010cee:	2b00      	cmp	r3, #0
 8010cf0:	d136      	bne.n	8010d60 <_dtoa_r+0x810>
 8010cf2:	9b01      	ldr	r3, [sp, #4]
 8010cf4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010cf8:	0d1b      	lsrs	r3, r3, #20
 8010cfa:	051b      	lsls	r3, r3, #20
 8010cfc:	b12b      	cbz	r3, 8010d0a <_dtoa_r+0x7ba>
 8010cfe:	9b05      	ldr	r3, [sp, #20]
 8010d00:	3301      	adds	r3, #1
 8010d02:	9305      	str	r3, [sp, #20]
 8010d04:	f108 0801 	add.w	r8, r8, #1
 8010d08:	2301      	movs	r3, #1
 8010d0a:	9307      	str	r3, [sp, #28]
 8010d0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d12a      	bne.n	8010d68 <_dtoa_r+0x818>
 8010d12:	2001      	movs	r0, #1
 8010d14:	e030      	b.n	8010d78 <_dtoa_r+0x828>
 8010d16:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010d18:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010d1c:	e795      	b.n	8010c4a <_dtoa_r+0x6fa>
 8010d1e:	9b07      	ldr	r3, [sp, #28]
 8010d20:	f109 37ff 	add.w	r7, r9, #4294967295
 8010d24:	42bb      	cmp	r3, r7
 8010d26:	bfbf      	itttt	lt
 8010d28:	9b07      	ldrlt	r3, [sp, #28]
 8010d2a:	9707      	strlt	r7, [sp, #28]
 8010d2c:	1afa      	sublt	r2, r7, r3
 8010d2e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8010d30:	bfbb      	ittet	lt
 8010d32:	189b      	addlt	r3, r3, r2
 8010d34:	930e      	strlt	r3, [sp, #56]	; 0x38
 8010d36:	1bdf      	subge	r7, r3, r7
 8010d38:	2700      	movlt	r7, #0
 8010d3a:	f1b9 0f00 	cmp.w	r9, #0
 8010d3e:	bfb5      	itete	lt
 8010d40:	9b05      	ldrlt	r3, [sp, #20]
 8010d42:	9d05      	ldrge	r5, [sp, #20]
 8010d44:	eba3 0509 	sublt.w	r5, r3, r9
 8010d48:	464b      	movge	r3, r9
 8010d4a:	bfb8      	it	lt
 8010d4c:	2300      	movlt	r3, #0
 8010d4e:	e77e      	b.n	8010c4e <_dtoa_r+0x6fe>
 8010d50:	9f07      	ldr	r7, [sp, #28]
 8010d52:	9d05      	ldr	r5, [sp, #20]
 8010d54:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8010d56:	e783      	b.n	8010c60 <_dtoa_r+0x710>
 8010d58:	9a07      	ldr	r2, [sp, #28]
 8010d5a:	e7ab      	b.n	8010cb4 <_dtoa_r+0x764>
 8010d5c:	2300      	movs	r3, #0
 8010d5e:	e7d4      	b.n	8010d0a <_dtoa_r+0x7ba>
 8010d60:	9b00      	ldr	r3, [sp, #0]
 8010d62:	e7d2      	b.n	8010d0a <_dtoa_r+0x7ba>
 8010d64:	2300      	movs	r3, #0
 8010d66:	9307      	str	r3, [sp, #28]
 8010d68:	693b      	ldr	r3, [r7, #16]
 8010d6a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8010d6e:	6918      	ldr	r0, [r3, #16]
 8010d70:	f000 fa3c 	bl	80111ec <__hi0bits>
 8010d74:	f1c0 0020 	rsb	r0, r0, #32
 8010d78:	4440      	add	r0, r8
 8010d7a:	f010 001f 	ands.w	r0, r0, #31
 8010d7e:	d047      	beq.n	8010e10 <_dtoa_r+0x8c0>
 8010d80:	f1c0 0320 	rsb	r3, r0, #32
 8010d84:	2b04      	cmp	r3, #4
 8010d86:	dd3b      	ble.n	8010e00 <_dtoa_r+0x8b0>
 8010d88:	9b05      	ldr	r3, [sp, #20]
 8010d8a:	f1c0 001c 	rsb	r0, r0, #28
 8010d8e:	4403      	add	r3, r0
 8010d90:	9305      	str	r3, [sp, #20]
 8010d92:	4405      	add	r5, r0
 8010d94:	4480      	add	r8, r0
 8010d96:	9b05      	ldr	r3, [sp, #20]
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	dd05      	ble.n	8010da8 <_dtoa_r+0x858>
 8010d9c:	461a      	mov	r2, r3
 8010d9e:	9904      	ldr	r1, [sp, #16]
 8010da0:	4620      	mov	r0, r4
 8010da2:	f000 fb5f 	bl	8011464 <__lshift>
 8010da6:	9004      	str	r0, [sp, #16]
 8010da8:	f1b8 0f00 	cmp.w	r8, #0
 8010dac:	dd05      	ble.n	8010dba <_dtoa_r+0x86a>
 8010dae:	4639      	mov	r1, r7
 8010db0:	4642      	mov	r2, r8
 8010db2:	4620      	mov	r0, r4
 8010db4:	f000 fb56 	bl	8011464 <__lshift>
 8010db8:	4607      	mov	r7, r0
 8010dba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010dbc:	b353      	cbz	r3, 8010e14 <_dtoa_r+0x8c4>
 8010dbe:	4639      	mov	r1, r7
 8010dc0:	9804      	ldr	r0, [sp, #16]
 8010dc2:	f000 fba3 	bl	801150c <__mcmp>
 8010dc6:	2800      	cmp	r0, #0
 8010dc8:	da24      	bge.n	8010e14 <_dtoa_r+0x8c4>
 8010dca:	2300      	movs	r3, #0
 8010dcc:	220a      	movs	r2, #10
 8010dce:	9904      	ldr	r1, [sp, #16]
 8010dd0:	4620      	mov	r0, r4
 8010dd2:	f000 f9d0 	bl	8011176 <__multadd>
 8010dd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010dd8:	9004      	str	r0, [sp, #16]
 8010dda:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010dde:	2b00      	cmp	r3, #0
 8010de0:	f000 814d 	beq.w	801107e <_dtoa_r+0xb2e>
 8010de4:	2300      	movs	r3, #0
 8010de6:	4631      	mov	r1, r6
 8010de8:	220a      	movs	r2, #10
 8010dea:	4620      	mov	r0, r4
 8010dec:	f000 f9c3 	bl	8011176 <__multadd>
 8010df0:	9b02      	ldr	r3, [sp, #8]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	4606      	mov	r6, r0
 8010df6:	dc4f      	bgt.n	8010e98 <_dtoa_r+0x948>
 8010df8:	9b06      	ldr	r3, [sp, #24]
 8010dfa:	2b02      	cmp	r3, #2
 8010dfc:	dd4c      	ble.n	8010e98 <_dtoa_r+0x948>
 8010dfe:	e011      	b.n	8010e24 <_dtoa_r+0x8d4>
 8010e00:	d0c9      	beq.n	8010d96 <_dtoa_r+0x846>
 8010e02:	9a05      	ldr	r2, [sp, #20]
 8010e04:	331c      	adds	r3, #28
 8010e06:	441a      	add	r2, r3
 8010e08:	9205      	str	r2, [sp, #20]
 8010e0a:	441d      	add	r5, r3
 8010e0c:	4498      	add	r8, r3
 8010e0e:	e7c2      	b.n	8010d96 <_dtoa_r+0x846>
 8010e10:	4603      	mov	r3, r0
 8010e12:	e7f6      	b.n	8010e02 <_dtoa_r+0x8b2>
 8010e14:	f1b9 0f00 	cmp.w	r9, #0
 8010e18:	dc38      	bgt.n	8010e8c <_dtoa_r+0x93c>
 8010e1a:	9b06      	ldr	r3, [sp, #24]
 8010e1c:	2b02      	cmp	r3, #2
 8010e1e:	dd35      	ble.n	8010e8c <_dtoa_r+0x93c>
 8010e20:	f8cd 9008 	str.w	r9, [sp, #8]
 8010e24:	9b02      	ldr	r3, [sp, #8]
 8010e26:	b963      	cbnz	r3, 8010e42 <_dtoa_r+0x8f2>
 8010e28:	4639      	mov	r1, r7
 8010e2a:	2205      	movs	r2, #5
 8010e2c:	4620      	mov	r0, r4
 8010e2e:	f000 f9a2 	bl	8011176 <__multadd>
 8010e32:	4601      	mov	r1, r0
 8010e34:	4607      	mov	r7, r0
 8010e36:	9804      	ldr	r0, [sp, #16]
 8010e38:	f000 fb68 	bl	801150c <__mcmp>
 8010e3c:	2800      	cmp	r0, #0
 8010e3e:	f73f adcc 	bgt.w	80109da <_dtoa_r+0x48a>
 8010e42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e44:	465d      	mov	r5, fp
 8010e46:	ea6f 0a03 	mvn.w	sl, r3
 8010e4a:	f04f 0900 	mov.w	r9, #0
 8010e4e:	4639      	mov	r1, r7
 8010e50:	4620      	mov	r0, r4
 8010e52:	f000 f979 	bl	8011148 <_Bfree>
 8010e56:	2e00      	cmp	r6, #0
 8010e58:	f43f aeb7 	beq.w	8010bca <_dtoa_r+0x67a>
 8010e5c:	f1b9 0f00 	cmp.w	r9, #0
 8010e60:	d005      	beq.n	8010e6e <_dtoa_r+0x91e>
 8010e62:	45b1      	cmp	r9, r6
 8010e64:	d003      	beq.n	8010e6e <_dtoa_r+0x91e>
 8010e66:	4649      	mov	r1, r9
 8010e68:	4620      	mov	r0, r4
 8010e6a:	f000 f96d 	bl	8011148 <_Bfree>
 8010e6e:	4631      	mov	r1, r6
 8010e70:	4620      	mov	r0, r4
 8010e72:	f000 f969 	bl	8011148 <_Bfree>
 8010e76:	e6a8      	b.n	8010bca <_dtoa_r+0x67a>
 8010e78:	2700      	movs	r7, #0
 8010e7a:	463e      	mov	r6, r7
 8010e7c:	e7e1      	b.n	8010e42 <_dtoa_r+0x8f2>
 8010e7e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8010e82:	463e      	mov	r6, r7
 8010e84:	e5a9      	b.n	80109da <_dtoa_r+0x48a>
 8010e86:	bf00      	nop
 8010e88:	40240000 	.word	0x40240000
 8010e8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010e8e:	f8cd 9008 	str.w	r9, [sp, #8]
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	f000 80fa 	beq.w	801108c <_dtoa_r+0xb3c>
 8010e98:	2d00      	cmp	r5, #0
 8010e9a:	dd05      	ble.n	8010ea8 <_dtoa_r+0x958>
 8010e9c:	4631      	mov	r1, r6
 8010e9e:	462a      	mov	r2, r5
 8010ea0:	4620      	mov	r0, r4
 8010ea2:	f000 fadf 	bl	8011464 <__lshift>
 8010ea6:	4606      	mov	r6, r0
 8010ea8:	9b07      	ldr	r3, [sp, #28]
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d04c      	beq.n	8010f48 <_dtoa_r+0x9f8>
 8010eae:	6871      	ldr	r1, [r6, #4]
 8010eb0:	4620      	mov	r0, r4
 8010eb2:	f000 f915 	bl	80110e0 <_Balloc>
 8010eb6:	6932      	ldr	r2, [r6, #16]
 8010eb8:	3202      	adds	r2, #2
 8010eba:	4605      	mov	r5, r0
 8010ebc:	0092      	lsls	r2, r2, #2
 8010ebe:	f106 010c 	add.w	r1, r6, #12
 8010ec2:	300c      	adds	r0, #12
 8010ec4:	f7fe fd70 	bl	800f9a8 <memcpy>
 8010ec8:	2201      	movs	r2, #1
 8010eca:	4629      	mov	r1, r5
 8010ecc:	4620      	mov	r0, r4
 8010ece:	f000 fac9 	bl	8011464 <__lshift>
 8010ed2:	9b00      	ldr	r3, [sp, #0]
 8010ed4:	f8cd b014 	str.w	fp, [sp, #20]
 8010ed8:	f003 0301 	and.w	r3, r3, #1
 8010edc:	46b1      	mov	r9, r6
 8010ede:	9307      	str	r3, [sp, #28]
 8010ee0:	4606      	mov	r6, r0
 8010ee2:	4639      	mov	r1, r7
 8010ee4:	9804      	ldr	r0, [sp, #16]
 8010ee6:	f7ff faa7 	bl	8010438 <quorem>
 8010eea:	4649      	mov	r1, r9
 8010eec:	4605      	mov	r5, r0
 8010eee:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8010ef2:	9804      	ldr	r0, [sp, #16]
 8010ef4:	f000 fb0a 	bl	801150c <__mcmp>
 8010ef8:	4632      	mov	r2, r6
 8010efa:	9000      	str	r0, [sp, #0]
 8010efc:	4639      	mov	r1, r7
 8010efe:	4620      	mov	r0, r4
 8010f00:	f000 fb1e 	bl	8011540 <__mdiff>
 8010f04:	68c3      	ldr	r3, [r0, #12]
 8010f06:	4602      	mov	r2, r0
 8010f08:	bb03      	cbnz	r3, 8010f4c <_dtoa_r+0x9fc>
 8010f0a:	4601      	mov	r1, r0
 8010f0c:	9008      	str	r0, [sp, #32]
 8010f0e:	9804      	ldr	r0, [sp, #16]
 8010f10:	f000 fafc 	bl	801150c <__mcmp>
 8010f14:	9a08      	ldr	r2, [sp, #32]
 8010f16:	4603      	mov	r3, r0
 8010f18:	4611      	mov	r1, r2
 8010f1a:	4620      	mov	r0, r4
 8010f1c:	9308      	str	r3, [sp, #32]
 8010f1e:	f000 f913 	bl	8011148 <_Bfree>
 8010f22:	9b08      	ldr	r3, [sp, #32]
 8010f24:	b9a3      	cbnz	r3, 8010f50 <_dtoa_r+0xa00>
 8010f26:	9a06      	ldr	r2, [sp, #24]
 8010f28:	b992      	cbnz	r2, 8010f50 <_dtoa_r+0xa00>
 8010f2a:	9a07      	ldr	r2, [sp, #28]
 8010f2c:	b982      	cbnz	r2, 8010f50 <_dtoa_r+0xa00>
 8010f2e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010f32:	d029      	beq.n	8010f88 <_dtoa_r+0xa38>
 8010f34:	9b00      	ldr	r3, [sp, #0]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	dd01      	ble.n	8010f3e <_dtoa_r+0x9ee>
 8010f3a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8010f3e:	9b05      	ldr	r3, [sp, #20]
 8010f40:	1c5d      	adds	r5, r3, #1
 8010f42:	f883 8000 	strb.w	r8, [r3]
 8010f46:	e782      	b.n	8010e4e <_dtoa_r+0x8fe>
 8010f48:	4630      	mov	r0, r6
 8010f4a:	e7c2      	b.n	8010ed2 <_dtoa_r+0x982>
 8010f4c:	2301      	movs	r3, #1
 8010f4e:	e7e3      	b.n	8010f18 <_dtoa_r+0x9c8>
 8010f50:	9a00      	ldr	r2, [sp, #0]
 8010f52:	2a00      	cmp	r2, #0
 8010f54:	db04      	blt.n	8010f60 <_dtoa_r+0xa10>
 8010f56:	d125      	bne.n	8010fa4 <_dtoa_r+0xa54>
 8010f58:	9a06      	ldr	r2, [sp, #24]
 8010f5a:	bb1a      	cbnz	r2, 8010fa4 <_dtoa_r+0xa54>
 8010f5c:	9a07      	ldr	r2, [sp, #28]
 8010f5e:	bb0a      	cbnz	r2, 8010fa4 <_dtoa_r+0xa54>
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	ddec      	ble.n	8010f3e <_dtoa_r+0x9ee>
 8010f64:	2201      	movs	r2, #1
 8010f66:	9904      	ldr	r1, [sp, #16]
 8010f68:	4620      	mov	r0, r4
 8010f6a:	f000 fa7b 	bl	8011464 <__lshift>
 8010f6e:	4639      	mov	r1, r7
 8010f70:	9004      	str	r0, [sp, #16]
 8010f72:	f000 facb 	bl	801150c <__mcmp>
 8010f76:	2800      	cmp	r0, #0
 8010f78:	dc03      	bgt.n	8010f82 <_dtoa_r+0xa32>
 8010f7a:	d1e0      	bne.n	8010f3e <_dtoa_r+0x9ee>
 8010f7c:	f018 0f01 	tst.w	r8, #1
 8010f80:	d0dd      	beq.n	8010f3e <_dtoa_r+0x9ee>
 8010f82:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010f86:	d1d8      	bne.n	8010f3a <_dtoa_r+0x9ea>
 8010f88:	9b05      	ldr	r3, [sp, #20]
 8010f8a:	9a05      	ldr	r2, [sp, #20]
 8010f8c:	1c5d      	adds	r5, r3, #1
 8010f8e:	2339      	movs	r3, #57	; 0x39
 8010f90:	7013      	strb	r3, [r2, #0]
 8010f92:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010f96:	2b39      	cmp	r3, #57	; 0x39
 8010f98:	f105 32ff 	add.w	r2, r5, #4294967295
 8010f9c:	d04f      	beq.n	801103e <_dtoa_r+0xaee>
 8010f9e:	3301      	adds	r3, #1
 8010fa0:	7013      	strb	r3, [r2, #0]
 8010fa2:	e754      	b.n	8010e4e <_dtoa_r+0x8fe>
 8010fa4:	9a05      	ldr	r2, [sp, #20]
 8010fa6:	2b00      	cmp	r3, #0
 8010fa8:	f102 0501 	add.w	r5, r2, #1
 8010fac:	dd06      	ble.n	8010fbc <_dtoa_r+0xa6c>
 8010fae:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010fb2:	d0e9      	beq.n	8010f88 <_dtoa_r+0xa38>
 8010fb4:	f108 0801 	add.w	r8, r8, #1
 8010fb8:	9b05      	ldr	r3, [sp, #20]
 8010fba:	e7c2      	b.n	8010f42 <_dtoa_r+0x9f2>
 8010fbc:	9a02      	ldr	r2, [sp, #8]
 8010fbe:	f805 8c01 	strb.w	r8, [r5, #-1]
 8010fc2:	eba5 030b 	sub.w	r3, r5, fp
 8010fc6:	4293      	cmp	r3, r2
 8010fc8:	d021      	beq.n	801100e <_dtoa_r+0xabe>
 8010fca:	2300      	movs	r3, #0
 8010fcc:	220a      	movs	r2, #10
 8010fce:	9904      	ldr	r1, [sp, #16]
 8010fd0:	4620      	mov	r0, r4
 8010fd2:	f000 f8d0 	bl	8011176 <__multadd>
 8010fd6:	45b1      	cmp	r9, r6
 8010fd8:	9004      	str	r0, [sp, #16]
 8010fda:	f04f 0300 	mov.w	r3, #0
 8010fde:	f04f 020a 	mov.w	r2, #10
 8010fe2:	4649      	mov	r1, r9
 8010fe4:	4620      	mov	r0, r4
 8010fe6:	d105      	bne.n	8010ff4 <_dtoa_r+0xaa4>
 8010fe8:	f000 f8c5 	bl	8011176 <__multadd>
 8010fec:	4681      	mov	r9, r0
 8010fee:	4606      	mov	r6, r0
 8010ff0:	9505      	str	r5, [sp, #20]
 8010ff2:	e776      	b.n	8010ee2 <_dtoa_r+0x992>
 8010ff4:	f000 f8bf 	bl	8011176 <__multadd>
 8010ff8:	4631      	mov	r1, r6
 8010ffa:	4681      	mov	r9, r0
 8010ffc:	2300      	movs	r3, #0
 8010ffe:	220a      	movs	r2, #10
 8011000:	4620      	mov	r0, r4
 8011002:	f000 f8b8 	bl	8011176 <__multadd>
 8011006:	4606      	mov	r6, r0
 8011008:	e7f2      	b.n	8010ff0 <_dtoa_r+0xaa0>
 801100a:	f04f 0900 	mov.w	r9, #0
 801100e:	2201      	movs	r2, #1
 8011010:	9904      	ldr	r1, [sp, #16]
 8011012:	4620      	mov	r0, r4
 8011014:	f000 fa26 	bl	8011464 <__lshift>
 8011018:	4639      	mov	r1, r7
 801101a:	9004      	str	r0, [sp, #16]
 801101c:	f000 fa76 	bl	801150c <__mcmp>
 8011020:	2800      	cmp	r0, #0
 8011022:	dcb6      	bgt.n	8010f92 <_dtoa_r+0xa42>
 8011024:	d102      	bne.n	801102c <_dtoa_r+0xadc>
 8011026:	f018 0f01 	tst.w	r8, #1
 801102a:	d1b2      	bne.n	8010f92 <_dtoa_r+0xa42>
 801102c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8011030:	2b30      	cmp	r3, #48	; 0x30
 8011032:	f105 32ff 	add.w	r2, r5, #4294967295
 8011036:	f47f af0a 	bne.w	8010e4e <_dtoa_r+0x8fe>
 801103a:	4615      	mov	r5, r2
 801103c:	e7f6      	b.n	801102c <_dtoa_r+0xadc>
 801103e:	4593      	cmp	fp, r2
 8011040:	d105      	bne.n	801104e <_dtoa_r+0xafe>
 8011042:	2331      	movs	r3, #49	; 0x31
 8011044:	f10a 0a01 	add.w	sl, sl, #1
 8011048:	f88b 3000 	strb.w	r3, [fp]
 801104c:	e6ff      	b.n	8010e4e <_dtoa_r+0x8fe>
 801104e:	4615      	mov	r5, r2
 8011050:	e79f      	b.n	8010f92 <_dtoa_r+0xa42>
 8011052:	f8df b064 	ldr.w	fp, [pc, #100]	; 80110b8 <_dtoa_r+0xb68>
 8011056:	e007      	b.n	8011068 <_dtoa_r+0xb18>
 8011058:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801105a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80110bc <_dtoa_r+0xb6c>
 801105e:	b11b      	cbz	r3, 8011068 <_dtoa_r+0xb18>
 8011060:	f10b 0308 	add.w	r3, fp, #8
 8011064:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011066:	6013      	str	r3, [r2, #0]
 8011068:	4658      	mov	r0, fp
 801106a:	b017      	add	sp, #92	; 0x5c
 801106c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011070:	9b06      	ldr	r3, [sp, #24]
 8011072:	2b01      	cmp	r3, #1
 8011074:	f77f ae35 	ble.w	8010ce2 <_dtoa_r+0x792>
 8011078:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801107a:	9307      	str	r3, [sp, #28]
 801107c:	e649      	b.n	8010d12 <_dtoa_r+0x7c2>
 801107e:	9b02      	ldr	r3, [sp, #8]
 8011080:	2b00      	cmp	r3, #0
 8011082:	dc03      	bgt.n	801108c <_dtoa_r+0xb3c>
 8011084:	9b06      	ldr	r3, [sp, #24]
 8011086:	2b02      	cmp	r3, #2
 8011088:	f73f aecc 	bgt.w	8010e24 <_dtoa_r+0x8d4>
 801108c:	465d      	mov	r5, fp
 801108e:	4639      	mov	r1, r7
 8011090:	9804      	ldr	r0, [sp, #16]
 8011092:	f7ff f9d1 	bl	8010438 <quorem>
 8011096:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801109a:	f805 8b01 	strb.w	r8, [r5], #1
 801109e:	9a02      	ldr	r2, [sp, #8]
 80110a0:	eba5 030b 	sub.w	r3, r5, fp
 80110a4:	429a      	cmp	r2, r3
 80110a6:	ddb0      	ble.n	801100a <_dtoa_r+0xaba>
 80110a8:	2300      	movs	r3, #0
 80110aa:	220a      	movs	r2, #10
 80110ac:	9904      	ldr	r1, [sp, #16]
 80110ae:	4620      	mov	r0, r4
 80110b0:	f000 f861 	bl	8011176 <__multadd>
 80110b4:	9004      	str	r0, [sp, #16]
 80110b6:	e7ea      	b.n	801108e <_dtoa_r+0xb3e>
 80110b8:	08014270 	.word	0x08014270
 80110bc:	08014294 	.word	0x08014294

080110c0 <_localeconv_r>:
 80110c0:	4b04      	ldr	r3, [pc, #16]	; (80110d4 <_localeconv_r+0x14>)
 80110c2:	681b      	ldr	r3, [r3, #0]
 80110c4:	6a18      	ldr	r0, [r3, #32]
 80110c6:	4b04      	ldr	r3, [pc, #16]	; (80110d8 <_localeconv_r+0x18>)
 80110c8:	2800      	cmp	r0, #0
 80110ca:	bf08      	it	eq
 80110cc:	4618      	moveq	r0, r3
 80110ce:	30f0      	adds	r0, #240	; 0xf0
 80110d0:	4770      	bx	lr
 80110d2:	bf00      	nop
 80110d4:	20000084 	.word	0x20000084
 80110d8:	200000e8 	.word	0x200000e8

080110dc <__malloc_lock>:
 80110dc:	4770      	bx	lr

080110de <__malloc_unlock>:
 80110de:	4770      	bx	lr

080110e0 <_Balloc>:
 80110e0:	b570      	push	{r4, r5, r6, lr}
 80110e2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80110e4:	4604      	mov	r4, r0
 80110e6:	460e      	mov	r6, r1
 80110e8:	b93d      	cbnz	r5, 80110fa <_Balloc+0x1a>
 80110ea:	2010      	movs	r0, #16
 80110ec:	f7fe fc4c 	bl	800f988 <malloc>
 80110f0:	6260      	str	r0, [r4, #36]	; 0x24
 80110f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80110f6:	6005      	str	r5, [r0, #0]
 80110f8:	60c5      	str	r5, [r0, #12]
 80110fa:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80110fc:	68eb      	ldr	r3, [r5, #12]
 80110fe:	b183      	cbz	r3, 8011122 <_Balloc+0x42>
 8011100:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011102:	68db      	ldr	r3, [r3, #12]
 8011104:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011108:	b9b8      	cbnz	r0, 801113a <_Balloc+0x5a>
 801110a:	2101      	movs	r1, #1
 801110c:	fa01 f506 	lsl.w	r5, r1, r6
 8011110:	1d6a      	adds	r2, r5, #5
 8011112:	0092      	lsls	r2, r2, #2
 8011114:	4620      	mov	r0, r4
 8011116:	f000 fabf 	bl	8011698 <_calloc_r>
 801111a:	b160      	cbz	r0, 8011136 <_Balloc+0x56>
 801111c:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8011120:	e00e      	b.n	8011140 <_Balloc+0x60>
 8011122:	2221      	movs	r2, #33	; 0x21
 8011124:	2104      	movs	r1, #4
 8011126:	4620      	mov	r0, r4
 8011128:	f000 fab6 	bl	8011698 <_calloc_r>
 801112c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801112e:	60e8      	str	r0, [r5, #12]
 8011130:	68db      	ldr	r3, [r3, #12]
 8011132:	2b00      	cmp	r3, #0
 8011134:	d1e4      	bne.n	8011100 <_Balloc+0x20>
 8011136:	2000      	movs	r0, #0
 8011138:	bd70      	pop	{r4, r5, r6, pc}
 801113a:	6802      	ldr	r2, [r0, #0]
 801113c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8011140:	2300      	movs	r3, #0
 8011142:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011146:	e7f7      	b.n	8011138 <_Balloc+0x58>

08011148 <_Bfree>:
 8011148:	b570      	push	{r4, r5, r6, lr}
 801114a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801114c:	4606      	mov	r6, r0
 801114e:	460d      	mov	r5, r1
 8011150:	b93c      	cbnz	r4, 8011162 <_Bfree+0x1a>
 8011152:	2010      	movs	r0, #16
 8011154:	f7fe fc18 	bl	800f988 <malloc>
 8011158:	6270      	str	r0, [r6, #36]	; 0x24
 801115a:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801115e:	6004      	str	r4, [r0, #0]
 8011160:	60c4      	str	r4, [r0, #12]
 8011162:	b13d      	cbz	r5, 8011174 <_Bfree+0x2c>
 8011164:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8011166:	686a      	ldr	r2, [r5, #4]
 8011168:	68db      	ldr	r3, [r3, #12]
 801116a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801116e:	6029      	str	r1, [r5, #0]
 8011170:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8011174:	bd70      	pop	{r4, r5, r6, pc}

08011176 <__multadd>:
 8011176:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801117a:	690d      	ldr	r5, [r1, #16]
 801117c:	461f      	mov	r7, r3
 801117e:	4606      	mov	r6, r0
 8011180:	460c      	mov	r4, r1
 8011182:	f101 0c14 	add.w	ip, r1, #20
 8011186:	2300      	movs	r3, #0
 8011188:	f8dc 0000 	ldr.w	r0, [ip]
 801118c:	b281      	uxth	r1, r0
 801118e:	fb02 7101 	mla	r1, r2, r1, r7
 8011192:	0c0f      	lsrs	r7, r1, #16
 8011194:	0c00      	lsrs	r0, r0, #16
 8011196:	fb02 7000 	mla	r0, r2, r0, r7
 801119a:	b289      	uxth	r1, r1
 801119c:	3301      	adds	r3, #1
 801119e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80111a2:	429d      	cmp	r5, r3
 80111a4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80111a8:	f84c 1b04 	str.w	r1, [ip], #4
 80111ac:	dcec      	bgt.n	8011188 <__multadd+0x12>
 80111ae:	b1d7      	cbz	r7, 80111e6 <__multadd+0x70>
 80111b0:	68a3      	ldr	r3, [r4, #8]
 80111b2:	42ab      	cmp	r3, r5
 80111b4:	dc12      	bgt.n	80111dc <__multadd+0x66>
 80111b6:	6861      	ldr	r1, [r4, #4]
 80111b8:	4630      	mov	r0, r6
 80111ba:	3101      	adds	r1, #1
 80111bc:	f7ff ff90 	bl	80110e0 <_Balloc>
 80111c0:	6922      	ldr	r2, [r4, #16]
 80111c2:	3202      	adds	r2, #2
 80111c4:	f104 010c 	add.w	r1, r4, #12
 80111c8:	4680      	mov	r8, r0
 80111ca:	0092      	lsls	r2, r2, #2
 80111cc:	300c      	adds	r0, #12
 80111ce:	f7fe fbeb 	bl	800f9a8 <memcpy>
 80111d2:	4621      	mov	r1, r4
 80111d4:	4630      	mov	r0, r6
 80111d6:	f7ff ffb7 	bl	8011148 <_Bfree>
 80111da:	4644      	mov	r4, r8
 80111dc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80111e0:	3501      	adds	r5, #1
 80111e2:	615f      	str	r7, [r3, #20]
 80111e4:	6125      	str	r5, [r4, #16]
 80111e6:	4620      	mov	r0, r4
 80111e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080111ec <__hi0bits>:
 80111ec:	0c02      	lsrs	r2, r0, #16
 80111ee:	0412      	lsls	r2, r2, #16
 80111f0:	4603      	mov	r3, r0
 80111f2:	b9b2      	cbnz	r2, 8011222 <__hi0bits+0x36>
 80111f4:	0403      	lsls	r3, r0, #16
 80111f6:	2010      	movs	r0, #16
 80111f8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80111fc:	bf04      	itt	eq
 80111fe:	021b      	lsleq	r3, r3, #8
 8011200:	3008      	addeq	r0, #8
 8011202:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8011206:	bf04      	itt	eq
 8011208:	011b      	lsleq	r3, r3, #4
 801120a:	3004      	addeq	r0, #4
 801120c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8011210:	bf04      	itt	eq
 8011212:	009b      	lsleq	r3, r3, #2
 8011214:	3002      	addeq	r0, #2
 8011216:	2b00      	cmp	r3, #0
 8011218:	db06      	blt.n	8011228 <__hi0bits+0x3c>
 801121a:	005b      	lsls	r3, r3, #1
 801121c:	d503      	bpl.n	8011226 <__hi0bits+0x3a>
 801121e:	3001      	adds	r0, #1
 8011220:	4770      	bx	lr
 8011222:	2000      	movs	r0, #0
 8011224:	e7e8      	b.n	80111f8 <__hi0bits+0xc>
 8011226:	2020      	movs	r0, #32
 8011228:	4770      	bx	lr

0801122a <__lo0bits>:
 801122a:	6803      	ldr	r3, [r0, #0]
 801122c:	f013 0207 	ands.w	r2, r3, #7
 8011230:	4601      	mov	r1, r0
 8011232:	d00b      	beq.n	801124c <__lo0bits+0x22>
 8011234:	07da      	lsls	r2, r3, #31
 8011236:	d423      	bmi.n	8011280 <__lo0bits+0x56>
 8011238:	0798      	lsls	r0, r3, #30
 801123a:	bf49      	itett	mi
 801123c:	085b      	lsrmi	r3, r3, #1
 801123e:	089b      	lsrpl	r3, r3, #2
 8011240:	2001      	movmi	r0, #1
 8011242:	600b      	strmi	r3, [r1, #0]
 8011244:	bf5c      	itt	pl
 8011246:	600b      	strpl	r3, [r1, #0]
 8011248:	2002      	movpl	r0, #2
 801124a:	4770      	bx	lr
 801124c:	b298      	uxth	r0, r3
 801124e:	b9a8      	cbnz	r0, 801127c <__lo0bits+0x52>
 8011250:	0c1b      	lsrs	r3, r3, #16
 8011252:	2010      	movs	r0, #16
 8011254:	f013 0fff 	tst.w	r3, #255	; 0xff
 8011258:	bf04      	itt	eq
 801125a:	0a1b      	lsreq	r3, r3, #8
 801125c:	3008      	addeq	r0, #8
 801125e:	071a      	lsls	r2, r3, #28
 8011260:	bf04      	itt	eq
 8011262:	091b      	lsreq	r3, r3, #4
 8011264:	3004      	addeq	r0, #4
 8011266:	079a      	lsls	r2, r3, #30
 8011268:	bf04      	itt	eq
 801126a:	089b      	lsreq	r3, r3, #2
 801126c:	3002      	addeq	r0, #2
 801126e:	07da      	lsls	r2, r3, #31
 8011270:	d402      	bmi.n	8011278 <__lo0bits+0x4e>
 8011272:	085b      	lsrs	r3, r3, #1
 8011274:	d006      	beq.n	8011284 <__lo0bits+0x5a>
 8011276:	3001      	adds	r0, #1
 8011278:	600b      	str	r3, [r1, #0]
 801127a:	4770      	bx	lr
 801127c:	4610      	mov	r0, r2
 801127e:	e7e9      	b.n	8011254 <__lo0bits+0x2a>
 8011280:	2000      	movs	r0, #0
 8011282:	4770      	bx	lr
 8011284:	2020      	movs	r0, #32
 8011286:	4770      	bx	lr

08011288 <__i2b>:
 8011288:	b510      	push	{r4, lr}
 801128a:	460c      	mov	r4, r1
 801128c:	2101      	movs	r1, #1
 801128e:	f7ff ff27 	bl	80110e0 <_Balloc>
 8011292:	2201      	movs	r2, #1
 8011294:	6144      	str	r4, [r0, #20]
 8011296:	6102      	str	r2, [r0, #16]
 8011298:	bd10      	pop	{r4, pc}

0801129a <__multiply>:
 801129a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801129e:	4614      	mov	r4, r2
 80112a0:	690a      	ldr	r2, [r1, #16]
 80112a2:	6923      	ldr	r3, [r4, #16]
 80112a4:	429a      	cmp	r2, r3
 80112a6:	bfb8      	it	lt
 80112a8:	460b      	movlt	r3, r1
 80112aa:	4688      	mov	r8, r1
 80112ac:	bfbc      	itt	lt
 80112ae:	46a0      	movlt	r8, r4
 80112b0:	461c      	movlt	r4, r3
 80112b2:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80112b6:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80112ba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80112be:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80112c2:	eb07 0609 	add.w	r6, r7, r9
 80112c6:	42b3      	cmp	r3, r6
 80112c8:	bfb8      	it	lt
 80112ca:	3101      	addlt	r1, #1
 80112cc:	f7ff ff08 	bl	80110e0 <_Balloc>
 80112d0:	f100 0514 	add.w	r5, r0, #20
 80112d4:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80112d8:	462b      	mov	r3, r5
 80112da:	2200      	movs	r2, #0
 80112dc:	4573      	cmp	r3, lr
 80112de:	d316      	bcc.n	801130e <__multiply+0x74>
 80112e0:	f104 0214 	add.w	r2, r4, #20
 80112e4:	f108 0114 	add.w	r1, r8, #20
 80112e8:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80112ec:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80112f0:	9300      	str	r3, [sp, #0]
 80112f2:	9b00      	ldr	r3, [sp, #0]
 80112f4:	9201      	str	r2, [sp, #4]
 80112f6:	4293      	cmp	r3, r2
 80112f8:	d80c      	bhi.n	8011314 <__multiply+0x7a>
 80112fa:	2e00      	cmp	r6, #0
 80112fc:	dd03      	ble.n	8011306 <__multiply+0x6c>
 80112fe:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011302:	2b00      	cmp	r3, #0
 8011304:	d05d      	beq.n	80113c2 <__multiply+0x128>
 8011306:	6106      	str	r6, [r0, #16]
 8011308:	b003      	add	sp, #12
 801130a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801130e:	f843 2b04 	str.w	r2, [r3], #4
 8011312:	e7e3      	b.n	80112dc <__multiply+0x42>
 8011314:	f8b2 b000 	ldrh.w	fp, [r2]
 8011318:	f1bb 0f00 	cmp.w	fp, #0
 801131c:	d023      	beq.n	8011366 <__multiply+0xcc>
 801131e:	4689      	mov	r9, r1
 8011320:	46ac      	mov	ip, r5
 8011322:	f04f 0800 	mov.w	r8, #0
 8011326:	f859 4b04 	ldr.w	r4, [r9], #4
 801132a:	f8dc a000 	ldr.w	sl, [ip]
 801132e:	b2a3      	uxth	r3, r4
 8011330:	fa1f fa8a 	uxth.w	sl, sl
 8011334:	fb0b a303 	mla	r3, fp, r3, sl
 8011338:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801133c:	f8dc 4000 	ldr.w	r4, [ip]
 8011340:	4443      	add	r3, r8
 8011342:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8011346:	fb0b 840a 	mla	r4, fp, sl, r8
 801134a:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 801134e:	46e2      	mov	sl, ip
 8011350:	b29b      	uxth	r3, r3
 8011352:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011356:	454f      	cmp	r7, r9
 8011358:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801135c:	f84a 3b04 	str.w	r3, [sl], #4
 8011360:	d82b      	bhi.n	80113ba <__multiply+0x120>
 8011362:	f8cc 8004 	str.w	r8, [ip, #4]
 8011366:	9b01      	ldr	r3, [sp, #4]
 8011368:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801136c:	3204      	adds	r2, #4
 801136e:	f1ba 0f00 	cmp.w	sl, #0
 8011372:	d020      	beq.n	80113b6 <__multiply+0x11c>
 8011374:	682b      	ldr	r3, [r5, #0]
 8011376:	4689      	mov	r9, r1
 8011378:	46a8      	mov	r8, r5
 801137a:	f04f 0b00 	mov.w	fp, #0
 801137e:	f8b9 c000 	ldrh.w	ip, [r9]
 8011382:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8011386:	fb0a 440c 	mla	r4, sl, ip, r4
 801138a:	445c      	add	r4, fp
 801138c:	46c4      	mov	ip, r8
 801138e:	b29b      	uxth	r3, r3
 8011390:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011394:	f84c 3b04 	str.w	r3, [ip], #4
 8011398:	f859 3b04 	ldr.w	r3, [r9], #4
 801139c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80113a0:	0c1b      	lsrs	r3, r3, #16
 80113a2:	fb0a b303 	mla	r3, sl, r3, fp
 80113a6:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80113aa:	454f      	cmp	r7, r9
 80113ac:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80113b0:	d805      	bhi.n	80113be <__multiply+0x124>
 80113b2:	f8c8 3004 	str.w	r3, [r8, #4]
 80113b6:	3504      	adds	r5, #4
 80113b8:	e79b      	b.n	80112f2 <__multiply+0x58>
 80113ba:	46d4      	mov	ip, sl
 80113bc:	e7b3      	b.n	8011326 <__multiply+0x8c>
 80113be:	46e0      	mov	r8, ip
 80113c0:	e7dd      	b.n	801137e <__multiply+0xe4>
 80113c2:	3e01      	subs	r6, #1
 80113c4:	e799      	b.n	80112fa <__multiply+0x60>
	...

080113c8 <__pow5mult>:
 80113c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80113cc:	4615      	mov	r5, r2
 80113ce:	f012 0203 	ands.w	r2, r2, #3
 80113d2:	4606      	mov	r6, r0
 80113d4:	460f      	mov	r7, r1
 80113d6:	d007      	beq.n	80113e8 <__pow5mult+0x20>
 80113d8:	3a01      	subs	r2, #1
 80113da:	4c21      	ldr	r4, [pc, #132]	; (8011460 <__pow5mult+0x98>)
 80113dc:	2300      	movs	r3, #0
 80113de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80113e2:	f7ff fec8 	bl	8011176 <__multadd>
 80113e6:	4607      	mov	r7, r0
 80113e8:	10ad      	asrs	r5, r5, #2
 80113ea:	d035      	beq.n	8011458 <__pow5mult+0x90>
 80113ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80113ee:	b93c      	cbnz	r4, 8011400 <__pow5mult+0x38>
 80113f0:	2010      	movs	r0, #16
 80113f2:	f7fe fac9 	bl	800f988 <malloc>
 80113f6:	6270      	str	r0, [r6, #36]	; 0x24
 80113f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80113fc:	6004      	str	r4, [r0, #0]
 80113fe:	60c4      	str	r4, [r0, #12]
 8011400:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011404:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011408:	b94c      	cbnz	r4, 801141e <__pow5mult+0x56>
 801140a:	f240 2171 	movw	r1, #625	; 0x271
 801140e:	4630      	mov	r0, r6
 8011410:	f7ff ff3a 	bl	8011288 <__i2b>
 8011414:	2300      	movs	r3, #0
 8011416:	f8c8 0008 	str.w	r0, [r8, #8]
 801141a:	4604      	mov	r4, r0
 801141c:	6003      	str	r3, [r0, #0]
 801141e:	f04f 0800 	mov.w	r8, #0
 8011422:	07eb      	lsls	r3, r5, #31
 8011424:	d50a      	bpl.n	801143c <__pow5mult+0x74>
 8011426:	4639      	mov	r1, r7
 8011428:	4622      	mov	r2, r4
 801142a:	4630      	mov	r0, r6
 801142c:	f7ff ff35 	bl	801129a <__multiply>
 8011430:	4639      	mov	r1, r7
 8011432:	4681      	mov	r9, r0
 8011434:	4630      	mov	r0, r6
 8011436:	f7ff fe87 	bl	8011148 <_Bfree>
 801143a:	464f      	mov	r7, r9
 801143c:	106d      	asrs	r5, r5, #1
 801143e:	d00b      	beq.n	8011458 <__pow5mult+0x90>
 8011440:	6820      	ldr	r0, [r4, #0]
 8011442:	b938      	cbnz	r0, 8011454 <__pow5mult+0x8c>
 8011444:	4622      	mov	r2, r4
 8011446:	4621      	mov	r1, r4
 8011448:	4630      	mov	r0, r6
 801144a:	f7ff ff26 	bl	801129a <__multiply>
 801144e:	6020      	str	r0, [r4, #0]
 8011450:	f8c0 8000 	str.w	r8, [r0]
 8011454:	4604      	mov	r4, r0
 8011456:	e7e4      	b.n	8011422 <__pow5mult+0x5a>
 8011458:	4638      	mov	r0, r7
 801145a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801145e:	bf00      	nop
 8011460:	08014398 	.word	0x08014398

08011464 <__lshift>:
 8011464:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011468:	460c      	mov	r4, r1
 801146a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801146e:	6923      	ldr	r3, [r4, #16]
 8011470:	6849      	ldr	r1, [r1, #4]
 8011472:	eb0a 0903 	add.w	r9, sl, r3
 8011476:	68a3      	ldr	r3, [r4, #8]
 8011478:	4607      	mov	r7, r0
 801147a:	4616      	mov	r6, r2
 801147c:	f109 0501 	add.w	r5, r9, #1
 8011480:	42ab      	cmp	r3, r5
 8011482:	db32      	blt.n	80114ea <__lshift+0x86>
 8011484:	4638      	mov	r0, r7
 8011486:	f7ff fe2b 	bl	80110e0 <_Balloc>
 801148a:	2300      	movs	r3, #0
 801148c:	4680      	mov	r8, r0
 801148e:	f100 0114 	add.w	r1, r0, #20
 8011492:	461a      	mov	r2, r3
 8011494:	4553      	cmp	r3, sl
 8011496:	db2b      	blt.n	80114f0 <__lshift+0x8c>
 8011498:	6920      	ldr	r0, [r4, #16]
 801149a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801149e:	f104 0314 	add.w	r3, r4, #20
 80114a2:	f016 021f 	ands.w	r2, r6, #31
 80114a6:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80114aa:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80114ae:	d025      	beq.n	80114fc <__lshift+0x98>
 80114b0:	f1c2 0e20 	rsb	lr, r2, #32
 80114b4:	2000      	movs	r0, #0
 80114b6:	681e      	ldr	r6, [r3, #0]
 80114b8:	468a      	mov	sl, r1
 80114ba:	4096      	lsls	r6, r2
 80114bc:	4330      	orrs	r0, r6
 80114be:	f84a 0b04 	str.w	r0, [sl], #4
 80114c2:	f853 0b04 	ldr.w	r0, [r3], #4
 80114c6:	459c      	cmp	ip, r3
 80114c8:	fa20 f00e 	lsr.w	r0, r0, lr
 80114cc:	d814      	bhi.n	80114f8 <__lshift+0x94>
 80114ce:	6048      	str	r0, [r1, #4]
 80114d0:	b108      	cbz	r0, 80114d6 <__lshift+0x72>
 80114d2:	f109 0502 	add.w	r5, r9, #2
 80114d6:	3d01      	subs	r5, #1
 80114d8:	4638      	mov	r0, r7
 80114da:	f8c8 5010 	str.w	r5, [r8, #16]
 80114de:	4621      	mov	r1, r4
 80114e0:	f7ff fe32 	bl	8011148 <_Bfree>
 80114e4:	4640      	mov	r0, r8
 80114e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114ea:	3101      	adds	r1, #1
 80114ec:	005b      	lsls	r3, r3, #1
 80114ee:	e7c7      	b.n	8011480 <__lshift+0x1c>
 80114f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80114f4:	3301      	adds	r3, #1
 80114f6:	e7cd      	b.n	8011494 <__lshift+0x30>
 80114f8:	4651      	mov	r1, sl
 80114fa:	e7dc      	b.n	80114b6 <__lshift+0x52>
 80114fc:	3904      	subs	r1, #4
 80114fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8011502:	f841 2f04 	str.w	r2, [r1, #4]!
 8011506:	459c      	cmp	ip, r3
 8011508:	d8f9      	bhi.n	80114fe <__lshift+0x9a>
 801150a:	e7e4      	b.n	80114d6 <__lshift+0x72>

0801150c <__mcmp>:
 801150c:	6903      	ldr	r3, [r0, #16]
 801150e:	690a      	ldr	r2, [r1, #16]
 8011510:	1a9b      	subs	r3, r3, r2
 8011512:	b530      	push	{r4, r5, lr}
 8011514:	d10c      	bne.n	8011530 <__mcmp+0x24>
 8011516:	0092      	lsls	r2, r2, #2
 8011518:	3014      	adds	r0, #20
 801151a:	3114      	adds	r1, #20
 801151c:	1884      	adds	r4, r0, r2
 801151e:	4411      	add	r1, r2
 8011520:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011524:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011528:	4295      	cmp	r5, r2
 801152a:	d003      	beq.n	8011534 <__mcmp+0x28>
 801152c:	d305      	bcc.n	801153a <__mcmp+0x2e>
 801152e:	2301      	movs	r3, #1
 8011530:	4618      	mov	r0, r3
 8011532:	bd30      	pop	{r4, r5, pc}
 8011534:	42a0      	cmp	r0, r4
 8011536:	d3f3      	bcc.n	8011520 <__mcmp+0x14>
 8011538:	e7fa      	b.n	8011530 <__mcmp+0x24>
 801153a:	f04f 33ff 	mov.w	r3, #4294967295
 801153e:	e7f7      	b.n	8011530 <__mcmp+0x24>

08011540 <__mdiff>:
 8011540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011544:	460d      	mov	r5, r1
 8011546:	4607      	mov	r7, r0
 8011548:	4611      	mov	r1, r2
 801154a:	4628      	mov	r0, r5
 801154c:	4614      	mov	r4, r2
 801154e:	f7ff ffdd 	bl	801150c <__mcmp>
 8011552:	1e06      	subs	r6, r0, #0
 8011554:	d108      	bne.n	8011568 <__mdiff+0x28>
 8011556:	4631      	mov	r1, r6
 8011558:	4638      	mov	r0, r7
 801155a:	f7ff fdc1 	bl	80110e0 <_Balloc>
 801155e:	2301      	movs	r3, #1
 8011560:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8011564:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011568:	bfa4      	itt	ge
 801156a:	4623      	movge	r3, r4
 801156c:	462c      	movge	r4, r5
 801156e:	4638      	mov	r0, r7
 8011570:	6861      	ldr	r1, [r4, #4]
 8011572:	bfa6      	itte	ge
 8011574:	461d      	movge	r5, r3
 8011576:	2600      	movge	r6, #0
 8011578:	2601      	movlt	r6, #1
 801157a:	f7ff fdb1 	bl	80110e0 <_Balloc>
 801157e:	692b      	ldr	r3, [r5, #16]
 8011580:	60c6      	str	r6, [r0, #12]
 8011582:	6926      	ldr	r6, [r4, #16]
 8011584:	f105 0914 	add.w	r9, r5, #20
 8011588:	f104 0214 	add.w	r2, r4, #20
 801158c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8011590:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8011594:	f100 0514 	add.w	r5, r0, #20
 8011598:	f04f 0e00 	mov.w	lr, #0
 801159c:	f852 ab04 	ldr.w	sl, [r2], #4
 80115a0:	f859 4b04 	ldr.w	r4, [r9], #4
 80115a4:	fa1e f18a 	uxtah	r1, lr, sl
 80115a8:	b2a3      	uxth	r3, r4
 80115aa:	1ac9      	subs	r1, r1, r3
 80115ac:	0c23      	lsrs	r3, r4, #16
 80115ae:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80115b2:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80115b6:	b289      	uxth	r1, r1
 80115b8:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80115bc:	45c8      	cmp	r8, r9
 80115be:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80115c2:	4694      	mov	ip, r2
 80115c4:	f845 3b04 	str.w	r3, [r5], #4
 80115c8:	d8e8      	bhi.n	801159c <__mdiff+0x5c>
 80115ca:	45bc      	cmp	ip, r7
 80115cc:	d304      	bcc.n	80115d8 <__mdiff+0x98>
 80115ce:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80115d2:	b183      	cbz	r3, 80115f6 <__mdiff+0xb6>
 80115d4:	6106      	str	r6, [r0, #16]
 80115d6:	e7c5      	b.n	8011564 <__mdiff+0x24>
 80115d8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80115dc:	fa1e f381 	uxtah	r3, lr, r1
 80115e0:	141a      	asrs	r2, r3, #16
 80115e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80115e6:	b29b      	uxth	r3, r3
 80115e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80115ec:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80115f0:	f845 3b04 	str.w	r3, [r5], #4
 80115f4:	e7e9      	b.n	80115ca <__mdiff+0x8a>
 80115f6:	3e01      	subs	r6, #1
 80115f8:	e7e9      	b.n	80115ce <__mdiff+0x8e>

080115fa <__d2b>:
 80115fa:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80115fe:	460e      	mov	r6, r1
 8011600:	2101      	movs	r1, #1
 8011602:	ec59 8b10 	vmov	r8, r9, d0
 8011606:	4615      	mov	r5, r2
 8011608:	f7ff fd6a 	bl	80110e0 <_Balloc>
 801160c:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8011610:	4607      	mov	r7, r0
 8011612:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011616:	bb34      	cbnz	r4, 8011666 <__d2b+0x6c>
 8011618:	9301      	str	r3, [sp, #4]
 801161a:	f1b8 0300 	subs.w	r3, r8, #0
 801161e:	d027      	beq.n	8011670 <__d2b+0x76>
 8011620:	a802      	add	r0, sp, #8
 8011622:	f840 3d08 	str.w	r3, [r0, #-8]!
 8011626:	f7ff fe00 	bl	801122a <__lo0bits>
 801162a:	9900      	ldr	r1, [sp, #0]
 801162c:	b1f0      	cbz	r0, 801166c <__d2b+0x72>
 801162e:	9a01      	ldr	r2, [sp, #4]
 8011630:	f1c0 0320 	rsb	r3, r0, #32
 8011634:	fa02 f303 	lsl.w	r3, r2, r3
 8011638:	430b      	orrs	r3, r1
 801163a:	40c2      	lsrs	r2, r0
 801163c:	617b      	str	r3, [r7, #20]
 801163e:	9201      	str	r2, [sp, #4]
 8011640:	9b01      	ldr	r3, [sp, #4]
 8011642:	61bb      	str	r3, [r7, #24]
 8011644:	2b00      	cmp	r3, #0
 8011646:	bf14      	ite	ne
 8011648:	2102      	movne	r1, #2
 801164a:	2101      	moveq	r1, #1
 801164c:	6139      	str	r1, [r7, #16]
 801164e:	b1c4      	cbz	r4, 8011682 <__d2b+0x88>
 8011650:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8011654:	4404      	add	r4, r0
 8011656:	6034      	str	r4, [r6, #0]
 8011658:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 801165c:	6028      	str	r0, [r5, #0]
 801165e:	4638      	mov	r0, r7
 8011660:	b003      	add	sp, #12
 8011662:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011666:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 801166a:	e7d5      	b.n	8011618 <__d2b+0x1e>
 801166c:	6179      	str	r1, [r7, #20]
 801166e:	e7e7      	b.n	8011640 <__d2b+0x46>
 8011670:	a801      	add	r0, sp, #4
 8011672:	f7ff fdda 	bl	801122a <__lo0bits>
 8011676:	9b01      	ldr	r3, [sp, #4]
 8011678:	617b      	str	r3, [r7, #20]
 801167a:	2101      	movs	r1, #1
 801167c:	6139      	str	r1, [r7, #16]
 801167e:	3020      	adds	r0, #32
 8011680:	e7e5      	b.n	801164e <__d2b+0x54>
 8011682:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8011686:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801168a:	6030      	str	r0, [r6, #0]
 801168c:	6918      	ldr	r0, [r3, #16]
 801168e:	f7ff fdad 	bl	80111ec <__hi0bits>
 8011692:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8011696:	e7e1      	b.n	801165c <__d2b+0x62>

08011698 <_calloc_r>:
 8011698:	b538      	push	{r3, r4, r5, lr}
 801169a:	fb02 f401 	mul.w	r4, r2, r1
 801169e:	4621      	mov	r1, r4
 80116a0:	f7fe f9e4 	bl	800fa6c <_malloc_r>
 80116a4:	4605      	mov	r5, r0
 80116a6:	b118      	cbz	r0, 80116b0 <_calloc_r+0x18>
 80116a8:	4622      	mov	r2, r4
 80116aa:	2100      	movs	r1, #0
 80116ac:	f7fe f987 	bl	800f9be <memset>
 80116b0:	4628      	mov	r0, r5
 80116b2:	bd38      	pop	{r3, r4, r5, pc}

080116b4 <__ssputs_r>:
 80116b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80116b8:	688e      	ldr	r6, [r1, #8]
 80116ba:	429e      	cmp	r6, r3
 80116bc:	4682      	mov	sl, r0
 80116be:	460c      	mov	r4, r1
 80116c0:	4690      	mov	r8, r2
 80116c2:	4699      	mov	r9, r3
 80116c4:	d837      	bhi.n	8011736 <__ssputs_r+0x82>
 80116c6:	898a      	ldrh	r2, [r1, #12]
 80116c8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80116cc:	d031      	beq.n	8011732 <__ssputs_r+0x7e>
 80116ce:	6825      	ldr	r5, [r4, #0]
 80116d0:	6909      	ldr	r1, [r1, #16]
 80116d2:	1a6f      	subs	r7, r5, r1
 80116d4:	6965      	ldr	r5, [r4, #20]
 80116d6:	2302      	movs	r3, #2
 80116d8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80116dc:	fb95 f5f3 	sdiv	r5, r5, r3
 80116e0:	f109 0301 	add.w	r3, r9, #1
 80116e4:	443b      	add	r3, r7
 80116e6:	429d      	cmp	r5, r3
 80116e8:	bf38      	it	cc
 80116ea:	461d      	movcc	r5, r3
 80116ec:	0553      	lsls	r3, r2, #21
 80116ee:	d530      	bpl.n	8011752 <__ssputs_r+0x9e>
 80116f0:	4629      	mov	r1, r5
 80116f2:	f7fe f9bb 	bl	800fa6c <_malloc_r>
 80116f6:	4606      	mov	r6, r0
 80116f8:	b950      	cbnz	r0, 8011710 <__ssputs_r+0x5c>
 80116fa:	230c      	movs	r3, #12
 80116fc:	f8ca 3000 	str.w	r3, [sl]
 8011700:	89a3      	ldrh	r3, [r4, #12]
 8011702:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011706:	81a3      	strh	r3, [r4, #12]
 8011708:	f04f 30ff 	mov.w	r0, #4294967295
 801170c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011710:	463a      	mov	r2, r7
 8011712:	6921      	ldr	r1, [r4, #16]
 8011714:	f7fe f948 	bl	800f9a8 <memcpy>
 8011718:	89a3      	ldrh	r3, [r4, #12]
 801171a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 801171e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011722:	81a3      	strh	r3, [r4, #12]
 8011724:	6126      	str	r6, [r4, #16]
 8011726:	6165      	str	r5, [r4, #20]
 8011728:	443e      	add	r6, r7
 801172a:	1bed      	subs	r5, r5, r7
 801172c:	6026      	str	r6, [r4, #0]
 801172e:	60a5      	str	r5, [r4, #8]
 8011730:	464e      	mov	r6, r9
 8011732:	454e      	cmp	r6, r9
 8011734:	d900      	bls.n	8011738 <__ssputs_r+0x84>
 8011736:	464e      	mov	r6, r9
 8011738:	4632      	mov	r2, r6
 801173a:	4641      	mov	r1, r8
 801173c:	6820      	ldr	r0, [r4, #0]
 801173e:	f000 f91d 	bl	801197c <memmove>
 8011742:	68a3      	ldr	r3, [r4, #8]
 8011744:	1b9b      	subs	r3, r3, r6
 8011746:	60a3      	str	r3, [r4, #8]
 8011748:	6823      	ldr	r3, [r4, #0]
 801174a:	441e      	add	r6, r3
 801174c:	6026      	str	r6, [r4, #0]
 801174e:	2000      	movs	r0, #0
 8011750:	e7dc      	b.n	801170c <__ssputs_r+0x58>
 8011752:	462a      	mov	r2, r5
 8011754:	f000 f92b 	bl	80119ae <_realloc_r>
 8011758:	4606      	mov	r6, r0
 801175a:	2800      	cmp	r0, #0
 801175c:	d1e2      	bne.n	8011724 <__ssputs_r+0x70>
 801175e:	6921      	ldr	r1, [r4, #16]
 8011760:	4650      	mov	r0, sl
 8011762:	f7fe f935 	bl	800f9d0 <_free_r>
 8011766:	e7c8      	b.n	80116fa <__ssputs_r+0x46>

08011768 <_svfiprintf_r>:
 8011768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801176c:	461d      	mov	r5, r3
 801176e:	898b      	ldrh	r3, [r1, #12]
 8011770:	061f      	lsls	r7, r3, #24
 8011772:	b09d      	sub	sp, #116	; 0x74
 8011774:	4680      	mov	r8, r0
 8011776:	460c      	mov	r4, r1
 8011778:	4616      	mov	r6, r2
 801177a:	d50f      	bpl.n	801179c <_svfiprintf_r+0x34>
 801177c:	690b      	ldr	r3, [r1, #16]
 801177e:	b96b      	cbnz	r3, 801179c <_svfiprintf_r+0x34>
 8011780:	2140      	movs	r1, #64	; 0x40
 8011782:	f7fe f973 	bl	800fa6c <_malloc_r>
 8011786:	6020      	str	r0, [r4, #0]
 8011788:	6120      	str	r0, [r4, #16]
 801178a:	b928      	cbnz	r0, 8011798 <_svfiprintf_r+0x30>
 801178c:	230c      	movs	r3, #12
 801178e:	f8c8 3000 	str.w	r3, [r8]
 8011792:	f04f 30ff 	mov.w	r0, #4294967295
 8011796:	e0c8      	b.n	801192a <_svfiprintf_r+0x1c2>
 8011798:	2340      	movs	r3, #64	; 0x40
 801179a:	6163      	str	r3, [r4, #20]
 801179c:	2300      	movs	r3, #0
 801179e:	9309      	str	r3, [sp, #36]	; 0x24
 80117a0:	2320      	movs	r3, #32
 80117a2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80117a6:	2330      	movs	r3, #48	; 0x30
 80117a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80117ac:	9503      	str	r5, [sp, #12]
 80117ae:	f04f 0b01 	mov.w	fp, #1
 80117b2:	4637      	mov	r7, r6
 80117b4:	463d      	mov	r5, r7
 80117b6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80117ba:	b10b      	cbz	r3, 80117c0 <_svfiprintf_r+0x58>
 80117bc:	2b25      	cmp	r3, #37	; 0x25
 80117be:	d13e      	bne.n	801183e <_svfiprintf_r+0xd6>
 80117c0:	ebb7 0a06 	subs.w	sl, r7, r6
 80117c4:	d00b      	beq.n	80117de <_svfiprintf_r+0x76>
 80117c6:	4653      	mov	r3, sl
 80117c8:	4632      	mov	r2, r6
 80117ca:	4621      	mov	r1, r4
 80117cc:	4640      	mov	r0, r8
 80117ce:	f7ff ff71 	bl	80116b4 <__ssputs_r>
 80117d2:	3001      	adds	r0, #1
 80117d4:	f000 80a4 	beq.w	8011920 <_svfiprintf_r+0x1b8>
 80117d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80117da:	4453      	add	r3, sl
 80117dc:	9309      	str	r3, [sp, #36]	; 0x24
 80117de:	783b      	ldrb	r3, [r7, #0]
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	f000 809d 	beq.w	8011920 <_svfiprintf_r+0x1b8>
 80117e6:	2300      	movs	r3, #0
 80117e8:	f04f 32ff 	mov.w	r2, #4294967295
 80117ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80117f0:	9304      	str	r3, [sp, #16]
 80117f2:	9307      	str	r3, [sp, #28]
 80117f4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80117f8:	931a      	str	r3, [sp, #104]	; 0x68
 80117fa:	462f      	mov	r7, r5
 80117fc:	2205      	movs	r2, #5
 80117fe:	f817 1b01 	ldrb.w	r1, [r7], #1
 8011802:	4850      	ldr	r0, [pc, #320]	; (8011944 <_svfiprintf_r+0x1dc>)
 8011804:	f7ee fcfc 	bl	8000200 <memchr>
 8011808:	9b04      	ldr	r3, [sp, #16]
 801180a:	b9d0      	cbnz	r0, 8011842 <_svfiprintf_r+0xda>
 801180c:	06d9      	lsls	r1, r3, #27
 801180e:	bf44      	itt	mi
 8011810:	2220      	movmi	r2, #32
 8011812:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011816:	071a      	lsls	r2, r3, #28
 8011818:	bf44      	itt	mi
 801181a:	222b      	movmi	r2, #43	; 0x2b
 801181c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011820:	782a      	ldrb	r2, [r5, #0]
 8011822:	2a2a      	cmp	r2, #42	; 0x2a
 8011824:	d015      	beq.n	8011852 <_svfiprintf_r+0xea>
 8011826:	9a07      	ldr	r2, [sp, #28]
 8011828:	462f      	mov	r7, r5
 801182a:	2000      	movs	r0, #0
 801182c:	250a      	movs	r5, #10
 801182e:	4639      	mov	r1, r7
 8011830:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011834:	3b30      	subs	r3, #48	; 0x30
 8011836:	2b09      	cmp	r3, #9
 8011838:	d94d      	bls.n	80118d6 <_svfiprintf_r+0x16e>
 801183a:	b1b8      	cbz	r0, 801186c <_svfiprintf_r+0x104>
 801183c:	e00f      	b.n	801185e <_svfiprintf_r+0xf6>
 801183e:	462f      	mov	r7, r5
 8011840:	e7b8      	b.n	80117b4 <_svfiprintf_r+0x4c>
 8011842:	4a40      	ldr	r2, [pc, #256]	; (8011944 <_svfiprintf_r+0x1dc>)
 8011844:	1a80      	subs	r0, r0, r2
 8011846:	fa0b f000 	lsl.w	r0, fp, r0
 801184a:	4318      	orrs	r0, r3
 801184c:	9004      	str	r0, [sp, #16]
 801184e:	463d      	mov	r5, r7
 8011850:	e7d3      	b.n	80117fa <_svfiprintf_r+0x92>
 8011852:	9a03      	ldr	r2, [sp, #12]
 8011854:	1d11      	adds	r1, r2, #4
 8011856:	6812      	ldr	r2, [r2, #0]
 8011858:	9103      	str	r1, [sp, #12]
 801185a:	2a00      	cmp	r2, #0
 801185c:	db01      	blt.n	8011862 <_svfiprintf_r+0xfa>
 801185e:	9207      	str	r2, [sp, #28]
 8011860:	e004      	b.n	801186c <_svfiprintf_r+0x104>
 8011862:	4252      	negs	r2, r2
 8011864:	f043 0302 	orr.w	r3, r3, #2
 8011868:	9207      	str	r2, [sp, #28]
 801186a:	9304      	str	r3, [sp, #16]
 801186c:	783b      	ldrb	r3, [r7, #0]
 801186e:	2b2e      	cmp	r3, #46	; 0x2e
 8011870:	d10c      	bne.n	801188c <_svfiprintf_r+0x124>
 8011872:	787b      	ldrb	r3, [r7, #1]
 8011874:	2b2a      	cmp	r3, #42	; 0x2a
 8011876:	d133      	bne.n	80118e0 <_svfiprintf_r+0x178>
 8011878:	9b03      	ldr	r3, [sp, #12]
 801187a:	1d1a      	adds	r2, r3, #4
 801187c:	681b      	ldr	r3, [r3, #0]
 801187e:	9203      	str	r2, [sp, #12]
 8011880:	2b00      	cmp	r3, #0
 8011882:	bfb8      	it	lt
 8011884:	f04f 33ff 	movlt.w	r3, #4294967295
 8011888:	3702      	adds	r7, #2
 801188a:	9305      	str	r3, [sp, #20]
 801188c:	4d2e      	ldr	r5, [pc, #184]	; (8011948 <_svfiprintf_r+0x1e0>)
 801188e:	7839      	ldrb	r1, [r7, #0]
 8011890:	2203      	movs	r2, #3
 8011892:	4628      	mov	r0, r5
 8011894:	f7ee fcb4 	bl	8000200 <memchr>
 8011898:	b138      	cbz	r0, 80118aa <_svfiprintf_r+0x142>
 801189a:	2340      	movs	r3, #64	; 0x40
 801189c:	1b40      	subs	r0, r0, r5
 801189e:	fa03 f000 	lsl.w	r0, r3, r0
 80118a2:	9b04      	ldr	r3, [sp, #16]
 80118a4:	4303      	orrs	r3, r0
 80118a6:	3701      	adds	r7, #1
 80118a8:	9304      	str	r3, [sp, #16]
 80118aa:	7839      	ldrb	r1, [r7, #0]
 80118ac:	4827      	ldr	r0, [pc, #156]	; (801194c <_svfiprintf_r+0x1e4>)
 80118ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80118b2:	2206      	movs	r2, #6
 80118b4:	1c7e      	adds	r6, r7, #1
 80118b6:	f7ee fca3 	bl	8000200 <memchr>
 80118ba:	2800      	cmp	r0, #0
 80118bc:	d038      	beq.n	8011930 <_svfiprintf_r+0x1c8>
 80118be:	4b24      	ldr	r3, [pc, #144]	; (8011950 <_svfiprintf_r+0x1e8>)
 80118c0:	bb13      	cbnz	r3, 8011908 <_svfiprintf_r+0x1a0>
 80118c2:	9b03      	ldr	r3, [sp, #12]
 80118c4:	3307      	adds	r3, #7
 80118c6:	f023 0307 	bic.w	r3, r3, #7
 80118ca:	3308      	adds	r3, #8
 80118cc:	9303      	str	r3, [sp, #12]
 80118ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118d0:	444b      	add	r3, r9
 80118d2:	9309      	str	r3, [sp, #36]	; 0x24
 80118d4:	e76d      	b.n	80117b2 <_svfiprintf_r+0x4a>
 80118d6:	fb05 3202 	mla	r2, r5, r2, r3
 80118da:	2001      	movs	r0, #1
 80118dc:	460f      	mov	r7, r1
 80118de:	e7a6      	b.n	801182e <_svfiprintf_r+0xc6>
 80118e0:	2300      	movs	r3, #0
 80118e2:	3701      	adds	r7, #1
 80118e4:	9305      	str	r3, [sp, #20]
 80118e6:	4619      	mov	r1, r3
 80118e8:	250a      	movs	r5, #10
 80118ea:	4638      	mov	r0, r7
 80118ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80118f0:	3a30      	subs	r2, #48	; 0x30
 80118f2:	2a09      	cmp	r2, #9
 80118f4:	d903      	bls.n	80118fe <_svfiprintf_r+0x196>
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d0c8      	beq.n	801188c <_svfiprintf_r+0x124>
 80118fa:	9105      	str	r1, [sp, #20]
 80118fc:	e7c6      	b.n	801188c <_svfiprintf_r+0x124>
 80118fe:	fb05 2101 	mla	r1, r5, r1, r2
 8011902:	2301      	movs	r3, #1
 8011904:	4607      	mov	r7, r0
 8011906:	e7f0      	b.n	80118ea <_svfiprintf_r+0x182>
 8011908:	ab03      	add	r3, sp, #12
 801190a:	9300      	str	r3, [sp, #0]
 801190c:	4622      	mov	r2, r4
 801190e:	4b11      	ldr	r3, [pc, #68]	; (8011954 <_svfiprintf_r+0x1ec>)
 8011910:	a904      	add	r1, sp, #16
 8011912:	4640      	mov	r0, r8
 8011914:	f7fe f998 	bl	800fc48 <_printf_float>
 8011918:	f1b0 3fff 	cmp.w	r0, #4294967295
 801191c:	4681      	mov	r9, r0
 801191e:	d1d6      	bne.n	80118ce <_svfiprintf_r+0x166>
 8011920:	89a3      	ldrh	r3, [r4, #12]
 8011922:	065b      	lsls	r3, r3, #25
 8011924:	f53f af35 	bmi.w	8011792 <_svfiprintf_r+0x2a>
 8011928:	9809      	ldr	r0, [sp, #36]	; 0x24
 801192a:	b01d      	add	sp, #116	; 0x74
 801192c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011930:	ab03      	add	r3, sp, #12
 8011932:	9300      	str	r3, [sp, #0]
 8011934:	4622      	mov	r2, r4
 8011936:	4b07      	ldr	r3, [pc, #28]	; (8011954 <_svfiprintf_r+0x1ec>)
 8011938:	a904      	add	r1, sp, #16
 801193a:	4640      	mov	r0, r8
 801193c:	f7fe fc3a 	bl	80101b4 <_printf_i>
 8011940:	e7ea      	b.n	8011918 <_svfiprintf_r+0x1b0>
 8011942:	bf00      	nop
 8011944:	080143a4 	.word	0x080143a4
 8011948:	080143aa 	.word	0x080143aa
 801194c:	080143ae 	.word	0x080143ae
 8011950:	0800fc49 	.word	0x0800fc49
 8011954:	080116b5 	.word	0x080116b5

08011958 <__ascii_mbtowc>:
 8011958:	b082      	sub	sp, #8
 801195a:	b901      	cbnz	r1, 801195e <__ascii_mbtowc+0x6>
 801195c:	a901      	add	r1, sp, #4
 801195e:	b142      	cbz	r2, 8011972 <__ascii_mbtowc+0x1a>
 8011960:	b14b      	cbz	r3, 8011976 <__ascii_mbtowc+0x1e>
 8011962:	7813      	ldrb	r3, [r2, #0]
 8011964:	600b      	str	r3, [r1, #0]
 8011966:	7812      	ldrb	r2, [r2, #0]
 8011968:	1c10      	adds	r0, r2, #0
 801196a:	bf18      	it	ne
 801196c:	2001      	movne	r0, #1
 801196e:	b002      	add	sp, #8
 8011970:	4770      	bx	lr
 8011972:	4610      	mov	r0, r2
 8011974:	e7fb      	b.n	801196e <__ascii_mbtowc+0x16>
 8011976:	f06f 0001 	mvn.w	r0, #1
 801197a:	e7f8      	b.n	801196e <__ascii_mbtowc+0x16>

0801197c <memmove>:
 801197c:	4288      	cmp	r0, r1
 801197e:	b510      	push	{r4, lr}
 8011980:	eb01 0302 	add.w	r3, r1, r2
 8011984:	d807      	bhi.n	8011996 <memmove+0x1a>
 8011986:	1e42      	subs	r2, r0, #1
 8011988:	4299      	cmp	r1, r3
 801198a:	d00a      	beq.n	80119a2 <memmove+0x26>
 801198c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011990:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011994:	e7f8      	b.n	8011988 <memmove+0xc>
 8011996:	4283      	cmp	r3, r0
 8011998:	d9f5      	bls.n	8011986 <memmove+0xa>
 801199a:	1881      	adds	r1, r0, r2
 801199c:	1ad2      	subs	r2, r2, r3
 801199e:	42d3      	cmn	r3, r2
 80119a0:	d100      	bne.n	80119a4 <memmove+0x28>
 80119a2:	bd10      	pop	{r4, pc}
 80119a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80119a8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80119ac:	e7f7      	b.n	801199e <memmove+0x22>

080119ae <_realloc_r>:
 80119ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119b0:	4607      	mov	r7, r0
 80119b2:	4614      	mov	r4, r2
 80119b4:	460e      	mov	r6, r1
 80119b6:	b921      	cbnz	r1, 80119c2 <_realloc_r+0x14>
 80119b8:	4611      	mov	r1, r2
 80119ba:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80119be:	f7fe b855 	b.w	800fa6c <_malloc_r>
 80119c2:	b922      	cbnz	r2, 80119ce <_realloc_r+0x20>
 80119c4:	f7fe f804 	bl	800f9d0 <_free_r>
 80119c8:	4625      	mov	r5, r4
 80119ca:	4628      	mov	r0, r5
 80119cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80119ce:	f000 f821 	bl	8011a14 <_malloc_usable_size_r>
 80119d2:	42a0      	cmp	r0, r4
 80119d4:	d20f      	bcs.n	80119f6 <_realloc_r+0x48>
 80119d6:	4621      	mov	r1, r4
 80119d8:	4638      	mov	r0, r7
 80119da:	f7fe f847 	bl	800fa6c <_malloc_r>
 80119de:	4605      	mov	r5, r0
 80119e0:	2800      	cmp	r0, #0
 80119e2:	d0f2      	beq.n	80119ca <_realloc_r+0x1c>
 80119e4:	4631      	mov	r1, r6
 80119e6:	4622      	mov	r2, r4
 80119e8:	f7fd ffde 	bl	800f9a8 <memcpy>
 80119ec:	4631      	mov	r1, r6
 80119ee:	4638      	mov	r0, r7
 80119f0:	f7fd ffee 	bl	800f9d0 <_free_r>
 80119f4:	e7e9      	b.n	80119ca <_realloc_r+0x1c>
 80119f6:	4635      	mov	r5, r6
 80119f8:	e7e7      	b.n	80119ca <_realloc_r+0x1c>

080119fa <__ascii_wctomb>:
 80119fa:	b149      	cbz	r1, 8011a10 <__ascii_wctomb+0x16>
 80119fc:	2aff      	cmp	r2, #255	; 0xff
 80119fe:	bf85      	ittet	hi
 8011a00:	238a      	movhi	r3, #138	; 0x8a
 8011a02:	6003      	strhi	r3, [r0, #0]
 8011a04:	700a      	strbls	r2, [r1, #0]
 8011a06:	f04f 30ff 	movhi.w	r0, #4294967295
 8011a0a:	bf98      	it	ls
 8011a0c:	2001      	movls	r0, #1
 8011a0e:	4770      	bx	lr
 8011a10:	4608      	mov	r0, r1
 8011a12:	4770      	bx	lr

08011a14 <_malloc_usable_size_r>:
 8011a14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011a18:	1f18      	subs	r0, r3, #4
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	bfbc      	itt	lt
 8011a1e:	580b      	ldrlt	r3, [r1, r0]
 8011a20:	18c0      	addlt	r0, r0, r3
 8011a22:	4770      	bx	lr

08011a24 <_init>:
 8011a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a26:	bf00      	nop
 8011a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a2a:	bc08      	pop	{r3}
 8011a2c:	469e      	mov	lr, r3
 8011a2e:	4770      	bx	lr

08011a30 <_fini>:
 8011a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a32:	bf00      	nop
 8011a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011a36:	bc08      	pop	{r3}
 8011a38:	469e      	mov	lr, r3
 8011a3a:	4770      	bx	lr
