// Seed: 1776848095
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  logic [7:0] id_4;
  assign module_2.id_3 = 0;
  assign id_4[-1] = 1;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wire  id_3,
    output tri1  id_4,
    output uwire id_5
);
  tri1 [-1 : 1] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  assign id_7 = 1;
endmodule
module module_2 #(
    parameter id_1 = 32'd12,
    parameter id_9 = 32'd26
) (
    output wire id_0,
    input  tri0 _id_1,
    input  wire id_2,
    input  tri  id_3,
    input  tri1 id_4,
    output tri0 id_5
);
  wire [id_1 : id_1] id_7;
  localparam integer id_8 = -1'b0 >> 1;
  wire [-1 : -1  ==  -1] _id_9;
  wire [id_9 : 1 'h0 >=  id_9] id_10;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
  wire id_11;
endmodule
