;redcode
;assert 1
	SPL 0, <314
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, @106
	SLT 795, 0
	SLT 795, 0
	SLT 795, 0
	SUB 59, @10
	MOV -1, <-20
	SUB 59, @10
	MOV 0, @12
	MOV 0, @12
	SUB @121, 103
	SUB #0, 875
	SUB @121, 103
	SUB @121, 103
	CMP #-30, 9
	CMP #-30, 9
	SUB @121, 103
	SUB 59, @10
	SUB @121, 106
	ADD #10, 0
	CMP #79, <200
	ADD #10, 0
	ADD #10, 0
	MOV @-127, 100
	JMP @0, 10
	SUB #0, -31
	SUB @121, 106
	ADD #60, 40
	ADD #60, 40
	SUB @121, 106
	SUB @597, 100
	SUB @597, 100
	SUB -207, <-126
	SPL 0, <314
	SUB @597, 100
	SUB @597, 100
	SPL 0, <314
	SUB #102, @6
	SPL 0, <314
	SPL 0, <314
	CMP -207, <-126
	SUB @127, @106
	ADD 210, 60
	MOV 12, -10
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
