INFO: [VRFC 10-2263] Analyzing Verilog file "G:/lab10/lab10_1_1/lab10_1_1.srcs/sources_1/new/lab10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab10_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/lab10/lab10_1_1/lab10_1_1.srcs/sim_1/new/lab10_1_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab10_1_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/lab10/lab10_1_1/lab10_1_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
