// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================

extern void AESL_WRAP_slot_boundary_timing (
uint2 timing_mode,
uint1* idle_waiting,
volatile uint1* medium_state);
