INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Users/apple/vivado_project/normal_8421output/normal_8421output.srcs/sources_1/new/Encoder_8421.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Encoder_8421
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Users/apple/vivado_project/normal_8421output/normal_8421output.srcs/sim_1/new/encoder_8421_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_8421_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Users/apple/vivado_project/normal_8421output/normal_8421output.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
