+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|               clk_fpga_0 |             adc_data_clk |                                                                        nolabel_line374/g_rst_clkdiv_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                         nolabel_line374/g_rst_clkdiv_state_complete_reg/D|
|             adc_data_clk |               clk_fpga_0 |                                                     nolabel_line374/nolabel_line229/rst_gen_bitslip_reg/D|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[0]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[1]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[2]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[3]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[5]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[6]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[7]/R|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                         nolabel_line283/csi_ctrl_num_lines_to_tx_reg[0]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D|
|               clk_fpga_0 |             adc_data_clk |                                                                 nolabel_line374/g_rst_clkdiv_ctr_reg[4]/R|
|               clk_fpga_0 |             adc_data_clk |                                                                         nolabel_line374/g_ce_clkdiv_reg/R|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line283/mipi_tx_size_reg[6]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line283/mipi_tx_size_reg[9]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line283/mipi_tx_size_reg[1]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                    nolabel_line283/mipi_tx_size_reg[10]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line283/mipi_tx_size_reg[8]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                    nolabel_line283/mipi_tx_size_reg[15]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |                                                                     nolabel_line283/mipi_tx_size_reg[7]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D|
|            cfg_bram_clkb |clk_out1_design_1_clk_wiz_0_0 |nolabel_line190/ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line190/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                      nolabel_line283/mipi_csi0/OSERDESE2_lane_d0_inst/OCE|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                                                      nolabel_line283/mipi_csi0/OSERDESE2_lane_d1_inst/OCE|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line190/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]/D|
|               clk_fpga_0 |               clk_fpga_0 |nolabel_line190/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/D|
|               clk_fpga_0 |               clk_fpga_0 |                 nolabel_line190/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[3]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[2]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[8]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                 nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shadow_reg[4]/D|
| clk_out1_design_1_clk_wiz_0_0 |clk_out1_design_1_clk_wiz_0_0 |                           nolabel_line190/ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[4]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
