
raspbian-preinstalled/faked-sysv:     file format elf32-littlearm


Disassembly of section .init:

00010b20 <.init>:
   10b20:	push	{r3, lr}
   10b24:	bl	113b8 <close@plt+0x650>
   10b28:	pop	{r3, pc}

Disassembly of section .plt:

00010b2c <calloc@plt-0x14>:
   10b2c:	push	{lr}		; (str lr, [sp, #-4]!)
   10b30:	ldr	lr, [pc, #4]	; 10b3c <calloc@plt-0x4>
   10b34:	add	lr, pc, lr
   10b38:	ldr	pc, [lr, #8]!
   10b3c:	andeq	r5, r1, r4, asr #9

00010b40 <calloc@plt>:
   10b40:	add	ip, pc, #0, 12
   10b44:	add	ip, ip, #86016	; 0x15000
   10b48:	ldr	pc, [ip, #1220]!	; 0x4c4

00010b4c <raise@plt>:
   10b4c:	add	ip, pc, #0, 12
   10b50:	add	ip, ip, #86016	; 0x15000
   10b54:	ldr	pc, [ip, #1212]!	; 0x4bc

00010b58 <strcmp@plt>:
   10b58:	add	ip, pc, #0, 12
   10b5c:	add	ip, ip, #86016	; 0x15000
   10b60:	ldr	pc, [ip, #1204]!	; 0x4b4

00010b64 <strtol@plt>:
   10b64:	add	ip, pc, #0, 12
   10b68:	add	ip, ip, #86016	; 0x15000
   10b6c:	ldr	pc, [ip, #1196]!	; 0x4ac

00010b70 <srandom@plt>:
   10b70:	add	ip, pc, #0, 12
   10b74:	add	ip, ip, #86016	; 0x15000
   10b78:	ldr	pc, [ip, #1188]!	; 0x4a4

00010b7c <fopen@plt>:
   10b7c:	add	ip, pc, #0, 12
   10b80:	add	ip, ip, #86016	; 0x15000
   10b84:	ldr	pc, [ip, #1180]!	; 0x49c

00010b88 <fflush@plt>:
   10b88:	add	ip, pc, #0, 12
   10b8c:	add	ip, ip, #86016	; 0x15000
   10b90:	ldr	pc, [ip, #1172]!	; 0x494

00010b94 <free@plt>:
   10b94:	add	ip, pc, #0, 12
   10b98:	add	ip, ip, #86016	; 0x15000
   10b9c:	ldr	pc, [ip, #1164]!	; 0x48c

00010ba0 <memcpy@plt>:
   10ba0:	add	ip, pc, #0, 12
   10ba4:	add	ip, ip, #86016	; 0x15000
   10ba8:	ldr	pc, [ip, #1156]!	; 0x484

00010bac <time@plt>:
   10bac:	add	ip, pc, #0, 12
   10bb0:	add	ip, ip, #86016	; 0x15000
   10bb4:	ldr	pc, [ip, #1148]!	; 0x47c

00010bb8 <sleep@plt>:
   10bb8:	add	ip, pc, #0, 12
   10bbc:	add	ip, ip, #86016	; 0x15000
   10bc0:	ldr	pc, [ip, #1140]!	; 0x474

00010bc4 <strdup@plt>:
   10bc4:	add	ip, pc, #0, 12
   10bc8:	add	ip, ip, #86016	; 0x15000
   10bcc:	ldr	pc, [ip, #1132]!	; 0x46c

00010bd0 <__stack_chk_fail@plt>:
   10bd0:	add	ip, pc, #0, 12
   10bd4:	add	ip, ip, #86016	; 0x15000
   10bd8:	ldr	pc, [ip, #1124]!	; 0x464

00010bdc <msgctl@plt>:
   10bdc:	add	ip, pc, #0, 12
   10be0:	add	ip, ip, #86016	; 0x15000
   10be4:	ldr	pc, [ip, #1116]!	; 0x45c

00010be8 <perror@plt>:
   10be8:	add	ip, pc, #0, 12
   10bec:	add	ip, ip, #86016	; 0x15000
   10bf0:	ldr	pc, [ip, #1108]!	; 0x454

00010bf4 <__xstat@plt>:
   10bf4:	add	ip, pc, #0, 12
   10bf8:	add	ip, ip, #86016	; 0x15000
   10bfc:	ldr	pc, [ip, #1100]!	; 0x44c

00010c00 <semop@plt>:
   10c00:	add	ip, pc, #0, 12
   10c04:	add	ip, ip, #86016	; 0x15000
   10c08:	ldr	pc, [ip, #1092]!	; 0x444

00010c0c <sigaction@plt>:
   10c0c:	add	ip, pc, #0, 12
   10c10:	add	ip, ip, #86016	; 0x15000
   10c14:	ldr	pc, [ip, #1084]!	; 0x43c

00010c18 <__memcpy_chk@plt>:
   10c18:	add	ip, pc, #0, 12
   10c1c:	add	ip, ip, #86016	; 0x15000
   10c20:	ldr	pc, [ip, #1076]!	; 0x434

00010c24 <fwrite@plt>:
   10c24:	add	ip, pc, #0, 12
   10c28:	add	ip, ip, #86016	; 0x15000
   10c2c:	ldr	pc, [ip, #1068]!	; 0x42c

00010c30 <getenv@plt>:
   10c30:	add	ip, pc, #0, 12
   10c34:	add	ip, ip, #86016	; 0x15000
   10c38:	ldr	pc, [ip, #1060]!	; 0x424

00010c3c <malloc@plt>:
   10c3c:	add	ip, pc, #0, 12
   10c40:	add	ip, ip, #86016	; 0x15000
   10c44:	ldr	pc, [ip, #1052]!	; 0x41c

00010c48 <__libc_start_main@plt>:
   10c48:	add	ip, pc, #0, 12
   10c4c:	add	ip, ip, #86016	; 0x15000
   10c50:	ldr	pc, [ip, #1044]!	; 0x414

00010c54 <strerror@plt>:
   10c54:	add	ip, pc, #0, 12
   10c58:	add	ip, ip, #86016	; 0x15000
   10c5c:	ldr	pc, [ip, #1036]!	; 0x40c

00010c60 <msgrcv@plt>:
   10c60:	add	ip, pc, #0, 12
   10c64:	add	ip, ip, #86016	; 0x15000
   10c68:	ldr	pc, [ip, #1028]!	; 0x404

00010c6c <getdtablesize@plt>:
   10c6c:	add	ip, pc, #0, 12
   10c70:	add	ip, ip, #86016	; 0x15000
   10c74:	ldr	pc, [ip, #1020]!	; 0x3fc

00010c78 <__gmon_start__@plt>:
   10c78:	add	ip, pc, #0, 12
   10c7c:	add	ip, ip, #86016	; 0x15000
   10c80:	ldr	pc, [ip, #1012]!	; 0x3f4

00010c84 <open@plt>:
   10c84:	add	ip, pc, #0, 12
   10c88:	add	ip, ip, #86016	; 0x15000
   10c8c:	ldr	pc, [ip, #1004]!	; 0x3ec

00010c90 <getpid@plt>:
   10c90:	add	ip, pc, #0, 12
   10c94:	add	ip, ip, #86016	; 0x15000
   10c98:	ldr	pc, [ip, #996]!	; 0x3e4

00010c9c <exit@plt>:
   10c9c:	add	ip, pc, #0, 12
   10ca0:	add	ip, ip, #86016	; 0x15000
   10ca4:	ldr	pc, [ip, #988]!	; 0x3dc

00010ca8 <strlen@plt>:
   10ca8:	add	ip, pc, #0, 12
   10cac:	add	ip, ip, #86016	; 0x15000
   10cb0:	ldr	pc, [ip, #980]!	; 0x3d4

00010cb4 <setsid@plt>:
   10cb4:	add	ip, pc, #0, 12
   10cb8:	add	ip, ip, #86016	; 0x15000
   10cbc:	ldr	pc, [ip, #972]!	; 0x3cc

00010cc0 <__errno_location@plt>:
   10cc0:	add	ip, pc, #0, 12
   10cc4:	add	ip, ip, #86016	; 0x15000
   10cc8:	ldr	pc, [ip, #964]!	; 0x3c4

00010ccc <semget@plt>:
   10ccc:	add	ip, pc, #0, 12
   10cd0:	add	ip, ip, #86016	; 0x15000
   10cd4:	ldr	pc, [ip, #956]!	; 0x3bc

00010cd8 <__printf_chk@plt>:
   10cd8:	add	ip, pc, #0, 12
   10cdc:	add	ip, ip, #86016	; 0x15000
   10ce0:	ldr	pc, [ip, #948]!	; 0x3b4

00010ce4 <__fprintf_chk@plt>:
   10ce4:	add	ip, pc, #0, 12
   10ce8:	add	ip, ip, #86016	; 0x15000
   10cec:	ldr	pc, [ip, #940]!	; 0x3ac

00010cf0 <fclose@plt>:
   10cf0:	add	ip, pc, #0, 12
   10cf4:	add	ip, ip, #86016	; 0x15000
   10cf8:	ldr	pc, [ip, #932]!	; 0x3a4

00010cfc <semctl@plt>:
   10cfc:	add	ip, pc, #0, 12
   10d00:	add	ip, ip, #86016	; 0x15000
   10d04:	ldr	pc, [ip, #924]!	; 0x39c

00010d08 <sigemptyset@plt>:
   10d08:	add	ip, pc, #0, 12
   10d0c:	add	ip, ip, #86016	; 0x15000
   10d10:	ldr	pc, [ip, #916]!	; 0x394

00010d14 <fork@plt>:
   10d14:	add	ip, pc, #0, 12
   10d18:	add	ip, ip, #86016	; 0x15000
   10d1c:	ldr	pc, [ip, #908]!	; 0x38c

00010d20 <__isoc99_scanf@plt>:
   10d20:	add	ip, pc, #0, 12
   10d24:	add	ip, ip, #86016	; 0x15000
   10d28:	ldr	pc, [ip, #900]!	; 0x384

00010d2c <msgget@plt>:
   10d2c:	add	ip, pc, #0, 12
   10d30:	add	ip, ip, #86016	; 0x15000
   10d34:	ldr	pc, [ip, #892]!	; 0x37c

00010d38 <__lxstat@plt>:
   10d38:	add	ip, pc, #0, 12
   10d3c:	add	ip, ip, #86016	; 0x15000
   10d40:	ldr	pc, [ip, #884]!	; 0x374

00010d44 <random@plt>:
   10d44:	add	ip, pc, #0, 12
   10d48:	add	ip, ip, #86016	; 0x15000
   10d4c:	ldr	pc, [ip, #876]!	; 0x36c

00010d50 <msgsnd@plt>:
   10d50:	add	ip, pc, #0, 12
   10d54:	add	ip, ip, #86016	; 0x15000
   10d58:	ldr	pc, [ip, #868]!	; 0x364

00010d5c <abort@plt>:
   10d5c:	add	ip, pc, #0, 12
   10d60:	add	ip, ip, #86016	; 0x15000
   10d64:	ldr	pc, [ip, #860]!	; 0x35c

00010d68 <close@plt>:
   10d68:	add	ip, pc, #0, 12
   10d6c:	add	ip, ip, #86016	; 0x15000
   10d70:	ldr	pc, [ip, #852]!	; 0x354

Disassembly of section .text:

00010d74 <.text>:
   10d74:	ldr	r3, [pc, #1400]	; 112f4 <close@plt+0x58c>
   10d78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d7c:	sub	sp, sp, #436	; 0x1b4
   10d80:	ldr	r3, [r3]
   10d84:	ldr	r0, [pc, #1388]	; 112f8 <close@plt+0x590>
   10d88:	mov	r5, r1
   10d8c:	str	r3, [sp, #428]	; 0x1ac
   10d90:	bl	10c30 <getenv@plt>
   10d94:	subs	r9, r0, #0
   10d98:	bne	11294 <close@plt+0x52c>
   10d9c:	ldr	r7, [pc, #1368]	; 112fc <close@plt+0x594>
   10da0:	ldr	r8, [pc, #1368]	; 11300 <close@plt+0x598>
   10da4:	ldr	sl, [pc, #1368]	; 11304 <close@plt+0x59c>
   10da8:	ldr	fp, [pc, #1368]	; 11308 <close@plt+0x5a0>
   10dac:	str	r9, [sp, #4]
   10db0:	str	r9, [sp]
   10db4:	ldr	r4, [r5, #4]
   10db8:	add	r6, r5, #4
   10dbc:	cmp	r4, #0
   10dc0:	beq	10e48 <close@plt+0xe0>
   10dc4:	mov	r1, r7
   10dc8:	mov	r0, r4
   10dcc:	bl	10b58 <strcmp@plt>
   10dd0:	cmp	r0, #0
   10dd4:	beq	10fe4 <close@plt+0x27c>
   10dd8:	mov	r1, r8
   10ddc:	mov	r0, r4
   10de0:	bl	10b58 <strcmp@plt>
   10de4:	cmp	r0, #0
   10de8:	beq	10ffc <close@plt+0x294>
   10dec:	mov	r1, sl
   10df0:	mov	r0, r4
   10df4:	bl	10b58 <strcmp@plt>
   10df8:	cmp	r0, #0
   10dfc:	beq	11028 <close@plt+0x2c0>
   10e00:	mov	r1, fp
   10e04:	mov	r0, r4
   10e08:	bl	10b58 <strcmp@plt>
   10e0c:	cmp	r0, #0
   10e10:	beq	11018 <close@plt+0x2b0>
   10e14:	ldr	r1, [pc, #1264]	; 1130c <close@plt+0x5a4>
   10e18:	mov	r0, r4
   10e1c:	bl	10b58 <strcmp@plt>
   10e20:	cmp	r0, #0
   10e24:	bne	1109c <close@plt+0x334>
   10e28:	mov	r5, r6
   10e2c:	ldr	r3, [pc, #1244]	; 11310 <close@plt+0x5a8>
   10e30:	ldr	r4, [r5, #4]
   10e34:	mov	r2, #1
   10e38:	cmp	r4, #0
   10e3c:	str	r2, [r3]
   10e40:	add	r6, r5, #4
   10e44:	bne	10dc4 <close@plt+0x5c>
   10e48:	ldr	r3, [pc, #1220]	; 11314 <close@plt+0x5ac>
   10e4c:	add	r2, r3, #39936	; 0x9c00
   10e50:	add	r2, r2, #100	; 0x64
   10e54:	str	r4, [r3, #4]!
   10e58:	cmp	r2, r3
   10e5c:	bne	10e54 <close@plt+0xec>
   10e60:	ldr	r3, [sp, #4]
   10e64:	cmp	r3, #0
   10e68:	bne	11160 <close@plt+0x3f8>
   10e6c:	ldr	r5, [pc, #1180]	; 11310 <close@plt+0x5a8>
   10e70:	ldr	r0, [r5, #12]
   10e74:	cmp	r0, #0
   10e78:	beq	111c8 <close@plt+0x460>
   10e7c:	ldr	r3, [r5]
   10e80:	cmp	r3, #0
   10e84:	bne	111ac <close@plt+0x444>
   10e88:	mov	r1, #896	; 0x380
   10e8c:	ldr	r0, [r5, #12]
   10e90:	bl	10d2c <msgget@plt>
   10e94:	ldr	r7, [pc, #1148]	; 11318 <close@plt+0x5b0>
   10e98:	ldr	r3, [r5, #12]
   10e9c:	mov	r1, #896	; 0x380
   10ea0:	ldr	r6, [pc, #1140]	; 1131c <close@plt+0x5b4>
   10ea4:	ldr	r4, [pc, #1140]	; 11320 <close@plt+0x5b8>
   10ea8:	str	r0, [r7]
   10eac:	add	r0, r3, #1
   10eb0:	bl	10d2c <msgget@plt>
   10eb4:	ldr	r3, [r5, #12]
   10eb8:	mov	r2, #896	; 0x380
   10ebc:	mov	r1, #1
   10ec0:	str	r0, [r6]
   10ec4:	add	r0, r3, #2
   10ec8:	bl	10ccc <semget@plt>
   10ecc:	mov	r3, #1
   10ed0:	mov	r2, #16
   10ed4:	mov	r1, #0
   10ed8:	str	r0, [r4]
   10edc:	bl	10cfc <semctl@plt>
   10ee0:	ldr	r3, [r7]
   10ee4:	cmn	r3, #1
   10ee8:	beq	11260 <close@plt+0x4f8>
   10eec:	ldr	r3, [r6]
   10ef0:	cmn	r3, #1
   10ef4:	beq	11260 <close@plt+0x4f8>
   10ef8:	ldr	r3, [r4]
   10efc:	cmn	r3, #1
   10f00:	beq	11260 <close@plt+0x4f8>
   10f04:	ldr	r3, [r5]
   10f08:	cmp	r3, #0
   10f0c:	bne	11190 <close@plt+0x428>
   10f10:	cmp	r9, #0
   10f14:	bne	11154 <close@plt+0x3ec>
   10f18:	ldr	r3, [pc, #1028]	; 11324 <close@plt+0x5bc>
   10f1c:	add	r0, sp, #12
   10f20:	str	r3, [sp, #8]
   10f24:	bl	10d08 <sigemptyset@plt>
   10f28:	ldr	r3, [pc, #1016]	; 11328 <close@plt+0x5c0>
   10f2c:	mov	r6, #0
   10f30:	add	r0, sp, #152	; 0x98
   10f34:	str	r3, [sp, #148]	; 0x94
   10f38:	str	r6, [sp, #140]	; 0x8c
   10f3c:	mov	r4, #2
   10f40:	bl	10d08 <sigemptyset@plt>
   10f44:	ldr	r3, [pc, #992]	; 1132c <close@plt+0x5c4>
   10f48:	add	r0, sp, #292	; 0x124
   10f4c:	str	r6, [sp, #280]	; 0x118
   10f50:	str	r3, [sp, #288]	; 0x120
   10f54:	bl	10d08 <sigemptyset@plt>
   10f58:	str	r6, [sp, #420]	; 0x1a4
   10f5c:	sub	r3, r4, #10
   10f60:	sub	r0, r4, #1
   10f64:	cmp	r3, #11
   10f68:	ldrls	pc, [pc, r3, lsl #2]
   10f6c:	b	10fa0 <close@plt+0x238>
   10f70:	andeq	r0, r1, ip, lsr #31
   10f74:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   10f78:	andeq	r0, r1, r0, lsr #31
   10f7c:			; <UNDEFINED> instruction: 0x00010fbc
   10f80:	andeq	r0, r1, r0, lsr #31
   10f84:	andeq	r0, r1, r0, lsr #31
   10f88:	andeq	r0, r1, r0, lsr #31
   10f8c:	andeq	r0, r1, r0, lsr #31
   10f90:	andeq	r0, r1, r0, lsr #31
   10f94:	andeq	r0, r1, ip, lsr #31
   10f98:	andeq	r0, r1, r0, lsr #31
   10f9c:	andeq	r0, r1, ip, lsr #31
   10fa0:	mov	r2, #0
   10fa4:	add	r1, sp, #8
   10fa8:	bl	10c0c <sigaction@plt>
   10fac:	cmp	r4, #65	; 0x41
   10fb0:	beq	11048 <close@plt+0x2e0>
   10fb4:	add	r4, r4, #1
   10fb8:	b	10f5c <close@plt+0x1f4>
   10fbc:	mov	r2, #0
   10fc0:	add	r1, sp, #148	; 0x94
   10fc4:	mov	r0, #12
   10fc8:	bl	10c0c <sigaction@plt>
   10fcc:	b	10fb4 <close@plt+0x24c>
   10fd0:	mov	r2, #0
   10fd4:	add	r1, sp, #288	; 0x120
   10fd8:	mov	r0, #10
   10fdc:	bl	10c0c <sigaction@plt>
   10fe0:	b	10fb4 <close@plt+0x24c>
   10fe4:	add	r5, r5, #8
   10fe8:	mov	r0, r5
   10fec:	bl	11e4c <close@plt+0x10e4>
   10ff0:	ldr	r3, [pc, #792]	; 11310 <close@plt+0x5a8>
   10ff4:	str	r0, [r3, #12]
   10ff8:	b	10db4 <close@plt+0x4c>
   10ffc:	add	r5, r5, #8
   11000:	mov	r0, r5
   11004:	bl	11e4c <close@plt+0x10e4>
   11008:	ldr	r3, [pc, #768]	; 11310 <close@plt+0x5a8>
   1100c:	mov	r9, #1
   11010:	str	r0, [r3, #12]
   11014:	b	10db4 <close@plt+0x4c>
   11018:	mov	r3, #1
   1101c:	mov	r5, r6
   11020:	str	r3, [sp]
   11024:	b	10db4 <close@plt+0x4c>
   11028:	ldr	r3, [pc, #768]	; 11330 <close@plt+0x5c8>
   1102c:	mov	r2, #73	; 0x49
   11030:	mov	r1, #1
   11034:	ldr	r3, [r3]
   11038:	ldr	r0, [pc, #756]	; 11334 <close@plt+0x5cc>
   1103c:	mov	r5, r6
   11040:	bl	10c24 <fwrite@plt>
   11044:	b	10db4 <close@plt+0x4c>
   11048:	ldr	r3, [sp]
   1104c:	cmp	r3, #0
   11050:	bne	110ec <close@plt+0x384>
   11054:	bl	10d14 <fork@plt>
   11058:	subs	r4, r0, #0
   1105c:	bne	11200 <close@plt+0x498>
   11060:	bl	10c6c <getdtablesize@plt>
   11064:	ldr	r3, [pc, #716]	; 11338 <close@plt+0x5d0>
   11068:	mov	r5, r0
   1106c:	ldr	r0, [r3]
   11070:	bl	10b88 <fflush@plt>
   11074:	cmp	r5, #0
   11078:	blt	11094 <close@plt+0x32c>
   1107c:	add	r5, r5, #1
   11080:	mov	r0, r4
   11084:	add	r4, r4, #1
   11088:	bl	10d68 <close@plt>
   1108c:	cmp	r4, r5
   11090:	bne	11080 <close@plt+0x318>
   11094:	bl	10cb4 <setsid@plt>
   11098:	b	11114 <close@plt+0x3ac>
   1109c:	ldr	r1, [pc, #664]	; 1133c <close@plt+0x5d4>
   110a0:	mov	r0, r4
   110a4:	bl	10b58 <strcmp@plt>
   110a8:	cmp	r0, #0
   110ac:	beq	11140 <close@plt+0x3d8>
   110b0:	ldr	r1, [pc, #648]	; 11340 <close@plt+0x5d8>
   110b4:	mov	r0, r4
   110b8:	bl	10b58 <strcmp@plt>
   110bc:	cmp	r0, #0
   110c0:	beq	1121c <close@plt+0x4b4>
   110c4:	ldr	r1, [pc, #632]	; 11344 <close@plt+0x5dc>
   110c8:	mov	r0, r4
   110cc:	bl	10b58 <strcmp@plt>
   110d0:	cmp	r0, #0
   110d4:	bne	1122c <close@plt+0x4c4>
   110d8:	ldr	r3, [pc, #560]	; 11310 <close@plt+0x5a8>
   110dc:	mov	r2, #1
   110e0:	mov	r5, r6
   110e4:	str	r2, [r3, #8]
   110e8:	b	10db4 <close@plt+0x4c>
   110ec:	ldr	r4, [r5, #12]
   110f0:	bl	10c90 <getpid@plt>
   110f4:	mov	r2, r4
   110f8:	ldr	r1, [pc, #584]	; 11348 <close@plt+0x5e0>
   110fc:	mov	r3, r0
   11100:	mov	r0, #1
   11104:	bl	10cd8 <__printf_chk@plt>
   11108:	ldr	r3, [pc, #552]	; 11338 <close@plt+0x5d0>
   1110c:	ldr	r0, [r3]
   11110:	bl	10b88 <fflush@plt>
   11114:	bl	13110 <close@plt+0x23a8>
   11118:	mvn	r0, #0
   1111c:	bl	12084 <close@plt+0x131c>
   11120:	ldr	r3, [pc, #460]	; 112f4 <close@plt+0x58c>
   11124:	ldr	r2, [sp, #428]	; 0x1ac
   11128:	mov	r0, #1
   1112c:	ldr	r3, [r3]
   11130:	cmp	r2, r3
   11134:	bne	11290 <close@plt+0x528>
   11138:	add	sp, sp, #436	; 0x1b4
   1113c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11140:	ldr	r3, [pc, #456]	; 11310 <close@plt+0x5a8>
   11144:	ldr	r2, [r5, #8]
   11148:	add	r5, r5, #8
   1114c:	str	r2, [r3, #4]
   11150:	b	10db4 <close@plt+0x4c>
   11154:	mov	r0, #0
   11158:	bl	12084 <close@plt+0x131c>
   1115c:	b	10f18 <close@plt+0x1b0>
   11160:	mov	r0, #0
   11164:	bl	12148 <close@plt+0x13e0>
   11168:	cmp	r0, #0
   1116c:	bne	10e6c <close@plt+0x104>
   11170:	ldr	r3, [pc, #440]	; 11330 <close@plt+0x5c8>
   11174:	mov	r2, #21
   11178:	mov	r1, #1
   1117c:	ldr	r3, [r3]
   11180:	ldr	r0, [pc, #452]	; 1134c <close@plt+0x5e4>
   11184:	bl	10c24 <fwrite@plt>
   11188:	mov	r0, #1
   1118c:	bl	10c9c <exit@plt>
   11190:	ldr	r1, [pc, #408]	; 11330 <close@plt+0x5c8>
   11194:	ldr	r3, [r5, #12]
   11198:	ldr	r2, [pc, #432]	; 11350 <close@plt+0x5e8>
   1119c:	ldr	r0, [r1]
   111a0:	mov	r1, #1
   111a4:	bl	10ce4 <__fprintf_chk@plt>
   111a8:	b	10f10 <close@plt+0x1a8>
   111ac:	ldr	r1, [pc, #380]	; 11330 <close@plt+0x5c8>
   111b0:	ldr	r3, [r5, #12]
   111b4:	ldr	r2, [pc, #408]	; 11354 <close@plt+0x5ec>
   111b8:	ldr	r0, [r1]
   111bc:	mov	r1, #1
   111c0:	bl	10ce4 <__fprintf_chk@plt>
   111c4:	b	10e88 <close@plt+0x120>
   111c8:	bl	10bac <time@plt>
   111cc:	mov	r4, r0
   111d0:	bl	10c90 <getpid@plt>
   111d4:	ldr	r3, [pc, #380]	; 11358 <close@plt+0x5f0>
   111d8:	mla	r0, r3, r0, r4
   111dc:	bl	10b70 <srandom@plt>
   111e0:	ldr	r3, [r5, #12]
   111e4:	cmp	r3, #0
   111e8:	bne	10e7c <close@plt+0x114>
   111ec:	bl	10d44 <random@plt>
   111f0:	cmp	r0, #0
   111f4:	str	r0, [r5, #12]
   111f8:	beq	111ec <close@plt+0x484>
   111fc:	b	10e7c <close@plt+0x114>
   11200:	mov	r3, r4
   11204:	ldr	r2, [r5, #12]
   11208:	ldr	r1, [pc, #312]	; 11348 <close@plt+0x5e0>
   1120c:	mov	r0, #1
   11210:	bl	10cd8 <__printf_chk@plt>
   11214:	ldr	r0, [sp]
   11218:	bl	10c9c <exit@plt>
   1121c:	mov	r3, #1
   11220:	mov	r5, r6
   11224:	str	r3, [sp, #4]
   11228:	b	10db4 <close@plt+0x4c>
   1122c:	mov	r0, r4
   11230:	ldr	r1, [pc, #292]	; 1135c <close@plt+0x5f4>
   11234:	bl	10b58 <strcmp@plt>
   11238:	ldr	r4, [pc, #240]	; 11330 <close@plt+0x5c8>
   1123c:	ldr	r3, [r4]
   11240:	cmp	r0, #0
   11244:	bne	112b4 <close@plt+0x54c>
   11248:	mov	r2, #22
   1124c:	mov	r1, #1
   11250:	ldr	r0, [pc, #264]	; 11360 <close@plt+0x5f8>
   11254:	bl	10c24 <fwrite@plt>
   11258:	mov	r0, #0
   1125c:	bl	10c9c <exit@plt>
   11260:	ldr	r0, [pc, #252]	; 11364 <close@plt+0x5fc>
   11264:	bl	10be8 <perror@plt>
   11268:	ldr	r3, [pc, #192]	; 11330 <close@plt+0x5c8>
   1126c:	mov	r2, #47	; 0x2f
   11270:	mov	r1, #1
   11274:	ldr	r3, [r3]
   11278:	ldr	r0, [pc, #232]	; 11368 <close@plt+0x600>
   1127c:	bl	10c24 <fwrite@plt>
   11280:	mvn	r0, #0
   11284:	bl	12084 <close@plt+0x131c>
   11288:	mov	r0, #1
   1128c:	bl	10c9c <exit@plt>
   11290:	bl	10bd0 <__stack_chk_fail@plt>
   11294:	ldr	r3, [pc, #148]	; 11330 <close@plt+0x5c8>
   11298:	mov	r2, #49	; 0x31
   1129c:	mov	r1, #1
   112a0:	ldr	r3, [r3]
   112a4:	ldr	r0, [pc, #192]	; 1136c <close@plt+0x604>
   112a8:	bl	10c24 <fwrite@plt>
   112ac:	mov	r0, #1
   112b0:	bl	10c9c <exit@plt>
   112b4:	mov	r2, #40	; 0x28
   112b8:	mov	r1, #1
   112bc:	ldr	r0, [pc, #172]	; 11370 <close@plt+0x608>
   112c0:	bl	10c24 <fwrite@plt>
   112c4:	ldr	r3, [r4]
   112c8:	mov	r2, #43	; 0x2b
   112cc:	mov	r1, #1
   112d0:	ldr	r0, [pc, #156]	; 11374 <close@plt+0x60c>
   112d4:	bl	10c24 <fwrite@plt>
   112d8:	ldr	r3, [r4]
   112dc:	mov	r2, #102	; 0x66
   112e0:	mov	r1, #1
   112e4:	ldr	r0, [pc, #140]	; 11378 <close@plt+0x610>
   112e8:	bl	10c24 <fwrite@plt>
   112ec:	mov	r0, #1
   112f0:	bl	10c9c <exit@plt>
   112f4:	andeq	r5, r2, r0, lsl #30
   112f8:	andeq	r4, r1, r0, asr ip
   112fc:	muleq	r1, r0, ip
   11300:	muleq	r1, r8, ip
   11304:	andeq	r4, r1, r4, lsr #25
   11308:	strdeq	r4, [r1], -r8
   1130c:	andeq	r4, r1, r8, lsl #26
   11310:	andeq	r6, r2, r4, lsr r1
   11314:	andeq	r6, r2, r0, asr #2
   11318:	andeq	r6, r2, r0, lsr #2
   1131c:	andeq	r6, r2, r4, lsr #2
   11320:	andeq	r6, r2, ip, lsl r1
   11324:	andeq	r2, r1, r4, lsl #1
   11328:	andeq	r2, r1, r8, asr #14
   1132c:	andeq	r2, r1, r4
   11330:	andeq	r6, r2, r8, lsr #2
   11334:	andeq	r4, r1, ip, lsr #25
   11338:	andeq	r6, r2, ip, lsr #2
   1133c:	andeq	r4, r1, r0, lsl sp
   11340:	andeq	r4, r1, ip, lsl sp
   11344:	andeq	r4, r1, r4, lsr #26
   11348:			; <UNDEFINED> instruction: 0x00014eb8
   1134c:	andeq	r4, r1, ip, lsl lr
   11350:	andeq	r4, r1, r8, lsr #29
   11354:	andeq	r4, r1, r4, lsr lr
   11358:	andeq	r8, r0, pc, ror r1
   1135c:	andeq	r4, r1, r8, lsr sp
   11360:	andeq	r4, r1, r4, asr #26
   11364:	andeq	r4, r1, ip, asr #28
   11368:	andeq	r4, r1, r8, ror lr
   1136c:	andeq	r4, r1, ip, asr ip
   11370:	andeq	r4, r1, ip, asr sp
   11374:	andeq	r4, r1, r8, lsl #27
   11378:			; <UNDEFINED> instruction: 0x00014db4
   1137c:	mov	fp, #0
   11380:	mov	lr, #0
   11384:	pop	{r1}		; (ldr r1, [sp], #4)
   11388:	mov	r2, sp
   1138c:	push	{r2}		; (str r2, [sp, #-4]!)
   11390:	push	{r0}		; (str r0, [sp, #-4]!)
   11394:	ldr	ip, [pc, #16]	; 113ac <close@plt+0x644>
   11398:	push	{ip}		; (str ip, [sp, #-4]!)
   1139c:	ldr	r0, [pc, #12]	; 113b0 <close@plt+0x648>
   113a0:	ldr	r3, [pc, #12]	; 113b4 <close@plt+0x64c>
   113a4:	bl	10c48 <__libc_start_main@plt>
   113a8:	bl	10d5c <abort@plt>
   113ac:	andeq	r4, r1, r0, asr r7
   113b0:	andeq	r0, r1, r4, ror sp
   113b4:	strdeq	r4, [r1], -r0
   113b8:	ldr	r3, [pc, #20]	; 113d4 <close@plt+0x66c>
   113bc:	ldr	r2, [pc, #20]	; 113d8 <close@plt+0x670>
   113c0:	add	r3, pc, r3
   113c4:	ldr	r2, [r3, r2]
   113c8:	cmp	r2, #0
   113cc:	bxeq	lr
   113d0:	b	10c78 <__gmon_start__@plt>
   113d4:	andeq	r4, r1, r8, lsr ip
   113d8:	ldrdeq	r0, [r0], -r4
   113dc:	ldr	r0, [pc, #24]	; 113fc <close@plt+0x694>
   113e0:	ldr	r3, [pc, #24]	; 11400 <close@plt+0x698>
   113e4:	cmp	r3, r0
   113e8:	bxeq	lr
   113ec:	ldr	r3, [pc, #16]	; 11404 <close@plt+0x69c>
   113f0:	cmp	r3, #0
   113f4:	bxeq	lr
   113f8:	bx	r3
   113fc:	andeq	r6, r2, r8, lsr #2
   11400:	andeq	r6, r2, r8, lsr #2
   11404:	andeq	r0, r0, r0
   11408:	ldr	r0, [pc, #36]	; 11434 <close@plt+0x6cc>
   1140c:	ldr	r1, [pc, #36]	; 11438 <close@plt+0x6d0>
   11410:	sub	r1, r1, r0
   11414:	asr	r1, r1, #2
   11418:	add	r1, r1, r1, lsr #31
   1141c:	asrs	r1, r1, #1
   11420:	bxeq	lr
   11424:	ldr	r3, [pc, #16]	; 1143c <close@plt+0x6d4>
   11428:	cmp	r3, #0
   1142c:	bxeq	lr
   11430:	bx	r3
   11434:	andeq	r6, r2, r8, lsr #2
   11438:	andeq	r6, r2, r8, lsr #2
   1143c:	andeq	r0, r0, r0
   11440:	push	{r4, lr}
   11444:	ldr	r4, [pc, #24]	; 11464 <close@plt+0x6fc>
   11448:	ldrb	r3, [r4]
   1144c:	cmp	r3, #0
   11450:	popne	{r4, pc}
   11454:	bl	113dc <close@plt+0x674>
   11458:	mov	r3, #1
   1145c:	strb	r3, [r4]
   11460:	pop	{r4, pc}
   11464:	andeq	r6, r2, r0, lsr r1
   11468:	b	11408 <close@plt+0x6a0>
   1146c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11470:	mov	r6, r1
   11474:	ldrb	r9, [r0, #17]
   11478:	ldrb	r7, [r0, #21]
   1147c:	ldrb	r8, [r0, #18]
   11480:	ldrb	ip, [r0, #22]
   11484:	ldrb	r2, [r0, #16]
   11488:	ldrb	r3, [r0, #20]
   1148c:	ldrb	lr, [r0, #19]
   11490:	ldrb	r1, [r0, #23]
   11494:	orr	r2, r2, r9, lsl #8
   11498:	orr	r3, r3, r7, lsl #8
   1149c:	orr	r2, r2, r8, lsl #16
   114a0:	orr	r3, r3, ip, lsl #16
   114a4:	orr	r4, r2, lr, lsl #24
   114a8:	orr	r5, r3, r1, lsl #24
   114ac:	lsl	r2, r4, #6
   114b0:	lsl	r1, r5, #6
   114b4:	adds	r8, r2, r4
   114b8:	orr	r3, r1, r4, lsr #26
   114bc:	adc	r9, r3, r5
   114c0:	mov	r3, r9
   114c4:	mov	r2, r8
   114c8:	sub	sp, sp, #20
   114cc:	lsl	r1, r3, #4
   114d0:	orr	r1, r1, r2, lsr #28
   114d4:	lsl	lr, r2, #4
   114d8:	ldrb	r7, [r0, #13]
   114dc:	ldrb	r9, [r0, #9]
   114e0:	ldrb	ip, [r0, #8]
   114e4:	ldrb	r8, [r0, #10]
   114e8:	str	lr, [sp]
   114ec:	str	r1, [sp, #4]
   114f0:	ldrb	r3, [r0, #11]
   114f4:	orr	ip, ip, r9, lsl #8
   114f8:	orr	r8, ip, r8, lsl #16
   114fc:	str	r3, [sp, #12]
   11500:	ldrd	r2, [sp]
   11504:	ldrb	r1, [r0, #12]
   11508:	ldrb	lr, [r0, #14]
   1150c:	adds	r2, r2, r4
   11510:	orr	r1, r1, r7, lsl #8
   11514:	ldrb	r0, [r0, #15]
   11518:	ldr	r7, [sp, #12]
   1151c:	adc	r3, r3, r5
   11520:	orr	lr, r1, lr, lsl #16
   11524:	lsl	ip, r3, #3
   11528:	lsl	r1, r2, #3
   1152c:	orr	sl, r8, r7, lsl #24
   11530:	orr	ip, ip, r2, lsr #29
   11534:	orr	fp, lr, r0, lsl #24
   11538:	adds	r0, r1, sl
   1153c:	adc	r1, ip, fp
   11540:	ldr	r2, [pc, #88]	; 115a0 <close@plt+0x838>
   11544:	mov	r3, #0
   11548:	bl	1454c <close@plt+0x37e4>
   1154c:	ldr	r3, [pc, #80]	; 115a4 <close@plt+0x83c>
   11550:	ldr	r0, [r3, r2, lsl #2]
   11554:	cmp	r0, #0
   11558:	bne	1156c <close@plt+0x804>
   1155c:	b	11598 <close@plt+0x830>
   11560:	ldr	r0, [r0]
   11564:	cmp	r0, #0
   11568:	beq	11598 <close@plt+0x830>
   1156c:	ldrd	r2, [r0, #20]
   11570:	cmp	r3, r5
   11574:	cmpeq	r2, r4
   11578:	bne	11560 <close@plt+0x7f8>
   1157c:	ldrd	r2, [r0, #12]
   11580:	cmp	r3, fp
   11584:	cmpeq	r2, sl
   11588:	bne	11560 <close@plt+0x7f8>
   1158c:	ldr	r3, [r0, #44]	; 0x2c
   11590:	cmp	r3, r6
   11594:	bne	11560 <close@plt+0x7f8>
   11598:	add	sp, sp, #20
   1159c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   115a0:	andeq	r2, r0, r9, lsl r7
   115a4:	andeq	r6, r2, r4, asr #2
   115a8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   115ac:	mov	r4, r0
   115b0:	ldrb	r9, [r0, #17]
   115b4:	ldrb	lr, [r0, #21]
   115b8:	ldrb	r8, [r0, #18]
   115bc:	ldrb	ip, [r0, #19]
   115c0:	ldrb	r2, [r0, #16]
   115c4:	ldrb	r3, [r0, #20]
   115c8:	ldrb	r0, [r0, #22]
   115cc:	mov	r5, r1
   115d0:	ldrb	r1, [r4, #23]
   115d4:	orr	r2, r2, r9, lsl #8
   115d8:	orr	r3, r3, lr, lsl #8
   115dc:	orr	r2, r2, r8, lsl #16
   115e0:	orr	r3, r3, r0, lsl #16
   115e4:	orr	r6, r2, ip, lsl #24
   115e8:	orr	r7, r3, r1, lsl #24
   115ec:	lsl	r0, r6, #6
   115f0:	lsl	r3, r7, #6
   115f4:	adds	r2, r0, r6
   115f8:	orr	r1, r3, r6, lsr #26
   115fc:	mov	r0, r2
   11600:	adc	r3, r1, r7
   11604:	ldrb	r9, [r4, #9]
   11608:	ldrb	r8, [r4, #10]
   1160c:	ldrb	r2, [r4, #8]
   11610:	lsl	ip, r0, #4
   11614:	lsl	r3, r3, #4
   11618:	ldrb	lr, [r4, #13]
   1161c:	orr	r3, r3, r0, lsr #28
   11620:	mov	sl, ip
   11624:	ldrb	ip, [r4, #11]
   11628:	ldrb	r1, [r4, #14]
   1162c:	mov	fp, r3
   11630:	ldrb	r3, [r4, #12]
   11634:	orr	r2, r2, r9, lsl #8
   11638:	ldrb	r9, [r4, #15]
   1163c:	sub	sp, sp, #12
   11640:	adds	sl, sl, r6
   11644:	orr	r2, r2, r8, lsl #16
   11648:	orr	r3, r3, lr, lsl #8
   1164c:	orr	r2, r2, ip, lsl #24
   11650:	str	r2, [sp]
   11654:	orr	r2, r3, r1, lsl #16
   11658:	lsl	r3, sl, #3
   1165c:	mov	r0, r3
   11660:	orr	r3, r2, r9, lsl #24
   11664:	str	r3, [sp, #4]
   11668:	adc	fp, fp, r7
   1166c:	ldrd	r2, [sp]
   11670:	lsl	r8, fp, #3
   11674:	orr	r8, r8, sl, lsr #29
   11678:	adds	r2, r2, r0
   1167c:	adc	r3, r3, r8
   11680:	mov	r0, r2
   11684:	mov	r1, r3
   11688:	ldr	r2, [pc, #232]	; 11778 <close@plt+0xa10>
   1168c:	mov	r3, #0
   11690:	bl	1454c <close@plt+0x37e4>
   11694:	ldr	r9, [pc, #224]	; 1177c <close@plt+0xa14>
   11698:	ldrd	sl, [sp]
   1169c:	ldr	r8, [r9, r2, lsl #2]
   116a0:	cmp	r8, #0
   116a4:	bne	116bc <close@plt+0x954>
   116a8:	b	1175c <close@plt+0x9f4>
   116ac:	ldr	r3, [r8]
   116b0:	cmp	r3, #0
   116b4:	beq	116f0 <close@plt+0x988>
   116b8:	mov	r8, r3
   116bc:	ldrd	r2, [r8, #20]
   116c0:	cmp	r3, r7
   116c4:	cmpeq	r2, r6
   116c8:	bne	116ac <close@plt+0x944>
   116cc:	ldrd	r2, [r8, #12]
   116d0:	cmp	r3, fp
   116d4:	cmpeq	r2, sl
   116d8:	bne	116ac <close@plt+0x944>
   116dc:	ldr	r3, [r8, #44]	; 0x2c
   116e0:	cmp	r3, r5
   116e4:	bne	116ac <close@plt+0x944>
   116e8:	mov	r0, r8
   116ec:	b	11700 <close@plt+0x998>
   116f0:	mov	r1, #52	; 0x34
   116f4:	mov	r0, #1
   116f8:	bl	10b40 <calloc@plt>
   116fc:	str	r0, [r8]
   11700:	add	r2, r4, #32
   11704:	add	r3, r0, #4
   11708:	ldr	r6, [r4]
   1170c:	ldr	lr, [r4, #4]
   11710:	ldr	ip, [r4, #8]
   11714:	ldr	r1, [r4, #12]
   11718:	add	r4, r4, #16
   1171c:	cmp	r4, r2
   11720:	str	r6, [r3]
   11724:	str	lr, [r3, #4]
   11728:	str	ip, [r3, #8]
   1172c:	str	r1, [r3, #12]
   11730:	add	r3, r3, #16
   11734:	bne	11708 <close@plt+0x9a0>
   11738:	ldr	ip, [r4]
   1173c:	ldr	r1, [r4, #4]
   11740:	mov	r2, #0
   11744:	str	ip, [r3]
   11748:	str	r1, [r3, #4]
   1174c:	str	r5, [r0, #44]	; 0x2c
   11750:	str	r2, [r0, #48]	; 0x30
   11754:	add	sp, sp, #12
   11758:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1175c:	mov	r1, #52	; 0x34
   11760:	mov	r0, #1
   11764:	str	r2, [sp]
   11768:	bl	10b40 <calloc@plt>
   1176c:	ldr	r2, [sp]
   11770:	str	r0, [r9, r2, lsl #2]
   11774:	b	11700 <close@plt+0x998>
   11778:	andeq	r2, r0, r9, lsl r7
   1177c:	andeq	r6, r2, r4, asr #2
   11780:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11784:	mov	r4, r0
   11788:	ldrb	r2, [r0, #1089]	; 0x441
   1178c:	ldrb	r3, [r0, #1088]	; 0x440
   11790:	ldrb	r0, [r0, #1090]	; 0x442
   11794:	ldrb	r1, [r4, #1091]	; 0x443
   11798:	orr	r3, r3, r2, lsl #8
   1179c:	mov	r2, #0
   117a0:	orr	r3, r3, r0, lsl #16
   117a4:	orr	r1, r3, r1, lsl #24
   117a8:	strb	r2, [r4, #1084]	; 0x43c
   117ac:	strb	r2, [r4, #1085]	; 0x43d
   117b0:	strb	r2, [r4, #1086]	; 0x43e
   117b4:	strb	r2, [r4, #1087]	; 0x43f
   117b8:	add	r0, r4, #16
   117bc:	bl	1146c <close@plt+0x704>
   117c0:	ldr	r8, [pc, #320]	; 11908 <close@plt+0xba0>
   117c4:	ldr	r3, [r8]
   117c8:	cmp	r3, #0
   117cc:	mov	r5, r0
   117d0:	bne	11880 <close@plt+0xb18>
   117d4:	cmp	r0, #0
   117d8:	beq	118cc <close@plt+0xb64>
   117dc:	ldr	r6, [r0, #48]	; 0x30
   117e0:	cmp	r6, #0
   117e4:	beq	118cc <close@plt+0xb64>
   117e8:	ldr	r7, [pc, #284]	; 1190c <close@plt+0xba4>
   117ec:	mov	r5, #0
   117f0:	ldr	sl, [r6, #4]
   117f4:	mov	r0, sl
   117f8:	bl	10ca8 <strlen@plt>
   117fc:	mov	r1, sl
   11800:	mov	r3, r0
   11804:	add	r3, r3, r5
   11808:	add	r9, r0, #1
   1180c:	cmp	r3, r7
   11810:	add	r0, r5, #60	; 0x3c
   11814:	mov	r2, r9
   11818:	add	r0, r4, r0
   1181c:	bgt	118ec <close@plt+0xb84>
   11820:	bl	10ba0 <memcpy@plt>
   11824:	ldr	r6, [r6]
   11828:	add	r5, r5, r9
   1182c:	cmp	r6, #0
   11830:	bne	117f0 <close@plt+0xa88>
   11834:	ldr	r3, [r8]
   11838:	lsr	r1, r5, #8
   1183c:	cmp	r3, #0
   11840:	lsr	r2, r5, #16
   11844:	lsr	r3, r5, #24
   11848:	strb	r5, [r4, #56]	; 0x38
   1184c:	strb	r1, [r4, #57]	; 0x39
   11850:	strb	r2, [r4, #58]	; 0x3a
   11854:	strb	r3, [r4, #59]	; 0x3b
   11858:	beq	118e0 <close@plt+0xb78>
   1185c:	ldr	r1, [pc, #172]	; 11910 <close@plt+0xba8>
   11860:	add	r3, r4, #60	; 0x3c
   11864:	ldr	r2, [pc, #168]	; 11914 <close@plt+0xbac>
   11868:	ldr	r0, [r1]
   1186c:	mov	r1, #1
   11870:	bl	10ce4 <__fprintf_chk@plt>
   11874:	mov	r0, r4
   11878:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   1187c:	b	13d3c <close@plt+0x2fd4>
   11880:	ldr	r7, [pc, #136]	; 11910 <close@plt+0xba8>
   11884:	mov	r2, #28
   11888:	mov	r1, #1
   1188c:	ldr	r3, [r7]
   11890:	ldr	r0, [pc, #128]	; 11918 <close@plt+0xbb0>
   11894:	bl	10c24 <fwrite@plt>
   11898:	cmp	r5, #0
   1189c:	beq	118ac <close@plt+0xb44>
   118a0:	ldr	r6, [r5, #48]	; 0x30
   118a4:	cmp	r6, #0
   118a8:	bne	117e8 <close@plt+0xa80>
   118ac:	ldr	r3, [r8]
   118b0:	cmp	r3, #0
   118b4:	beq	118cc <close@plt+0xb64>
   118b8:	ldr	r3, [r7]
   118bc:	mov	r2, #34	; 0x22
   118c0:	mov	r1, #1
   118c4:	ldr	r0, [pc, #80]	; 1191c <close@plt+0xbb4>
   118c8:	bl	10c24 <fwrite@plt>
   118cc:	mov	r3, #0
   118d0:	strb	r3, [r4, #56]	; 0x38
   118d4:	strb	r3, [r4, #57]	; 0x39
   118d8:	strb	r3, [r4, #58]	; 0x3a
   118dc:	strb	r3, [r4, #59]	; 0x3b
   118e0:	mov	r0, r4
   118e4:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   118e8:	b	13d3c <close@plt+0x2fd4>
   118ec:	mov	r3, #0
   118f0:	mov	r2, #34	; 0x22
   118f4:	strb	r3, [r4, #1085]	; 0x43d
   118f8:	strb	r3, [r4, #1086]	; 0x43e
   118fc:	strb	r3, [r4, #1087]	; 0x43f
   11900:	strb	r2, [r4, #1084]	; 0x43c
   11904:	b	11834 <close@plt+0xacc>
   11908:	andeq	r6, r2, r4, lsr r1
   1190c:	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
   11910:	andeq	r6, r2, r8, lsr #2
   11914:	andeq	r4, r1, r4, lsr #15
   11918:	andeq	r4, r1, r0, ror #14
   1191c:	andeq	r4, r1, r0, lsl #15
   11920:	push	{r4, r5, r6, lr}
   11924:	subs	r4, r0, #0
   11928:	beq	11958 <close@plt+0xbf0>
   1192c:	mov	r5, r1
   11930:	ldr	r3, [r4, #4]
   11934:	mov	r1, r5
   11938:	subs	r0, r3, #0
   1193c:	beq	1194c <close@plt+0xbe4>
   11940:	bl	10b58 <strcmp@plt>
   11944:	cmp	r0, #0
   11948:	beq	11958 <close@plt+0xbf0>
   1194c:	ldr	r4, [r4]
   11950:	cmp	r4, #0
   11954:	bne	11930 <close@plt+0xbc8>
   11958:	mov	r0, r4
   1195c:	pop	{r4, r5, r6, pc}
   11960:	push	{r4, r5, r6, r7, r8, lr}
   11964:	mov	r4, r0
   11968:	ldrb	r0, [r0, #1089]	; 0x441
   1196c:	ldrb	r2, [r4, #1090]	; 0x442
   11970:	ldrb	r3, [r4, #1088]	; 0x440
   11974:	ldrb	r1, [r4, #1091]	; 0x443
   11978:	ldr	r6, [pc, #324]	; 11ac4 <close@plt+0xd5c>
   1197c:	orr	r3, r3, r0, lsl #8
   11980:	orr	r3, r3, r2, lsl #16
   11984:	mov	r0, #61	; 0x3d
   11988:	mov	r2, #0
   1198c:	strb	r0, [r4, #1084]	; 0x43c
   11990:	orr	r1, r3, r1, lsl #24
   11994:	strb	r2, [r4, #1085]	; 0x43d
   11998:	strb	r2, [r4, #1086]	; 0x43e
   1199c:	strb	r2, [r4, #1087]	; 0x43f
   119a0:	add	r0, r4, #16
   119a4:	bl	1146c <close@plt+0x704>
   119a8:	ldr	r3, [r6]
   119ac:	cmp	r3, #0
   119b0:	mov	r5, r0
   119b4:	bne	11a24 <close@plt+0xcbc>
   119b8:	cmp	r0, #0
   119bc:	beq	11a68 <close@plt+0xd00>
   119c0:	add	r7, r4, #60	; 0x3c
   119c4:	ldr	r0, [r0, #48]	; 0x30
   119c8:	mov	r1, r7
   119cc:	bl	11920 <close@plt+0xbb8>
   119d0:	subs	r5, r0, #0
   119d4:	beq	11a68 <close@plt+0xd00>
   119d8:	ldr	r1, [r5, #8]
   119dc:	ldr	r2, [r5, #12]
   119e0:	mov	r0, r7
   119e4:	mov	r5, #0
   119e8:	lsr	r3, r2, #8
   119ec:	strb	r3, [r4, #57]	; 0x39
   119f0:	lsr	ip, r2, #16
   119f4:	lsr	r3, r2, #24
   119f8:	strb	r2, [r4, #56]	; 0x38
   119fc:	strb	ip, [r4, #58]	; 0x3a
   11a00:	strb	r3, [r4, #59]	; 0x3b
   11a04:	bl	10ba0 <memcpy@plt>
   11a08:	strb	r5, [r4, #1084]	; 0x43c
   11a0c:	strb	r5, [r4, #1085]	; 0x43d
   11a10:	strb	r5, [r4, #1086]	; 0x43e
   11a14:	strb	r5, [r4, #1087]	; 0x43f
   11a18:	mov	r0, r4
   11a1c:	pop	{r4, r5, r6, r7, r8, lr}
   11a20:	b	13d3c <close@plt+0x2fd4>
   11a24:	ldr	r8, [pc, #156]	; 11ac8 <close@plt+0xd60>
   11a28:	add	r7, r4, #60	; 0x3c
   11a2c:	mov	r3, r7
   11a30:	ldr	r0, [r8]
   11a34:	ldr	r2, [pc, #144]	; 11acc <close@plt+0xd64>
   11a38:	mov	r1, #1
   11a3c:	bl	10ce4 <__fprintf_chk@plt>
   11a40:	cmp	r5, #0
   11a44:	bne	11a88 <close@plt+0xd20>
   11a48:	ldr	r3, [r6]
   11a4c:	cmp	r3, #0
   11a50:	beq	11a68 <close@plt+0xd00>
   11a54:	ldr	r3, [r8]
   11a58:	mov	r2, #34	; 0x22
   11a5c:	mov	r1, #1
   11a60:	ldr	r0, [pc, #104]	; 11ad0 <close@plt+0xd68>
   11a64:	bl	10c24 <fwrite@plt>
   11a68:	mov	r3, #0
   11a6c:	strb	r3, [r4, #56]	; 0x38
   11a70:	strb	r3, [r4, #57]	; 0x39
   11a74:	strb	r3, [r4, #58]	; 0x3a
   11a78:	strb	r3, [r4, #59]	; 0x3b
   11a7c:	mov	r0, r4
   11a80:	pop	{r4, r5, r6, r7, r8, lr}
   11a84:	b	13d3c <close@plt+0x2fd4>
   11a88:	ldr	r0, [r5, #48]	; 0x30
   11a8c:	mov	r1, r7
   11a90:	bl	11920 <close@plt+0xbb8>
   11a94:	ldr	r3, [r6]
   11a98:	subs	r5, r0, #0
   11a9c:	beq	11a4c <close@plt+0xce4>
   11aa0:	cmp	r3, #0
   11aa4:	ldr	r1, [r5, #8]
   11aa8:	beq	119dc <close@plt+0xc74>
   11aac:	mov	r3, r1
   11ab0:	ldr	r0, [r8]
   11ab4:	ldr	r2, [pc, #24]	; 11ad4 <close@plt+0xd6c>
   11ab8:	mov	r1, #1
   11abc:	bl	10ce4 <__fprintf_chk@plt>
   11ac0:	b	119d8 <close@plt+0xc70>
   11ac4:	andeq	r6, r2, r4, lsr r1
   11ac8:	andeq	r6, r2, r8, lsr #2
   11acc:	andeq	r4, r1, ip, asr #15
   11ad0:	andeq	r4, r1, r0, lsl #15
   11ad4:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   11ad8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11adc:	mov	r4, r0
   11ae0:	ldrb	r0, [r0, #1089]	; 0x441
   11ae4:	ldrb	r2, [r4, #1090]	; 0x442
   11ae8:	ldrb	r3, [r4, #1088]	; 0x440
   11aec:	ldrb	r1, [r4, #1091]	; 0x443
   11af0:	ldr	r6, [pc, #388]	; 11c7c <close@plt+0xf14>
   11af4:	orr	r3, r3, r0, lsl #8
   11af8:	orr	r3, r3, r2, lsl #16
   11afc:	mov	r0, #61	; 0x3d
   11b00:	mov	r2, #0
   11b04:	strb	r0, [r4, #1084]	; 0x43c
   11b08:	orr	r1, r3, r1, lsl #24
   11b0c:	strb	r2, [r4, #1085]	; 0x43d
   11b10:	strb	r2, [r4, #1086]	; 0x43e
   11b14:	strb	r2, [r4, #1087]	; 0x43f
   11b18:	add	r0, r4, #16
   11b1c:	bl	1146c <close@plt+0x704>
   11b20:	ldr	r3, [r6]
   11b24:	cmp	r3, #0
   11b28:	mov	r9, r0
   11b2c:	bne	11bc0 <close@plt+0xe58>
   11b30:	cmp	r0, #0
   11b34:	beq	11ba0 <close@plt+0xe38>
   11b38:	ldr	r5, [r0, #48]	; 0x30
   11b3c:	add	r7, r4, #60	; 0x3c
   11b40:	mov	r0, r5
   11b44:	mov	r1, r7
   11b48:	bl	11920 <close@plt+0xbb8>
   11b4c:	cmp	r0, #0
   11b50:	beq	11ba0 <close@plt+0xe38>
   11b54:	cmp	r5, #0
   11b58:	beq	11b8c <close@plt+0xe24>
   11b5c:	mov	r8, #0
   11b60:	ldr	r6, [r5, #4]
   11b64:	mov	r1, r7
   11b68:	subs	r0, r6, #0
   11b6c:	beq	11b7c <close@plt+0xe14>
   11b70:	bl	10b58 <strcmp@plt>
   11b74:	cmp	r0, #0
   11b78:	beq	11c48 <close@plt+0xee0>
   11b7c:	ldr	r3, [r5]
   11b80:	mov	r8, r5
   11b84:	subs	r5, r3, #0
   11b88:	bne	11b60 <close@plt+0xdf8>
   11b8c:	mov	r3, #0
   11b90:	strb	r3, [r4, #1084]	; 0x43c
   11b94:	strb	r3, [r4, #1085]	; 0x43d
   11b98:	strb	r3, [r4, #1086]	; 0x43e
   11b9c:	strb	r3, [r4, #1087]	; 0x43f
   11ba0:	mov	r3, #0
   11ba4:	strb	r3, [r4, #56]	; 0x38
   11ba8:	strb	r3, [r4, #57]	; 0x39
   11bac:	strb	r3, [r4, #58]	; 0x3a
   11bb0:	strb	r3, [r4, #59]	; 0x3b
   11bb4:	mov	r0, r4
   11bb8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   11bbc:	b	13d3c <close@plt+0x2fd4>
   11bc0:	ldr	r8, [pc, #184]	; 11c80 <close@plt+0xf18>
   11bc4:	add	r7, r4, #60	; 0x3c
   11bc8:	mov	r3, r7
   11bcc:	ldr	r0, [r8]
   11bd0:	ldr	r2, [pc, #172]	; 11c84 <close@plt+0xf1c>
   11bd4:	mov	r1, #1
   11bd8:	bl	10ce4 <__fprintf_chk@plt>
   11bdc:	cmp	r9, #0
   11be0:	beq	11c24 <close@plt+0xebc>
   11be4:	ldr	r5, [r9, #48]	; 0x30
   11be8:	mov	r1, r7
   11bec:	mov	r0, r5
   11bf0:	bl	11920 <close@plt+0xbb8>
   11bf4:	ldr	r3, [r6]
   11bf8:	cmp	r0, #0
   11bfc:	beq	11c28 <close@plt+0xec0>
   11c00:	cmp	r3, #0
   11c04:	beq	11b54 <close@plt+0xdec>
   11c08:	ldr	r3, [r0, #8]
   11c0c:	ldr	r2, [pc, #116]	; 11c88 <close@plt+0xf20>
   11c10:	ldr	r0, [r8]
   11c14:	mov	r1, #1
   11c18:	bl	10ce4 <__fprintf_chk@plt>
   11c1c:	ldr	r5, [r9, #48]	; 0x30
   11c20:	b	11b54 <close@plt+0xdec>
   11c24:	ldr	r3, [r6]
   11c28:	cmp	r3, #0
   11c2c:	beq	11ba0 <close@plt+0xe38>
   11c30:	ldr	r3, [r8]
   11c34:	mov	r2, #34	; 0x22
   11c38:	mov	r1, #1
   11c3c:	ldr	r0, [pc, #72]	; 11c8c <close@plt+0xf24>
   11c40:	bl	10c24 <fwrite@plt>
   11c44:	b	11ba0 <close@plt+0xe38>
   11c48:	ldr	r3, [r5]
   11c4c:	cmp	r8, #0
   11c50:	streq	r3, [r9, #48]	; 0x30
   11c54:	strne	r3, [r8]
   11c58:	mov	r0, r6
   11c5c:	bl	10b94 <free@plt>
   11c60:	ldr	r0, [r5, #8]
   11c64:	cmp	r0, #0
   11c68:	beq	11c70 <close@plt+0xf08>
   11c6c:	bl	10b94 <free@plt>
   11c70:	mov	r0, r5
   11c74:	bl	10b94 <free@plt>
   11c78:	b	11b8c <close@plt+0xe24>
   11c7c:	andeq	r6, r2, r4, lsr r1
   11c80:	andeq	r6, r2, r8, lsr #2
   11c84:	andeq	r4, r1, r8, lsl r8
   11c88:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   11c8c:	andeq	r4, r1, r0, lsl #15
   11c90:	push	{r4, r5, r6, r7, r8, lr}
   11c94:	mov	r4, r0
   11c98:	ldr	r0, [r0, #4]
   11c9c:	mov	r7, r1
   11ca0:	cmp	r0, #0
   11ca4:	mov	r6, r2
   11ca8:	mov	r5, r3
   11cac:	beq	11cb4 <close@plt+0xf4c>
   11cb0:	bl	10b94 <free@plt>
   11cb4:	mov	r0, r7
   11cb8:	bl	10bc4 <strdup@plt>
   11cbc:	ldr	r3, [r4, #8]
   11cc0:	cmp	r3, #0
   11cc4:	str	r0, [r4, #4]
   11cc8:	beq	11cd4 <close@plt+0xf6c>
   11ccc:	mov	r0, r3
   11cd0:	bl	10b94 <free@plt>
   11cd4:	mov	r0, r5
   11cd8:	bl	10c3c <malloc@plt>
   11cdc:	mov	r1, r6
   11ce0:	mov	r2, r5
   11ce4:	str	r0, [r4, #8]
   11ce8:	bl	10ba0 <memcpy@plt>
   11cec:	str	r5, [r4, #12]
   11cf0:	pop	{r4, r5, r6, r7, r8, pc}
   11cf4:	subs	r2, r0, #0
   11cf8:	beq	11e08 <close@plt+0x10a0>
   11cfc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   11d00:	ldrb	r0, [r2, #21]
   11d04:	ldrb	r1, [r2, #20]
   11d08:	ldrb	r4, [r2, #25]
   11d0c:	ldrb	r5, [r2, #22]
   11d10:	ldrb	lr, [r2, #26]
   11d14:	ldrb	r3, [r2, #24]
   11d18:	ldrb	ip, [r2, #23]
   11d1c:	orr	r1, r1, r0, lsl #8
   11d20:	ldrb	r0, [r2, #27]
   11d24:	orr	r3, r3, r4, lsl #8
   11d28:	orr	r1, r1, r5, lsl #16
   11d2c:	orr	r3, r3, lr, lsl #16
   11d30:	orr	r4, r1, ip, lsl #24
   11d34:	orr	r5, r3, r0, lsl #24
   11d38:	lsl	r0, r4, #6
   11d3c:	lsl	r3, r5, #6
   11d40:	adds	r6, r0, r4
   11d44:	orr	r1, r3, r4, lsr #26
   11d48:	adc	r7, r1, r5
   11d4c:	ldrb	lr, [r2, #13]
   11d50:	lsl	r3, r7, #4
   11d54:	lsl	ip, r6, #4
   11d58:	orr	r3, r3, r6, lsr #28
   11d5c:	mov	r6, ip
   11d60:	ldrb	ip, [r2, #12]
   11d64:	adds	sl, r6, r4
   11d68:	ldrb	r8, [r2, #14]
   11d6c:	ldrb	r4, [r2, #17]
   11d70:	adc	fp, r3, r5
   11d74:	ldrb	r6, [r2, #15]
   11d78:	ldrb	r3, [r2, #16]
   11d7c:	ldrb	r7, [r2, #18]
   11d80:	orr	ip, ip, lr, lsl #8
   11d84:	ldrb	lr, [r2, #19]
   11d88:	orr	r3, r3, r4, lsl #8
   11d8c:	orr	r2, ip, r8, lsl #16
   11d90:	orr	r3, r3, r7, lsl #16
   11d94:	lsl	ip, fp, #3
   11d98:	orr	r4, r2, r6, lsl #24
   11d9c:	lsl	r2, sl, #3
   11da0:	orr	ip, ip, sl, lsr #29
   11da4:	adds	r0, r2, r4
   11da8:	orr	r5, r3, lr, lsl #24
   11dac:	adc	r1, ip, r5
   11db0:	mov	sl, r2
   11db4:	mov	r3, #0
   11db8:	ldr	r2, [pc, #132]	; 11e44 <close@plt+0x10dc>
   11dbc:	mov	fp, ip
   11dc0:	bl	1454c <close@plt+0x37e4>
   11dc4:	ldr	r3, [pc, #120]	; 11e44 <close@plt+0x10dc>
   11dc8:	add	r2, r2, #1
   11dcc:	cmp	r2, r3
   11dd0:	beq	11e3c <close@plt+0x10d4>
   11dd4:	ldr	r1, [pc, #108]	; 11e48 <close@plt+0x10e0>
   11dd8:	ldr	r0, [r1, r2, lsl #2]
   11ddc:	cmp	r0, #0
   11de0:	popne	{r4, r5, r6, r7, r8, sl, fp, pc}
   11de4:	ldr	ip, [pc, #88]	; 11e44 <close@plt+0x10dc>
   11de8:	add	r2, r2, #1
   11dec:	cmp	r2, ip
   11df0:	popeq	{r4, r5, r6, r7, r8, sl, fp, pc}
   11df4:	ldr	r3, [r1, r2, lsl #2]
   11df8:	cmp	r3, #0
   11dfc:	beq	11de8 <close@plt+0x1080>
   11e00:	mov	r0, r3
   11e04:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11e08:	ldr	r1, [pc, #56]	; 11e48 <close@plt+0x10e0>
   11e0c:	ldr	r0, [r1, r2, lsl #2]
   11e10:	cmp	r0, #0
   11e14:	bxne	lr
   11e18:	ldr	ip, [pc, #36]	; 11e44 <close@plt+0x10dc>
   11e1c:	add	r2, r2, #1
   11e20:	cmp	r2, ip
   11e24:	bxeq	lr
   11e28:	ldr	r3, [r1, r2, lsl #2]
   11e2c:	cmp	r3, #0
   11e30:	beq	11e1c <close@plt+0x10b4>
   11e34:	mov	r0, r3
   11e38:	bx	lr
   11e3c:	mov	r0, #0
   11e40:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   11e44:	andeq	r2, r0, r9, lsl r7
   11e48:	andeq	r6, r2, r4, asr #2
   11e4c:	ldr	r3, [r0]
   11e50:	cmp	r3, #0
   11e54:	beq	11e68 <close@plt+0x1100>
   11e58:	mov	r0, r3
   11e5c:	mov	r2, #10
   11e60:	mov	r1, #0
   11e64:	b	10b64 <strtol@plt>
   11e68:	ldr	r1, [pc, #28]	; 11e8c <close@plt+0x1124>
   11e6c:	ldr	r3, [r0, #-4]
   11e70:	push	{r4, lr}
   11e74:	ldr	r0, [r1]
   11e78:	ldr	r2, [pc, #16]	; 11e90 <close@plt+0x1128>
   11e7c:	mov	r1, #1
   11e80:	bl	10ce4 <__fprintf_chk@plt>
   11e84:	mov	r0, #1
   11e88:	bl	10c9c <exit@plt>
   11e8c:	andeq	r6, r2, r8, lsr #2
   11e90:	andeq	r4, r1, r0, asr #16
   11e94:	push	{r4, r5, r6, r7, r8, r9, lr}
   11e98:	mov	r6, r0
   11e9c:	ldr	r7, [pc, #332]	; 11ff0 <close@plt+0x1288>
   11ea0:	ldr	r4, [pc, #332]	; 11ff4 <close@plt+0x128c>
   11ea4:	ldr	r5, [pc, #332]	; 11ff8 <close@plt+0x1290>
   11ea8:	sub	sp, sp, #156	; 0x9c
   11eac:	ldr	r3, [r7]
   11eb0:	str	r3, [sp, #148]	; 0x94
   11eb4:	add	r2, sp, #56	; 0x38
   11eb8:	ldr	r1, [r4, #4]
   11ebc:	mov	r0, #3
   11ec0:	bl	10bf4 <__xstat@plt>
   11ec4:	cmp	r0, #0
   11ec8:	blt	11fd4 <close@plt+0x126c>
   11ecc:	ldr	r3, [sp, #72]	; 0x48
   11ed0:	ldr	r0, [r4, #4]
   11ed4:	tst	r3, #4096	; 0x1000
   11ed8:	beq	11ef4 <close@plt+0x118c>
   11edc:	mov	r1, r5
   11ee0:	bl	10c84 <open@plt>
   11ee4:	cmp	r0, #0
   11ee8:	blt	11fc8 <close@plt+0x1260>
   11eec:	bl	10d68 <close@plt>
   11ef0:	ldr	r0, [r4, #4]
   11ef4:	ldr	r1, [pc, #256]	; 11ffc <close@plt+0x1294>
   11ef8:	bl	10b7c <fopen@plt>
   11efc:	subs	r8, r0, #0
   11f00:	beq	11fe4 <close@plt+0x127c>
   11f04:	mov	r0, #0
   11f08:	bl	11cf4 <close@plt+0xf8c>
   11f0c:	subs	r4, r0, #0
   11f10:	beq	11fa8 <close@plt+0x1240>
   11f14:	mov	r5, #0
   11f18:	ldr	r9, [pc, #224]	; 12000 <close@plt+0x1298>
   11f1c:	b	11f24 <close@plt+0x11bc>
   11f20:	mov	r4, r0
   11f24:	ldr	r3, [r4, #44]	; 0x2c
   11f28:	cmp	r3, r6
   11f2c:	bne	11f8c <close@plt+0x1224>
   11f30:	ldrd	r2, [r4, #28]
   11f34:	mov	r0, r8
   11f38:	strd	r2, [sp, #48]	; 0x30
   11f3c:	ldr	r3, [r4, #40]	; 0x28
   11f40:	str	r5, [sp, #44]	; 0x2c
   11f44:	str	r3, [sp, #40]	; 0x28
   11f48:	ldr	r3, [r4, #8]
   11f4c:	str	r5, [sp, #36]	; 0x24
   11f50:	str	r3, [sp, #32]
   11f54:	ldr	r3, [r4, #4]
   11f58:	str	r5, [sp, #28]
   11f5c:	str	r3, [sp, #24]
   11f60:	ldr	r3, [r4, #36]	; 0x24
   11f64:	str	r5, [sp, #20]
   11f68:	str	r3, [sp, #16]
   11f6c:	ldrd	r2, [r4, #12]
   11f70:	strd	r2, [sp, #8]
   11f74:	ldr	r1, [r4, #20]
   11f78:	ldr	r3, [r4, #24]
   11f7c:	mov	r2, r9
   11f80:	stm	sp, {r1, r3}
   11f84:	mov	r1, #1
   11f88:	bl	10ce4 <__fprintf_chk@plt>
   11f8c:	ldr	r0, [r4]
   11f90:	cmp	r0, #0
   11f94:	bne	11f20 <close@plt+0x11b8>
   11f98:	mov	r0, r4
   11f9c:	bl	11cf4 <close@plt+0xf8c>
   11fa0:	cmp	r0, #0
   11fa4:	bne	11f20 <close@plt+0x11b8>
   11fa8:	mov	r0, r8
   11fac:	bl	10cf0 <fclose@plt>
   11fb0:	ldr	r2, [sp, #148]	; 0x94
   11fb4:	ldr	r3, [r7]
   11fb8:	cmp	r2, r3
   11fbc:	bne	11fec <close@plt+0x1284>
   11fc0:	add	sp, sp, #156	; 0x9c
   11fc4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   11fc8:	mov	r0, #1
   11fcc:	bl	10bb8 <sleep@plt>
   11fd0:	b	11eb4 <close@plt+0x114c>
   11fd4:	bl	10cc0 <__errno_location@plt>
   11fd8:	ldr	r3, [r0]
   11fdc:	cmp	r3, #2
   11fe0:	beq	11ef0 <close@plt+0x1188>
   11fe4:	mvn	r0, #0
   11fe8:	b	11fb0 <close@plt+0x1248>
   11fec:	bl	10bd0 <__stack_chk_fail@plt>
   11ff0:	andeq	r5, r2, r0, lsl #30
   11ff4:	andeq	r6, r2, r4, lsr r1
   11ff8:	andeq	r0, r0, r1, lsl #16
   11ffc:	andeq	r4, r1, ip, asr r8
   12000:	andeq	r4, r1, r0, ror #16
   12004:	push	{r4, lr}
   12008:	ldr	r4, [pc, #100]	; 12074 <close@plt+0x130c>
   1200c:	ldr	r3, [r4, #4]
   12010:	cmp	r3, #0
   12014:	popeq	{r4, pc}
   12018:	mov	r0, #0
   1201c:	bl	11e94 <close@plt+0x112c>
   12020:	cmp	r0, #0
   12024:	bne	12058 <close@plt+0x12f0>
   12028:	ldr	r3, [r4]
   1202c:	cmp	r3, #0
   12030:	popeq	{r4, pc}
   12034:	ldr	r3, [r4, #4]
   12038:	cmp	r3, #0
   1203c:	popeq	{r4, pc}
   12040:	ldr	r1, [pc, #48]	; 12078 <close@plt+0x1310>
   12044:	ldr	r2, [pc, #48]	; 1207c <close@plt+0x1314>
   12048:	pop	{r4, lr}
   1204c:	ldr	r0, [r1]
   12050:	mov	r1, #1
   12054:	b	10ce4 <__fprintf_chk@plt>
   12058:	ldr	r3, [pc, #24]	; 12078 <close@plt+0x1310>
   1205c:	mov	r2, #31
   12060:	mov	r1, #1
   12064:	ldr	r3, [r3]
   12068:	ldr	r0, [pc, #16]	; 12080 <close@plt+0x1318>
   1206c:	pop	{r4, lr}
   12070:	b	10c24 <fwrite@plt>
   12074:	andeq	r6, r2, r4, lsr r1
   12078:	andeq	r6, r2, r8, lsr #2
   1207c:	andeq	r4, r1, r4, lsr #17
   12080:	andeq	r4, r1, r4, asr #17
   12084:	ldr	r3, [pc, #132]	; 12110 <close@plt+0x13a8>
   12088:	push	{r4, lr}
   1208c:	mov	r4, r0
   12090:	ldr	r3, [r3]
   12094:	cmp	r3, #0
   12098:	bne	120f4 <close@plt+0x138c>
   1209c:	ldr	r3, [pc, #112]	; 12114 <close@plt+0x13ac>
   120a0:	mov	r2, #0
   120a4:	mov	r1, r2
   120a8:	ldr	r0, [r3]
   120ac:	bl	10bdc <msgctl@plt>
   120b0:	ldr	r3, [pc, #96]	; 12118 <close@plt+0x13b0>
   120b4:	mov	r2, #0
   120b8:	mov	r1, r2
   120bc:	ldr	r0, [r3]
   120c0:	bl	10bdc <msgctl@plt>
   120c4:	ldr	r3, [pc, #80]	; 1211c <close@plt+0x13b4>
   120c8:	mov	r2, #0
   120cc:	mov	r1, r2
   120d0:	ldr	r0, [r3]
   120d4:	mov	r3, r2
   120d8:	bl	10cfc <semctl@plt>
   120dc:	mov	r0, #0
   120e0:	bl	12004 <close@plt+0x129c>
   120e4:	cmn	r4, #1
   120e8:	popeq	{r4, pc}
   120ec:	mov	r0, #0
   120f0:	bl	10c9c <exit@plt>
   120f4:	ldr	r1, [pc, #36]	; 12120 <close@plt+0x13b8>
   120f8:	mov	r3, r0
   120fc:	ldr	r2, [pc, #32]	; 12124 <close@plt+0x13bc>
   12100:	ldr	r0, [r1]
   12104:	mov	r1, #1
   12108:	bl	10ce4 <__fprintf_chk@plt>
   1210c:	b	1209c <close@plt+0x1334>
   12110:	andeq	r6, r2, r4, lsr r1
   12114:	andeq	r6, r2, r0, lsr #2
   12118:	andeq	r6, r2, r4, lsr #2
   1211c:	andeq	r6, r2, ip, lsl r1
   12120:	andeq	r6, r2, r8, lsr #2
   12124:	andeq	r4, r1, r4, ror #17
   12128:	ldr	r3, [pc, #20]	; 12144 <close@plt+0x13dc>
   1212c:	ldr	r3, [r3, #4]
   12130:	cmp	r3, #0
   12134:	beq	1213c <close@plt+0x13d4>
   12138:	b	11e94 <close@plt+0x112c>
   1213c:	mov	r0, r3
   12140:	bx	lr
   12144:	andeq	r6, r2, r4, lsr r1
   12148:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1214c:	sub	sp, sp, #120	; 0x78
   12150:	ldr	sl, [pc, #204]	; 12224 <close@plt+0x14bc>
   12154:	ldr	r8, [pc, #204]	; 12228 <close@plt+0x14c0>
   12158:	mov	r9, r0
   1215c:	ldr	r3, [sl]
   12160:	add	r7, sp, #64	; 0x40
   12164:	add	r6, sp, #56	; 0x38
   12168:	add	r5, sp, #48	; 0x30
   1216c:	add	r4, sp, #40	; 0x28
   12170:	str	r3, [sp, #116]	; 0x74
   12174:	b	121d4 <close@plt+0x146c>
   12178:	ldr	r3, [sp, #16]
   1217c:	ldr	r1, [sp, #20]
   12180:	ldr	r2, [sp, #24]
   12184:	str	r3, [sp, #92]	; 0x5c
   12188:	ldr	r3, [sp, #28]
   1218c:	str	r1, [sp, #96]	; 0x60
   12190:	ldr	r1, [sp, #32]
   12194:	str	r2, [sp, #84]	; 0x54
   12198:	str	r3, [sp, #88]	; 0x58
   1219c:	ldr	r2, [sp, #40]	; 0x28
   121a0:	ldr	r3, [sp, #48]	; 0x30
   121a4:	str	r1, [sp, #108]	; 0x6c
   121a8:	ldr	r1, [sp, #56]	; 0x38
   121ac:	str	r2, [sp, #76]	; 0x4c
   121b0:	str	r3, [sp, #80]	; 0x50
   121b4:	ldr	r2, [sp, #64]	; 0x40
   121b8:	ldr	r3, [sp, #68]	; 0x44
   121bc:	str	r1, [sp, #112]	; 0x70
   121c0:	add	r0, sp, #76	; 0x4c
   121c4:	mov	r1, r9
   121c8:	str	r2, [sp, #100]	; 0x64
   121cc:	str	r3, [sp, #104]	; 0x68
   121d0:	bl	115a8 <close@plt+0x840>
   121d4:	strd	r6, [sp, #8]
   121d8:	strd	r4, [sp]
   121dc:	add	r3, sp, #32
   121e0:	add	r2, sp, #24
   121e4:	add	r1, sp, #16
   121e8:	mov	r0, r8
   121ec:	bl	10d20 <__isoc99_scanf@plt>
   121f0:	cmp	r0, #7
   121f4:	beq	12178 <close@plt+0x1410>
   121f8:	add	r0, r0, #1
   121fc:	ldr	r2, [sp, #116]	; 0x74
   12200:	ldr	r3, [sl]
   12204:	cmp	r0, #1
   12208:	movhi	r0, #0
   1220c:	movls	r0, #1
   12210:	cmp	r2, r3
   12214:	bne	12220 <close@plt+0x14b8>
   12218:	add	sp, sp, #120	; 0x78
   1221c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12220:	bl	10bd0 <__stack_chk_fail@plt>
   12224:	andeq	r5, r2, r0, lsl #30
   12228:	andeq	r4, r1, r0, ror #16
   1222c:	mov	r3, r0
   12230:	push	{r4, r5, r6, r7, lr}
   12234:	sub	sp, sp, #44	; 0x2c
   12238:	ldrb	lr, [r3, #25]
   1223c:	ldrb	r2, [r3, #24]
   12240:	ldrb	r7, [r3, #26]
   12244:	ldrb	ip, [r3, #29]
   12248:	orr	r2, r2, lr, lsl #8
   1224c:	ldrb	lr, [r3, #28]
   12250:	orr	r2, r2, r7, lsl #16
   12254:	ldrb	r7, [r3, #27]
   12258:	orr	lr, lr, ip, lsl #8
   1225c:	ldrb	ip, [r3, #30]
   12260:	ldr	r0, [pc, #296]	; 12390 <close@plt+0x1628>
   12264:	ldrb	r6, [r3, #37]	; 0x25
   12268:	orr	r2, r2, r7, lsl #24
   1226c:	ldrb	r5, [r3, #1]
   12270:	ldrb	r4, [r3, #33]	; 0x21
   12274:	ldrb	r1, [r3, #5]
   12278:	ldr	r0, [r0]
   1227c:	orr	lr, lr, ip, lsl #16
   12280:	str	r2, [sp, #32]
   12284:	ldrb	r2, [r3, #38]	; 0x26
   12288:	ldrb	ip, [r3, #36]	; 0x24
   1228c:	ldrb	r7, [r3, #31]
   12290:	orr	ip, ip, r6, lsl #8
   12294:	orr	ip, ip, r2, lsl #16
   12298:	ldrb	r6, [r3, #6]
   1229c:	ldrb	r2, [r3, #4]
   122a0:	orr	lr, lr, r7, lsl #24
   122a4:	str	lr, [sp, #36]	; 0x24
   122a8:	orr	r1, r2, r1, lsl #8
   122ac:	orr	lr, r1, r6, lsl #16
   122b0:	ldrb	r1, [r3]
   122b4:	ldrb	r7, [r3, #39]	; 0x27
   122b8:	ldrb	r6, [r3, #2]
   122bc:	ldrb	r2, [r3, #32]
   122c0:	orr	r1, r1, r5, lsl #8
   122c4:	ldrb	r5, [r3, #34]	; 0x22
   122c8:	orr	ip, ip, r7, lsl #24
   122cc:	orr	r2, r2, r4, lsl #8
   122d0:	orr	r1, r1, r6, lsl #16
   122d4:	orr	r2, r2, r5, lsl #16
   122d8:	ldrb	r6, [r3, #7]
   122dc:	str	ip, [sp, #28]
   122e0:	ldrb	r5, [r3, #3]
   122e4:	ldrb	r4, [r3, #35]	; 0x23
   122e8:	orr	ip, lr, r6, lsl #24
   122ec:	str	ip, [sp, #24]
   122f0:	orr	r1, r1, r5, lsl #24
   122f4:	orr	r2, r2, r4, lsl #24
   122f8:	str	r1, [sp, #20]
   122fc:	str	r2, [sp, #16]
   12300:	ldrb	ip, [r3, #8]
   12304:	ldrb	r1, [r3, #9]
   12308:	ldrb	r6, [r3, #13]
   1230c:	ldrb	lr, [r3, #12]
   12310:	ldrb	r5, [r3, #10]
   12314:	orr	ip, ip, r1, lsl #8
   12318:	ldrb	r1, [r3, #14]
   1231c:	ldrb	r2, [r3, #17]
   12320:	orr	lr, lr, r6, lsl #8
   12324:	ldrb	r6, [r3, #11]
   12328:	orr	lr, lr, r1, lsl #16
   1232c:	ldrb	r1, [r3, #16]
   12330:	ldrb	r4, [r3, #21]
   12334:	orr	ip, ip, r5, lsl #16
   12338:	ldrb	r5, [r3, #18]
   1233c:	orr	r1, r1, r2, lsl #8
   12340:	ldrb	r2, [r3, #20]
   12344:	orr	ip, ip, r6, lsl #24
   12348:	ldrb	r6, [r3, #22]
   1234c:	orr	r1, r1, r5, lsl #16
   12350:	orr	r2, r2, r4, lsl #8
   12354:	ldrb	r5, [r3, #15]
   12358:	str	ip, [sp, #8]
   1235c:	ldrb	r4, [r3, #19]
   12360:	ldrb	r3, [r3, #23]
   12364:	orr	r2, r2, r6, lsl #16
   12368:	orr	ip, lr, r5, lsl #24
   1236c:	orr	r1, r1, r4, lsl #24
   12370:	orr	r3, r2, r3, lsl #24
   12374:	str	ip, [sp, #12]
   12378:	stm	sp, {r1, r3}
   1237c:	ldr	r2, [pc, #16]	; 12394 <close@plt+0x162c>
   12380:	mov	r1, #1
   12384:	bl	10ce4 <__fprintf_chk@plt>
   12388:	add	sp, sp, #44	; 0x2c
   1238c:	pop	{r4, r5, r6, r7, pc}
   12390:	andeq	r6, r2, r8, lsr #2
   12394:	andeq	r4, r1, r4, lsr #18
   12398:	push	{r4, r5, r6, r7, r8, lr}
   1239c:	mov	r4, r0
   123a0:	ldrb	r0, [r0, #1089]	; 0x441
   123a4:	ldrb	r2, [r4, #1090]	; 0x442
   123a8:	ldrb	r3, [r4, #1088]	; 0x440
   123ac:	ldrb	r1, [r4, #1091]	; 0x443
   123b0:	add	r6, r4, #16
   123b4:	orr	r3, r3, r0, lsl #8
   123b8:	orr	r3, r3, r2, lsl #16
   123bc:	orr	r1, r3, r1, lsl #24
   123c0:	mov	r0, r6
   123c4:	bl	1146c <close@plt+0x704>
   123c8:	ldr	r5, [pc, #228]	; 124b4 <close@plt+0x174c>
   123cc:	ldr	r3, [r5]
   123d0:	cmp	r3, #0
   123d4:	mov	r7, r0
   123d8:	bne	12408 <close@plt+0x16a0>
   123dc:	cmp	r0, #0
   123e0:	beq	12450 <close@plt+0x16e8>
   123e4:	add	r1, r7, #4
   123e8:	mov	r0, r6
   123ec:	bl	13758 <close@plt+0x29f0>
   123f0:	ldr	r3, [r5]
   123f4:	cmp	r3, #0
   123f8:	bne	12488 <close@plt+0x1720>
   123fc:	mov	r0, r4
   12400:	pop	{r4, r5, r6, r7, r8, lr}
   12404:	b	13d3c <close@plt+0x2fd4>
   12408:	ldr	r8, [pc, #168]	; 124b8 <close@plt+0x1750>
   1240c:	mov	r2, #32
   12410:	mov	r1, #1
   12414:	ldr	r3, [r8]
   12418:	ldr	r0, [pc, #156]	; 124bc <close@plt+0x1754>
   1241c:	bl	10c24 <fwrite@plt>
   12420:	mov	r0, r6
   12424:	bl	1222c <close@plt+0x14c4>
   12428:	cmp	r7, #0
   1242c:	bne	123e4 <close@plt+0x167c>
   12430:	ldr	r3, [r5]
   12434:	cmp	r3, #0
   12438:	beq	12450 <close@plt+0x16e8>
   1243c:	ldr	r3, [r8]
   12440:	mov	r2, #34	; 0x22
   12444:	mov	r1, #1
   12448:	ldr	r0, [pc, #112]	; 124c0 <close@plt+0x1758>
   1244c:	bl	10c24 <fwrite@plt>
   12450:	ldr	r3, [r5, #8]
   12454:	cmp	r3, #0
   12458:	bne	123fc <close@plt+0x1694>
   1245c:	strb	r3, [r4, #16]
   12460:	strb	r3, [r4, #17]
   12464:	strb	r3, [r4, #18]
   12468:	strb	r3, [r4, #19]
   1246c:	strb	r3, [r4, #20]
   12470:	strb	r3, [r4, #21]
   12474:	strb	r3, [r4, #22]
   12478:	strb	r3, [r4, #23]
   1247c:	mov	r0, r4
   12480:	pop	{r4, r5, r6, r7, r8, lr}
   12484:	b	13d3c <close@plt+0x2fd4>
   12488:	ldr	r3, [pc, #40]	; 124b8 <close@plt+0x1750>
   1248c:	mov	r2, #35	; 0x23
   12490:	mov	r1, #1
   12494:	ldr	r3, [r3]
   12498:	ldr	r0, [pc, #36]	; 124c4 <close@plt+0x175c>
   1249c:	bl	10c24 <fwrite@plt>
   124a0:	mov	r0, r6
   124a4:	bl	1222c <close@plt+0x14c4>
   124a8:	mov	r0, r4
   124ac:	pop	{r4, r5, r6, r7, r8, lr}
   124b0:	b	13d3c <close@plt+0x2fd4>
   124b4:	andeq	r6, r2, r4, lsr r1
   124b8:	andeq	r6, r2, r8, lsr #2
   124bc:	andeq	r4, r1, ip, ror #18
   124c0:	andeq	r4, r1, r0, lsl #15
   124c4:	muleq	r1, r0, r9
   124c8:	ldrb	ip, [r0, #53]	; 0x35
   124cc:	ldrb	r3, [r0, #52]	; 0x34
   124d0:	ldrb	r1, [r0, #54]	; 0x36
   124d4:	ldrb	r2, [r0, #55]	; 0x37
   124d8:	orr	r3, r3, ip, lsl #8
   124dc:	orr	r3, r3, r1, lsl #16
   124e0:	orr	r3, r3, r2, lsl #24
   124e4:	cmp	r3, #1
   124e8:	beq	12504 <close@plt+0x179c>
   124ec:	ldrb	r2, [r0, #49]	; 0x31
   124f0:	lsl	r2, r2, #8
   124f4:	and	r2, r2, #61440	; 0xf000
   124f8:	cmp	r2, #16384	; 0x4000
   124fc:	cmpeq	r3, #2
   12500:	bxne	lr
   12504:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12508:	add	r7, r0, #16
   1250c:	ldrb	r1, [r0, #1089]	; 0x441
   12510:	ldrb	r2, [r0, #1090]	; 0x442
   12514:	ldrb	r4, [r0, #1088]	; 0x440
   12518:	ldrb	r3, [r0, #1091]	; 0x443
   1251c:	sub	sp, sp, #4
   12520:	orr	r4, r4, r1, lsl #8
   12524:	orr	r4, r4, r2, lsl #16
   12528:	orr	r4, r4, r3, lsl #24
   1252c:	mov	r5, r0
   12530:	mov	r1, r4
   12534:	mov	r0, r7
   12538:	bl	1146c <close@plt+0x704>
   1253c:	subs	r6, r0, #0
   12540:	beq	1269c <close@plt+0x1934>
   12544:	ldr	r3, [pc, #484]	; 12730 <close@plt+0x19c8>
   12548:	ldr	r3, [r3]
   1254c:	cmp	r3, #0
   12550:	bne	126fc <close@plt+0x1994>
   12554:	ldrb	ip, [r6, #21]
   12558:	ldrb	r2, [r6, #20]
   1255c:	ldrb	r1, [r6, #25]
   12560:	ldrb	r0, [r6, #22]
   12564:	ldrb	r4, [r6, #26]
   12568:	ldrb	r3, [r6, #24]
   1256c:	ldrb	lr, [r6, #23]
   12570:	orr	r2, r2, ip, lsl #8
   12574:	ldrb	ip, [r6, #27]
   12578:	orr	r3, r3, r1, lsl #8
   1257c:	orr	r3, r3, r4, lsl #16
   12580:	orr	r2, r2, r0, lsl #16
   12584:	orr	r0, r2, lr, lsl #24
   12588:	orr	r1, r3, ip, lsl #24
   1258c:	lsl	r2, r0, #6
   12590:	lsl	ip, r1, #6
   12594:	adds	sl, r2, r0
   12598:	orr	r3, ip, r0, lsr #26
   1259c:	adc	fp, r3, r1
   125a0:	ldrb	r8, [r6, #13]
   125a4:	lsl	ip, sl, #4
   125a8:	lsl	lr, fp, #4
   125ac:	orr	lr, lr, sl, lsr #28
   125b0:	ldrb	r4, [r6, #14]
   125b4:	mov	sl, ip
   125b8:	ldrb	ip, [r6, #12]
   125bc:	adds	r2, sl, r0
   125c0:	ldrb	r9, [r6, #17]
   125c4:	adc	r3, lr, r1
   125c8:	orr	r0, ip, r8, lsl #8
   125cc:	ldrb	lr, [r6, #15]
   125d0:	ldrb	ip, [r6, #18]
   125d4:	ldrb	r1, [r6, #16]
   125d8:	orr	r0, r0, r4, lsl #16
   125dc:	ldrb	r4, [r6, #19]
   125e0:	orr	r1, r1, r9, lsl #8
   125e4:	orr	r1, r1, ip, lsl #16
   125e8:	orr	r8, r0, lr, lsl #24
   125ec:	lsl	ip, r3, #3
   125f0:	lsl	r0, r2, #3
   125f4:	orr	ip, ip, r2, lsr #29
   125f8:	adds	r0, r0, r8
   125fc:	orr	r9, r1, r4, lsl #24
   12600:	adc	r1, ip, r9
   12604:	ldr	r2, [pc, #296]	; 12734 <close@plt+0x19cc>
   12608:	mov	r3, #0
   1260c:	bl	1454c <close@plt+0x37e4>
   12610:	ldr	r0, [pc, #288]	; 12738 <close@plt+0x19d0>
   12614:	ldr	r1, [r0, r2, lsl #2]
   12618:	cmp	r1, #0
   1261c:	beq	12728 <close@plt+0x19c0>
   12620:	cmp	r6, r1
   12624:	ldr	r3, [r1]
   12628:	bne	126e4 <close@plt+0x197c>
   1262c:	str	r3, [r0, r2, lsl #2]
   12630:	ldr	r4, [r6, #48]	; 0x30
   12634:	mov	r3, #0
   12638:	cmp	r4, r3
   1263c:	str	r3, [r6, #48]	; 0x30
   12640:	beq	12678 <close@plt+0x1910>
   12644:	ldr	r0, [r4, #4]
   12648:	ldr	r8, [r4]
   1264c:	cmp	r0, #0
   12650:	beq	12658 <close@plt+0x18f0>
   12654:	bl	10b94 <free@plt>
   12658:	ldr	r0, [r4, #8]
   1265c:	cmp	r0, #0
   12660:	beq	12668 <close@plt+0x1900>
   12664:	bl	10b94 <free@plt>
   12668:	mov	r0, r4
   1266c:	bl	10b94 <free@plt>
   12670:	subs	r4, r8, #0
   12674:	bne	12644 <close@plt+0x18dc>
   12678:	mov	r0, r6
   1267c:	bl	10b94 <free@plt>
   12680:	ldrb	r1, [r5, #1089]	; 0x441
   12684:	ldrb	r4, [r5, #1088]	; 0x440
   12688:	ldrb	r2, [r5, #1090]	; 0x442
   1268c:	ldrb	r3, [r5, #1091]	; 0x443
   12690:	orr	r4, r4, r1, lsl #8
   12694:	orr	r4, r4, r2, lsl #16
   12698:	orr	r4, r4, r3, lsl #24
   1269c:	mov	r1, r4
   126a0:	mov	r0, r7
   126a4:	bl	1146c <close@plt+0x704>
   126a8:	cmp	r0, #0
   126ac:	beq	126f4 <close@plt+0x198c>
   126b0:	ldr	r3, [pc, #132]	; 1273c <close@plt+0x19d4>
   126b4:	mov	r2, #97	; 0x61
   126b8:	mov	r1, #1
   126bc:	ldr	r3, [r3]
   126c0:	ldr	r0, [pc, #120]	; 12740 <close@plt+0x19d8>
   126c4:	add	sp, sp, #4
   126c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   126cc:	b	10c24 <fwrite@plt>
   126d0:	cmp	r6, r3
   126d4:	ldr	r2, [r3]
   126d8:	beq	12720 <close@plt+0x19b8>
   126dc:	mov	r1, r3
   126e0:	mov	r3, r2
   126e4:	cmp	r3, #0
   126e8:	bne	126d0 <close@plt+0x1968>
   126ec:	ldr	r3, [r3]
   126f0:	udf	#0
   126f4:	add	sp, sp, #4
   126f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   126fc:	ldr	r3, [pc, #56]	; 1273c <close@plt+0x19d4>
   12700:	mov	r2, #38	; 0x26
   12704:	mov	r1, #1
   12708:	ldr	r3, [r3]
   1270c:	ldr	r0, [pc, #48]	; 12744 <close@plt+0x19dc>
   12710:	bl	10c24 <fwrite@plt>
   12714:	add	r0, r6, #4
   12718:	bl	1222c <close@plt+0x14c4>
   1271c:	b	12554 <close@plt+0x17ec>
   12720:	str	r2, [r1]
   12724:	b	12630 <close@plt+0x18c8>
   12728:	ldr	r3, [r1]
   1272c:	udf	#0
   12730:	andeq	r6, r2, r4, lsr r1
   12734:	andeq	r2, r0, r9, lsl r7
   12738:	andeq	r6, r2, r4, asr #2
   1273c:	andeq	r6, r2, r8, lsr #2
   12740:	ldrdeq	r4, [r1], -ip
   12744:			; <UNDEFINED> instruction: 0x000149b4
   12748:	push	{r4, r5, r6, lr}
   1274c:	bl	10cc0 <__errno_location@plt>
   12750:	ldr	r3, [pc, #140]	; 127e4 <close@plt+0x1a7c>
   12754:	ldr	r1, [pc, #140]	; 127e8 <close@plt+0x1a80>
   12758:	add	ip, r1, #39936	; 0x9c00
   1275c:	add	ip, ip, #100	; 0x64
   12760:	mov	r5, r0
   12764:	ldr	r6, [r0]
   12768:	ldr	r0, [r3]
   1276c:	mov	r3, #0
   12770:	ldr	r2, [r1, #4]!
   12774:	cmp	r2, #0
   12778:	beq	1278c <close@plt+0x1a24>
   1277c:	ldr	r2, [r2]
   12780:	add	r3, r3, #1
   12784:	cmp	r2, #0
   12788:	bne	1277c <close@plt+0x1a14>
   1278c:	cmp	r1, ip
   12790:	bne	12770 <close@plt+0x1a08>
   12794:	ldr	r2, [pc, #80]	; 127ec <close@plt+0x1a84>
   12798:	mov	r1, #1
   1279c:	bl	10ce4 <__fprintf_chk@plt>
   127a0:	mov	r0, #0
   127a4:	bl	11cf4 <close@plt+0xf8c>
   127a8:	subs	r4, r0, #0
   127ac:	bne	127b8 <close@plt+0x1a50>
   127b0:	b	127dc <close@plt+0x1a74>
   127b4:	mov	r4, r0
   127b8:	add	r0, r4, #4
   127bc:	bl	1222c <close@plt+0x14c4>
   127c0:	ldr	r0, [r4]
   127c4:	cmp	r0, #0
   127c8:	bne	127b4 <close@plt+0x1a4c>
   127cc:	mov	r0, r4
   127d0:	bl	11cf4 <close@plt+0xf8c>
   127d4:	cmp	r0, #0
   127d8:	bne	127b4 <close@plt+0x1a4c>
   127dc:	str	r6, [r5]
   127e0:	pop	{r4, r5, r6, pc}
   127e4:	andeq	r6, r2, r8, lsr #2
   127e8:	andeq	r6, r2, r0, asr #2
   127ec:	andeq	r4, r1, r0, asr #20
   127f0:	push	{r4, r5, r6, lr}
   127f4:	mov	r4, r0
   127f8:	mov	r5, r1
   127fc:	bl	1146c <close@plt+0x704>
   12800:	cmp	r0, #0
   12804:	beq	12858 <close@plt+0x1af0>
   12808:	mov	r3, r4
   1280c:	add	r0, r0, #4
   12810:	add	r2, r4, #32
   12814:	ldr	r4, [r3]
   12818:	ldr	lr, [r3, #4]
   1281c:	ldr	ip, [r3, #8]
   12820:	ldr	r1, [r3, #12]
   12824:	add	r3, r3, #16
   12828:	cmp	r3, r2
   1282c:	str	r4, [r0]
   12830:	str	lr, [r0, #4]
   12834:	str	ip, [r0, #8]
   12838:	str	r1, [r0, #12]
   1283c:	add	r0, r0, #16
   12840:	bne	12814 <close@plt+0x1aac>
   12844:	ldr	r2, [r3]
   12848:	ldr	r3, [r3, #4]
   1284c:	str	r2, [r0]
   12850:	str	r3, [r0, #4]
   12854:	pop	{r4, r5, r6, pc}
   12858:	ldr	r3, [pc, #56]	; 12898 <close@plt+0x1b30>
   1285c:	ldr	r3, [r3]
   12860:	cmp	r3, #0
   12864:	beq	12888 <close@plt+0x1b20>
   12868:	ldr	r3, [pc, #44]	; 1289c <close@plt+0x1b34>
   1286c:	mov	r2, #44	; 0x2c
   12870:	mov	r1, #1
   12874:	ldr	r3, [r3]
   12878:	ldr	r0, [pc, #32]	; 128a0 <close@plt+0x1b38>
   1287c:	bl	10c24 <fwrite@plt>
   12880:	mov	r0, r4
   12884:	bl	1222c <close@plt+0x14c4>
   12888:	mov	r1, r5
   1288c:	mov	r0, r4
   12890:	pop	{r4, r5, r6, lr}
   12894:	b	115a8 <close@plt+0x840>
   12898:	andeq	r6, r2, r4, lsr r1
   1289c:	andeq	r6, r2, r8, lsr #2
   128a0:	andeq	r4, r1, r4, ror #20
   128a4:	ldr	r3, [pc, #384]	; 12a2c <close@plt+0x1cc4>
   128a8:	push	{r4, r5, r6, r7, lr}
   128ac:	sub	sp, sp, #52	; 0x34
   128b0:	ldr	r5, [pc, #376]	; 12a30 <close@plt+0x1cc8>
   128b4:	ldr	r2, [r3]
   128b8:	mov	r4, r0
   128bc:	ldr	r3, [r5]
   128c0:	cmp	r2, #0
   128c4:	str	r3, [sp, #44]	; 0x2c
   128c8:	add	r7, r0, #16
   128cc:	bne	12998 <close@plt+0x1c30>
   128d0:	ldrb	r1, [r4, #1089]	; 0x441
   128d4:	ldrb	r2, [r4, #1090]	; 0x442
   128d8:	ldrb	r6, [r4, #1088]	; 0x440
   128dc:	ldrb	r3, [r4, #1091]	; 0x443
   128e0:	mov	r0, r7
   128e4:	orr	r6, r6, r1, lsl #8
   128e8:	orr	r6, r6, r2, lsl #16
   128ec:	orr	r6, r6, r3, lsl #24
   128f0:	mov	r1, r6
   128f4:	bl	1146c <close@plt+0x704>
   128f8:	cmp	r0, #0
   128fc:	beq	129bc <close@plt+0x1c54>
   12900:	ldrb	ip, [r4, #17]
   12904:	ldrb	r3, [r4, #16]
   12908:	ldrb	r1, [r4, #18]
   1290c:	ldrb	r2, [r4, #19]
   12910:	orr	r3, r3, ip, lsl #8
   12914:	orr	r3, r3, r1, lsl #16
   12918:	orr	r3, r3, r2, lsl #24
   1291c:	cmn	r3, #1
   12920:	beq	12940 <close@plt+0x1bd8>
   12924:	lsr	r1, r3, #8
   12928:	lsr	r2, r3, #16
   1292c:	strb	r3, [r0, #4]
   12930:	lsr	r3, r3, #24
   12934:	strb	r1, [r0, #5]
   12938:	strb	r2, [r0, #6]
   1293c:	strb	r3, [r0, #7]
   12940:	ldrb	ip, [r4, #21]
   12944:	ldrb	r3, [r4, #20]
   12948:	ldrb	r1, [r4, #22]
   1294c:	ldrb	r2, [r4, #23]
   12950:	orr	r3, r3, ip, lsl #8
   12954:	orr	r3, r3, r1, lsl #16
   12958:	orr	r3, r3, r2, lsl #24
   1295c:	cmn	r3, #1
   12960:	beq	12980 <close@plt+0x1c18>
   12964:	lsr	ip, r3, #8
   12968:	lsr	r1, r3, #16
   1296c:	lsr	r2, r3, #24
   12970:	strb	r3, [r0, #8]
   12974:	strb	ip, [r0, #9]
   12978:	strb	r1, [r0, #10]
   1297c:	strb	r2, [r0, #11]
   12980:	ldr	r2, [sp, #44]	; 0x2c
   12984:	ldr	r3, [r5]
   12988:	cmp	r2, r3
   1298c:	bne	12a28 <close@plt+0x1cc0>
   12990:	add	sp, sp, #52	; 0x34
   12994:	pop	{r4, r5, r6, r7, pc}
   12998:	ldr	r3, [pc, #148]	; 12a34 <close@plt+0x1ccc>
   1299c:	mov	r2, #16
   129a0:	mov	r1, #1
   129a4:	ldr	r3, [r3]
   129a8:	ldr	r0, [pc, #136]	; 12a38 <close@plt+0x1cd0>
   129ac:	bl	10c24 <fwrite@plt>
   129b0:	mov	r0, r7
   129b4:	bl	1222c <close@plt+0x14c4>
   129b8:	b	128d0 <close@plt+0x1b68>
   129bc:	add	r4, r4, #48	; 0x30
   129c0:	add	lr, sp, #4
   129c4:	ldr	r0, [r7]
   129c8:	ldr	r1, [r7, #4]
   129cc:	ldr	r2, [r7, #8]
   129d0:	ldr	r3, [r7, #12]
   129d4:	mov	ip, lr
   129d8:	add	r7, r7, #16
   129dc:	cmp	r7, r4
   129e0:	stmia	ip!, {r0, r1, r2, r3}
   129e4:	mov	lr, ip
   129e8:	bne	129c4 <close@plt+0x1c5c>
   129ec:	ldr	r0, [r7]
   129f0:	ldr	r1, [r7, #4]
   129f4:	stmia	lr!, {r0, r1}
   129f8:	ldr	r3, [sp, #4]
   129fc:	mov	r1, r6
   12a00:	cmn	r3, #1
   12a04:	moveq	r3, #0
   12a08:	streq	r3, [sp, #4]
   12a0c:	ldr	r3, [sp, #8]
   12a10:	add	r0, sp, #4
   12a14:	cmn	r3, #1
   12a18:	moveq	r3, #0
   12a1c:	streq	r3, [sp, #8]
   12a20:	bl	127f0 <close@plt+0x1a88>
   12a24:	b	12980 <close@plt+0x1c18>
   12a28:	bl	10bd0 <__stack_chk_fail@plt>
   12a2c:	andeq	r6, r2, r4, lsr r1
   12a30:	andeq	r5, r2, r0, lsl #30
   12a34:	andeq	r6, r2, r8, lsr #2
   12a38:	muleq	r1, r4, sl
   12a3c:	ldr	r3, [pc, #416]	; 12be4 <close@plt+0x1e7c>
   12a40:	push	{r4, r5, r6, r7, lr}
   12a44:	mov	r4, r0
   12a48:	ldr	r3, [r3]
   12a4c:	sub	sp, sp, #12
   12a50:	cmp	r3, #0
   12a54:	bne	12b1c <close@plt+0x1db4>
   12a58:	ldrb	r1, [r4, #1089]	; 0x441
   12a5c:	ldrb	r2, [r4, #1090]	; 0x442
   12a60:	ldrb	r6, [r4, #1088]	; 0x440
   12a64:	ldrb	r3, [r4, #1091]	; 0x443
   12a68:	add	r7, r4, #16
   12a6c:	orr	r6, r6, r1, lsl #8
   12a70:	orr	r6, r6, r2, lsl #16
   12a74:	orr	r6, r6, r3, lsl #24
   12a78:	mov	r1, r6
   12a7c:	mov	r0, r7
   12a80:	bl	1146c <close@plt+0x704>
   12a84:	subs	r5, r0, #0
   12a88:	beq	12b50 <close@plt+0x1de8>
   12a8c:	ldrb	ip, [r4, #49]	; 0x31
   12a90:	ldrb	r0, [r5, #37]	; 0x25
   12a94:	ldrb	r1, [r4, #50]	; 0x32
   12a98:	ldrb	r3, [r4, #48]	; 0x30
   12a9c:	ldrb	r2, [r5, #36]	; 0x24
   12aa0:	add	r7, r5, #4
   12aa4:	orr	r3, r3, ip, lsl #8
   12aa8:	ldrb	ip, [r5, #38]	; 0x26
   12aac:	orr	r2, r2, r0, lsl #8
   12ab0:	orr	r3, r3, r1, lsl #16
   12ab4:	ldrb	r0, [r4, #51]	; 0x33
   12ab8:	ldrb	r1, [r5, #39]	; 0x27
   12abc:	orr	r2, r2, ip, lsl #16
   12ac0:	orr	r3, r3, r0, lsl #24
   12ac4:	orr	r2, r2, r1, lsl #24
   12ac8:	eor	r1, r3, r2
   12acc:	tst	r1, #61440	; 0xf000
   12ad0:	beq	12ae0 <close@plt+0x1d78>
   12ad4:	and	r1, r3, #61440	; 0xf000
   12ad8:	cmp	r1, #32768	; 0x8000
   12adc:	bne	12b74 <close@plt+0x1e0c>
   12ae0:	and	r2, r2, #61440	; 0xf000
   12ae4:	bic	r3, r3, #61440	; 0xf000
   12ae8:	orr	r3, r3, r2
   12aec:	strb	r3, [r5, #36]	; 0x24
   12af0:	lsr	r1, r3, #8
   12af4:	lsr	r2, r3, #16
   12af8:	lsr	r3, r3, #24
   12afc:	strb	r1, [r5, #37]	; 0x25
   12b00:	strb	r2, [r5, #38]	; 0x26
   12b04:	strb	r3, [r5, #39]	; 0x27
   12b08:	mov	r1, r6
   12b0c:	mov	r0, r7
   12b10:	add	sp, sp, #12
   12b14:	pop	{r4, r5, r6, r7, lr}
   12b18:	b	127f0 <close@plt+0x1a88>
   12b1c:	ldrb	ip, [r0, #49]	; 0x31
   12b20:	ldrb	r2, [r0, #48]	; 0x30
   12b24:	ldrb	r3, [r0, #50]	; 0x32
   12b28:	ldrb	r0, [r0, #51]	; 0x33
   12b2c:	ldr	r1, [pc, #180]	; 12be8 <close@plt+0x1e80>
   12b30:	orr	r2, r2, ip, lsl #8
   12b34:	orr	r3, r2, r3, lsl #16
   12b38:	orr	r3, r3, r0, lsl #24
   12b3c:	ldr	r2, [pc, #168]	; 12bec <close@plt+0x1e84>
   12b40:	ldr	r0, [r1]
   12b44:	mov	r1, #1
   12b48:	bl	10ce4 <__fprintf_chk@plt>
   12b4c:	b	12a58 <close@plt+0x1cf0>
   12b50:	strb	r5, [r4, #16]
   12b54:	strb	r5, [r4, #17]
   12b58:	strb	r5, [r4, #18]
   12b5c:	strb	r5, [r4, #19]
   12b60:	strb	r5, [r4, #20]
   12b64:	strb	r5, [r4, #21]
   12b68:	strb	r5, [r4, #22]
   12b6c:	strb	r5, [r4, #23]
   12b70:	b	12b08 <close@plt+0x1da0>
   12b74:	ldr	r1, [pc, #108]	; 12be8 <close@plt+0x1e80>
   12b78:	str	r2, [sp]
   12b7c:	ldr	r2, [pc, #108]	; 12bf0 <close@plt+0x1e88>
   12b80:	ldr	r0, [r1]
   12b84:	mov	r1, #1
   12b88:	bl	10ce4 <__fprintf_chk@plt>
   12b8c:	ldrb	r0, [r4, #49]	; 0x31
   12b90:	ldrb	r1, [r4, #50]	; 0x32
   12b94:	ldrb	r3, [r4, #48]	; 0x30
   12b98:	ldrb	r2, [r4, #51]	; 0x33
   12b9c:	orr	r3, r3, r0, lsl #8
   12ba0:	orr	r3, r3, r1, lsl #16
   12ba4:	orr	r3, r3, r2, lsl #24
   12ba8:	strb	r3, [r5, #36]	; 0x24
   12bac:	lsr	r1, r3, #8
   12bb0:	lsr	r2, r3, #16
   12bb4:	lsr	r3, r3, #24
   12bb8:	strb	r1, [r5, #37]	; 0x25
   12bbc:	strb	r2, [r5, #38]	; 0x26
   12bc0:	strb	r3, [r5, #39]	; 0x27
   12bc4:	ldrb	r1, [r4, #1089]	; 0x441
   12bc8:	ldrb	r6, [r4, #1088]	; 0x440
   12bcc:	ldrb	r2, [r4, #1090]	; 0x442
   12bd0:	ldrb	r3, [r4, #1091]	; 0x443
   12bd4:	orr	r6, r6, r1, lsl #8
   12bd8:	orr	r6, r6, r2, lsl #16
   12bdc:	orr	r6, r6, r3, lsl #24
   12be0:	b	12b08 <close@plt+0x1da0>
   12be4:	andeq	r6, r2, r4, lsr r1
   12be8:	andeq	r6, r2, r8, lsr #2
   12bec:	andeq	r4, r1, r8, lsr #21
   12bf0:	andeq	r4, r1, r4, asr #21
   12bf4:	ldr	r3, [pc, #356]	; 12d60 <close@plt+0x1ff8>
   12bf8:	push	{r4, r5, r6, r7, r8, lr}
   12bfc:	mov	r4, r0
   12c00:	ldr	r3, [r3]
   12c04:	cmp	r3, #0
   12c08:	bne	12d2c <close@plt+0x1fc4>
   12c0c:	ldrb	r1, [r4, #1089]	; 0x441
   12c10:	ldrb	r2, [r4, #1090]	; 0x442
   12c14:	ldrb	r5, [r4, #1088]	; 0x440
   12c18:	ldrb	r3, [r4, #1091]	; 0x443
   12c1c:	add	r6, r4, #16
   12c20:	orr	r5, r5, r1, lsl #8
   12c24:	orr	r5, r5, r2, lsl #16
   12c28:	orr	r5, r5, r3, lsl #24
   12c2c:	mov	r1, r5
   12c30:	mov	r0, r6
   12c34:	bl	1146c <close@plt+0x704>
   12c38:	cmp	r0, #0
   12c3c:	beq	12cfc <close@plt+0x1f94>
   12c40:	ldrb	ip, [r4, #49]	; 0x31
   12c44:	ldrb	r1, [r4, #50]	; 0x32
   12c48:	ldrb	r3, [r4, #48]	; 0x30
   12c4c:	ldrb	r2, [r4, #51]	; 0x33
   12c50:	add	r6, r0, #4
   12c54:	orr	r3, r3, ip, lsl #8
   12c58:	orr	r3, r3, r1, lsl #16
   12c5c:	orr	r3, r3, r2, lsl #24
   12c60:	strb	r3, [r0, #36]	; 0x24
   12c64:	lsr	r1, r3, #8
   12c68:	lsr	r2, r3, #16
   12c6c:	lsr	r3, r3, #24
   12c70:	strb	r1, [r0, #37]	; 0x25
   12c74:	strb	r2, [r0, #38]	; 0x26
   12c78:	strb	r3, [r0, #39]	; 0x27
   12c7c:	ldrb	ip, [r4, #41]	; 0x29
   12c80:	ldrb	r1, [r4, #45]	; 0x2d
   12c84:	ldrb	r2, [r4, #40]	; 0x28
   12c88:	ldrb	r3, [r4, #44]	; 0x2c
   12c8c:	ldrb	r7, [r4, #42]	; 0x2a
   12c90:	ldrb	lr, [r4, #46]	; 0x2e
   12c94:	orr	r2, r2, ip, lsl #8
   12c98:	ldrb	ip, [r4, #43]	; 0x2b
   12c9c:	orr	r3, r3, r1, lsl #8
   12ca0:	ldrb	r1, [r4, #47]	; 0x2f
   12ca4:	orr	r2, r2, r7, lsl #16
   12ca8:	orr	r2, r2, ip, lsl #24
   12cac:	orr	r3, r3, lr, lsl #16
   12cb0:	orr	r3, r3, r1, lsl #24
   12cb4:	lsr	r1, r2, #8
   12cb8:	lsr	lr, r2, #16
   12cbc:	lsr	ip, r2, #24
   12cc0:	strb	r1, [r0, #29]
   12cc4:	strb	r2, [r0, #28]
   12cc8:	lsr	r1, r3, #8
   12ccc:	lsr	r2, r3, #16
   12cd0:	strb	r3, [r0, #32]
   12cd4:	lsr	r3, r3, #24
   12cd8:	strb	lr, [r0, #30]
   12cdc:	strb	r1, [r0, #33]	; 0x21
   12ce0:	strb	ip, [r0, #31]
   12ce4:	strb	r2, [r0, #34]	; 0x22
   12ce8:	strb	r3, [r0, #35]	; 0x23
   12cec:	mov	r1, r5
   12cf0:	mov	r0, r6
   12cf4:	pop	{r4, r5, r6, r7, r8, lr}
   12cf8:	b	127f0 <close@plt+0x1a88>
   12cfc:	strb	r0, [r4, #16]
   12d00:	strb	r0, [r4, #17]
   12d04:	strb	r0, [r4, #18]
   12d08:	strb	r0, [r4, #19]
   12d0c:	strb	r0, [r4, #20]
   12d10:	strb	r0, [r4, #21]
   12d14:	strb	r0, [r4, #22]
   12d18:	strb	r0, [r4, #23]
   12d1c:	mov	r1, r5
   12d20:	mov	r0, r6
   12d24:	pop	{r4, r5, r6, r7, r8, lr}
   12d28:	b	127f0 <close@plt+0x1a88>
   12d2c:	ldrb	ip, [r0, #49]	; 0x31
   12d30:	ldrb	r2, [r0, #48]	; 0x30
   12d34:	ldrb	r3, [r0, #50]	; 0x32
   12d38:	ldrb	r0, [r0, #51]	; 0x33
   12d3c:	ldr	r1, [pc, #32]	; 12d64 <close@plt+0x1ffc>
   12d40:	orr	r2, r2, ip, lsl #8
   12d44:	orr	r3, r2, r3, lsl #16
   12d48:	orr	r3, r3, r0, lsl #24
   12d4c:	ldr	r2, [pc, #20]	; 12d68 <close@plt+0x2000>
   12d50:	ldr	r0, [r1]
   12d54:	mov	r1, #1
   12d58:	bl	10ce4 <__fprintf_chk@plt>
   12d5c:	b	12c0c <close@plt+0x1ea4>
   12d60:	andeq	r6, r2, r4, lsr r1
   12d64:	andeq	r6, r2, r8, lsr #2
   12d68:	andeq	r4, r1, r4, lsl #22
   12d6c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12d70:	mov	r4, r0
   12d74:	ldrb	r3, [r0, #1085]	; 0x43d
   12d78:	ldrb	r6, [r0, #1084]	; 0x43c
   12d7c:	ldr	sl, [pc, #804]	; 130a8 <close@plt+0x2340>
   12d80:	ldrb	r0, [r0, #1086]	; 0x43e
   12d84:	ldrb	r1, [r4, #1087]	; 0x43f
   12d88:	sub	sp, sp, #68	; 0x44
   12d8c:	ldr	r2, [sl]
   12d90:	orr	r6, r6, r3, lsl #8
   12d94:	add	r7, r4, #60	; 0x3c
   12d98:	mov	r3, #0
   12d9c:	orr	r6, r6, r0, lsl #16
   12da0:	strb	r3, [r4, #1084]	; 0x43c
   12da4:	strb	r3, [r4, #1085]	; 0x43d
   12da8:	strb	r3, [r4, #1086]	; 0x43e
   12dac:	strb	r3, [r4, #1087]	; 0x43f
   12db0:	mov	r0, r7
   12db4:	orr	r6, r6, r1, lsl #24
   12db8:	str	r2, [sp, #60]	; 0x3c
   12dbc:	bl	10ca8 <strlen@plt>
   12dc0:	ldrb	r1, [r4, #57]	; 0x39
   12dc4:	ldrb	lr, [r4, #58]	; 0x3a
   12dc8:	ldrb	r3, [r4, #56]	; 0x38
   12dcc:	ldrb	r8, [r4, #1089]	; 0x441
   12dd0:	ldrb	ip, [r4, #1090]	; 0x442
   12dd4:	ldrb	r5, [r4, #1088]	; 0x440
   12dd8:	orr	r3, r3, r1, lsl #8
   12ddc:	ldrb	r1, [r4, #1091]	; 0x443
   12de0:	orr	r3, r3, lr, lsl #16
   12de4:	orr	r5, r5, r8, lsl #8
   12de8:	orr	r5, r5, ip, lsl #16
   12dec:	orr	r5, r5, r1, lsl #24
   12df0:	add	fp, r4, #16
   12df4:	mov	r1, r5
   12df8:	ldr	r9, [pc, #684]	; 130ac <close@plt+0x2344>
   12dfc:	mov	r2, r0
   12e00:	ldrb	r0, [r4, #59]	; 0x3b
   12e04:	add	ip, r2, #61	; 0x3d
   12e08:	orr	r3, r3, r0, lsl #24
   12e0c:	sub	r3, r3, #1
   12e10:	sub	r3, r3, r2
   12e14:	str	r3, [sp]
   12e18:	mov	r0, fp
   12e1c:	add	r3, r4, ip
   12e20:	str	r3, [sp, #4]
   12e24:	bl	1146c <close@plt+0x704>
   12e28:	ldr	r3, [r9]
   12e2c:	cmp	r3, #0
   12e30:	mov	r8, r0
   12e34:	bne	12ef0 <close@plt+0x2188>
   12e38:	cmp	r0, #0
   12e3c:	beq	12f4c <close@plt+0x21e4>
   12e40:	ldr	r5, [r8, #48]	; 0x30
   12e44:	mov	r1, r7
   12e48:	mov	r0, r5
   12e4c:	bl	11920 <close@plt+0xbb8>
   12e50:	subs	r3, r0, #0
   12e54:	beq	12ff8 <close@plt+0x2290>
   12e58:	cmp	r6, #1
   12e5c:	bne	12eb8 <close@plt+0x2150>
   12e60:	ldr	r2, [r9]
   12e64:	mov	r3, #0
   12e68:	cmp	r2, r3
   12e6c:	mov	r2, #17
   12e70:	strb	r3, [r4, #1085]	; 0x43d
   12e74:	strb	r3, [r4, #1086]	; 0x43e
   12e78:	strb	r3, [r4, #1087]	; 0x43f
   12e7c:	strb	r2, [r4, #1084]	; 0x43c
   12e80:	bne	13088 <close@plt+0x2320>
   12e84:	mov	r3, #0
   12e88:	strb	r3, [r4, #56]	; 0x38
   12e8c:	strb	r3, [r4, #57]	; 0x39
   12e90:	strb	r3, [r4, #58]	; 0x3a
   12e94:	strb	r3, [r4, #59]	; 0x3b
   12e98:	mov	r0, r4
   12e9c:	bl	13d3c <close@plt+0x2fd4>
   12ea0:	ldr	r2, [sp, #60]	; 0x3c
   12ea4:	ldr	r3, [sl]
   12ea8:	cmp	r2, r3
   12eac:	bne	130a4 <close@plt+0x233c>
   12eb0:	add	sp, sp, #68	; 0x44
   12eb4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12eb8:	ldr	r3, [sp]
   12ebc:	ldr	r2, [sp, #4]
   12ec0:	mov	r1, r7
   12ec4:	bl	11c90 <close@plt+0xf28>
   12ec8:	ldr	r3, [r9]
   12ecc:	cmp	r3, #0
   12ed0:	beq	12e84 <close@plt+0x211c>
   12ed4:	ldr	r3, [pc, #468]	; 130b0 <close@plt+0x2348>
   12ed8:	mov	r2, #22
   12edc:	mov	r1, #1
   12ee0:	ldr	r3, [r3]
   12ee4:	ldr	r0, [pc, #456]	; 130b4 <close@plt+0x234c>
   12ee8:	bl	10c24 <fwrite@plt>
   12eec:	b	12e84 <close@plt+0x211c>
   12ef0:	ldr	r5, [pc, #440]	; 130b0 <close@plt+0x2348>
   12ef4:	mov	r3, r7
   12ef8:	ldr	r2, [pc, #440]	; 130b8 <close@plt+0x2350>
   12efc:	ldr	r0, [r5]
   12f00:	mov	r1, #1
   12f04:	bl	10ce4 <__fprintf_chk@plt>
   12f08:	cmp	r8, #0
   12f0c:	bne	12e40 <close@plt+0x20d8>
   12f10:	ldr	r3, [r9]
   12f14:	cmp	r3, #0
   12f18:	beq	12f30 <close@plt+0x21c8>
   12f1c:	ldr	r3, [r5]
   12f20:	mov	r2, #34	; 0x22
   12f24:	mov	r1, #1
   12f28:	ldr	r0, [pc, #396]	; 130bc <close@plt+0x2354>
   12f2c:	bl	10c24 <fwrite@plt>
   12f30:	ldrb	r1, [r4, #1089]	; 0x441
   12f34:	ldrb	r5, [r4, #1088]	; 0x440
   12f38:	ldrb	r2, [r4, #1090]	; 0x442
   12f3c:	ldrb	r3, [r4, #1091]	; 0x443
   12f40:	orr	r5, r5, r1, lsl #8
   12f44:	orr	r5, r5, r2, lsl #16
   12f48:	orr	r5, r5, r3, lsl #24
   12f4c:	add	r8, sp, #20
   12f50:	mov	ip, fp
   12f54:	add	r3, r4, #48	; 0x30
   12f58:	str	r3, [sp, #8]
   12f5c:	str	r4, [sp, #12]
   12f60:	ldr	r0, [ip]
   12f64:	ldr	r1, [ip, #4]
   12f68:	ldr	r2, [ip, #8]
   12f6c:	ldr	r3, [ip, #12]
   12f70:	ldr	r4, [sp, #8]
   12f74:	mov	lr, r8
   12f78:	add	ip, ip, #16
   12f7c:	cmp	ip, r4
   12f80:	stmia	lr!, {r0, r1, r2, r3}
   12f84:	mov	r8, lr
   12f88:	bne	12f60 <close@plt+0x21f8>
   12f8c:	ldr	r0, [ip]
   12f90:	ldr	r1, [ip, #4]
   12f94:	mov	r3, lr
   12f98:	ldr	r4, [sp, #12]
   12f9c:	stmia	r3!, {r0, r1}
   12fa0:	ldr	r3, [sp, #20]
   12fa4:	mov	r1, r5
   12fa8:	cmn	r3, #1
   12fac:	moveq	r3, #0
   12fb0:	streq	r3, [sp, #20]
   12fb4:	ldr	r3, [sp, #24]
   12fb8:	add	r0, sp, #20
   12fbc:	cmn	r3, #1
   12fc0:	moveq	r3, #0
   12fc4:	streq	r3, [sp, #24]
   12fc8:	bl	127f0 <close@plt+0x1a88>
   12fcc:	ldrb	r0, [r4, #1089]	; 0x441
   12fd0:	ldrb	r2, [r4, #1090]	; 0x442
   12fd4:	ldrb	r3, [r4, #1088]	; 0x440
   12fd8:	ldrb	r1, [r4, #1091]	; 0x443
   12fdc:	orr	r3, r3, r0, lsl #8
   12fe0:	orr	r3, r3, r2, lsl #16
   12fe4:	mov	r0, fp
   12fe8:	orr	r1, r3, r1, lsl #24
   12fec:	bl	1146c <close@plt+0x704>
   12ff0:	mov	r8, r0
   12ff4:	b	12e40 <close@plt+0x20d8>
   12ff8:	cmp	r6, #2
   12ffc:	bne	1303c <close@plt+0x22d4>
   13000:	ldr	r1, [r9]
   13004:	mov	r2, #61	; 0x3d
   13008:	cmp	r1, #0
   1300c:	strb	r3, [r4, #1085]	; 0x43d
   13010:	strb	r3, [r4, #1086]	; 0x43e
   13014:	strb	r3, [r4, #1087]	; 0x43f
   13018:	strb	r2, [r4, #1084]	; 0x43c
   1301c:	beq	12e84 <close@plt+0x211c>
   13020:	ldr	r3, [pc, #136]	; 130b0 <close@plt+0x2348>
   13024:	mov	r2, #59	; 0x3b
   13028:	mov	r1, #1
   1302c:	ldr	r3, [r3]
   13030:	ldr	r0, [pc, #136]	; 130c0 <close@plt+0x2358>
   13034:	bl	10c24 <fwrite@plt>
   13038:	b	12e84 <close@plt+0x211c>
   1303c:	mov	r1, #16
   13040:	mov	r0, #1
   13044:	bl	10b40 <calloc@plt>
   13048:	ldr	r3, [sp]
   1304c:	ldr	r2, [sp, #4]
   13050:	mov	r1, r7
   13054:	str	r5, [r0]
   13058:	str	r0, [r8, #48]	; 0x30
   1305c:	bl	11c90 <close@plt+0xf28>
   13060:	ldr	r3, [r9]
   13064:	cmp	r3, #0
   13068:	beq	12e84 <close@plt+0x211c>
   1306c:	ldr	r3, [pc, #60]	; 130b0 <close@plt+0x2348>
   13070:	mov	r2, #22
   13074:	mov	r1, #1
   13078:	ldr	r3, [r3]
   1307c:	ldr	r0, [pc, #64]	; 130c4 <close@plt+0x235c>
   13080:	bl	10c24 <fwrite@plt>
   13084:	b	12e84 <close@plt+0x211c>
   13088:	ldr	r3, [pc, #32]	; 130b0 <close@plt+0x2348>
   1308c:	mov	r1, r6
   13090:	mov	r2, #28
   13094:	ldr	r3, [r3]
   13098:	ldr	r0, [pc, #40]	; 130c8 <close@plt+0x2360>
   1309c:	bl	10c24 <fwrite@plt>
   130a0:	b	12e84 <close@plt+0x211c>
   130a4:	bl	10bd0 <__stack_chk_fail@plt>
   130a8:	andeq	r5, r2, r0, lsl #30
   130ac:	andeq	r6, r2, r4, lsr r1
   130b0:	andeq	r6, r2, r8, lsr #2
   130b4:	andeq	r4, r1, r8, ror #22
   130b8:	andeq	r4, r1, r0, lsr #22
   130bc:	andeq	r4, r1, r0, lsl #15
   130c0:	andeq	r4, r1, r0, lsl #23
   130c4:			; <UNDEFINED> instruction: 0x00014bbc
   130c8:	andeq	r4, r1, r8, asr #22
   130cc:	push	{r4, lr}
   130d0:	ldrb	r4, [r0, #5]
   130d4:	ldrb	r3, [r0, #4]
   130d8:	ldrb	lr, [r0, #6]
   130dc:	ldr	r1, [pc, #40]	; 1310c <close@plt+0x23a4>
   130e0:	ldrb	ip, [r0, #7]
   130e4:	orr	r3, r3, r4, lsl #8
   130e8:	ldr	r2, [r1]
   130ec:	orr	r3, r3, lr, lsl #16
   130f0:	orr	r3, r3, ip, lsl #24
   130f4:	cmp	r2, r3
   130f8:	popcc	{r4, pc}
   130fc:	add	r3, r1, r3, lsl #2
   13100:	pop	{r4, lr}
   13104:	ldr	r3, [r3, #4]
   13108:	bx	r3
   1310c:	andeq	r6, r2, r8, ror #1
   13110:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13114:	sub	sp, sp, #1104	; 0x450
   13118:	ldr	r5, [pc, #324]	; 13264 <close@plt+0x24fc>
   1311c:	ldr	sl, [pc, #324]	; 13268 <close@plt+0x2500>
   13120:	ldr	r6, [pc, #324]	; 1326c <close@plt+0x2504>
   13124:	ldr	r2, [r5]
   13128:	sub	sp, sp, #4
   1312c:	ldr	r3, [sl]
   13130:	cmp	r2, #0
   13134:	str	r3, [sp, #1100]	; 0x44c
   13138:	ldr	fp, [r6]
   1313c:	bne	13238 <close@plt+0x24d0>
   13140:	bl	10cc0 <__errno_location@plt>
   13144:	ldr	r9, [pc, #292]	; 13270 <close@plt+0x2508>
   13148:	ldr	r8, [pc, #292]	; 13274 <close@plt+0x250c>
   1314c:	ldr	r4, [pc, #292]	; 13278 <close@plt+0x2510>
   13150:	mov	r7, r0
   13154:	b	13184 <close@plt+0x241c>
   13158:	ldr	r3, [sp, #12]
   1315c:	ldr	r1, [r4]
   13160:	mov	r2, #0
   13164:	cmp	r3, r1
   13168:	str	r2, [sp, #1096]	; 0x448
   1316c:	bhi	13180 <close@plt+0x2418>
   13170:	add	r3, r4, r3, lsl #2
   13174:	add	r0, sp, #8
   13178:	ldr	r3, [r3, #4]
   1317c:	blx	r3
   13180:	ldr	fp, [r6]
   13184:	mov	r3, #0
   13188:	mov	r0, fp
   1318c:	str	r3, [sp]
   13190:	ldr	r2, [pc, #228]	; 1327c <close@plt+0x2514>
   13194:	add	r1, sp, #8
   13198:	bl	10c60 <msgrcv@plt>
   1319c:	ldr	r3, [r5]
   131a0:	cmp	r3, #0
   131a4:	mov	fp, r0
   131a8:	bne	13210 <close@plt+0x24a8>
   131ac:	cmn	fp, #1
   131b0:	bne	13158 <close@plt+0x23f0>
   131b4:	ldr	r3, [r7]
   131b8:	cmp	r3, #4
   131bc:	beq	13180 <close@plt+0x2418>
   131c0:	ldr	r3, [r5]
   131c4:	cmp	r3, #0
   131c8:	beq	131f4 <close@plt+0x248c>
   131cc:	ldr	r0, [pc, #172]	; 13280 <close@plt+0x2518>
   131d0:	bl	10be8 <perror@plt>
   131d4:	ldr	r1, [pc, #148]	; 13270 <close@plt+0x2508>
   131d8:	mov	r2, #4
   131dc:	ldr	r3, [r7]
   131e0:	ldr	r0, [r1]
   131e4:	str	r2, [sp]
   131e8:	mov	r1, #1
   131ec:	ldr	r2, [pc, #144]	; 13284 <close@plt+0x251c>
   131f0:	bl	10ce4 <__fprintf_chk@plt>
   131f4:	ldr	r2, [sp, #1100]	; 0x44c
   131f8:	ldr	r3, [sl]
   131fc:	cmp	r2, r3
   13200:	bne	13260 <close@plt+0x24f8>
   13204:	add	sp, sp, #1104	; 0x450
   13208:	add	sp, sp, #4
   1320c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13210:	ldr	r2, [sp, #12]
   13214:	ldr	r3, [sp, #8]
   13218:	str	r2, [sp, #4]
   1321c:	str	r3, [sp]
   13220:	ldr	r0, [r9]
   13224:	mov	r3, fp
   13228:	mov	r2, r8
   1322c:	mov	r1, #1
   13230:	bl	10ce4 <__fprintf_chk@plt>
   13234:	b	131ac <close@plt+0x2444>
   13238:	ldr	r1, [pc, #48]	; 13270 <close@plt+0x2508>
   1323c:	ldr	r2, [r5, #12]
   13240:	mov	r3, fp
   13244:	ldr	r0, [r1]
   13248:	str	r2, [sp]
   1324c:	mov	r1, #1
   13250:	ldr	r2, [pc, #48]	; 13288 <close@plt+0x2520>
   13254:	bl	10ce4 <__fprintf_chk@plt>
   13258:	ldr	fp, [r6]
   1325c:	b	13140 <close@plt+0x23d8>
   13260:	bl	10bd0 <__stack_chk_fail@plt>
   13264:	andeq	r6, r2, r4, lsr r1
   13268:	andeq	r5, r2, r0, lsl #30
   1326c:	andeq	r6, r2, r0, lsr #2
   13270:	andeq	r6, r2, r8, lsr #2
   13274:	strdeq	r4, [r1], -r0
   13278:	andeq	r6, r2, r8, ror #1
   1327c:	andeq	r0, r0, r4, asr #8
   13280:	andeq	r4, r1, r8, lsr #24
   13284:	andeq	r4, r1, ip, lsr ip
   13288:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   1328c:	push	{r4, lr}
   13290:	bl	10c30 <getenv@plt>
   13294:	cmp	r0, #0
   13298:	popeq	{r4, pc}
   1329c:	ldrb	r3, [r0]
   132a0:	cmp	r3, #0
   132a4:	moveq	r0, #0
   132a8:	pop	{r4, pc}
   132ac:	ldr	r3, [r1, #12]
   132b0:	ldrb	ip, [r1, #17]
   132b4:	ldrb	r2, [r1, #18]
   132b8:	push	{r4, lr}
   132bc:	ldrb	lr, [r1, #16]
   132c0:	ldrb	r4, [r1, #19]
   132c4:	strb	lr, [r0, #48]	; 0x30
   132c8:	ldrb	lr, [r1, #24]
   132cc:	strb	ip, [r0, #49]	; 0x31
   132d0:	ldrb	ip, [r1, #25]
   132d4:	strb	r2, [r0, #50]	; 0x32
   132d8:	ldrb	r2, [r1, #26]
   132dc:	strb	r4, [r0, #51]	; 0x33
   132e0:	lsr	r4, r3, #8
   132e4:	strb	r3, [r0, #24]
   132e8:	strb	r4, [r0, #25]
   132ec:	lsr	r4, r3, #16
   132f0:	lsr	r3, r3, #24
   132f4:	strb	r4, [r0, #26]
   132f8:	ldrb	r4, [r1, #27]
   132fc:	strb	r3, [r0, #27]
   13300:	ldrb	r3, [r1, #28]
   13304:	strb	lr, [r0, #16]
   13308:	ldrb	lr, [r1, #29]
   1330c:	strb	ip, [r0, #17]
   13310:	ldrb	ip, [r1, #30]
   13314:	strb	r2, [r0, #18]
   13318:	ldrb	r2, [r1, #31]
   1331c:	strb	r3, [r0, #20]
   13320:	mov	r3, #0
   13324:	strb	r4, [r0, #19]
   13328:	strb	lr, [r0, #21]
   1332c:	strb	ip, [r0, #22]
   13330:	strb	r3, [r0, #28]
   13334:	strb	r3, [r0, #29]
   13338:	strb	r3, [r0, #30]
   1333c:	strb	r3, [r0, #31]
   13340:	ldrb	r3, [r1]
   13344:	ldrb	r4, [r1, #1]
   13348:	ldrb	lr, [r1, #2]
   1334c:	ldrb	ip, [r1, #3]
   13350:	strb	r2, [r0, #23]
   13354:	ldrb	r2, [r1, #4]
   13358:	strb	r3, [r0, #32]
   1335c:	ldrb	r3, [r1, #5]
   13360:	strb	r4, [r0, #33]	; 0x21
   13364:	ldrb	r4, [r1, #6]
   13368:	strb	lr, [r0, #34]	; 0x22
   1336c:	ldrb	lr, [r1, #7]
   13370:	strb	ip, [r0, #35]	; 0x23
   13374:	ldrb	ip, [r1, #32]
   13378:	strb	r2, [r0, #36]	; 0x24
   1337c:	ldrb	r2, [r1, #33]	; 0x21
   13380:	strb	r3, [r0, #37]	; 0x25
   13384:	ldrb	r3, [r1, #34]	; 0x22
   13388:	strb	r4, [r0, #38]	; 0x26
   1338c:	ldrb	r4, [r1, #35]	; 0x23
   13390:	strb	lr, [r0, #39]	; 0x27
   13394:	ldrb	lr, [r1, #36]	; 0x24
   13398:	strb	ip, [r0, #40]	; 0x28
   1339c:	ldrb	ip, [r1, #37]	; 0x25
   133a0:	strb	r2, [r0, #41]	; 0x29
   133a4:	ldrb	r2, [r1, #38]	; 0x26
   133a8:	strb	r3, [r0, #42]	; 0x2a
   133ac:	ldrb	r3, [r1, #39]	; 0x27
   133b0:	strb	lr, [r0, #44]	; 0x2c
   133b4:	strb	ip, [r0, #45]	; 0x2d
   133b8:	strb	r2, [r0, #46]	; 0x2e
   133bc:	strb	r4, [r0, #43]	; 0x2b
   133c0:	strb	r3, [r0, #47]	; 0x2f
   133c4:	ldrb	lr, [r1, #20]
   133c8:	ldrb	ip, [r1, #21]
   133cc:	ldrb	r2, [r1, #22]
   133d0:	ldrb	r3, [r1, #23]
   133d4:	strb	lr, [r0, #52]	; 0x34
   133d8:	strb	ip, [r0, #53]	; 0x35
   133dc:	strb	r2, [r0, #54]	; 0x36
   133e0:	strb	r3, [r0, #55]	; 0x37
   133e4:	pop	{r4, pc}
   133e8:	push	{r4, lr}
   133ec:	ldrb	lr, [r1, #49]	; 0x31
   133f0:	ldrb	ip, [r1, #50]	; 0x32
   133f4:	ldrb	r3, [r1, #48]	; 0x30
   133f8:	ldrb	r2, [r1, #51]	; 0x33
   133fc:	orr	r3, r3, lr, lsl #8
   13400:	orr	r3, r3, ip, lsl #16
   13404:	orr	r3, r3, r2, lsl #24
   13408:	str	r3, [r0, #16]
   1340c:	ldrb	lr, [r1, #25]
   13410:	ldrb	ip, [r1, #26]
   13414:	ldrb	r3, [r1, #24]
   13418:	ldrb	r2, [r1, #27]
   1341c:	orr	r3, r3, lr, lsl #8
   13420:	orr	r3, r3, ip, lsl #16
   13424:	orr	r3, r3, r2, lsl #24
   13428:	str	r3, [r0, #12]
   1342c:	ldrb	lr, [r1, #17]
   13430:	ldrb	ip, [r1, #18]
   13434:	ldrb	r3, [r1, #16]
   13438:	ldrb	r2, [r1, #19]
   1343c:	orr	r3, r3, lr, lsl #8
   13440:	orr	r3, r3, ip, lsl #16
   13444:	orr	r3, r3, r2, lsl #24
   13448:	str	r3, [r0, #24]
   1344c:	ldrb	lr, [r1, #21]
   13450:	ldrb	ip, [r1, #22]
   13454:	ldrb	r3, [r1, #20]
   13458:	ldrb	r2, [r1, #23]
   1345c:	orr	r3, r3, lr, lsl #8
   13460:	orr	r3, r3, ip, lsl #16
   13464:	orr	r3, r3, r2, lsl #24
   13468:	str	r3, [r0, #28]
   1346c:	ldrb	r4, [r1, #33]	; 0x21
   13470:	ldrb	lr, [r1, #37]	; 0x25
   13474:	ldrb	ip, [r1, #34]	; 0x22
   13478:	ldrb	r2, [r1, #32]
   1347c:	ldrb	r3, [r1, #36]	; 0x24
   13480:	orr	r2, r2, r4, lsl #8
   13484:	ldrb	r4, [r1, #38]	; 0x26
   13488:	orr	r3, r3, lr, lsl #8
   1348c:	orr	r2, r2, ip, lsl #16
   13490:	ldrb	lr, [r1, #35]	; 0x23
   13494:	ldrb	ip, [r1, #39]	; 0x27
   13498:	orr	r3, r3, r4, lsl #16
   1349c:	orr	r2, r2, lr, lsl #24
   134a0:	orr	r3, r3, ip, lsl #24
   134a4:	str	r3, [r0, #4]
   134a8:	str	r2, [r0]
   134ac:	ldrb	r2, [r1, #40]	; 0x28
   134b0:	ldrb	lr, [r1, #41]	; 0x29
   134b4:	ldrb	ip, [r1, #45]	; 0x2d
   134b8:	ldrb	r3, [r1, #44]	; 0x2c
   134bc:	ldrb	r4, [r1, #42]	; 0x2a
   134c0:	orr	r2, r2, lr, lsl #8
   134c4:	ldrb	lr, [r1, #46]	; 0x2e
   134c8:	orr	r3, r3, ip, lsl #8
   134cc:	ldrb	ip, [r1, #43]	; 0x2b
   134d0:	ldrb	r1, [r1, #47]	; 0x2f
   134d4:	orr	r2, r2, r4, lsl #16
   134d8:	orr	r3, r3, lr, lsl #16
   134dc:	orr	r2, r2, ip, lsl #24
   134e0:	orr	r3, r3, r1, lsl #24
   134e4:	strd	r2, [r0, #32]
   134e8:	pop	{r4, pc}
   134ec:	ldrb	r3, [r1, #16]
   134f0:	ldrb	ip, [r1, #19]
   134f4:	ldrb	r2, [r1, #96]	; 0x60
   134f8:	push	{r4, r5, lr}
   134fc:	ldrb	r4, [r1, #17]
   13500:	ldrb	lr, [r1, #18]
   13504:	strb	r3, [r0, #48]	; 0x30
   13508:	ldrb	r3, [r1, #97]	; 0x61
   1350c:	strb	r4, [r0, #49]	; 0x31
   13510:	ldrb	r4, [r1, #98]	; 0x62
   13514:	strb	lr, [r0, #50]	; 0x32
   13518:	ldrb	lr, [r1, #99]	; 0x63
   1351c:	strb	ip, [r0, #51]	; 0x33
   13520:	ldrb	ip, [r1, #100]	; 0x64
   13524:	strb	r2, [r0, #24]
   13528:	ldrb	r2, [r1, #101]	; 0x65
   1352c:	strb	r3, [r0, #25]
   13530:	ldrb	r3, [r1, #102]	; 0x66
   13534:	strb	r4, [r0, #26]
   13538:	ldrb	r4, [r1, #103]	; 0x67
   1353c:	strb	lr, [r0, #27]
   13540:	ldrb	lr, [r1, #24]
   13544:	strb	ip, [r0, #28]
   13548:	ldrb	ip, [r1, #25]
   1354c:	strb	r2, [r0, #29]
   13550:	ldrb	r2, [r1, #26]
   13554:	strb	r3, [r0, #30]
   13558:	ldrb	r3, [r1, #27]
   1355c:	strb	r4, [r0, #31]
   13560:	strb	lr, [r0, #16]
   13564:	strb	ip, [r0, #17]
   13568:	strb	r2, [r0, #18]
   1356c:	strb	r3, [r0, #19]
   13570:	ldrb	r3, [r1, #28]
   13574:	ldrb	r4, [r1, #29]
   13578:	ldrb	lr, [r1, #30]
   1357c:	ldrb	ip, [r1, #31]
   13580:	ldrb	r2, [r1]
   13584:	strb	r3, [r0, #20]
   13588:	ldrb	r3, [r1, #1]
   1358c:	strb	r4, [r0, #21]
   13590:	ldrb	r4, [r1, #2]
   13594:	strb	lr, [r0, #22]
   13598:	ldrb	lr, [r1, #3]
   1359c:	strb	ip, [r0, #23]
   135a0:	ldrb	ip, [r1, #4]
   135a4:	strb	r2, [r0, #32]
   135a8:	ldrb	r2, [r1, #5]
   135ac:	strb	r3, [r0, #33]	; 0x21
   135b0:	ldrb	r3, [r1, #6]
   135b4:	strb	r4, [r0, #34]	; 0x22
   135b8:	ldrb	r4, [r1, #7]
   135bc:	strb	lr, [r0, #35]	; 0x23
   135c0:	ldrb	lr, [r1, #32]
   135c4:	strb	ip, [r0, #36]	; 0x24
   135c8:	ldrb	ip, [r1, #33]	; 0x21
   135cc:	strb	r2, [r0, #37]	; 0x25
   135d0:	ldrb	r2, [r1, #34]	; 0x22
   135d4:	strb	r3, [r0, #38]	; 0x26
   135d8:	ldrb	r3, [r1, #35]	; 0x23
   135dc:	strb	r4, [r0, #39]	; 0x27
   135e0:	strb	lr, [r0, #40]	; 0x28
   135e4:	strb	ip, [r0, #41]	; 0x29
   135e8:	strb	r3, [r0, #43]	; 0x2b
   135ec:	strb	r2, [r0, #42]	; 0x2a
   135f0:	ldrb	r2, [r1, #36]	; 0x24
   135f4:	ldrb	r3, [r1, #37]	; 0x25
   135f8:	ldrb	r5, [r1, #38]	; 0x26
   135fc:	ldrb	r4, [r1, #39]	; 0x27
   13600:	ldrb	lr, [r1, #20]
   13604:	ldrb	ip, [r1, #21]
   13608:	strb	r2, [r0, #44]	; 0x2c
   1360c:	strb	r3, [r0, #45]	; 0x2d
   13610:	ldrb	r2, [r1, #22]
   13614:	ldrb	r3, [r1, #23]
   13618:	strb	r5, [r0, #46]	; 0x2e
   1361c:	strb	r4, [r0, #47]	; 0x2f
   13620:	strb	lr, [r0, #52]	; 0x34
   13624:	strb	ip, [r0, #53]	; 0x35
   13628:	strb	r2, [r0, #54]	; 0x36
   1362c:	strb	r3, [r0, #55]	; 0x37
   13630:	pop	{r4, r5, pc}
   13634:	push	{r4, lr}
   13638:	ldrb	lr, [r1, #49]	; 0x31
   1363c:	ldrb	ip, [r1, #50]	; 0x32
   13640:	ldrb	r3, [r1, #48]	; 0x30
   13644:	ldrb	r2, [r1, #51]	; 0x33
   13648:	orr	r3, r3, lr, lsl #8
   1364c:	orr	r3, r3, ip, lsl #16
   13650:	orr	r3, r3, r2, lsl #24
   13654:	str	r3, [r0, #16]
   13658:	ldrb	r4, [r1, #25]
   1365c:	ldrb	lr, [r1, #29]
   13660:	ldrb	ip, [r1, #26]
   13664:	ldrb	r2, [r1, #24]
   13668:	ldrb	r3, [r1, #28]
   1366c:	orr	r2, r2, r4, lsl #8
   13670:	ldrb	r4, [r1, #30]
   13674:	orr	r3, r3, lr, lsl #8
   13678:	orr	r2, r2, ip, lsl #16
   1367c:	ldrb	lr, [r1, #27]
   13680:	ldrb	ip, [r1, #31]
   13684:	orr	r3, r3, r4, lsl #16
   13688:	orr	r2, r2, lr, lsl #24
   1368c:	orr	r3, r3, ip, lsl #24
   13690:	str	r2, [r0, #96]	; 0x60
   13694:	str	r3, [r0, #100]	; 0x64
   13698:	ldrb	lr, [r1, #17]
   1369c:	ldrb	ip, [r1, #18]
   136a0:	ldrb	r3, [r1, #16]
   136a4:	ldrb	r2, [r1, #19]
   136a8:	orr	r3, r3, lr, lsl #8
   136ac:	orr	r3, r3, ip, lsl #16
   136b0:	orr	r3, r3, r2, lsl #24
   136b4:	str	r3, [r0, #24]
   136b8:	ldrb	lr, [r1, #21]
   136bc:	ldrb	ip, [r1, #22]
   136c0:	ldrb	r3, [r1, #20]
   136c4:	ldrb	r2, [r1, #23]
   136c8:	orr	r3, r3, lr, lsl #8
   136cc:	orr	r3, r3, ip, lsl #16
   136d0:	orr	r3, r3, r2, lsl #24
   136d4:	str	r3, [r0, #28]
   136d8:	ldrb	r4, [r1, #33]	; 0x21
   136dc:	ldrb	ip, [r1, #34]	; 0x22
   136e0:	ldrb	lr, [r1, #37]	; 0x25
   136e4:	ldrb	r2, [r1, #32]
   136e8:	ldrb	r3, [r1, #36]	; 0x24
   136ec:	orr	r2, r2, r4, lsl #8
   136f0:	ldrb	r4, [r1, #38]	; 0x26
   136f4:	orr	r3, r3, lr, lsl #8
   136f8:	orr	r2, r2, ip, lsl #16
   136fc:	ldrb	lr, [r1, #35]	; 0x23
   13700:	ldrb	ip, [r1, #39]	; 0x27
   13704:	orr	r3, r3, r4, lsl #16
   13708:	orr	r2, r2, lr, lsl #24
   1370c:	orr	r3, r3, ip, lsl #24
   13710:	str	r2, [r0]
   13714:	str	r3, [r0, #4]
   13718:	ldrb	lr, [r1, #41]	; 0x29
   1371c:	ldrb	ip, [r1, #45]	; 0x2d
   13720:	ldrb	r2, [r1, #40]	; 0x28
   13724:	ldrb	r3, [r1, #44]	; 0x2c
   13728:	ldrb	r4, [r1, #42]	; 0x2a
   1372c:	orr	r2, r2, lr, lsl #8
   13730:	ldrb	lr, [r1, #46]	; 0x2e
   13734:	orr	r3, r3, ip, lsl #8
   13738:	ldrb	ip, [r1, #43]	; 0x2b
   1373c:	ldrb	r1, [r1, #47]	; 0x2f
   13740:	orr	r2, r2, r4, lsl #16
   13744:	orr	r3, r3, lr, lsl #16
   13748:	orr	r2, r2, ip, lsl #24
   1374c:	orr	r3, r3, r1, lsl #24
   13750:	strd	r2, [r0, #32]
   13754:	pop	{r4, pc}
   13758:	push	{r4, r5, lr}
   1375c:	ldrb	lr, [r1, #33]	; 0x21
   13760:	ldrb	ip, [r1, #34]	; 0x22
   13764:	ldrb	r3, [r1, #32]
   13768:	ldrb	r2, [r1, #35]	; 0x23
   1376c:	orr	r3, r3, lr, lsl #8
   13770:	orr	r3, r3, ip, lsl #16
   13774:	orr	r3, r3, r2, lsl #24
   13778:	strb	r3, [r0, #32]
   1377c:	lsr	ip, r3, #8
   13780:	lsr	r2, r3, #16
   13784:	lsr	r3, r3, #24
   13788:	strb	ip, [r0, #33]	; 0x21
   1378c:	strb	r2, [r0, #34]	; 0x22
   13790:	strb	r3, [r0, #35]	; 0x23
   13794:	ldrb	lr, [r1, #9]
   13798:	ldrb	ip, [r1, #13]
   1379c:	ldrb	r2, [r1, #8]
   137a0:	ldrb	r3, [r1, #12]
   137a4:	ldrb	r5, [r1, #10]
   137a8:	ldrb	r4, [r1, #14]
   137ac:	orr	r2, r2, lr, lsl #8
   137b0:	ldrb	lr, [r1, #11]
   137b4:	orr	r3, r3, ip, lsl #8
   137b8:	ldrb	ip, [r1, #15]
   137bc:	orr	r2, r2, r5, lsl #16
   137c0:	orr	r2, r2, lr, lsl #24
   137c4:	orr	r3, r3, r4, lsl #16
   137c8:	orr	r3, r3, ip, lsl #24
   137cc:	lsr	ip, r2, #8
   137d0:	strb	ip, [r0, #9]
   137d4:	strb	r2, [r0, #8]
   137d8:	strb	r3, [r0, #12]
   137dc:	lsr	r4, r2, #16
   137e0:	lsr	lr, r2, #24
   137e4:	lsr	ip, r3, #8
   137e8:	lsr	r2, r3, #16
   137ec:	lsr	r3, r3, #24
   137f0:	strb	r4, [r0, #10]
   137f4:	strb	lr, [r0, #11]
   137f8:	strb	ip, [r0, #13]
   137fc:	strb	r2, [r0, #14]
   13800:	strb	r3, [r0, #15]
   13804:	ldrb	lr, [r1, #1]
   13808:	ldrb	ip, [r1, #2]
   1380c:	ldrb	r3, [r1]
   13810:	ldrb	r2, [r1, #3]
   13814:	orr	r3, r3, lr, lsl #8
   13818:	orr	r3, r3, ip, lsl #16
   1381c:	orr	r3, r3, r2, lsl #24
   13820:	strb	r3, [r0]
   13824:	lsr	ip, r3, #8
   13828:	lsr	r2, r3, #16
   1382c:	lsr	r3, r3, #24
   13830:	strb	ip, [r0, #1]
   13834:	strb	r2, [r0, #2]
   13838:	strb	r3, [r0, #3]
   1383c:	ldrb	lr, [r1, #5]
   13840:	ldrb	ip, [r1, #6]
   13844:	ldrb	r3, [r1, #4]
   13848:	ldrb	r2, [r1, #7]
   1384c:	orr	r3, r3, lr, lsl #8
   13850:	orr	r3, r3, ip, lsl #16
   13854:	orr	r3, r3, r2, lsl #24
   13858:	strb	r3, [r0, #4]
   1385c:	lsr	ip, r3, #8
   13860:	lsr	r2, r3, #16
   13864:	lsr	r3, r3, #24
   13868:	strb	ip, [r0, #5]
   1386c:	strb	r2, [r0, #6]
   13870:	strb	r3, [r0, #7]
   13874:	ldrb	lr, [r1, #17]
   13878:	ldrb	ip, [r1, #21]
   1387c:	ldrb	r2, [r1, #16]
   13880:	ldrb	r3, [r1, #20]
   13884:	ldrb	r5, [r1, #18]
   13888:	ldrb	r4, [r1, #22]
   1388c:	orr	r2, r2, lr, lsl #8
   13890:	ldrb	lr, [r1, #19]
   13894:	orr	r3, r3, ip, lsl #8
   13898:	ldrb	ip, [r1, #23]
   1389c:	orr	r2, r2, r5, lsl #16
   138a0:	orr	r2, r2, lr, lsl #24
   138a4:	orr	r3, r3, r4, lsl #16
   138a8:	orr	r3, r3, ip, lsl #24
   138ac:	lsr	ip, r2, #8
   138b0:	strb	ip, [r0, #17]
   138b4:	strb	r2, [r0, #16]
   138b8:	strb	r3, [r0, #20]
   138bc:	lsr	r4, r2, #16
   138c0:	lsr	lr, r2, #24
   138c4:	lsr	ip, r3, #8
   138c8:	lsr	r2, r3, #16
   138cc:	lsr	r3, r3, #24
   138d0:	strb	r4, [r0, #18]
   138d4:	strb	lr, [r0, #19]
   138d8:	strb	ip, [r0, #21]
   138dc:	strb	r2, [r0, #22]
   138e0:	strb	r3, [r0, #23]
   138e4:	ldrb	ip, [r1, #29]
   138e8:	ldrb	r3, [r1, #28]
   138ec:	ldrb	r5, [r1, #25]
   138f0:	ldrb	r4, [r1, #26]
   138f4:	ldrb	lr, [r1, #30]
   138f8:	ldrb	r2, [r1, #24]
   138fc:	orr	r3, r3, ip, lsl #8
   13900:	ldrb	ip, [r1, #27]
   13904:	ldrb	r1, [r1, #31]
   13908:	orr	r2, r2, r5, lsl #8
   1390c:	orr	r2, r2, r4, lsl #16
   13910:	orr	r3, r3, lr, lsl #16
   13914:	orr	r2, r2, ip, lsl #24
   13918:	orr	r3, r3, r1, lsl #24
   1391c:	strb	r2, [r0, #24]
   13920:	lsr	r5, r2, #8
   13924:	lsr	r4, r2, #16
   13928:	lsr	lr, r2, #24
   1392c:	lsr	ip, r3, #8
   13930:	lsr	r1, r3, #16
   13934:	lsr	r2, r3, #24
   13938:	strb	r5, [r0, #25]
   1393c:	strb	r3, [r0, #28]
   13940:	strb	r4, [r0, #26]
   13944:	strb	lr, [r0, #27]
   13948:	strb	ip, [r0, #29]
   1394c:	strb	r1, [r0, #30]
   13950:	strb	r2, [r0, #31]
   13954:	pop	{r4, r5, pc}
   13958:	push	{r4, r5, r6, lr}
   1395c:	ldrd	r4, [r1]
   13960:	ldr	ip, [r1, #44]	; 0x2c
   13964:	ldr	lr, [r1, #52]	; 0x34
   13968:	ldrd	r2, [r1, #32]
   1396c:	strd	r4, [r0]
   13970:	ldr	r5, [r1, #12]
   13974:	ldr	r4, [r1, #16]
   13978:	str	r5, [r0, #96]	; 0x60
   1397c:	mov	r5, #0
   13980:	str	r5, [r0, #100]	; 0x64
   13984:	str	r4, [r0, #16]
   13988:	ldr	r5, [r1, #20]
   1398c:	ldr	r4, [r1, #24]
   13990:	str	r5, [r0, #20]
   13994:	str	r4, [r0, #24]
   13998:	asr	r5, ip, #31
   1399c:	mov	r4, ip
   139a0:	ldr	ip, [r1, #48]	; 0x30
   139a4:	ldr	r6, [r1, #28]
   139a8:	strd	r2, [r0, #32]
   139ac:	mov	r2, lr
   139b0:	asr	r3, lr, #31
   139b4:	ldr	lr, [r1, #56]	; 0x38
   139b8:	str	ip, [r0, #56]	; 0x38
   139bc:	ldr	ip, [r1, #64]	; 0x40
   139c0:	ldr	r1, [r1, #72]	; 0x48
   139c4:	str	r6, [r0, #28]
   139c8:	strd	r4, [r0, #48]	; 0x30
   139cc:	strd	r2, [r0, #64]	; 0x40
   139d0:	str	lr, [r0, #72]	; 0x48
   139d4:	str	ip, [r0, #80]	; 0x50
   139d8:	str	r1, [r0, #88]	; 0x58
   139dc:	pop	{r4, r5, r6, pc}
   139e0:	ldr	ip, [r1, #96]	; 0x60
   139e4:	ldrd	r2, [r1, #32]
   139e8:	push	{r4, r5, lr}
   139ec:	ldrd	r4, [r1]
   139f0:	ldr	lr, [r1, #16]
   139f4:	str	ip, [r0, #12]
   139f8:	ldr	ip, [r1, #20]
   139fc:	str	lr, [r0, #16]
   13a00:	ldr	lr, [r1, #24]
   13a04:	str	ip, [r0, #20]
   13a08:	ldr	ip, [r1, #28]
   13a0c:	strd	r4, [r0]
   13a10:	str	lr, [r0, #24]
   13a14:	ldr	r5, [r1, #48]	; 0x30
   13a18:	ldr	r4, [r1, #56]	; 0x38
   13a1c:	ldr	lr, [r1, #64]	; 0x40
   13a20:	strd	r2, [r0, #32]
   13a24:	str	ip, [r0, #28]
   13a28:	ldr	r2, [r1, #80]	; 0x50
   13a2c:	ldr	ip, [r1, #72]	; 0x48
   13a30:	ldr	r3, [r1, #88]	; 0x58
   13a34:	str	r5, [r0, #44]	; 0x2c
   13a38:	str	r4, [r0, #48]	; 0x30
   13a3c:	str	lr, [r0, #52]	; 0x34
   13a40:	str	ip, [r0, #56]	; 0x38
   13a44:	str	r2, [r0, #64]	; 0x40
   13a48:	str	r3, [r0, #72]	; 0x48
   13a4c:	pop	{r4, r5, pc}
   13a50:	push	{r4, r5, r6, lr}
   13a54:	mov	r5, r0
   13a58:	ldr	r4, [pc, #84]	; 13ab4 <close@plt+0x2d4c>
   13a5c:	add	r4, pc, r4
   13a60:	ldr	r0, [r4]
   13a64:	cmn	r0, #1
   13a68:	popne	{r4, r5, r6, pc}
   13a6c:	cmp	r5, #0
   13a70:	beq	13a80 <close@plt+0x2d18>
   13a74:	str	r5, [r4]
   13a78:	mov	r0, r5
   13a7c:	pop	{r4, r5, r6, pc}
   13a80:	ldr	r0, [pc, #48]	; 13ab8 <close@plt+0x2d50>
   13a84:	add	r0, pc, r0
   13a88:	bl	1328c <close@plt+0x2524>
   13a8c:	subs	r3, r0, #0
   13a90:	beq	13aa8 <close@plt+0x2d40>
   13a94:	mov	r1, r5
   13a98:	mov	r2, #10
   13a9c:	bl	10b64 <strtol@plt>
   13aa0:	str	r0, [r4]
   13aa4:	pop	{r4, r5, r6, pc}
   13aa8:	mov	r0, r3
   13aac:	str	r3, [r4]
   13ab0:	pop	{r4, r5, r6, pc}
   13ab4:			; <UNDEFINED> instruction: 0x000126b4
   13ab8:	andeq	r1, r0, r4, asr #3
   13abc:	ldr	r3, [pc, #188]	; 13b80 <close@plt+0x2e18>
   13ac0:	ldr	r1, [pc, #188]	; 13b84 <close@plt+0x2e1c>
   13ac4:	add	r3, pc, r3
   13ac8:	push	{r4, r5, r6, lr}
   13acc:	sub	sp, sp, #16
   13ad0:	ldr	r6, [r3, r1]
   13ad4:	ldr	r2, [pc, #172]	; 13b88 <close@plt+0x2e20>
   13ad8:	ldr	r1, [r6]
   13adc:	str	r1, [sp, #12]
   13ae0:	ldr	r4, [r3, r2]
   13ae4:	ldr	r0, [r4]
   13ae8:	cmn	r0, #1
   13aec:	beq	13b48 <close@plt+0x2de0>
   13af0:	mov	r2, #65536	; 0x10000
   13af4:	mov	r3, #4096	; 0x1000
   13af8:	add	r5, sp, #4
   13afc:	str	r2, [sp, #4]
   13b00:	strh	r3, [sp, #8]
   13b04:	b	13b1c <close@plt+0x2db4>
   13b08:	bl	10cc0 <__errno_location@plt>
   13b0c:	ldr	r3, [r0]
   13b10:	cmp	r3, #4
   13b14:	bne	13b68 <close@plt+0x2e00>
   13b18:	ldr	r0, [r4]
   13b1c:	mov	r2, #1
   13b20:	mov	r1, r5
   13b24:	bl	10c00 <semop@plt>
   13b28:	cmp	r0, #0
   13b2c:	bne	13b08 <close@plt+0x2da0>
   13b30:	ldr	r2, [sp, #12]
   13b34:	ldr	r3, [r6]
   13b38:	cmp	r2, r3
   13b3c:	bne	13b7c <close@plt+0x2e14>
   13b40:	add	sp, sp, #16
   13b44:	pop	{r4, r5, r6, pc}
   13b48:	mov	r0, #0
   13b4c:	bl	13a50 <close@plt+0x2ce8>
   13b50:	mov	r2, #896	; 0x380
   13b54:	mov	r1, #1
   13b58:	add	r0, r0, #2
   13b5c:	bl	10ccc <semget@plt>
   13b60:	str	r0, [r4]
   13b64:	b	13af0 <close@plt+0x2d88>
   13b68:	ldr	r0, [pc, #28]	; 13b8c <close@plt+0x2e24>
   13b6c:	add	r0, pc, r0
   13b70:	bl	10be8 <perror@plt>
   13b74:	mov	r0, #1
   13b78:	bl	10c9c <exit@plt>
   13b7c:	bl	10bd0 <__stack_chk_fail@plt>
   13b80:	andeq	r2, r1, r4, lsr r5
   13b84:	andeq	r0, r0, r8, asr #1
   13b88:	ldrdeq	r0, [r0], -ip
   13b8c:	andeq	r1, r0, ip, asr #6
   13b90:	ldr	r3, [pc, #180]	; 13c4c <close@plt+0x2ee4>
   13b94:	push	{r4, r5, r6, r7, r8, lr}
   13b98:	add	r3, pc, r3
   13b9c:	ldr	r4, [pc, #172]	; 13c50 <close@plt+0x2ee8>
   13ba0:	ldr	r6, [r3]
   13ba4:	add	r4, pc, r4
   13ba8:	cmp	r6, #0
   13bac:	bne	13bc4 <close@plt+0x2e5c>
   13bb0:	ldr	r3, [pc, #156]	; 13c54 <close@plt+0x2eec>
   13bb4:	ldr	r7, [r4, r3]
   13bb8:	ldr	r5, [r7]
   13bbc:	cmn	r5, #1
   13bc0:	beq	13bd8 <close@plt+0x2e70>
   13bc4:	ldr	r3, [pc, #140]	; 13c58 <close@plt+0x2ef0>
   13bc8:	ldr	r3, [r4, r3]
   13bcc:	ldr	r5, [r3]
   13bd0:	mov	r0, r5
   13bd4:	pop	{r4, r5, r6, r7, r8, pc}
   13bd8:	mov	r0, r6
   13bdc:	bl	13a50 <close@plt+0x2ce8>
   13be0:	cmp	r0, #0
   13be4:	bne	13c10 <close@plt+0x2ea8>
   13be8:	ldr	r3, [pc, #104]	; 13c58 <close@plt+0x2ef0>
   13bec:	str	r5, [r7]
   13bf0:	ldr	r3, [r4, r3]
   13bf4:	str	r5, [r3]
   13bf8:	ldr	r3, [pc, #92]	; 13c5c <close@plt+0x2ef4>
   13bfc:	mov	r2, #1
   13c00:	add	r3, pc, r3
   13c04:	mov	r0, r5
   13c08:	str	r2, [r3]
   13c0c:	pop	{r4, r5, r6, r7, r8, pc}
   13c10:	mov	r0, r6
   13c14:	bl	13a50 <close@plt+0x2ce8>
   13c18:	mov	r1, #896	; 0x380
   13c1c:	bl	10d2c <msgget@plt>
   13c20:	ldr	r3, [pc, #48]	; 13c58 <close@plt+0x2ef0>
   13c24:	ldr	r4, [r4, r3]
   13c28:	str	r0, [r4]
   13c2c:	mov	r0, r6
   13c30:	bl	13a50 <close@plt+0x2ce8>
   13c34:	mov	r1, #896	; 0x380
   13c38:	add	r0, r0, #1
   13c3c:	bl	10d2c <msgget@plt>
   13c40:	ldr	r5, [r4]
   13c44:	str	r0, [r7]
   13c48:	b	13bf8 <close@plt+0x2e90>
   13c4c:	andeq	ip, r1, r8, lsl #4
   13c50:	andeq	r2, r1, r4, asr r4
   13c54:	ldrdeq	r0, [r0], -r8
   13c58:	andeq	r0, r0, ip, asr #1
   13c5c:	andeq	ip, r1, r0, lsr #3
   13c60:	ldr	r3, [pc, #192]	; 13d28 <close@plt+0x2fc0>
   13c64:	ldr	r1, [pc, #192]	; 13d2c <close@plt+0x2fc4>
   13c68:	add	r3, pc, r3
   13c6c:	push	{r4, r5, r6, lr}
   13c70:	sub	sp, sp, #16
   13c74:	ldr	r6, [r3, r1]
   13c78:	ldr	r2, [pc, #176]	; 13d30 <close@plt+0x2fc8>
   13c7c:	ldr	r1, [r6]
   13c80:	str	r1, [sp, #12]
   13c84:	ldr	r4, [r3, r2]
   13c88:	ldr	r3, [r4]
   13c8c:	cmn	r3, #1
   13c90:	beq	13cf0 <close@plt+0x2f88>
   13c94:	ldr	r2, [pc, #152]	; 13d34 <close@plt+0x2fcc>
   13c98:	mov	r3, #4096	; 0x1000
   13c9c:	str	r2, [sp, #4]
   13ca0:	strh	r3, [sp, #8]
   13ca4:	add	r5, sp, #4
   13ca8:	bl	13b90 <close@plt+0x2e28>
   13cac:	b	13cc0 <close@plt+0x2f58>
   13cb0:	bl	10cc0 <__errno_location@plt>
   13cb4:	ldr	r3, [r0]
   13cb8:	cmp	r3, #4
   13cbc:	bne	13d10 <close@plt+0x2fa8>
   13cc0:	mov	r2, #1
   13cc4:	mov	r1, r5
   13cc8:	ldr	r0, [r4]
   13ccc:	bl	10c00 <semop@plt>
   13cd0:	cmp	r0, #0
   13cd4:	bne	13cb0 <close@plt+0x2f48>
   13cd8:	ldr	r2, [sp, #12]
   13cdc:	ldr	r3, [r6]
   13ce0:	cmp	r2, r3
   13ce4:	bne	13d24 <close@plt+0x2fbc>
   13ce8:	add	sp, sp, #16
   13cec:	pop	{r4, r5, r6, pc}
   13cf0:	mov	r0, #0
   13cf4:	bl	13a50 <close@plt+0x2ce8>
   13cf8:	mov	r2, #896	; 0x380
   13cfc:	mov	r1, #1
   13d00:	add	r0, r0, #2
   13d04:	bl	10ccc <semget@plt>
   13d08:	str	r0, [r4]
   13d0c:	b	13c94 <close@plt+0x2f2c>
   13d10:	ldr	r0, [pc, #32]	; 13d38 <close@plt+0x2fd0>
   13d14:	add	r0, pc, r0
   13d18:	bl	10be8 <perror@plt>
   13d1c:	mov	r0, #1
   13d20:	bl	10c9c <exit@plt>
   13d24:	bl	10bd0 <__stack_chk_fail@plt>
   13d28:	muleq	r1, r0, r3
   13d2c:	andeq	r0, r0, r8, asr #1
   13d30:	ldrdeq	r0, [r0], -ip
   13d34:			; <UNDEFINED> instruction: 0xffff0000
   13d38:	andeq	r1, r0, r4, asr #3
   13d3c:	push	{r4, lr}
   13d40:	mov	r4, r0
   13d44:	bl	13b90 <close@plt+0x2e28>
   13d48:	ldr	r2, [pc, #80]	; 13da0 <close@plt+0x3038>
   13d4c:	add	r2, pc, r2
   13d50:	cmn	r0, #1
   13d54:	popeq	{r4, pc}
   13d58:	ldr	r1, [pc, #68]	; 13da4 <close@plt+0x303c>
   13d5c:	mov	r3, #0
   13d60:	mov	r0, #1
   13d64:	strb	r0, [r4]
   13d68:	strb	r3, [r4, #1]
   13d6c:	strb	r3, [r4, #2]
   13d70:	strb	r3, [r4, #3]
   13d74:	ldr	r2, [r2, r1]
   13d78:	mov	r1, r4
   13d7c:	ldr	r0, [r2]
   13d80:	mov	r2, #1088	; 0x440
   13d84:	bl	10d50 <msgsnd@plt>
   13d88:	cmn	r0, #1
   13d8c:	popne	{r4, pc}
   13d90:	ldr	r0, [pc, #16]	; 13da8 <close@plt+0x3040>
   13d94:	pop	{r4, lr}
   13d98:	add	r0, pc, r0
   13d9c:	b	10be8 <perror@plt>
   13da0:	andeq	r2, r1, ip, lsr #5
   13da4:	andeq	r0, r0, ip, asr #1
   13da8:	andeq	r1, r0, r0, ror #2
   13dac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   13db0:	sub	sp, sp, #8
   13db4:	mov	r4, r0
   13db8:	bl	13b90 <close@plt+0x2e28>
   13dbc:	ldr	r9, [pc, #384]	; 13f44 <close@plt+0x31dc>
   13dc0:	add	r9, pc, r9
   13dc4:	cmn	r0, #1
   13dc8:	beq	13ed8 <close@plt+0x3170>
   13dcc:	bl	10c90 <getpid@plt>
   13dd0:	ldr	r7, [pc, #368]	; 13f48 <close@plt+0x31e0>
   13dd4:	mov	r6, #0
   13dd8:	add	r7, pc, r7
   13ddc:	mov	r8, r0
   13de0:	bl	13c60 <close@plt+0x2ef8>
   13de4:	ldr	r2, [pc, #352]	; 13f4c <close@plt+0x31e4>
   13de8:	lsr	r1, r8, #8
   13dec:	add	r2, pc, r2
   13df0:	strb	r1, [r4, #9]
   13df4:	ldr	r3, [r2, #4]
   13df8:	lsr	r0, r8, #16
   13dfc:	add	r3, r3, #1
   13e00:	strb	r3, [r4, #12]
   13e04:	lsr	r1, r3, #8
   13e08:	strb	r1, [r4, #13]
   13e0c:	lsr	r1, r3, #16
   13e10:	strb	r1, [r4, #14]
   13e14:	lsr	r1, r3, #24
   13e18:	strb	r1, [r4, #15]
   13e1c:	lsr	r1, r8, #24
   13e20:	strb	r0, [r4, #10]
   13e24:	strb	r8, [r4, #8]
   13e28:	strb	r1, [r4, #11]
   13e2c:	mov	r0, r4
   13e30:	str	r3, [r2, #4]
   13e34:	bl	13d3c <close@plt+0x2fd4>
   13e38:	ldr	r3, [pc, #272]	; 13f50 <close@plt+0x31e8>
   13e3c:	ldr	r5, [r9, r3]
   13e40:	ldr	r0, [r5]
   13e44:	mov	r3, #0
   13e48:	str	r6, [sp]
   13e4c:	mov	r2, #1088	; 0x440
   13e50:	mov	r1, r4
   13e54:	bl	10c60 <msgrcv@plt>
   13e58:	cmn	r0, #1
   13e5c:	mov	sl, r0
   13e60:	beq	13ec4 <close@plt+0x315c>
   13e64:	ldrb	r2, [r4, #13]
   13e68:	ldrb	r3, [r4, #12]
   13e6c:	ldrb	r0, [r4, #14]
   13e70:	ldrb	r1, [r4, #15]
   13e74:	orr	r3, r3, r2, lsl #8
   13e78:	ldr	r2, [r7, #4]
   13e7c:	orr	r3, r3, r0, lsl #16
   13e80:	orr	r3, r3, r1, lsl #24
   13e84:	cmp	r3, r2
   13e88:	bne	13e40 <close@plt+0x30d8>
   13e8c:	ldrb	r0, [r4, #9]
   13e90:	ldrb	r3, [r4, #8]
   13e94:	ldrb	r1, [r4, #10]
   13e98:	ldrb	r2, [r4, #11]
   13e9c:	orr	r3, r3, r0, lsl #8
   13ea0:	orr	r3, r3, r1, lsl #16
   13ea4:	orr	r3, r3, r2, lsl #24
   13ea8:	cmp	r8, r3
   13eac:	bne	13e40 <close@plt+0x30d8>
   13eb0:	cmn	sl, #1
   13eb4:	beq	13ee0 <close@plt+0x3178>
   13eb8:	add	sp, sp, #8
   13ebc:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   13ec0:	b	13abc <close@plt+0x2d54>
   13ec4:	bl	10cc0 <__errno_location@plt>
   13ec8:	ldr	r3, [r0]
   13ecc:	cmp	r3, #4
   13ed0:	bne	13e64 <close@plt+0x30fc>
   13ed4:	b	13e40 <close@plt+0x30d8>
   13ed8:	add	sp, sp, #8
   13edc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   13ee0:	bl	10cc0 <__errno_location@plt>
   13ee4:	ldr	r2, [pc, #104]	; 13f54 <close@plt+0x31ec>
   13ee8:	ldr	r3, [r0]
   13eec:	strb	r3, [r4, #1084]	; 0x43c
   13ef0:	lsr	r1, r3, #8
   13ef4:	strb	r1, [r4, #1085]	; 0x43d
   13ef8:	lsr	r1, r3, #16
   13efc:	lsr	r3, r3, #24
   13f00:	strb	r1, [r4, #1086]	; 0x43e
   13f04:	strb	r3, [r4, #1087]	; 0x43f
   13f08:	ldr	r3, [r9, r2]
   13f0c:	ldr	r4, [r0]
   13f10:	mov	r0, r4
   13f14:	ldr	r5, [r3]
   13f18:	bl	10c54 <strerror@plt>
   13f1c:	ldr	r2, [pc, #52]	; 13f58 <close@plt+0x31f0>
   13f20:	mov	r3, r4
   13f24:	add	r2, pc, r2
   13f28:	mov	r1, #1
   13f2c:	str	r0, [sp]
   13f30:	mov	r0, r5
   13f34:	bl	10ce4 <__fprintf_chk@plt>
   13f38:	add	sp, sp, #8
   13f3c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   13f40:	b	13abc <close@plt+0x2d54>
   13f44:	andeq	r2, r1, r8, lsr r2
   13f48:	andeq	fp, r1, r8, asr #31
   13f4c:			; <UNDEFINED> instruction: 0x0001bfb4
   13f50:	ldrdeq	r0, [r0], -r8
   13f54:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   13f58:	strdeq	r0, [r0], -r8
   13f5c:	ldr	r3, [pc, #108]	; 13fd0 <close@plt+0x3268>
   13f60:	ldr	r2, [pc, #108]	; 13fd4 <close@plt+0x326c>
   13f64:	add	r3, pc, r3
   13f68:	push	{r4, r5, r6, lr}
   13f6c:	sub	sp, sp, #1088	; 0x440
   13f70:	ldr	r5, [r3, r2]
   13f74:	sub	sp, sp, #8
   13f78:	mov	r4, sp
   13f7c:	ldr	r3, [r5]
   13f80:	mov	r1, r0
   13f84:	mov	r6, r0
   13f88:	mov	r0, r4
   13f8c:	str	r3, [sp, #1092]	; 0x444
   13f90:	bl	132ac <close@plt+0x2544>
   13f94:	mov	r3, #3
   13f98:	mov	r0, r4
   13f9c:	str	r3, [sp, #4]
   13fa0:	bl	13dac <close@plt+0x3044>
   13fa4:	mov	r1, r4
   13fa8:	mov	r0, r6
   13fac:	bl	133e8 <close@plt+0x2680>
   13fb0:	ldr	r2, [sp, #1092]	; 0x444
   13fb4:	ldr	r3, [r5]
   13fb8:	cmp	r2, r3
   13fbc:	bne	13fcc <close@plt+0x3264>
   13fc0:	add	sp, sp, #1088	; 0x440
   13fc4:	add	sp, sp, #8
   13fc8:	pop	{r4, r5, r6, pc}
   13fcc:	bl	10bd0 <__stack_chk_fail@plt>
   13fd0:	muleq	r1, r4, r0
   13fd4:	andeq	r0, r0, r8, asr #1
   13fd8:	ldr	r3, [pc, #108]	; 1404c <close@plt+0x32e4>
   13fdc:	ldr	r2, [pc, #108]	; 14050 <close@plt+0x32e8>
   13fe0:	add	r3, pc, r3
   13fe4:	push	{r4, r5, r6, lr}
   13fe8:	sub	sp, sp, #1088	; 0x440
   13fec:	ldr	r4, [r3, r2]
   13ff0:	sub	sp, sp, #8
   13ff4:	mov	r5, r0
   13ff8:	ldr	r3, [r4]
   13ffc:	mov	r6, r1
   14000:	str	r3, [sp, #1092]	; 0x444
   14004:	bl	13b90 <close@plt+0x2e28>
   14008:	cmn	r0, #1
   1400c:	beq	1402c <close@plt+0x32c4>
   14010:	mov	r1, r5
   14014:	mov	r5, sp
   14018:	mov	r0, r5
   1401c:	bl	132ac <close@plt+0x2544>
   14020:	mov	r0, r5
   14024:	str	r6, [sp, #4]
   14028:	bl	13d3c <close@plt+0x2fd4>
   1402c:	ldr	r2, [sp, #1092]	; 0x444
   14030:	ldr	r3, [r4]
   14034:	cmp	r2, r3
   14038:	bne	14048 <close@plt+0x32e0>
   1403c:	add	sp, sp, #1088	; 0x440
   14040:	add	sp, sp, #8
   14044:	pop	{r4, r5, r6, pc}
   14048:	bl	10bd0 <__stack_chk_fail@plt>
   1404c:	andeq	r2, r1, r8, lsl r0
   14050:	andeq	r0, r0, r8, asr #1
   14054:	ldr	r3, [pc, #108]	; 140c8 <close@plt+0x3360>
   14058:	ldr	r2, [pc, #108]	; 140cc <close@plt+0x3364>
   1405c:	add	r3, pc, r3
   14060:	push	{r4, r5, r6, lr}
   14064:	sub	sp, sp, #1088	; 0x440
   14068:	ldr	r4, [r3, r2]
   1406c:	sub	sp, sp, #8
   14070:	mov	r5, r0
   14074:	ldr	r3, [r4]
   14078:	mov	r6, r1
   1407c:	str	r3, [sp, #1092]	; 0x444
   14080:	bl	13b90 <close@plt+0x2e28>
   14084:	cmn	r0, #1
   14088:	beq	140a8 <close@plt+0x3340>
   1408c:	mov	r1, r5
   14090:	mov	r5, sp
   14094:	mov	r0, r5
   14098:	bl	134ec <close@plt+0x2784>
   1409c:	mov	r0, r5
   140a0:	str	r6, [sp, #4]
   140a4:	bl	13d3c <close@plt+0x2fd4>
   140a8:	ldr	r2, [sp, #1092]	; 0x444
   140ac:	ldr	r3, [r4]
   140b0:	cmp	r2, r3
   140b4:	bne	140c4 <close@plt+0x335c>
   140b8:	add	sp, sp, #1088	; 0x440
   140bc:	add	sp, sp, #8
   140c0:	pop	{r4, r5, r6, pc}
   140c4:	bl	10bd0 <__stack_chk_fail@plt>
   140c8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   140cc:	andeq	r0, r0, r8, asr #1
   140d0:	push	{r4, lr}
   140d4:	mov	r4, r0
   140d8:	bl	13b90 <close@plt+0x2e28>
   140dc:	cmn	r0, #1
   140e0:	popeq	{r4, pc}
   140e4:	mov	r0, r4
   140e8:	pop	{r4, lr}
   140ec:	b	13f5c <close@plt+0x31f4>
   140f0:	ldr	r3, [pc, #364]	; 14264 <close@plt+0x34fc>
   140f4:	ldr	r2, [pc, #364]	; 14268 <close@plt+0x3500>
   140f8:	add	r3, pc, r3
   140fc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14100:	sub	sp, sp, #1104	; 0x450
   14104:	ldr	r5, [r3, r2]
   14108:	sub	sp, sp, #4
   1410c:	mov	r6, r0
   14110:	ldr	r3, [r5]
   14114:	mov	r4, r1
   14118:	str	r3, [sp, #1100]	; 0x44c
   1411c:	bl	13b90 <close@plt+0x2e28>
   14120:	cmn	r0, #1
   14124:	beq	14178 <close@plt+0x3410>
   14128:	add	r9, sp, #16
   1412c:	sub	r7, r9, #8
   14130:	mov	r1, r6
   14134:	mov	r0, r7
   14138:	bl	132ac <close@plt+0x2544>
   1413c:	ldr	r8, [r4]
   14140:	ldr	fp, [r4, #12]
   14144:	cmp	r8, #9
   14148:	beq	141f0 <close@plt+0x3488>
   1414c:	ldr	sl, [r4, #4]
   14150:	cmp	sl, #0
   14154:	moveq	r6, sl
   14158:	beq	141a0 <close@plt+0x3438>
   1415c:	mov	r0, sl
   14160:	bl	10ca8 <strlen@plt>
   14164:	add	r6, r0, #1
   14168:	cmp	r6, #1024	; 0x400
   1416c:	bls	14248 <close@plt+0x34e0>
   14170:	mov	r3, #34	; 0x22
   14174:	str	r3, [r4, #20]
   14178:	ldr	r2, [sp, #1100]	; 0x44c
   1417c:	ldr	r3, [r5]
   14180:	cmp	r2, r3
   14184:	bne	14260 <close@plt+0x34f8>
   14188:	add	sp, sp, #1104	; 0x450
   1418c:	add	sp, sp, #4
   14190:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14194:	cmp	fp, #1024	; 0x400
   14198:	bhi	14170 <close@plt+0x3408>
   1419c:	mov	r6, fp
   141a0:	ldr	r3, [r4, #16]
   141a4:	mov	r0, r7
   141a8:	str	r3, [sp, #1092]	; 0x444
   141ac:	str	r6, [sp, #64]	; 0x40
   141b0:	str	r8, [sp, #12]
   141b4:	bl	13dac <close@plt+0x3044>
   141b8:	ldr	r2, [sp, #64]	; 0x40
   141bc:	ldr	r3, [sp, #1092]	; 0x444
   141c0:	cmp	r2, #0
   141c4:	str	r2, [r4, #12]
   141c8:	str	r3, [r4, #20]
   141cc:	beq	14178 <close@plt+0x3410>
   141d0:	cmp	fp, #0
   141d4:	beq	14178 <close@plt+0x3410>
   141d8:	cmp	r2, fp
   141dc:	bhi	14170 <close@plt+0x3408>
   141e0:	add	r1, r9, #52	; 0x34
   141e4:	ldr	r0, [r4, #8]
   141e8:	bl	10ba0 <memcpy@plt>
   141ec:	b	14178 <close@plt+0x3410>
   141f0:	ldr	r1, [r4, #4]
   141f4:	cmp	r1, #0
   141f8:	beq	14194 <close@plt+0x342c>
   141fc:	mov	r0, r1
   14200:	str	r1, [sp, #4]
   14204:	bl	10ca8 <strlen@plt>
   14208:	ldr	r1, [sp, #4]
   1420c:	add	r6, r0, fp
   14210:	add	r6, r6, #1
   14214:	cmp	r6, #1024	; 0x400
   14218:	mov	sl, r0
   1421c:	bhi	14170 <close@plt+0x3408>
   14220:	add	r2, sl, #1
   14224:	mov	r3, #1024	; 0x400
   14228:	add	r0, r9, #52	; 0x34
   1422c:	bl	10c18 <__memcpy_chk@plt>
   14230:	add	r0, sl, #61	; 0x3d
   14234:	add	r0, r7, r0
   14238:	mov	r2, fp
   1423c:	ldr	r1, [r4, #8]
   14240:	bl	10ba0 <memcpy@plt>
   14244:	b	141a0 <close@plt+0x3438>
   14248:	mov	r1, sl
   1424c:	mov	r3, #1024	; 0x400
   14250:	mov	r2, r6
   14254:	add	r0, r9, #52	; 0x34
   14258:	bl	10c18 <__memcpy_chk@plt>
   1425c:	b	141a0 <close@plt+0x3438>
   14260:	bl	10bd0 <__stack_chk_fail@plt>
   14264:	andeq	r1, r1, r0, lsl #30
   14268:	andeq	r0, r0, r8, asr #1
   1426c:	ldr	r3, [pc, #120]	; 142ec <close@plt+0x3584>
   14270:	ldr	r2, [pc, #120]	; 142f0 <close@plt+0x3588>
   14274:	add	r3, pc, r3
   14278:	push	{r4, r5, r6, lr}
   1427c:	sub	sp, sp, #1088	; 0x440
   14280:	ldr	r4, [r3, r2]
   14284:	sub	sp, sp, #8
   14288:	mov	r6, r0
   1428c:	ldr	r3, [r4]
   14290:	str	r3, [sp, #1092]	; 0x444
   14294:	bl	13b90 <close@plt+0x2e28>
   14298:	cmn	r0, #1
   1429c:	beq	142cc <close@plt+0x3564>
   142a0:	mov	r5, sp
   142a4:	mov	r1, r6
   142a8:	mov	r0, r5
   142ac:	bl	134ec <close@plt+0x2784>
   142b0:	mov	r0, r5
   142b4:	mov	r3, #3
   142b8:	str	r3, [sp, #4]
   142bc:	bl	13dac <close@plt+0x3044>
   142c0:	mov	r1, r5
   142c4:	mov	r0, r6
   142c8:	bl	13634 <close@plt+0x28cc>
   142cc:	ldr	r2, [sp, #1092]	; 0x444
   142d0:	ldr	r3, [r4]
   142d4:	cmp	r2, r3
   142d8:	bne	142e8 <close@plt+0x3580>
   142dc:	add	sp, sp, #1088	; 0x440
   142e0:	add	sp, sp, #8
   142e4:	pop	{r4, r5, r6, pc}
   142e8:	bl	10bd0 <__stack_chk_fail@plt>
   142ec:	andeq	r1, r1, r4, lsl #27
   142f0:	andeq	r0, r0, r8, asr #1
   142f4:	ldr	r3, [pc, #364]	; 14468 <close@plt+0x3700>
   142f8:	ldr	r2, [pc, #364]	; 1446c <close@plt+0x3704>
   142fc:	add	r3, pc, r3
   14300:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14304:	sub	sp, sp, #1104	; 0x450
   14308:	ldr	r5, [r3, r2]
   1430c:	sub	sp, sp, #4
   14310:	mov	r6, r0
   14314:	ldr	r3, [r5]
   14318:	mov	r4, r1
   1431c:	str	r3, [sp, #1100]	; 0x44c
   14320:	bl	13b90 <close@plt+0x2e28>
   14324:	cmn	r0, #1
   14328:	beq	1437c <close@plt+0x3614>
   1432c:	add	r9, sp, #16
   14330:	sub	r7, r9, #8
   14334:	mov	r1, r6
   14338:	mov	r0, r7
   1433c:	bl	134ec <close@plt+0x2784>
   14340:	ldr	r8, [r4]
   14344:	ldr	fp, [r4, #12]
   14348:	cmp	r8, #9
   1434c:	beq	143f4 <close@plt+0x368c>
   14350:	ldr	sl, [r4, #4]
   14354:	cmp	sl, #0
   14358:	moveq	r6, sl
   1435c:	beq	143a4 <close@plt+0x363c>
   14360:	mov	r0, sl
   14364:	bl	10ca8 <strlen@plt>
   14368:	add	r6, r0, #1
   1436c:	cmp	r6, #1024	; 0x400
   14370:	bls	1444c <close@plt+0x36e4>
   14374:	mov	r3, #34	; 0x22
   14378:	str	r3, [r4, #20]
   1437c:	ldr	r2, [sp, #1100]	; 0x44c
   14380:	ldr	r3, [r5]
   14384:	cmp	r2, r3
   14388:	bne	14464 <close@plt+0x36fc>
   1438c:	add	sp, sp, #1104	; 0x450
   14390:	add	sp, sp, #4
   14394:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14398:	cmp	fp, #1024	; 0x400
   1439c:	bhi	14374 <close@plt+0x360c>
   143a0:	mov	r6, fp
   143a4:	ldr	r3, [r4, #16]
   143a8:	mov	r0, r7
   143ac:	str	r3, [sp, #1092]	; 0x444
   143b0:	str	r6, [sp, #64]	; 0x40
   143b4:	str	r8, [sp, #12]
   143b8:	bl	13dac <close@plt+0x3044>
   143bc:	ldr	r2, [sp, #64]	; 0x40
   143c0:	ldr	r3, [sp, #1092]	; 0x444
   143c4:	cmp	r2, #0
   143c8:	str	r2, [r4, #12]
   143cc:	str	r3, [r4, #20]
   143d0:	beq	1437c <close@plt+0x3614>
   143d4:	cmp	fp, #0
   143d8:	beq	1437c <close@plt+0x3614>
   143dc:	cmp	r2, fp
   143e0:	bhi	14374 <close@plt+0x360c>
   143e4:	add	r1, r9, #52	; 0x34
   143e8:	ldr	r0, [r4, #8]
   143ec:	bl	10ba0 <memcpy@plt>
   143f0:	b	1437c <close@plt+0x3614>
   143f4:	ldr	r1, [r4, #4]
   143f8:	cmp	r1, #0
   143fc:	beq	14398 <close@plt+0x3630>
   14400:	mov	r0, r1
   14404:	str	r1, [sp, #4]
   14408:	bl	10ca8 <strlen@plt>
   1440c:	ldr	r1, [sp, #4]
   14410:	add	r6, r0, fp
   14414:	add	r6, r6, #1
   14418:	cmp	r6, #1024	; 0x400
   1441c:	mov	sl, r0
   14420:	bhi	14374 <close@plt+0x360c>
   14424:	add	r2, sl, #1
   14428:	mov	r3, #1024	; 0x400
   1442c:	add	r0, r9, #52	; 0x34
   14430:	bl	10c18 <__memcpy_chk@plt>
   14434:	add	r0, sl, #61	; 0x3d
   14438:	add	r0, r7, r0
   1443c:	mov	r2, fp
   14440:	ldr	r1, [r4, #8]
   14444:	bl	10ba0 <memcpy@plt>
   14448:	b	143a4 <close@plt+0x363c>
   1444c:	mov	r1, sl
   14450:	mov	r3, #1024	; 0x400
   14454:	mov	r2, r6
   14458:	add	r0, r9, #52	; 0x34
   1445c:	bl	10c18 <__memcpy_chk@plt>
   14460:	b	143a4 <close@plt+0x363c>
   14464:	bl	10bd0 <__stack_chk_fail@plt>
   14468:	strdeq	r1, [r1], -ip
   1446c:	andeq	r0, r0, r8, asr #1
   14470:	ldr	ip, [pc, #204]	; 14544 <close@plt+0x37dc>
   14474:	push	{r4, r5, r6, r7, r8, r9, lr}
   14478:	add	ip, pc, ip
   1447c:	ldr	lr, [pc, #196]	; 14548 <close@plt+0x37e0>
   14480:	sub	sp, sp, #100	; 0x64
   14484:	subs	r5, r1, #0
   14488:	ldr	r4, [ip, lr]
   1448c:	ldr	r7, [sp, #128]	; 0x80
   14490:	ldr	r8, [sp, #132]	; 0x84
   14494:	ldr	lr, [r4]
   14498:	str	lr, [sp, #92]	; 0x5c
   1449c:	beq	1451c <close@plt+0x37b4>
   144a0:	ldrb	ip, [r5]
   144a4:	cmp	ip, #0
   144a8:	beq	1451c <close@plt+0x37b4>
   144ac:	mov	r9, sp
   144b0:	cmp	r0, #0
   144b4:	mov	r1, r2
   144b8:	mov	r6, r3
   144bc:	mov	r2, r9
   144c0:	mov	r0, #3
   144c4:	bne	14538 <close@plt+0x37d0>
   144c8:	bl	10bf4 <__xstat@plt>
   144cc:	cmp	r0, #0
   144d0:	blt	14520 <close@plt+0x37b8>
   144d4:	mov	r2, #10
   144d8:	mov	r1, #0
   144dc:	mov	r0, r5
   144e0:	bl	10b64 <strtol@plt>
   144e4:	bl	13a50 <close@plt+0x2ce8>
   144e8:	mov	r0, r9
   144ec:	bl	140d0 <close@plt+0x3368>
   144f0:	cmp	r6, #0
   144f4:	ldrne	r3, [sp, #24]
   144f8:	strne	r3, [r6]
   144fc:	cmp	r7, #0
   14500:	ldrne	r3, [sp, #28]
   14504:	strne	r3, [r7]
   14508:	cmp	r8, #0
   1450c:	ldrne	r3, [sp, #16]
   14510:	movne	r0, #0
   14514:	strne	r3, [r8]
   14518:	bne	14520 <close@plt+0x37b8>
   1451c:	mov	r0, #0
   14520:	ldr	r2, [sp, #92]	; 0x5c
   14524:	ldr	r3, [r4]
   14528:	cmp	r2, r3
   1452c:	bne	14540 <close@plt+0x37d8>
   14530:	add	sp, sp, #100	; 0x64
   14534:	pop	{r4, r5, r6, r7, r8, r9, pc}
   14538:	bl	10d38 <__lxstat@plt>
   1453c:	b	144cc <close@plt+0x3764>
   14540:	bl	10bd0 <__stack_chk_fail@plt>
   14544:	andeq	r1, r1, r0, lsl #23
   14548:	andeq	r0, r0, r8, asr #1
   1454c:	cmp	r3, #0
   14550:	cmpeq	r2, #0
   14554:	bne	1456c <close@plt+0x3804>
   14558:	cmp	r1, #0
   1455c:	cmpeq	r0, #0
   14560:	mvnne	r1, #0
   14564:	mvnne	r0, #0
   14568:	b	14588 <close@plt+0x3820>
   1456c:	sub	sp, sp, #8
   14570:	push	{sp, lr}
   14574:	bl	14598 <close@plt+0x3830>
   14578:	ldr	lr, [sp, #4]
   1457c:	add	sp, sp, #8
   14580:	pop	{r2, r3}
   14584:	bx	lr
   14588:	push	{r1, lr}
   1458c:	mov	r0, #8
   14590:	bl	10b4c <raise@plt>
   14594:	pop	{r1, pc}
   14598:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1459c:	cmp	r1, r3
   145a0:	sub	sp, sp, #12
   145a4:	cmpeq	r0, r2
   145a8:	mov	sl, r0
   145ac:	mov	fp, r1
   145b0:	ldr	r8, [sp, #48]	; 0x30
   145b4:	bcc	146ac <close@plt+0x3944>
   145b8:	cmp	r3, #0
   145bc:	mov	r0, r2
   145c0:	mov	r1, r3
   145c4:	clzne	r2, r3
   145c8:	clzeq	r3, r0
   145cc:	addeq	r2, r3, #32
   145d0:	cmp	fp, #0
   145d4:	clzeq	r3, sl
   145d8:	addeq	r3, r3, #32
   145dc:	clzne	r3, fp
   145e0:	sub	r3, r2, r3
   145e4:	sub	ip, r3, #32
   145e8:	lsl	r7, r1, r3
   145ec:	rsb	lr, r3, #32
   145f0:	orr	r7, r7, r0, lsl ip
   145f4:	orr	r7, r7, r0, lsr lr
   145f8:	lsl	r6, r0, r3
   145fc:	cmp	fp, r7
   14600:	cmpeq	sl, r6
   14604:	bcs	146cc <close@plt+0x3964>
   14608:	mov	r0, #0
   1460c:	mov	r1, #0
   14610:	strd	r0, [sp]
   14614:	cmp	r3, #0
   14618:	beq	146b8 <close@plt+0x3950>
   1461c:	lsrs	r7, r7, #1
   14620:	rrx	r6, r6
   14624:	mov	r2, r3
   14628:	b	1464c <close@plt+0x38e4>
   1462c:	subs	r0, sl, r6
   14630:	sbc	r1, fp, r7
   14634:	adds	r4, r0, r0
   14638:	adc	r5, r1, r1
   1463c:	adds	sl, r4, #1
   14640:	adc	fp, r5, #0
   14644:	subs	r2, r2, #1
   14648:	beq	14668 <close@plt+0x3900>
   1464c:	cmp	fp, r7
   14650:	cmpeq	sl, r6
   14654:	bcs	1462c <close@plt+0x38c4>
   14658:	adds	sl, sl, sl
   1465c:	adc	fp, fp, fp
   14660:	subs	r2, r2, #1
   14664:	bne	1464c <close@plt+0x38e4>
   14668:	lsr	r2, sl, r3
   1466c:	lsr	r9, fp, r3
   14670:	orr	r2, r2, fp, lsl lr
   14674:	orr	r2, r2, fp, lsr ip
   14678:	lsl	r1, r9, r3
   1467c:	ldrd	r6, [sp]
   14680:	orr	r1, r1, r2, lsl ip
   14684:	lsl	r0, r2, r3
   14688:	adds	r6, r6, sl
   1468c:	orr	r1, r1, r2, lsr lr
   14690:	adc	r7, r7, fp
   14694:	subs	r6, r6, r0
   14698:	sbc	r7, r7, r1
   1469c:	mov	sl, r2
   146a0:	mov	fp, r9
   146a4:	strd	r6, [sp]
   146a8:	b	146b8 <close@plt+0x3950>
   146ac:	mov	r2, #0
   146b0:	mov	r3, #0
   146b4:	strd	r2, [sp]
   146b8:	cmp	r8, #0
   146bc:	strdne	sl, [r8]
   146c0:	ldrd	r0, [sp]
   146c4:	add	sp, sp, #12
   146c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   146cc:	mov	r2, #1
   146d0:	subs	sl, sl, r6
   146d4:	lsl	r1, r2, ip
   146d8:	orr	r1, r1, r2, lsr lr
   146dc:	lsl	r2, r2, r3
   146e0:	str	r1, [sp, #4]
   146e4:	sbc	fp, fp, r7
   146e8:	str	r2, [sp]
   146ec:	b	14614 <close@plt+0x38ac>
   146f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   146f4:	mov	r7, r0
   146f8:	ldr	r6, [pc, #72]	; 14748 <close@plt+0x39e0>
   146fc:	ldr	r5, [pc, #72]	; 1474c <close@plt+0x39e4>
   14700:	add	r6, pc, r6
   14704:	add	r5, pc, r5
   14708:	sub	r6, r6, r5
   1470c:	mov	r8, r1
   14710:	mov	r9, r2
   14714:	bl	10b20 <calloc@plt-0x20>
   14718:	asrs	r6, r6, #2
   1471c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   14720:	mov	r4, #0
   14724:	add	r4, r4, #1
   14728:	ldr	r3, [r5], #4
   1472c:	mov	r2, r9
   14730:	mov	r1, r8
   14734:	mov	r0, r7
   14738:	blx	r3
   1473c:	cmp	r6, r4
   14740:	bne	14724 <close@plt+0x39bc>
   14744:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   14748:	strdeq	r1, [r1], -r4
   1474c:	andeq	r1, r1, ip, ror #15
   14750:	bx	lr

Disassembly of section .fini:

00014754 <.fini>:
   14754:	push	{r3, lr}
   14758:	pop	{r3, pc}
