{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 06 19:31:33 2011 " "Info: Processing started: Tue Sep 06 19:31:33 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off segment -c segment " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off segment -c segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hc164_driver.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file hc164_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 hc164_driver " "Info: Found entity 1: hc164_driver" {  } { { "hc164_driver.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/hc164_driver.v" 27 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment " "Info: Found entity 1: segment" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "segment " "Info: Elaborating entity \"segment\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hc164_driver hc164_driver:hc164_driver_inst " "Info: Elaborating entity \"hc164_driver\" for hierarchy \"hc164_driver:hc164_driver_inst\"" {  } { { "segment.v" "hc164_driver_inst" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[0\] data_in GND " "Warning (14130): Reduced register \"data_dot\[0\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 43 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[1\] data_in GND " "Warning (14130): Reduced register \"data_dot\[1\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 43 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[2\] data_in GND " "Warning (14130): Reduced register \"data_dot\[2\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 43 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[3\] data_in GND " "Warning (14130): Reduced register \"data_dot\[3\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 43 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[4\] data_in GND " "Warning (14130): Reduced register \"data_dot\[4\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 43 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[5\] data_in GND " "Warning (14130): Reduced register \"data_dot\[5\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 43 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[6\] data_in GND " "Warning (14130): Reduced register \"data_dot\[6\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 43 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "data_dot\[7\] data_in GND " "Warning (14130): Reduced register \"data_dot\[7\]\" with stuck data_in port to stuck value GND" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 43 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[24\] data\[0\] " "Info: Duplicate register \"data\[24\]\" merged to single register \"data\[0\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[8\] data\[0\] " "Info: Duplicate register \"data\[8\]\" merged to single register \"data\[0\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[16\] data\[0\] " "Info: Duplicate register \"data\[16\]\" merged to single register \"data\[0\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[13\] data\[29\] " "Info: Duplicate register \"data\[13\]\" merged to single register \"data\[29\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[12\] data\[28\] " "Info: Duplicate register \"data\[12\]\" merged to single register \"data\[28\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[20\] data\[28\] " "Info: Duplicate register \"data\[20\]\" merged to single register \"data\[28\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[4\] data\[28\] " "Info: Duplicate register \"data\[4\]\" merged to single register \"data\[28\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[9\] data\[25\] " "Info: Duplicate register \"data\[9\]\" merged to single register \"data\[25\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[5\] data\[21\] " "Info: Duplicate register \"data\[5\]\" merged to single register \"data\[21\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "data\[1\] data\[17\] " "Info: Duplicate register \"data\[1\]\" merged to single register \"data\[17\]\"" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "data\[2\] data\[18\] " "Info: Duplicate register \"data\[2\]\" merged to single register \"data\[18\]\", power-up level changed" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "data\[0\] data\[28\] " "Info: Duplicate register \"data\[0\]\" merged to single register \"data\[28\]\", power-up level changed" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO_POWER_UP_CHANGE" "data\[17\] data\[25\] " "Info: Duplicate register \"data\[17\]\" merged to single register \"data\[25\]\", power-up level changed" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\", power-up level changed" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } } { "segment.v" "" { Text "C:/altera/work/MAXII240T100C5N/verilog/SEGMENT/segment.v" 50 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Info: Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "89 " "Info: Implemented 89 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 06 19:31:37 2011 " "Info: Processing ended: Tue Sep 06 19:31:37 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
