0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/carlo/Downloads/lab_2/project_2_3/project_2_3.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
C:/Users/carlo/Downloads/lab_2/project_2_3/project_2_3.srcs/sim_1/imports/lab_2/gcd_core_tb.sv,1580974194,systemVerilog,,,,gcd_core_tb,,,,,,,,
C:/Users/carlo/Downloads/lab_2/project_2_3/project_2_3.srcs/sources_1/imports/lab_2/dp.sv,1580960557,systemVerilog,,,,dp,,,,,,,,
C:/Users/carlo/Downloads/lab_2/project_2_3/project_2_3.srcs/sources_1/imports/lab_2/fsm.sv,1580974029,systemVerilog,,,,fsm,,,,,,,,
C:/Users/carlo/Downloads/lab_2/project_2_3/project_2_3.srcs/sources_1/imports/lab_2/gcd_core.sv,1580960514,systemVerilog,,,,gcd_core,,,,,,,,
