## Hello there ğŸ‘‹  

<div align="center">
  <h3>Welcome to my profile! ğŸ‘‹ My name is Gabriel Lencina!</h3>
</div>

I am passionate about **Hardware Engineering**, with a particular interest in **FPGA development, Verilog, VHDL, and embedded systems**. I enjoy working on low-level programming and digital design, always looking for ways to optimize performance and push the boundaries of hardware efficiency. My goal is to develop innovative and high-performance solutions in the field of electronics and computing.

<div align="center">
  <a href="https://github.com/Cyitron">
    <img height="180em" src="https://github-readme-stats.vercel.app/api/top-langs/?username=Cyitron&layout=compact&langs_count=7&theme=dracula"/>
  </a>
</div>

<div style="display: inline_block"><br></div>
    
---

### ğŸ“¬ Connect with me:
<div align="center"> 
  <a href="https://www.instagram.com/gabriellencina/" target="_blank">
    <img src="https://img.shields.io/badge/-Instagram-%23E4405F?style=for-the-badge&logo=instagram&logoColor=white" target="_blank">
  </a>
  <a href = "mailto:gclencinaclark@gmail.com">
    <img src="https://img.shields.io/badge/-Gmail-%23333?style=for-the-badge&logo=gmail&logoColor=white" target="_blank">
  </a>
  <a href="https://www.linkedin.com/in/gabriel-caldieraro-lencina/" target="_blank">
    <img src="https://img.shields.io/badge/-LinkedIn-%230077B5?style=for-the-badge&logo=linkedin&logoColor=white" target="_blank">
  </a> 
</div>

---

### ğŸ–¥ï¸ About Me:
- ğŸ“ **Computer Engineering student at UFSC**  
- ğŸ”¬ Passionate about **Hardware Design, FPGA, and Embedded Systems**  
- âš¡ Skilled in **Verilog, VHDL, C, C++, assembly, and low-level programming**  
- ğŸš€ Enthusiast of **digital circuits, logic design, and hardware acceleration**  

---

Looking forward to collaborating on exciting projects! Feel free to reach out. ğŸš€
