[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2889626 heartbeat IPC: 3.461 cumulative IPC: 3.461 (Simulation time: 00 hr 00 min 17 sec)
Warmup finished CPU 0 instructions: 10000003 cycles: 2889626 cumulative IPC: 3.461 (Simulation time: 00 hr 00 min 17 sec)
Warmup complete CPU 0 instructions: 10000003 cycles: 2889626 cumulative IPC: 3.461 (Simulation time: 00 hr 00 min 17 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 43058675 heartbeat IPC: 0.2489 cumulative IPC: 0.2489 (Simulation time: 00 hr 01 min 56 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 83182193 heartbeat IPC: 0.2492 cumulative IPC: 0.2491 (Simulation time: 00 hr 03 min 35 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 123354649 heartbeat IPC: 0.2489 cumulative IPC: 0.249 (Simulation time: 00 hr 05 min 13 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 163503809 heartbeat IPC: 0.2491 cumulative IPC: 0.249 (Simulation time: 00 hr 06 min 52 sec)
Simulation finished CPU 0 instructions: 50000004 cycles: 200761578 cumulative IPC: 0.2491 (Simulation time: 00 hr 08 min 30 sec)
Simulation complete CPU 0 instructions: 50000004 cycles: 200761578 cumulative IPC: 0.2491 (Simulation time: 00 hr 08 min 30 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2491 instructions: 50000004 cycles: 200761578
CPU 0 Branch Prediction Accuracy: 92.26% MPKI: 19.85 Average ROB Occupancy at Mispredict: 28.66
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01114
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 19.84
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      16341 HIT:       1123 MISS:      15218 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      16341 HIT:       1123 MISS:      15218 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 228.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1207401 HIT:     294112 MISS:     913289 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    1201544 HIT:     290812 MISS:     910732 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:        396 HIT:          0 MISS:        396 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:       3161 HIT:       2846 MISS:        315 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2300 HIT:        454 MISS:       1846 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 155.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:        381 HIT:        381 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:        381 HIT:        381 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14942388 HIT:   12842670 MISS:    2099718 MSHR_MERGE:     895479
cpu0->cpu0_L1D LOAD         ACCESS:   10611436 HIT:    8514414 MISS:    2097022 MSHR_MERGE:     895479
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4315581 HIT:    4315185 MISS:        396 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      15371 HIT:      13071 MISS:       2300 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 126.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:        288 HIT:        288 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:        288 HIT:        288 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14538217 HIT:   14507903 MISS:      30314 MSHR_MERGE:      13973
cpu0->cpu0_DTLB LOAD         ACCESS:   14538217 HIT:   14507903 MISS:      30314 MSHR_MERGE:      13973
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 219 cycles
cpu0->LLC TOTAL        ACCESS:     914378 HIT:      22975 MISS:     891403 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     910732 HIT:      21242 MISS:     889490 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:        396 HIT:          0 MISS:        396 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1404 HIT:       1390 MISS:         14 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       1846 HIT:        343 MISS:       1503 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 143.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     222817
  ROW_BUFFER_MISS:     668572
  AVG DBUS CONGESTED CYCLE: 21.08
Channel 0 WQ ROW_BUFFER_HIT:        363
  ROW_BUFFER_MISS:        892
  FULL:          0
Channel 0 REFRESHES ISSUED:      16730
