Release 6.1.03i - xst G.26
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.25 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.25 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: EdgeCalculator.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : EdgeCalculator.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : EdgeCalculator
Output Format                      : NGC
Target Device                      : xc2s100-6-tq144

---- Source Options
Top Module Name                    : EdgeCalculator
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : lut
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100
Add Generic Clock Buffer(BUFG)     : 4
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : EdgeCalculator.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "dff.v"
Compiling source file "EdgeCalculator.v"
Module <DFF> compiled
Module <EdgeCalculator> compiled
No errors in compilation
Analysis of file <EdgeCalculator.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <EdgeCalculator>.
Module <EdgeCalculator> is correct for synthesis.
 
Analyzing module <DFF>.
Module <DFF> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DFF>.
    Related source file is dff.v.
    Found 3-bit register for signal <out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <DFF> synthesized.


Synthesizing Unit <EdgeCalculator>.
    Related source file is EdgeCalculator.v.
WARNING:Xst:1306 - Output <donesquare> is never assigned.
WARNING:Xst:646 - Signal <ye<7>> is assigned but never used.
WARNING:Xst:646 - Signal <ys<7>> is assigned but never used.
    Found 8-bit subtractor for signal <$n0001> created at line 55.
    Found 9-bit adder for signal <$n0009> created at line 57.
    Found 6-bit adder for signal <D>.
    Found 9-bit adder for signal <xetemp>.
    Found 9-bit subtractor for signal <xstemp>.
    Found 9-bit subtractor for signal <yetemp>.
    Found 9-bit subtractor for signal <ystemp>.
    Summary:
	inferred   7 Adder/Subtracter(s).
Unit <EdgeCalculator> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 1
  3-bit register                   : 1
# Adders/Subtractors               : 7
  9-bit subtractor                 : 3
  9-bit adder                      : 2
  6-bit adder                      : 1
  8-bit subtractor                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <EdgeCalculator> ...
Loading device for application Xst from file 'v100.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block EdgeCalculator, actual ratio is 6.
FlipFlop state_reg_out_0 has been replicated 1 time(s)
FlipFlop state_reg_out_1 has been replicated 1 time(s)
FlipFlop state_reg_out_2 has been replicated 1 time(s)
FlipFlop state_reg_out_2 has been replicated 1 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : EdgeCalculator.ngr
Top Level Output File Name         : EdgeCalculator
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 58

Macro Statistics :
# Registers                        : 1
#      3-bit register              : 1
# Adders/Subtractors               : 6
#      8-bit subtractor            : 1
#      9-bit adder                 : 2
#      9-bit subtractor            : 3

Cell Usage :
# BELS                             : 230
#      GND                         : 1
#      LUT1                        : 23
#      LUT2                        : 29
#      LUT2_D                      : 1
#      LUT3                        : 10
#      LUT3_L                      : 2
#      LUT4                        : 63
#      LUT4_D                      : 1
#      LUT4_L                      : 2
#      MUXCY                       : 47
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 7
#      FDE                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 56
#      IBUF                        : 27
#      OBUF                        : 29
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2s100tq144-6 

 Number of Slices:                      78  out of   1200     6%  
 Number of Slice Flip Flops:             7  out of   2400     0%  
 Number of 4 input LUTs:               131  out of   2400     5%  
 Number of bonded IOBs:                 56  out of     96    58%  
 Number of GCLKs:                        1  out of      4    25%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 7     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 5.493ns (Maximum Frequency: 182.050MHz)
   Minimum input arrival time before clock: 5.631ns
   Maximum output required time after clock: 16.994ns
   Maximum combinational path delay: 19.137ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clock'
Delay:               5.493ns (Levels of Logic = 2)
  Source:            state_reg_out_1 (FF)
  Destination:       state_reg_out_0_1 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: state_reg_out_1 to state_reg_out_0_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   1.085   1.566  state_reg_out_1 (state_reg_out_1)
     LUT4_D:I2->O          1   0.549   1.035  next_state<0>_SW0 (N4941)
     LUT3_L:I2->LO         1   0.549   0.000  next_state<0>_1 (N5129)
     FDE:D                     0.709          state_reg_out_0_1
    ----------------------------------------
    Total                      5.493ns (2.892ns logic, 2.601ns route)
                                       (52.6% logic, 47.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
Offset:              5.631ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       state_reg_out_1 (FF)
  Destination Clock: clock rising

  Data Path: reset to state_reg_out_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.776   1.665  reset_IBUF (reset_IBUF)
     LUT2:I1->O            7   0.549   1.755  _n00001 (_n0000)
     FDE:CE                    0.886          state_reg_out_0
    ----------------------------------------
    Total                      5.631ns (2.211ns logic, 3.420ns route)
                                       (39.3% logic, 60.7% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
Offset:              16.994ns (Levels of Logic = 5)
  Source:            state_reg_out_0_1 (FF)
  Destination:       yend<5> (PAD)
  Source Clock:      clock rising

  Data Path: state_reg_out_0_1 to yend<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             35   1.085   3.555  state_reg_out_0_1 (state_reg_out_0_1)
     LUT3:I2->O            7   0.549   1.755  Ker28461 (N2848)
     LUT3:I2->O            1   0.549   1.035  Ker279273 (CHOICE229)
     LUT3:I2->O            6   0.549   1.665  Ker279276 (N2794)
     LUT4:I0->O            1   0.549   1.035  yend<0> (yend_0_OBUF)
     OBUF:I->O                 4.668          yend_0_OBUF (yend<0>)
    ----------------------------------------
    Total                     16.994ns (7.949ns logic, 9.045ns route)
                                       (46.8% logic, 53.2% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               19.137ns (Levels of Logic = 16)
  Source:            depth<0> (PAD)
  Destination:       etype<2> (PAD)

  Data Path: depth<0> to etype<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.776   1.566  depth_0_IBUF (depth_0_IBUF)
     LUT2:I1->O            1   0.549   0.000  Madd__n0009_inst_lut2_351 (Madd__n0009_inst_lut2_35)
     MUXCY:S->O            1   0.659   0.000  Madd__n0009_inst_cy_34 (Madd__n0009_inst_cy_34)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0009_inst_cy_35 (Madd__n0009_inst_cy_35)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0009_inst_cy_36 (Madd__n0009_inst_cy_36)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0009_inst_cy_37 (Madd__n0009_inst_cy_37)
     MUXCY:CI->O           1   0.042   0.000  Madd__n0009_inst_cy_38 (Madd__n0009_inst_cy_38)
     XORCY:CI->O           1   0.420   1.035  Madd__n0009_inst_sum_40 (_n0009<5>)
     LUT1:I0->O            1   0.549   0.000  Msub_yetemp_inst_lut2_51 (Msub_yetemp_inst_lut2_5)
     MUXCY:S->O            1   0.659   0.000  Msub_yetemp_inst_cy_5 (Msub_yetemp_inst_cy_5)
     XORCY:CI->O           3   0.420   1.332  Msub_yetemp_inst_sum_6 (yetemp<6>)
     LUT4:I3->O            1   0.549   1.035  _n0034134 (CHOICE271)
     LUT3:I2->O            1   0.549   1.035  _n0034178_SW0 (N5099)
     LUT4:I1->O            1   0.549   1.035  _n0034178 (CHOICE283)
     LUT4:I2->O            1   0.549   1.035  _n0034210 (etype_2_OBUF)
     OBUF:I->O                 4.668          etype_2_OBUF (etype<2>)
    ----------------------------------------
    Total                     19.137ns (11.064ns logic, 8.073ns route)
                                       (57.8% logic, 42.2% route)

=========================================================================
CPU : 3.38 / 3.86 s | Elapsed : 3.00 / 4.00 s
 
--> 

Total memory usage is 57556 kilobytes


