// To fetch the next instr

`ifdef VERILATOR
`include "include/common.sv"
`include "include/defines.sv"
`else
`include "def.vh"
`endif

module Fetch import common::*;(
    input  logic               clk,
    input  logic               reset,
    input  logic [`BitsWidth]  npc,
    input  ibus_resp_t         iresp,
    output ibus_req_t          ireq,
    output logic [`InstrWidth] instr,

    input  logic stall,
    input  logic stall_this_dbus,
    output logic stall_next_ibus
    );

    // å‡†å¤‡ä¸‹ä¸€ä¸ªéœ€è¦å–çš„æŒ‡ä»¤åœ°å?
    assign ireq.addr = npc;
    // å½“å‰å‘¨æœŸè®¿å­˜æ“ä½œæœªå®Œæˆï¼Œvalid=0
    assign ireq.valid = ~stall_this_dbus;
    // è‹¥dataæœªå‡†å¤‡å¥½æˆ–addræœªå‡†å¤‡å¥½ï¼Œåˆ™è‚¯å®šæ— æ³•ä»å†…å­˜ä¸­å–å‡ºä¸‹ä¸€ä¸ªæŒ‡ä»¤ï¼Œstall
    assign stall_next_ibus = ~(iresp.data_ok && iresp.addr_ok);

    // ä¹‹å‰çš„æµç¨‹å·²ç»æ‰§è¡Œå®Œï¼Œaddr_ok && data_okï¼Œè¯»å–instr
    always_ff @(posedge clk) begin
        if(~stall) begin
            instr <= iresp.data;
        end
    end
    
endmodule
