Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Oct 14 13:21:42 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing snd_mixer_0.jpg.....
Rasterizing snd_controller_1.jpg.....
Rasterizing snd_controller_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bram_cntlr_1.jpg.....
Rasterizing bram_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_lite_slave_0.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f400000-0x7f40ffff) snd_controller_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
  (0x7fc00000-0x7fc0ffff) snd_controller_1	axi4lite_0
  (0x7fc10000-0x7fc1ffff) snd_mixer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:snd_mixer INSTANCE:snd_mixer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist
IPNAME:snd_controller INSTANCE:snd_controller_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 40 - Copying cache
implementation netlist
IPNAME:snd_controller INSTANCE:snd_controller_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 50 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 60 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 97 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 113 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 137 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 164 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 173 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Copying cache
implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 189 - Copying cache
implementation netlist
IPNAME:axi_lite_slave INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 200 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 219 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 237 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 252 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 266 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 24.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_mixer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.538461538 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<5>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<5>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:642b10f2) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:642b10f2) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:de833e5a) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:6eafc838) REAL time: 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:6eafc838) REAL time: 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:6eafc838) REAL time: 34 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:6eafc838) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:6eafc838) REAL time: 34 secs 

Phase 9.8  Global Placement
.....................
.......................................................................................................................
................................................................................................................................
......................................................................................................................................
................................................................................................................
Phase 9.8  Global Placement (Checksum:11b7688e) REAL time: 1 mins 27 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:11b7688e) REAL time: 1 mins 27 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:7707c12a) REAL time: 1 mins 43 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:7707c12a) REAL time: 1 mins 43 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:e8c50d3e) REAL time: 1 mins 43 secs 

Total REAL time to Placer completion: 1 mins 44 secs 
Total CPU  time to Placer completion: 1 mins 36 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 4,524 out of  18,224   24
    Number used as Flip Flops:               4,520
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,227 out of   9,112   68
    Number used as logic:                    5,287 out of   9,112   58
      Number using O6 output only:           3,418
      Number using O5 output only:             395
      Number using O5 and O6:                1,474
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    118
      Number with same-slice register load:     82
      Number with same-slice carry load:        36
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,113 out of   2,278   92
  Nummber of MUXCYs used:                    1,868 out of   4,556   41
  Number of LUT Flip Flop pairs used:        6,746
    Number with an unused Flip Flop:         2,866 out of   6,746   42
    Number with an unused LUT:                 519 out of   6,746    7
    Number of fully used LUT-FF pairs:       3,361 out of   6,746   49
    Number of unique control sets:             240
    Number of slice register sites lost
      to control set restrictions:             966 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  556 MB
Total REAL time to MAP completion:  1 mins 50 secs 
Total CPU time to MAP completion:   1 mins 41 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,524 out of  18,224   24
    Number used as Flip Flops:               4,520
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,227 out of   9,112   68
    Number used as logic:                    5,287 out of   9,112   58
      Number using O6 output only:           3,418
      Number using O5 output only:             395
      Number using O5 and O6:                1,474
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    118
      Number with same-slice register load:     82
      Number with same-slice carry load:        36
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,113 out of   2,278   92
  Nummber of MUXCYs used:                    1,868 out of   4,556   41
  Number of LUT Flip Flop pairs used:        6,746
    Number with an unused Flip Flop:         2,866 out of   6,746   42
    Number with an unused LUT:                 519 out of   6,746    7
    Number of fully used LUT-FF pairs:       3,361 out of   6,746   49
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 40544 unrouted;      REAL time: 12 secs 

Phase  2  : 29962 unrouted;      REAL time: 13 secs 

Phase  3  : 13231 unrouted;      REAL time: 23 secs 

Phase  4  : 13285 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 26 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 
Total REAL time to Router completion: 45 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   |  947 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  654 |  0.525     |  1.371      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   64 |  0.062     |  0.908      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  2.399     |  4.078      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  2.640     |  5.958      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.055ns|     6.444ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.288ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.53846 |             |            |            |        |            
  154 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.113ns|     9.887ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.203ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     5.904ns|     4.096ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.379ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     7.422ns|     2.578ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.724ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     5.234ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     3.735ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     2.085ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.548ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.914ns|            0|            0|            3|       456749|
| TS_clock_generator_0_clock_gen|      6.500ns|      6.444ns|          N/A|            0|            0|       175886|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.887ns|          N/A|            0|            0|       280863|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  504 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 456848 paths, 0 nets, and 30201 connections

Design statistics:
   Minimum period:   9.887ns (Maximum frequency: 101.143MHz)
   Maximum path delay from/to any node:   2.578ns


Analysis completed Tue Oct 14 13:26:50 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 14 13:26:58 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 14 13:27:19 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Tue Oct 14 13:46:54 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_snd_mixer_0_wrapper.ngc implementation/system_snd_controller_1_wrapper.ngc implementation/system_snd_controller_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Oct 14 13:47:07 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f400000-0x7f40ffff) snd_controller_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
  (0x7fc00000-0x7fc0ffff) snd_controller_1	axi4lite_0
  (0x7fc10000-0x7fc1ffff) snd_mixer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:snd_mixer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 28 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:snd_controller_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 40 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:snd_controller_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 50 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 60 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 97 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 182 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 189 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 200 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 237 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 252 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 266 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 113 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...
Loading design module "../system_axi4lite_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 350.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_mixer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.538461538 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<5>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<5>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:30b61d23) REAL time: 20 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:30b61d23) REAL time: 21 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:46b91673) REAL time: 21 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:87238847) REAL time: 26 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:87238847) REAL time: 26 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:87238847) REAL time: 26 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:87238847) REAL time: 26 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:87238847) REAL time: 27 secs 

Phase 9.8  Global Placement
......................
....................................................................................................
........................................................................................................................................................
..........................................................................................................
.....................................................................................................
Phase 9.8  Global Placement (Checksum:4e1df6c0) REAL time: 1 mins 17 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:4e1df6c0) REAL time: 1 mins 17 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:1a725a0a) REAL time: 1 mins 30 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:1a725a0a) REAL time: 1 mins 30 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:fdfe5389) REAL time: 1 mins 30 secs 

Total REAL time to Placer completion: 1 mins 31 secs 
Total CPU  time to Placer completion: 1 mins 30 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 4,524 out of  18,224   24
    Number used as Flip Flops:               4,520
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,211 out of   9,112   68
    Number used as logic:                    5,299 out of   9,112   58
      Number using O6 output only:           3,427
      Number using O5 output only:             395
      Number using O5 and O6:                1,477
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     90
      Number with same-slice register load:     54
      Number with same-slice carry load:        36
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,102 out of   2,278   92
  Nummber of MUXCYs used:                    1,868 out of   4,556   41
  Number of LUT Flip Flop pairs used:        6,742
    Number with an unused Flip Flop:         2,831 out of   6,742   41
    Number with an unused LUT:                 531 out of   6,742    7
    Number of fully used LUT-FF pairs:       3,380 out of   6,742   50
    Number of unique control sets:             242
    Number of slice register sites lost
      to control set restrictions:             966 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  566 MB
Total REAL time to MAP completion:  1 mins 36 secs 
Total CPU time to MAP completion:   1 mins 36 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,524 out of  18,224   24
    Number used as Flip Flops:               4,520
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,211 out of   9,112   68
    Number used as logic:                    5,299 out of   9,112   58
      Number using O6 output only:           3,427
      Number using O5 output only:             395
      Number using O5 and O6:                1,477
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     90
      Number with same-slice register load:     54
      Number with same-slice carry load:        36
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,102 out of   2,278   92
  Nummber of MUXCYs used:                    1,868 out of   4,556   41
  Number of LUT Flip Flop pairs used:        6,742
    Number with an unused Flip Flop:         2,831 out of   6,742   41
    Number with an unused LUT:                 531 out of   6,742    7
    Number of fully used LUT-FF pairs:       3,380 out of   6,742   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 40573 unrouted;      REAL time: 12 secs 

Phase  2  : 30002 unrouted;      REAL time: 13 secs 

Phase  3  : 13622 unrouted;      REAL time: 23 secs 

Phase  4  : 13644 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 
Total REAL time to Router completion: 45 secs 
Total CPU time to Router completion: 44 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   |  943 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  647 |  0.520     |  1.367      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   62 |  0.065     |  0.911      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  4.710     |  5.932      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  1.609     |  5.686      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.048ns|     6.451ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.288ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.53846 |             |            |            |        |            
  154 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.292ns|     9.708ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.283ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     4.469ns|     5.531ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.379ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     7.260ns|     2.740ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.950ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.327ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     3.740ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.619ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.128ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.531ns|      9.925ns|            0|            0|            3|       454951|
| TS_clock_generator_0_clock_gen|      6.500ns|      6.451ns|          N/A|            0|            0|       175886|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.708ns|          N/A|            0|            0|       279065|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 48 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  505 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 455050 paths, 0 nets, and 30223 connections

Design statistics:
   Minimum period:   9.708ns (Maximum frequency: 103.008MHz)
   Maximum path delay from/to any node:   2.740ns


Analysis completed Tue Oct 14 13:57:09 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 14 13:57:15 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 14 13:57:37 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Oct 14 15:12:57 2014
 make -f system.make exporttosdk started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_mixer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.538461538 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<5>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<5>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 19 secs 
Total CPU  time at the beginning of Placer: 18 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:30b61d23) REAL time: 21 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:30b61d23) REAL time: 22 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:46b91673) REAL time: 22 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:87238847) REAL time: 27 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:87238847) REAL time: 27 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:87238847) REAL time: 27 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:87238847) REAL time: 27 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:87238847) REAL time: 28 secs 

Phase 9.8  Global Placement
......................
....................................................................................................
........................................................................................................................................................
..........................................................................................................
.....................................................................................................
Phase 9.8  Global Placement (Checksum:4e1df6c0) REAL time: 1 mins 19 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:4e1df6c0) REAL time: 1 mins 19 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:1a725a0a) REAL time: 1 mins 32 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:1a725a0a) REAL time: 1 mins 32 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:fdfe5389) REAL time: 1 mins 32 secs 

Total REAL time to Placer completion: 1 mins 33 secs 
Total CPU  time to Placer completion: 1 mins 31 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 4,524 out of  18,224   24
    Number used as Flip Flops:               4,520
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,211 out of   9,112   68
    Number used as logic:                    5,299 out of   9,112   58
      Number using O6 output only:           3,427
      Number using O5 output only:             395
      Number using O5 and O6:                1,477
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     90
      Number with same-slice register load:     54
      Number with same-slice carry load:        36
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,102 out of   2,278   92
  Nummber of MUXCYs used:                    1,868 out of   4,556   41
  Number of LUT Flip Flop pairs used:        6,742
    Number with an unused Flip Flop:         2,831 out of   6,742   41
    Number with an unused LUT:                 531 out of   6,742    7
    Number of fully used LUT-FF pairs:       3,380 out of   6,742   50
    Number of unique control sets:             242
    Number of slice register sites lost
      to control set restrictions:             966 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  557 MB
Total REAL time to MAP completion:  1 mins 38 secs 
Total CPU time to MAP completion:   1 mins 36 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,524 out of  18,224   24
    Number used as Flip Flops:               4,520
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,211 out of   9,112   68
    Number used as logic:                    5,299 out of   9,112   58
      Number using O6 output only:           3,427
      Number using O5 output only:             395
      Number using O5 and O6:                1,477
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     90
      Number with same-slice register load:     54
      Number with same-slice carry load:        36
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,102 out of   2,278   92
  Nummber of MUXCYs used:                    1,868 out of   4,556   41
  Number of LUT Flip Flop pairs used:        6,742
    Number with an unused Flip Flop:         2,831 out of   6,742   41
    Number with an unused LUT:                 531 out of   6,742    7
    Number of fully used LUT-FF pairs:       3,380 out of   6,742   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 40573 unrouted;      REAL time: 11 secs 

Phase  2  : 30002 unrouted;      REAL time: 13 secs 

Phase  3  : 13622 unrouted;      REAL time: 24 secs 

Phase  4  : 13644 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 25 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 43 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 45 secs 
Total REAL time to Router completion: 45 secs 
Total CPU time to Router completion: 45 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   |  943 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  647 |  0.520     |  1.367      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   62 |  0.065     |  0.911      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  4.710     |  5.932      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  1.609     |  5.686      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.048ns|     6.451ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.288ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.53846 |             |            |            |        |            
  154 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.292ns|     9.708ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.283ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     4.469ns|     5.531ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.379ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     7.260ns|     2.740ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.950ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.327ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     3.740ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.619ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.128ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.531ns|      9.925ns|            0|            0|            3|       454951|
| TS_clock_generator_0_clock_gen|      6.500ns|      6.451ns|          N/A|            0|            0|       175886|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.708ns|          N/A|            0|            0|       279065|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 49 secs 
Total CPU time to PAR completion: 46 secs 

Peak Memory Usage:  505 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 455050 paths, 0 nets, and 30223 connections

Design statistics:
   Minimum period:   9.708ns (Maximum frequency: 103.008MHz)
   Maximum path delay from/to any node:   2.740ns


Analysis completed Tue Oct 14 15:17:14 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Tue Oct 14 15:17:21 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Tue Oct 14 15:17:43 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>
Writing filter settings....
Done writing filter settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.filters
Done writing Tab View settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Oct 15 11:15:34 2014
 make -f system.make exporttosdk started...
make: Inget behver gras fr "exporttosdk".
Done!

********************************************************************************
At Local date and time: Wed Oct 15 11:15:34 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Wed Oct 15 11:50:06 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_snd_mixer_0_wrapper.ngc implementation/system_snd_controller_1_wrapper.ngc implementation/system_snd_controller_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Oct 15 11:50:16 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f400000-0x7f40ffff) snd_controller_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
  (0x7fc00000-0x7fc0ffff) snd_controller_1	axi4lite_0
  (0x7fc10000-0x7fc1ffff) snd_mixer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:snd_mixer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 28 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:snd_controller_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 40 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:snd_controller_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 50 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 60 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 97 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 182 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 189 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 200 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 237 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 252 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 266 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 113 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...
Loading design module "../system_axi4lite_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 347.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_mixer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.538461538 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<5>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<5>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  57 sec
Total CPU time to NGDBUILD completion:   57 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 17 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:30b61d23) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:30b61d23) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:46b91673) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:87238847) REAL time: 28 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:87238847) REAL time: 28 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:87238847) REAL time: 28 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:87238847) REAL time: 28 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:87238847) REAL time: 28 secs 

Phase 9.8  Global Placement
......................
....................................................................................................
........................................................................................................................................................
..........................................................................................................
.....................................................................................................
Phase 9.8  Global Placement (Checksum:4e1df6c0) REAL time: 1 mins 15 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:4e1df6c0) REAL time: 1 mins 15 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:1a725a0a) REAL time: 1 mins 27 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:1a725a0a) REAL time: 1 mins 27 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:fdfe5389) REAL time: 1 mins 27 secs 

Total REAL time to Placer completion: 1 mins 28 secs 
Total CPU  time to Placer completion: 1 mins 24 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 4,524 out of  18,224   24
    Number used as Flip Flops:               4,520
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,211 out of   9,112   68
    Number used as logic:                    5,299 out of   9,112   58
      Number using O6 output only:           3,427
      Number using O5 output only:             395
      Number using O5 and O6:                1,477
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     90
      Number with same-slice register load:     54
      Number with same-slice carry load:        36
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,102 out of   2,278   92
  Nummber of MUXCYs used:                    1,868 out of   4,556   41
  Number of LUT Flip Flop pairs used:        6,742
    Number with an unused Flip Flop:         2,831 out of   6,742   41
    Number with an unused LUT:                 531 out of   6,742    7
    Number of fully used LUT-FF pairs:       3,380 out of   6,742   50
    Number of unique control sets:             242
    Number of slice register sites lost
      to control set restrictions:             966 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.68

Peak Memory Usage:  562 MB
Total REAL time to MAP completion:  1 mins 33 secs 
Total CPU time to MAP completion:   1 mins 29 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 4,524 out of  18,224   24
    Number used as Flip Flops:               4,520
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,211 out of   9,112   68
    Number used as logic:                    5,299 out of   9,112   58
      Number using O6 output only:           3,427
      Number using O5 output only:             395
      Number using O5 and O6:                1,477
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     90
      Number with same-slice register load:     54
      Number with same-slice carry load:        36
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,102 out of   2,278   92
  Nummber of MUXCYs used:                    1,868 out of   4,556   41
  Number of LUT Flip Flop pairs used:        6,742
    Number with an unused Flip Flop:         2,831 out of   6,742   41
    Number with an unused LUT:                 531 out of   6,742    7
    Number of fully used LUT-FF pairs:       3,380 out of   6,742   50
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 9 secs 
Finished initial Timing Analysis.  REAL time: 9 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 40573 unrouted;      REAL time: 12 secs 

Phase  2  : 30002 unrouted;      REAL time: 13 secs 

Phase  3  : 13622 unrouted;      REAL time: 22 secs 

Phase  4  : 13644 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 24 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 40 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 42 secs 
Total REAL time to Router completion: 42 secs 
Total CPU time to Router completion: 40 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   |  943 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  647 |  0.520     |  1.367      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   62 |  0.065     |  0.911      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  4.710     |  5.932      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  1.609     |  5.686      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.048ns|     6.451ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.288ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.53846 |             |            |            |        |            
  154 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.292ns|     9.708ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.283ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     4.469ns|     5.531ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.379ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     7.260ns|     2.740ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.950ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.327ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     3.740ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.619ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.128ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.531ns|      9.925ns|            0|            0|            3|       454951|
| TS_clock_generator_0_clock_gen|      6.500ns|      6.451ns|          N/A|            0|            0|       175886|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.708ns|          N/A|            0|            0|       279065|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 46 secs 
Total CPU time to PAR completion: 42 secs 

Peak Memory Usage:  505 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 455050 paths, 0 nets, and 30223 connections

Design statistics:
   Minimum period:   9.708ns (Maximum frequency: 103.008MHz)
   Maximum path delay from/to any node:   2.740ns


Analysis completed Wed Oct 15 12:00:03 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 11 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Wed Oct 15 12:00:10 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Oct 15 12:00:30 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.filters
Done writing Tab View settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.gui

********************************************************************************
At Local date and time: Wed Oct 15 12:14:26 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_snd_mixer_0_wrapper.ngc implementation/system_snd_controller_1_wrapper.ngc implementation/system_snd_controller_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Oct 15 12:14:33 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f400000-0x7f40ffff) snd_controller_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
  (0x7fc00000-0x7fc0ffff) snd_controller_1	axi4lite_0
  (0x7fc10000-0x7fc1ffff) snd_mixer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:snd_mixer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 28 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:snd_controller_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 40 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:snd_controller_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 50 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 60 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 97 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 182 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 189 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 200 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 237 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 252 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 266 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 113 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...
Loading design module "../system_axi4lite_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 343.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_mixer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.538461538 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<5>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<5>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:  1 min  1 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:2448ec3e) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:2448ec3e) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:2ce511a6) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:4228c6c0) REAL time: 29 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:4228c6c0) REAL time: 29 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:4228c6c0) REAL time: 29 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:4228c6c0) REAL time: 29 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4228c6c0) REAL time: 29 secs 

Phase 9.8  Global Placement
......................
....................................................................................
.................................................................................................................................................................................
..................................................................................................................................................................................
.............................................................................
Phase 9.8  Global Placement (Checksum:570e628b) REAL time: 1 mins 32 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:570e628b) REAL time: 1 mins 32 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:268e2153) REAL time: 1 mins 47 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:268e2153) REAL time: 1 mins 47 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:f072bc75) REAL time: 1 mins 47 secs 

Total REAL time to Placer completion: 1 mins 48 secs 
Total CPU  time to Placer completion: 1 mins 47 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 5,588 out of  18,224   30
    Number used as Flip Flops:               5,584
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,513 out of   9,112   71
    Number used as logic:                    5,587 out of   9,112   61
      Number using O6 output only:           3,655
      Number using O5 output only:             417
      Number using O5 and O6:                1,515
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    104
      Number with same-slice register load:     67
      Number with same-slice carry load:        37
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,211 out of   2,278   97
  Nummber of MUXCYs used:                    1,940 out of   4,556   42
  Number of LUT Flip Flop pairs used:        7,559
    Number with an unused Flip Flop:         2,598 out of   7,559   34
    Number with an unused LUT:               1,046 out of   7,559   13
    Number of fully used LUT-FF pairs:       3,915 out of   7,559   51
    Number of unique control sets:             278
    Number of slice register sites lost
      to control set restrictions:             966 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.74

Peak Memory Usage:  582 MB
Total REAL time to MAP completion:  1 mins 54 secs 
Total CPU time to MAP completion:   1 mins 53 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 5,588 out of  18,224   30
    Number used as Flip Flops:               5,584
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,513 out of   9,112   71
    Number used as logic:                    5,587 out of   9,112   61
      Number using O6 output only:           3,655
      Number using O5 output only:             417
      Number using O5 and O6:                1,515
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    104
      Number with same-slice register load:     67
      Number with same-slice carry load:        37
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,211 out of   2,278   97
  Nummber of MUXCYs used:                    1,940 out of   4,556   42
  Number of LUT Flip Flop pairs used:        7,559
    Number with an unused Flip Flop:         2,598 out of   7,559   34
    Number with an unused LUT:               1,046 out of   7,559   13
    Number of fully used LUT-FF pairs:       3,915 out of   7,559   51
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 44332 unrouted;      REAL time: 12 secs 

Phase  2  : 33331 unrouted;      REAL time: 13 secs 

Phase  3  : 14967 unrouted;      REAL time: 25 secs 

Phase  4  : 14977 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 
Total REAL time to Router completion: 53 secs 
Total CPU time to Router completion: 53 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   | 1276 |  0.549     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  644 |  0.521     |  1.367      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   60 |  0.058     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  4.611     |  6.137      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  2.876     |  6.615      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.024ns|     9.976ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.344ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.062ns|     6.437ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.288ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.53846 |             |            |            |        |            
  154 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     5.064ns|     4.936ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.687ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     6.779ns|     3.221ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.801ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     3.222ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     3.248ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.278ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.814ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.976ns|            0|            0|            3|       494093|
| TS_clock_generator_0_clock_gen|      6.500ns|      6.437ns|          N/A|            0|            0|       175886|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.976ns|          N/A|            0|            0|       318207|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 58 secs 
Total CPU time to PAR completion: 55 secs 

Peak Memory Usage:  524 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 494192 paths, 0 nets, and 33927 connections

Design statistics:
   Minimum period:   9.976ns (Maximum frequency: 100.241MHz)
   Maximum path delay from/to any node:   3.221ns


Analysis completed Wed Oct 15 12:24:56 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Wed Oct 15 12:25:03 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Oct 15 12:25:28 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Oct 15 12:54:14 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_snd_mixer_0_wrapper.ngc implementation/system_snd_controller_1_wrapper.ngc implementation/system_snd_controller_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed Oct 15 12:54:25 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f400000-0x7f40ffff) snd_controller_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
  (0x7fc00000-0x7fc0ffff) snd_controller_1	axi4lite_0
  (0x7fc10000-0x7fc1ffff) snd_mixer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:snd_mixer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 28 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:snd_controller_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 40 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:snd_controller_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 50 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 60 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 97 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 182 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 189 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 200 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 237 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 252 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 266 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 113 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...
Loading design module "../system_axi4lite_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 348.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_mixer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.538461538 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<5>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<5>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  2 sec
Total CPU time to NGDBUILD completion:  1 min  2 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:41288012) REAL time: 23 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:41288012) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a1bba65a) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7f1cea7c) REAL time: 30 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7f1cea7c) REAL time: 30 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7f1cea7c) REAL time: 30 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:7f1cea7c) REAL time: 30 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7f1cea7c) REAL time: 30 secs 

Phase 9.8  Global Placement
.....................
........................................................................................................................
.........................................................................................................................................................................................................
.............................................................................................................................................
.....................................................................................
Phase 9.8  Global Placement (Checksum:6203ceef) REAL time: 1 mins 46 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:6203ceef) REAL time: 1 mins 46 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:9da2d76) REAL time: 2 mins 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:9da2d76) REAL time: 2 mins 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:9cfea1e6) REAL time: 2 mins 

Total REAL time to Placer completion: 2 mins 1 secs 
Total CPU  time to Placer completion: 2 mins 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 5,588 out of  18,224   30
    Number used as Flip Flops:               5,584
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,476 out of   9,112   71
    Number used as logic:                    5,563 out of   9,112   61
      Number using O6 output only:           3,634
      Number using O5 output only:             418
      Number using O5 and O6:                1,511
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     91
      Number with same-slice register load:     53
      Number with same-slice carry load:        38
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,221 out of   2,278   97
  Nummber of MUXCYs used:                    1,916 out of   4,556   42
  Number of LUT Flip Flop pairs used:        7,512
    Number with an unused Flip Flop:         2,551 out of   7,512   33
    Number with an unused LUT:               1,036 out of   7,512   13
    Number of fully used LUT-FF pairs:       3,925 out of   7,512   52
    Number of unique control sets:             278
    Number of slice register sites lost
      to control set restrictions:             966 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.75

Peak Memory Usage:  583 MB
Total REAL time to MAP completion:  2 mins 7 secs 
Total CPU time to MAP completion:   2 mins 6 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 5,588 out of  18,224   30
    Number used as Flip Flops:               5,584
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,476 out of   9,112   71
    Number used as logic:                    5,563 out of   9,112   61
      Number using O6 output only:           3,634
      Number using O5 output only:             418
      Number using O5 and O6:                1,511
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:     91
      Number with same-slice register load:     53
      Number with same-slice carry load:        38
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,221 out of   2,278   97
  Nummber of MUXCYs used:                    1,916 out of   4,556   42
  Number of LUT Flip Flop pairs used:        7,512
    Number with an unused Flip Flop:         2,551 out of   7,512   33
    Number with an unused LUT:               1,036 out of   7,512   13
    Number of fully used LUT-FF pairs:       3,925 out of   7,512   52
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 44303 unrouted;      REAL time: 12 secs 

Phase  2  : 33305 unrouted;      REAL time: 13 secs 

Phase  3  : 15361 unrouted;      REAL time: 26 secs 

Phase  4  : 15374 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 56 secs 
Total REAL time to Router completion: 57 secs 
Total CPU time to Router completion: 57 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   | 1280 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  645 |  0.523     |  1.370      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   57 |  0.061     |  0.908      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   17 |  2.420     |  3.644      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  2.224     |  6.343      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.048ns|     6.451ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.254ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.53846 |             |            |            |        |            
  154 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.080ns|     9.920ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.255ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     4.995ns|     5.005ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.756ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     6.964ns|     3.036ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.724ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.747ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     3.560ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.695ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.539ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.925ns|            0|            0|            3|       493697|
| TS_clock_generator_0_clock_gen|      6.500ns|      6.451ns|          N/A|            0|            0|       175886|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.920ns|          N/A|            0|            0|       317811|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 1 secs 
Total CPU time to PAR completion: 59 secs 

Peak Memory Usage:  523 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 493796 paths, 0 nets, and 33897 connections

Design statistics:
   Minimum period:   9.920ns (Maximum frequency: 100.806MHz)
   Maximum path delay from/to any node:   3.036ns


Analysis completed Wed Oct 15 13:05:13 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 13 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Wed Oct 15 13:05:20 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Oct 15 13:18:44 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_snd_mixer_0_wrapper.ngc implementation/system_snd_controller_1_wrapper.ngc implementation/system_snd_controller_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed Oct 15 13:18:50 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f400000-0x7f40ffff) snd_controller_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
  (0x7fc00000-0x7fc0ffff) snd_controller_1	axi4lite_0
  (0x7fc10000-0x7fc1ffff) snd_mixer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:snd_mixer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 28 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:snd_controller_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 40 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:snd_controller_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 50 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 60 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 97 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 182 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 189 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 200 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 237 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 252 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 266 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 113 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...
Loading design module "../system_axi4lite_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 348.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_mixer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.538461538 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<5>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<5>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  1 sec
Total CPU time to NGDBUILD completion:  1 min  1 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 21 secs 
Total CPU  time at the beginning of Placer: 20 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:41288012) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:41288012) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:a1bba65a) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:7f1cea7c) REAL time: 30 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:7f1cea7c) REAL time: 30 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:7f1cea7c) REAL time: 30 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:7f1cea7c) REAL time: 30 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7f1cea7c) REAL time: 30 secs 

Phase 9.8  Global Placement
.....................
..........................................................................................
......................................................................................................................................
.......................................................................................................................................
...........................................................................................
Phase 9.8  Global Placement (Checksum:80f0257) REAL time: 1 mins 43 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:80f0257) REAL time: 1 mins 43 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:c26233f1) REAL time: 2 mins 1 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:c26233f1) REAL time: 2 mins 1 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:fb3e1e32) REAL time: 2 mins 2 secs 

Total REAL time to Placer completion: 2 mins 2 secs 
Total CPU  time to Placer completion: 2 mins 1 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 5,588 out of  18,224   30
    Number used as Flip Flops:               5,584
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,495 out of   9,112   71
    Number used as logic:                    5,563 out of   9,112   61
      Number using O6 output only:           3,633
      Number using O5 output only:             419
      Number using O5 and O6:                1,511
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    110
      Number with same-slice register load:     73
      Number with same-slice carry load:        37
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,195 out of   2,278   96
  Nummber of MUXCYs used:                    1,916 out of   4,556   42
  Number of LUT Flip Flop pairs used:        7,427
    Number with an unused Flip Flop:         2,487 out of   7,427   33
    Number with an unused LUT:                 932 out of   7,427   12
    Number of fully used LUT-FF pairs:       4,008 out of   7,427   53
    Number of unique control sets:             278
    Number of slice register sites lost
      to control set restrictions:             966 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.74

Peak Memory Usage:  567 MB
Total REAL time to MAP completion:  2 mins 9 secs 
Total CPU time to MAP completion:   2 mins 7 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 5,588 out of  18,224   30
    Number used as Flip Flops:               5,584
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,495 out of   9,112   71
    Number used as logic:                    5,563 out of   9,112   61
      Number using O6 output only:           3,633
      Number using O5 output only:             419
      Number using O5 and O6:                1,511
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    110
      Number with same-slice register load:     73
      Number with same-slice carry load:        37
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,195 out of   2,278   96
  Nummber of MUXCYs used:                    1,916 out of   4,556   42
  Number of LUT Flip Flop pairs used:        7,427
    Number with an unused Flip Flop:         2,487 out of   7,427   33
    Number with an unused LUT:                 932 out of   7,427   12
    Number of fully used LUT-FF pairs:       4,008 out of   7,427   53
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             21

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  19 out of     248    7
    Number used as OLOGIC2s:                    19
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 44273 unrouted;      REAL time: 12 secs 

Phase  2  : 33264 unrouted;      REAL time: 13 secs 

Phase  3  : 15178 unrouted;      REAL time: 25 secs 

Phase  4  : 15195 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 52 secs 
Total REAL time to Router completion: 52 secs 
Total CPU time to Router completion: 53 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   | 1278 |  0.548     |  1.394      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  635 |  0.524     |  1.370      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   57 |  0.057     |  0.903      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   18 |  1.523     |  3.046      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  3.327     |  6.677      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.035ns|     6.464ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.288ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.53846 |             |            |            |        |            
  154 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.120ns|     9.880ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.334ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     4.897ns|     5.103ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     0.865ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     7.217ns|     2.783ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.818ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.197ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     3.455ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.681ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     1.899ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.945ns|            0|            0|            3|       493687|
| TS_clock_generator_0_clock_gen|      6.500ns|      6.464ns|          N/A|            0|            0|       175886|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.880ns|          N/A|            0|            0|       317801|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 57 secs 
Total CPU time to PAR completion: 55 secs 

Peak Memory Usage:  524 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 493786 paths, 0 nets, and 33847 connections

Design statistics:
   Minimum period:   9.880ns (Maximum frequency: 101.215MHz)
   Maximum path delay from/to any node:   2.783ns


Analysis completed Wed Oct 15 13:29:34 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Wed Oct 15 13:29:41 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.filters
Done writing Tab View settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.gui
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   JA

********************************************************************************
At Local date and time: Wed Oct 15 14:50:29 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_snd_mixer_0_wrapper.ngc implementation/system_snd_controller_1_wrapper.ngc implementation/system_snd_controller_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Oct 15 14:50:37 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing snd_mixer_0.jpg.....
Rasterizing snd_controller_1.jpg.....
Rasterizing snd_controller_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bram_cntlr_1.jpg.....
Rasterizing bram_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_lite_slave_0.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f400000-0x7f40ffff) snd_controller_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
  (0x7fc00000-0x7fc0ffff) snd_controller_1	axi4lite_0
  (0x7fc10000-0x7fc1ffff) snd_mixer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:snd_mixer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 28 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:377 - "C:\temp\EDA385\env\base_system\Astroid_EDK\hdl\system_snd_mixer_0_wrapper.vhd" Line 71: Entity port input1 does not match with type std_logic_vector of component port
ERROR:HDLCompiler:377 - "C:\temp\EDA385\env\base_system\Astroid_EDK\hdl\system_snd_mixer_0_wrapper.vhd" Line 72: Entity port input2 does not match with type std_logic_vector of component port
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis\system_snd_mixer_0_wrapp
   er_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Fel 2
Done!

********************************************************************************
At Local date and time: Wed Oct 15 14:56:03 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

ERROR:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is
   set to '2100@vm05.cs.lth.se'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc6slx16' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   INFO:Security:68a - user is dt09ma2, on host NEPTUNUS-2.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:9b - No 'XPS' feature version 2012.07 was available for part
   'xc6slx16'.
   ERROR:Security:12 - No 'xc6slx16' feature version 2012.07 was available
   (-96),
        so 'XPS_TDP' may not be used.

   License server machine is down or not responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       XPS
   Hostname:      130.235.16.153
   License path: 
   2100@vm05.cs.lth.se;H:/.Xilinx;C:\Xilinx\14.2\ISE_DS\EDK/data\*.lic;C:\Xilinx
   \14.2\ISE_DS\ISE/data\*.lic;C:\Xilinx\14.2\ISE_DS\ISE/coregen/core_licenses\X
   ilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\X
   ilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-96,491.  System Error: 2 ""
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".License server machine is down or not
   responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       xc6slx16
   Hostname:      130.235.16.153
   License path: 
   2100@vm05.cs.lth.se;H:/.Xilinx;C:\Xilinx\14.2\ISE_DS\EDK/data\*.lic;C:\Xilinx
   \14.2\ISE_DS\ISE/data\*.lic;C:\Xilinx\14.2\ISE_DS\ISE/coregen/core_licenses\X
   ilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\X
   ilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-96,491
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_snd_mixer_0_wrapper.ngc] Fel 2
Done!

********************************************************************************
At Local date and time: Wed Oct 15 14:56:45 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_snd_mixer_0_wrapper.ngc implementation/system_snd_controller_1_wrapper.ngc implementation/system_snd_controller_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed Oct 15 14:56:51 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

ERROR:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is
   set to '2100@vm05.cs.lth.se'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc6slx16' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   INFO:Security:68a - user is dt09ma2, on host NEPTUNUS-2.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:9b - No 'XPS' feature version 2012.07 was available for part
   'xc6slx16'.
   ERROR:Security:12 - No 'xc6slx16' feature version 2012.07 was available
   (-96),
        so 'XPS_TDP' may not be used.

   License server machine is down or not responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       XPS
   Hostname:      130.235.16.153
   License path: 
   2100@vm05.cs.lth.se;H:/.Xilinx;C:\Xilinx\14.2\ISE_DS\EDK/data\*.lic;C:\Xilinx
   \14.2\ISE_DS\ISE/data\*.lic;C:\Xilinx\14.2\ISE_DS\ISE/coregen/core_licenses\X
   ilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\X
   ilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-96,491.  System Error: 2 ""
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".License server machine is down or not
   responding.
    See the system adminstrator about starting the license server system, or
    make sure you're referring to the right host (see LM_LICENSE_FILE).
   Feature:       xc6slx16
   Hostname:      130.235.16.153
   License path: 
   2100@vm05.cs.lth.se;H:/.Xilinx;C:\Xilinx\14.2\ISE_DS\EDK/data\*.lic;C:\Xilinx
   \14.2\ISE_DS\ISE/data\*.lic;C:\Xilinx\14.2\ISE_DS\ISE/coregen/core_licenses\X
   ilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\X
   ilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-96,491
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Fel 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.filters
Done writing Tab View settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Oct 15 15:00:11 2014
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_snd_mixer_0_wrapper.ngc implementation/system_snd_controller_1_wrapper.ngc implementation/system_snd_controller_0_wrapper.ngc implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_0_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_bram_cntlr_1_wrapper.ngc implementation/system_bram_cntlr_0_wrapper.ngc implementation/system_bram_block_0_wrapper.ngc implementation/system_axi_timer_0_wrapper.ngc implementation/system_axi_lite_slave_0_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_push_buttons_4bits_wrapper.ngc implementation/system_dip_switches_8bits_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Wed Oct 15 15:00:17 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

ERROR:EDK - INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is
   set to '2100@vm05.cs.lth.se'.
   INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
   INFO:Security:71 - If a license for part 'xc6slx16' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   INFO:Security:68a - user is dt09ma2, on host NEPTUNUS-2.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:9b - No 'XPS' feature version 2012.07 was available for part
   'xc6slx16'.
   ERROR:Security:12 - No 'xc6slx16' feature version 2012.07 was available
   (-15),
        so 'XPS_TDP' may not be used.

   Cannot connect to license server system.
    The license server manager (lmgrd) has not been started yet,
    the wrong port@host or license file is being used, or the
    port or hostname in the license file has been changed.
   Feature:       XPS
   Server name:   130.235.16.153
   License path: 
   2100@vm05.cs.lth.se;H:/.Xilinx;C:\Xilinx\14.2\ISE_DS\EDK/data\*.lic;C:\Xilinx
   \14.2\ISE_DS\ISE/data\*.lic;C:\Xilinx\14.2\ISE_DS\ISE/coregen/core_licenses\X
   ilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\X
   ilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-15,10.  System Error: 10061 "WinSock: Connection
   refused"
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".Cannot connect to license server system.
    The license server manager (lmgrd) has not been started yet,
    the wrong port@host or license file is being used, or the
    port or hostname in the license file has been changed.
   Feature:       xc6slx16
   Server name:   130.235.16.153
   License path: 
   2100@vm05.cs.lth.se;H:/.Xilinx;C:\Xilinx\14.2\ISE_DS\EDK/data\*.lic;C:\Xilinx
   \14.2\ISE_DS\ISE/data\*.lic;C:\Xilinx\14.2\ISE_DS\ISE/coregen/core_licenses\X
   ilinx.lic;C:\Xilinx\14.2\ISE_DS\ISE/coregen/core_licenses\XilinxFree.lic;C:\X
   ilinx\14.2\ISE_DS\EDK/data/core_licenses\Xilinx.lic;
   FLEXnet Licensing error:-15,10.  System Error: 10061 "WinSock: Connection
   refused"
   For further information, refer to the FLEXnet Licensing documentation,
   available at "www.acresso.com".
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Fel 2
Done!
Writing filter settings....
Done writing filter settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.filters
Done writing Tab View settings to:
	C:\temp\EDA385\env\base_system\Astroid_EDK\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Oct 15 15:09:41 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f400000-0x7f40ffff) snd_controller_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
  (0x7fc00000-0x7fc0ffff) snd_controller_1	axi4lite_0
  (0x7fc10000-0x7fc1ffff) snd_mixer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:snd_mixer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 28 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:snd_controller_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 40 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
ERROR:HDLCompiler:1728 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/snd_controller_v1_00_a/hdl/vhdl/snd_controller.vhd" Line 140: Type error near pcm_out ; current type pcm_t; expected type std_logic_vector
ERROR:HDLCompiler:854 - "C:/temp/EDA385/env/base_system/Astroid_EDK/pcores/snd_controller_v1_00_a/hdl/vhdl/snd_controller.vhd" Line 62: Unit <implementation> ignored due to previous errors.
ERROR:EDK:546 - Aborting XST flow execution!
INFO:EDK:2246 - Refer to
   C:\temp\EDA385\env\base_system\Astroid_EDK\synthesis\system_snd_controller_1_
   wrapper_xst.srp for details

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Fel 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.2/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Oct 15 15:11:20 2014
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f400000-0x7f40ffff) snd_controller_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
  (0x7fc00000-0x7fc0ffff) snd_controller_1	axi4lite_0
  (0x7fc10000-0x7fc1ffff) snd_mixer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:snd_mixer INSTANCE:snd_mixer_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:snd_controller_1 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 40 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:snd_controller_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 50 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 60 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 97 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:microblaze_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 113 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:debug_module_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 137 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 164 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_cntlr_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 173 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:bram_block_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 182 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_timer_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 189 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 200 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi_gpio_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:axi4lite_0 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line
229 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:rs232_uart_1 - C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs
line 237 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:push_buttons_4bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 252 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
INSTANCE:dip_switches_8bits -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 266 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_ilmb_wra
pper/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_dlmb_wra
pper/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 113 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/microblaze_0_wrapper/
system_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/clock_generator_0_wra
pper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\temp\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/axi4lite_0_wrapper/sy
stem_axi4lite_0_wrapper.ngc" ...
Loading design module "../system_axi4lite_0_wrapper_fifo_generator_v9_1.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 332.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
.... Copying flowfile C:/Xilinx/14.2/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/temp/EDA385/env/base_system/Astroid_EDK/implementation 

Using Flow File:
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc" ...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_push_buttons_4
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_switches_8
bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_uart_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sys_reset
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_generato
r_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lite_slave
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_1_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cntlr_0_w
rapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_module_0
_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_mixer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_controller
_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_timer_0_wr
apper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpio_0_wra
pper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_b
ram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_block_0_w
rapper.ngc"...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_i
lmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_d
lmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_wra
pper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lite_0_
   wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/env/base_system/Astroid_EDK/implementation/system_microblaze_0_w
rapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.538461538 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<5>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<5>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  59 sec
Total CPU time to NGDBUILD completion:   59 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 20 secs 
Total CPU  time at the beginning of Placer: 19 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c406e574) REAL time: 22 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c406e574) REAL time: 23 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bcf5c434) REAL time: 23 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ad416a31) REAL time: 29 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ad416a31) REAL time: 29 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:ad416a31) REAL time: 29 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:ad416a31) REAL time: 29 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ad416a31) REAL time: 29 secs 

Phase 9.8  Global Placement
.......................
.................................................................................................................
..............................................................................................................................................................................
.................................................................................................................................................................
..................................................................................
Phase 9.8  Global Placement (Checksum:625c2551) REAL time: 1 mins 31 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:625c2551) REAL time: 1 mins 31 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:7db292e7) REAL time: 1 mins 44 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:7db292e7) REAL time: 1 mins 44 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b7f1a9f1) REAL time: 1 mins 45 secs 

Total REAL time to Placer completion: 1 mins 45 secs 
Total CPU  time to Placer completion: 1 mins 43 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 5,621 out of  18,224   30
    Number used as Flip Flops:               5,617
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,511 out of   9,112   71
    Number used as logic:                    5,587 out of   9,112   61
      Number using O6 output only:           3,642
      Number using O5 output only:             427
      Number using O5 and O6:                1,518
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    102
      Number with same-slice register load:     63
      Number with same-slice carry load:        39
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,232 out of   2,278   97
  Nummber of MUXCYs used:                    1,932 out of   4,556   42
  Number of LUT Flip Flop pairs used:        7,613
    Number with an unused Flip Flop:         2,622 out of   7,613   34
    Number with an unused LUT:               1,102 out of   7,613   14
    Number of fully used LUT-FF pairs:       3,889 out of   7,613   51
    Number of unique control sets:             277
    Number of slice register sites lost
      to control set restrictions:             973 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  11 out of     248    4
    Number used as OLOGIC2s:                    11
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.74

Peak Memory Usage:  584 MB
Total REAL time to MAP completion:  1 mins 51 secs 
Total CPU time to MAP completion:   1 mins 49 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 5,621 out of  18,224   30
    Number used as Flip Flops:               5,617
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,511 out of   9,112   71
    Number used as logic:                    5,587 out of   9,112   61
      Number using O6 output only:           3,642
      Number using O5 output only:             427
      Number using O5 and O6:                1,518
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    102
      Number with same-slice register load:     63
      Number with same-slice carry load:        39
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,232 out of   2,278   97
  Nummber of MUXCYs used:                    1,932 out of   4,556   42
  Number of LUT Flip Flop pairs used:        7,613
    Number with an unused Flip Flop:         2,622 out of   7,613   34
    Number with an unused LUT:               1,102 out of   7,613   14
    Number of fully used LUT-FF pairs:       3,889 out of   7,613   51
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  11 out of     248    4
    Number used as OLOGIC2s:                    11
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 44400 unrouted;      REAL time: 12 secs 

Phase  2  : 33383 unrouted;      REAL time: 13 secs 

Phase  3  : 15335 unrouted;      REAL time: 25 secs 

Phase  4  : 15337 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 27 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 50 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 52 secs 
Total REAL time to Router completion: 52 secs 
Total CPU time to Router completion: 52 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   | 1270 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  641 |  0.521     |  1.367      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   60 |  0.058     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  3.591     |  4.686      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  2.548     |  7.072      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.036ns|     9.964ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.283ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.037ns|     6.462ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.249ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.53846 |             |            |            |        |            
  154 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     6.088ns|     3.912ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     1.123ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     6.741ns|     3.259ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.872ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.629ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     3.844ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.976ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.716ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.964ns|            0|            0|            3|       497662|
| TS_clock_generator_0_clock_gen|      6.500ns|      6.462ns|          N/A|            0|            0|       175886|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.964ns|          N/A|            0|            0|       321776|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 55 secs 
Total CPU time to PAR completion: 54 secs 

Peak Memory Usage:  524 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 497761 paths, 0 nets, and 33945 connections

Design statistics:
   Minimum period:   9.964ns (Maximum frequency: 100.361MHz)
   Maximum path delay from/to any node:   3.259ns


Analysis completed Wed Oct 15 15:21:27 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Wed Oct 15 15:21:35 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Oct 15 15:21:58 2014
 xsdk.exe -hwspec C:\temp\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Oct 17 08:36:51 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.2 - psf2Edward EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...


WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.2 - xdsgen EDK_P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Generated Block Diagram.
Rasterizing snd_mixer_0.jpg.....
Rasterizing snd_controller_1.jpg.....
Rasterizing snd_controller_0.jpg.....
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module_0.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing bram_cntlr_1.jpg.....
Rasterizing bram_cntlr_0.jpg.....
Rasterizing bram_block_0.jpg.....
Rasterizing axi_timer_0.jpg.....
Rasterizing axi_lite_slave_0.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing Push_Buttons_4Bits.jpg.....
Rasterizing DIP_Switches_8Bits.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.2 - platgen Xilinx EDK 14.2 Build EDK_P.28xd
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc6slx16csg324-3 -lang vhdl -intstyle default -lp
C:/Xilinx/BSP/Nexys3_AXI_BSB_Support/lib/ -msg __xps/ise/xmsgprops.lst
system.mhs 

Parse C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 196 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 336 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 80 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_1:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   bram_cntlr_0:BRAM_Clk_A. Clock DRCs will not be performed on this core and
   cores connected to it. 
INFO:EDK:3716 - IPNAME: axi_lite_slave, INSTANCE: axi_lite_slave_0 - Tools are
   updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00007fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00007fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x00008000-0x0000bfff) bram_cntlr_0	microblaze_0_dlmb
  (0x00008000-0x0000bfff) bram_cntlr_1	microblaze_0_ilmb
  (0x40000000-0x4000ffff) Push_Buttons_4Bits	axi4lite_0
  (0x40040000-0x4004ffff) DIP_Switches_8Bits	axi4lite_0
  (0x40080000-0x4008ffff) axi_gpio_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x41400000-0x4140ffff) debug_module_0	axi4lite_0
  (0x41c00000-0x41c0ffff) axi_timer_0	axi4lite_0
  (0x7f400000-0x7f40ffff) snd_controller_0	axi4lite_0
  (0x7f800000-0x7f80ffff) axi_lite_slave_0	axi4lite_0
  (0x7fc00000-0x7fc0ffff) snd_controller_1	axi4lite_0
  (0x7fc10000-0x7fc1ffff) snd_mixer_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x8000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:bram_block_0 - tool is overriding
   PARAMETER C_MEMSIZE value to 0x4000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 77 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 10 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: Peripheral_Reset, CONNECTOR:
   proc_sys_reset_0_Peripheral_Reset - floating connection -
   C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 69 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 334 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 399 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_40_a\d
   ata\microblaze_v2_1_0.mpd line 400 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_1 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:bram_cntlr_0 - tcl is
   overriding PARAMETER C_MASK value to 0x40008000 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_a\data\lmb_bram_if_cntlr_v2_1_0.mpd line 91 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.2\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 148 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses AXI4-Lite protocol and has a W or R channel 
WARNING:EDK -  register slice configured as "Fully-registered" 
WARNING:EDK -  (C_S/M_AXI_W/R_REGISTER = 1). AXI4-Lite data transfers generally 
WARNING:EDK -  cannot take advantage of fully-registered performance. To reduce 
WARNING:EDK -  resources, use "Light-weight" reg-slices on all channels of 
WARNING:EDK -  AXI4-Lite slots (C_S/M_AXI_*_REGISTER = 7).

WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi4lite_0: One or more SI 
WARNING:EDK -  or MI slots uses register slices configured as 
WARNING:EDK -  "Fully-registered" on their AW, AR or B channels 
WARNING:EDK -  (C_S/M_AXI_AW/AR/B_REGISTER = 1). These control channels 
WARNING:EDK -  generally cannot take advantage of fully-registered performance. 
WARNING:EDK -  To reduce resources, use "Light-weight" reg-slices on AW, AR or 
WARNING:EDK -  B channels (C_S/M_AXI_AW/AR/B_REGISTER = 7).


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:snd_mixer INSTANCE:snd_mixer_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 28 - Copying
cache implementation netlist
IPNAME:snd_controller INSTANCE:snd_controller_1 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 40 - Copying
cache implementation netlist
IPNAME:snd_controller INSTANCE:snd_controller_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 50 - Copying
cache implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 60 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 74 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 81 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 90 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 - Copying
cache implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 113 - Copying
cache implementation netlist
IPNAME:mdm INSTANCE:debug_module_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 137 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_1 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 164 - Copying
cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:bram_cntlr_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 173 - Copying
cache implementation netlist
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 - Copying
cache implementation netlist
IPNAME:axi_timer INSTANCE:axi_timer_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 189 - Copying
cache implementation netlist
IPNAME:axi_lite_slave INSTANCE:axi_lite_slave_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 200 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 219 - Copying
cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 229 - Copying
cache implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 237 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:push_buttons_4bits -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 252 - Copying
cache implementation netlist
IPNAME:axi_gpio INSTANCE:dip_switches_8bits -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 266 - Copying
cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 106 -
elaborating IP
IPNAME:bram_block INSTANCE:bram_block_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 182 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:clock_generator_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running
XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\system.mhs line 149 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc6slx16csg324-3 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/clock_generato
r_0_wrapper/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  3 sec
Total CPU time to NGCBUILD completion:   2 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 23.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
Release 14.2 - Xflow P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc6slx16csg324-3 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Using Flow File:
C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc6slx16csg324-3 -nt timestamp -bm system.bmm
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc"
-uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.2 - ngdbuild P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>

Command Line: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc6slx16csg324-3 -nt timestamp -bm system.bmm
C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc -uc
system.ucf system.ngd

Reading NGO file
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system.ngc"
...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_push_bu
ttons_4bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_dip_swi
tches_8bits_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_rs232_u
art_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_proc_sy
s_reset_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_clock_g
enerator_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_ilmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_dlmb_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lit
e_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_lit
e_slave_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_i_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cn
tlr_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_d_bram_ctrl_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_cn
tlr_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_debug_m
odule_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_mix
er_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_con
troller_1_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_snd_con
troller_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_tim
er_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi_gpi
o_0_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_bram_block_wrapper.ngc"...
Loading design module
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_bram_bl
ock_0_wrapper.ngc"...
Applying constraints in
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_ilmb_wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_dlmb_wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4lit
e_0_wrapper.ncf" to module "axi4lite_0"...
WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_async_clock_conv_FFDEST',
   does not directly or indirectly drive any flip-flops, latches and/or RAMs and
   is not actively used by any referencing constraint.

Checking Constraint Associations...
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_???"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4
   lite_0_wrapper.ncf(6)]'
INFO:NgdBuild:981 - Could not find any associations for the following
   constraint:
       '<INST
   "axi4lite_0/*_converter_bank/*clock_conv_inst/*asyncfifo_*/*mem/*dout_i_????"
   TNM = "axi4lite_0_async_clock_conv_FFDEST";>
   [C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_axi4
   lite_0_wrapper.ncf(7)]'
Applying constraints in
"C:/temp/EDA385/EDA385/env/base_system/Astroid_EDK/implementation/system_microbl
aze_0_wrapper.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/s_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/s_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/mi_converter_bank\/gen_conv_sl
   ot[5].clock_conv_inst\/m_axi_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/m_axi_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLKFX: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX =
   PERIOD "clock_generator_0_clock_generator_0_SIG_DCM0_CLKFX" TS_sys_clk_pin *
   1.538461538 HIGH 50>

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into DCM_SP instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST. The following new TNM
   groups and period specifications were generated at the DCM_SP output(s): 
   CLK0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_DCM0_CLK0 = PERIOD
   "clock_generator_0_clock_generator_0_SIG_DCM0_CLK0" TS_sys_clk_pin HIGH 50>

Done...

Processing BMM file "system.bmm" ...

INFO:NgdBuild:1222 - Setting CLKIN_PERIOD attribute associated with DCM instance
   clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST to 10.000000 ns based on
   the period specification (<TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin
   100000 kHz;> [system.ucf(76)]).
Checking expanded design ...
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_ruser<5>' has no
   driver
WARNING:NgdBuild:452 - logical net 'axi4lite_0/axi4lite_0/mf_mc_buser<5>' has no
   driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:  11

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  0 sec
Total CPU time to NGDBUILD completion:  1 min  0 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.2 - Map P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "6slx16csg324-3".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 25 secs 
Total CPU  time at the beginning of Placer: 21 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c406e574) REAL time: 27 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c406e574) REAL time: 28 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:bcf5c434) REAL time: 28 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:ad416a31) REAL time: 34 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:ad416a31) REAL time: 34 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:ad416a31) REAL time: 34 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:ad416a31) REAL time: 34 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:ad416a31) REAL time: 35 secs 

Phase 9.8  Global Placement
.......................
.................................................................................................................
..............................................................................................................................................................................
.................................................................................................................................................................
..................................................................................
Phase 9.8  Global Placement (Checksum:625c2551) REAL time: 1 mins 42 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:625c2551) REAL time: 1 mins 42 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:7db292e7) REAL time: 1 mins 56 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:7db292e7) REAL time: 1 mins 56 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:b7f1a9f1) REAL time: 1 mins 57 secs 

Total REAL time to Placer completion: 1 mins 57 secs 
Total CPU  time to Placer completion: 1 mins 51 secs 
Running post-placement packing...
Writing output files...
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 

Design Summary:
Number of errors:      0
Number of warnings:   20
Slice Logic Utilization:
  Number of Slice Registers:                 5,621 out of  18,224   30
    Number used as Flip Flops:               5,617
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,511 out of   9,112   71
    Number used as logic:                    5,587 out of   9,112   61
      Number using O6 output only:           3,642
      Number using O5 output only:             427
      Number using O5 and O6:                1,518
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    102
      Number with same-slice register load:     63
      Number with same-slice carry load:        39
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,232 out of   2,278   97
  Nummber of MUXCYs used:                    1,932 out of   4,556   42
  Number of LUT Flip Flop pairs used:        7,613
    Number with an unused Flip Flop:         2,622 out of   7,613   34
    Number with an unused LUT:               1,102 out of   7,613   14
    Number of fully used LUT-FF pairs:       3,889 out of   7,613   51
    Number of unique control sets:             277
    Number of slice register sites lost
      to control set restrictions:             973 out of  18,224    5

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  11 out of     248    4
    Number used as OLOGIC2s:                    11
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0

Average Fanout of Non-Clock Nets:                3.74

Peak Memory Usage:  577 MB
Total REAL time to MAP completion:  2 mins 4 secs 
Total CPU time to MAP completion:   1 mins 57 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - par P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.2/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.22 2012-07-09".



Device Utilization Summary:

Slice Logic Utilization:
  Number of Slice Registers:                 5,621 out of  18,224   30
    Number used as Flip Flops:               5,617
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                4
  Number of Slice LUTs:                      6,511 out of   9,112   71
    Number used as logic:                    5,587 out of   9,112   61
      Number using O6 output only:           3,642
      Number using O5 output only:             427
      Number using O5 and O6:                1,518
      Number used as ROM:                        0
    Number used as Memory:                     822 out of   2,176   37
      Number used as Dual Port RAM:            118
        Number using O6 output only:             6
        Number using O5 output only:             4
        Number using O5 and O6:                108
      Number used as Single Port RAM:            0
      Number used as Shift Register:           704
        Number using O6 output only:           631
        Number using O5 output only:             1
        Number using O5 and O6:                 72
    Number used exclusively as route-thrus:    102
      Number with same-slice register load:     63
      Number with same-slice carry load:        39
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,232 out of   2,278   97
  Nummber of MUXCYs used:                    1,932 out of   4,556   42
  Number of LUT Flip Flop pairs used:        7,613
    Number with an unused Flip Flop:         2,622 out of   7,613   34
    Number with an unused LUT:               1,102 out of   7,613   14
    Number of fully used LUT-FF pairs:       3,889 out of   7,613   51
    Number of slice register sites lost
      to control set restrictions:               0 out of  18,224    0

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        34 out of     232   14
    Number of LOCed IOBs:                       34 out of      34  100
    IOB Flip Flops:                             13

Specific Feature Utilization:
  Number of RAMB16BWERs:                        30 out of      32   93
  Number of RAMB8BWERs:                          0 out of      64    0
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       3 out of      16   18
    Number used as BUFGs:                        3
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     1 out of       4   25
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   2 out of     248    1
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     248    0
  Number of OLOGIC2/OSERDES2s:                  11 out of     248    4
    Number used as OLOGIC2s:                    11
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25
  Number of BUFHs:                               0 out of     128    0
  Number of BUFPLLs:                             0 out of       8    0
  Number of BUFPLL_MCBs:                         0 out of       4    0
  Number of DSP48A1s:                            8 out of      32   25
  Number of ICAPs:                               0 out of       1    0
  Number of MCBs:                                0 out of       2    0
  Number of PCILOGICSEs:                         0 out of       2    0
  Number of PLL_ADVs:                            0 out of       2    0
  Number of PMVs:                                0 out of       1    0
  Number of STARTUPs:                            0 out of       1    0
  Number of SUSPEND_SYNCs:                       0 out of       1    0


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 10 secs 
Finished initial Timing Analysis.  REAL time: 10 secs 

WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<30> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<0> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal axi4lite_0_M_WSTRB<10> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal bram_cntlr_0_BRAM_PORT_BRAM_Addr<31> has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen_async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full
   _lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O has no load.  PAR will not attempt to route this
   signal.
Starting Router


Phase  1  : 44400 unrouted;      REAL time: 12 secs 

Phase  2  : 33383 unrouted;      REAL time: 13 secs 

Phase  3  : 15335 unrouted;      REAL time: 26 secs 

Phase  4  : 15337 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 28 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 53 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 55 secs 
Total REAL time to Router completion: 55 secs 
Total CPU time to Router completion: 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|bram_cntlr_0_BRAM_PO |              |      |      |            |             |
|         RT_BRAM_Clk |  BUFGMUX_X2Y3| No   | 1270 |  0.548     |  1.395      |
+---------------------+--------------+------+------+------------+-------------+
|clock_generator_0_CL |              |      |      |            |             |
|               KOUT1 |  BUFGMUX_X2Y2| No   |  641 |  0.521     |  1.367      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|        UG_0_Dbg_Clk | BUFGMUX_X3Y13| No   |   60 |  0.058     |  0.910      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module_0_MBDEB |              |      |      |            |             |
|     UG_0_Dbg_Update |         Local|      |   20 |  3.591     |  4.686      |
+---------------------+--------------+------+------+------------+-------------+
|          GCLK_IBUFG |         Local|      |    4 |  2.548     |  7.072      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.036ns|     9.964ns|       0|           0
  G_DCM0_CLK0 = PERIOD TIMEGRP         "clo | HOLD        |     0.283ns|            |       0|           0
  ck_generator_0_clock_generator_0_SIG_DCM0 |             |            |            |        |            
  _CLK0" TS_sys_clk_pin         HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.037ns|     6.462ns|       0|           0
  G_DCM0_CLKFX = PERIOD TIMEGRP         "cl | HOLD        |     0.249ns|            |       0|           0
  ock_generator_0_clock_generator_0_SIG_DCM |             |            |            |        |            
  0_CLKFX" TS_sys_clk_pin *         1.53846 |             |            |            |        |            
  154 HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP       |     6.088ns|     3.912ns|       0|           0
  pin" 100 MHz HIGH 50| HOLD        |     1.123ns|            |       0|           0
                                            | MINLOWPULSE |     4.660ns|     5.340ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_axi4lite_0_async_clock_conv = MAXDELAY | SETUP       |     6.741ns|     3.259ns|       0|           0
   FROM TIMEGRP "RAMS" TO TIMEGRP         " | HOLD        |     0.872ns|            |       0|           0
  axi4lite_0_async_clock_conv_FFDEST" 10 ns |             |            |            |        |            
   DATAPATHONLY                             |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_Reset_path" TIG | SETUP       |         N/A|     2.629ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     3.844ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.976ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.716ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      5.340ns|      9.964ns|            0|            0|            3|       497662|
| TS_clock_generator_0_clock_gen|      6.500ns|      6.462ns|          N/A|            0|            0|       175886|            0|
| erator_0_SIG_DCM0_CLKFX       |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.964ns|          N/A|            0|            0|       321776|            0|
| erator_0_SIG_DCM0_CLK0        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 20 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 
Total CPU time to PAR completion: 58 secs 

Peak Memory Usage:  523 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 22
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.2 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc6slx16,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 497761 paths, 0 nets, and 33945 connections

Design statistics:
   Minimum period:   9.964ns (Maximum frequency: 100.361MHz)
   Maximum path delay from/to any node:   3.259ns


Analysis completed Fri Oct 17 08:42:26 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 12 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.2/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.2 - Bitgen P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.2/ISE_DS/EDK/spartan6/data/spartan6.acd> with local file
<C:/Xilinx/14.2/ISE_DS/ISE/spartan6/data/spartan6.acd>
Loading device for application Rf_Device from file '6slx16.nph' in environment
C:\Xilinx\14.2\ISE_DS\ISE\;C:\Xilinx\14.2\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc6slx16, package csg324, speed -3
Opened constraints file system.pcf.

Fri Oct 17 08:42:34 2014

Running DRC.
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST>. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> and
DESKEW(5). 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
no EXTERN driver in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
non-EXTERN block <BUFG> in CLKFB path. 
Now executing Pdr_LogDcm_DeskewExtern::DoCheck for
block<clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST> found
NO extern 
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.g
   rdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<30>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<0>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <axi4lite_0_M_WSTRB<10>> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <bram_cntlr_0_BRAM_PORT_BRAM_Addr<31>>
   is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[5].clock_conv_inst/gen
   _async_readwrite.asyncfifo_rw/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.
   gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   clock_generator_0/clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST, consult
   the device Data Sheet.
DRC detected 0 errors and 20 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to
'2100@vm05.cs.lth.se'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
INFO:Security:54 - 'xc6slx16' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Fri Oct 17 08:42:59 2014
 xsdk.exe -hwspec C:\temp\EDA385\EDA385\env\base_system\Astroid_EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.2 Build EDK_P.28xd
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
