|TopDE
ADC_CS_N <> <UNC>
ADC_DIN <= <GND>
ADC_DOUT => ~NO_FANOUT~
ADC_SCLK <= <GND>
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK <> AudioCODEC_Interface:Audio0.AUD_ADCLRCK
AUD_BCLK <> AudioCODEC_Interface:Audio0.AUD_BCLK
AUD_BCLK <> Sintetizador_Interface:Sintetizador0.AUD_BCLK
AUD_DACDAT <= AudioCODEC_Interface:Audio0.oAUD_DACDAT
AUD_DACLRCK <> AudioCODEC_Interface:Audio0.AUD_DACLRCK
AUD_DACLRCK <> Sintetizador_Interface:Sintetizador0.AUD_DACLRCK
AUD_XCK <= AudioCODEC_Interface:Audio0.oAUD_XCK
CLOCK2_50 => CLOCK2_50.IN1
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN1
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_ADDR[12] <= <GND>
DRAM_BA[0] <= <GND>
DRAM_BA[1] <= <GND>
DRAM_CAS_N <= <GND>
DRAM_CKE <= <GND>
DRAM_CLK <= <GND>
DRAM_CS_N <= <GND>
DRAM_DQ[0] <> <UNC>
DRAM_DQ[1] <> <UNC>
DRAM_DQ[2] <> <UNC>
DRAM_DQ[3] <> <UNC>
DRAM_DQ[4] <> <UNC>
DRAM_DQ[5] <> <UNC>
DRAM_DQ[6] <> <UNC>
DRAM_DQ[7] <> <UNC>
DRAM_DQ[8] <> <UNC>
DRAM_DQ[9] <> <UNC>
DRAM_DQ[10] <> <UNC>
DRAM_DQ[11] <> <UNC>
DRAM_DQ[12] <> <UNC>
DRAM_DQ[13] <> <UNC>
DRAM_DQ[14] <> <UNC>
DRAM_DQ[15] <> <UNC>
DRAM_LDQM <= <GND>
DRAM_RAS_N <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <GND>
FAN_CTRL <= <GND>
FPGA_I2C_SCLK <= AudioCODEC_Interface:Audio0.oI2C_SCLK
FPGA_I2C_SDAT <> AudioCODEC_Interface:Audio0.I2C_SDAT
GPIO_0[0] <> <UNC>
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> <UNC>
HEX0[0] <= Display7_Interface:Display70.HEX0_D
HEX0[1] <= Display7_Interface:Display70.HEX0_D
HEX0[2] <= Display7_Interface:Display70.HEX0_D
HEX0[3] <= Display7_Interface:Display70.HEX0_D
HEX0[4] <= Display7_Interface:Display70.HEX0_D
HEX0[5] <= Display7_Interface:Display70.HEX0_D
HEX0[6] <= Display7_Interface:Display70.HEX0_D
HEX1[0] <= Display7_Interface:Display70.HEX1_D
HEX1[1] <= Display7_Interface:Display70.HEX1_D
HEX1[2] <= Display7_Interface:Display70.HEX1_D
HEX1[3] <= Display7_Interface:Display70.HEX1_D
HEX1[4] <= Display7_Interface:Display70.HEX1_D
HEX1[5] <= Display7_Interface:Display70.HEX1_D
HEX1[6] <= Display7_Interface:Display70.HEX1_D
HEX2[0] <= Display7_Interface:Display70.HEX2_D
HEX2[1] <= Display7_Interface:Display70.HEX2_D
HEX2[2] <= Display7_Interface:Display70.HEX2_D
HEX2[3] <= Display7_Interface:Display70.HEX2_D
HEX2[4] <= Display7_Interface:Display70.HEX2_D
HEX2[5] <= Display7_Interface:Display70.HEX2_D
HEX2[6] <= Display7_Interface:Display70.HEX2_D
HEX3[0] <= Display7_Interface:Display70.HEX3_D
HEX3[1] <= Display7_Interface:Display70.HEX3_D
HEX3[2] <= Display7_Interface:Display70.HEX3_D
HEX3[3] <= Display7_Interface:Display70.HEX3_D
HEX3[4] <= Display7_Interface:Display70.HEX3_D
HEX3[5] <= Display7_Interface:Display70.HEX3_D
HEX3[6] <= Display7_Interface:Display70.HEX3_D
HEX4[0] <= Display7_Interface:Display70.HEX4_D
HEX4[1] <= Display7_Interface:Display70.HEX4_D
HEX4[2] <= Display7_Interface:Display70.HEX4_D
HEX4[3] <= Display7_Interface:Display70.HEX4_D
HEX4[4] <= Display7_Interface:Display70.HEX4_D
HEX4[5] <= Display7_Interface:Display70.HEX4_D
HEX4[6] <= Display7_Interface:Display70.HEX4_D
HEX5[0] <= Display7_Interface:Display70.HEX5_D
HEX5[1] <= Display7_Interface:Display70.HEX5_D
HEX5[2] <= Display7_Interface:Display70.HEX5_D
HEX5[3] <= Display7_Interface:Display70.HEX5_D
HEX5[4] <= Display7_Interface:Display70.HEX5_D
HEX5[5] <= Display7_Interface:Display70.HEX5_D
HEX5[6] <= Display7_Interface:Display70.HEX5_D
IRDA_RXD => IRDA_RXD.IN2
IRDA_TXD <= IrDA_Interface:IrDA0.oIRDA_TXD
KEY[0] => KEY[0].IN2
KEY[1] => KEY[1].IN2
KEY[2] => KEY[2].IN2
KEY[3] => KEY[3].IN2
LEDR[0] <= CLK.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= CLOCK_Interface:CLOCK0.CLKSelectFast
LEDR[2] <= CLOCK_Interface:CLOCK0.CLKSelectAuto
LEDR[3] <= <GND>
LEDR[4] <= CPU:CPU0.wControlState
LEDR[5] <= CPU:CPU0.wControlState
LEDR[6] <= CPU:CPU0.wControlState
LEDR[7] <= CPU:CPU0.wControlState
LEDR[8] <= CPU:CPU0.wControlState
LEDR[9] <= CPU:CPU0.wControlState
PS2_CLK <> TecladoPS2_Interface:TecladoPS20.PS2_KBCLK
PS2_CLK <> MousePS2_Interface:Mouse0.PS2_KBCLK
PS2_CLK2 <> <UNC>
PS2_DAT <> TecladoPS2_Interface:TecladoPS20.PS2_KBDAT
PS2_DAT <> MousePS2_Interface:Mouse0.PS2_KBDAT
PS2_DAT2 <> <UNC>
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => PCinicial[22].IN1
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[7] => wVGAReadIn.OUTPUTSELECT
SW[8] => Equal0.IN1
SW[8] => Equal1.IN1
SW[8] => Equal2.IN0
SW[8] => Equal3.IN1
SW[9] => SW[9].IN1
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N <= AudioCODEC_Interface:Audio0.oTD1_RESET_N
TD_VS => ~NO_FANOUT~
VGA_B[0] <= VGA_Interface:VGA0.oVGA_B
VGA_B[1] <= VGA_Interface:VGA0.oVGA_B
VGA_B[2] <= VGA_Interface:VGA0.oVGA_B
VGA_B[3] <= VGA_Interface:VGA0.oVGA_B
VGA_B[4] <= VGA_Interface:VGA0.oVGA_B
VGA_B[5] <= VGA_Interface:VGA0.oVGA_B
VGA_B[6] <= VGA_Interface:VGA0.oVGA_B
VGA_B[7] <= VGA_Interface:VGA0.oVGA_B
VGA_BLANK_N <= VGA_Interface:VGA0.oVGA_BLANK_N
VGA_CLK <= VGA_Interface:VGA0.oVGA_CLK
VGA_G[0] <= VGA_Interface:VGA0.oVGA_G
VGA_G[1] <= VGA_Interface:VGA0.oVGA_G
VGA_G[2] <= VGA_Interface:VGA0.oVGA_G
VGA_G[3] <= VGA_Interface:VGA0.oVGA_G
VGA_G[4] <= VGA_Interface:VGA0.oVGA_G
VGA_G[5] <= VGA_Interface:VGA0.oVGA_G
VGA_G[6] <= VGA_Interface:VGA0.oVGA_G
VGA_G[7] <= VGA_Interface:VGA0.oVGA_G
VGA_HS <= VGA_Interface:VGA0.oVGA_HS
VGA_R[0] <= VGA_Interface:VGA0.oVGA_R
VGA_R[1] <= VGA_Interface:VGA0.oVGA_R
VGA_R[2] <= VGA_Interface:VGA0.oVGA_R
VGA_R[3] <= VGA_Interface:VGA0.oVGA_R
VGA_R[4] <= VGA_Interface:VGA0.oVGA_R
VGA_R[5] <= VGA_Interface:VGA0.oVGA_R
VGA_R[6] <= VGA_Interface:VGA0.oVGA_R
VGA_R[7] <= VGA_Interface:VGA0.oVGA_R
VGA_SYNC_N <= VGA_Interface:VGA0.oVGA_SYNC_N
VGA_VS <= VGA_Interface:VGA0.oVGA_VS


|TopDE|CLOCK_Interface:CLOCK0
iCLK_50 => iCLK_50.IN1
oCLK_50 <= oCLK_50.DB_MAX_OUTPUT_PORT_TYPE
oCLK_25 <= PLL_Main:PLL1.outclk_0
oCLK_100 <= PLL_Main:PLL1.outclk_1
oCLK_150 <= PLL_Main:PLL1.outclk_2
oCLK_200 <= PLL_Main:PLL1.outclk_3
oCLK_27 <= PLL_Main:PLL1.outclk_5
oCLK_18 <= PLL_Main:PLL1.outclk_4
CLK <= CLK.DB_MAX_OUTPUT_PORT_TYPE
Reset <= Reset.DB_MAX_OUTPUT_PORT_TYPE
CLKSelectFast <= CLKSelectFast~reg0.DB_MAX_OUTPUT_PORT_TYPE
CLKSelectAuto <= CLKSelectAuto~reg0.DB_MAX_OUTPUT_PORT_TYPE
iKEY[0] => Reset.IN1
iKEY[1] => CLKSelectFast~reg0.CLK
iKEY[2] => CLKSelectAuto~reg0.CLK
iKEY[3] => CLKManual.CLK
fdiv[0] => Add1.IN16
fdiv[1] => Add1.IN15
fdiv[2] => Add1.IN14
fdiv[3] => Add1.IN13
fdiv[4] => Add1.IN12
fdiv[5] => Add1.IN11
fdiv[6] => Add1.IN10
fdiv[7] => Add1.IN9
Timer => Timer.IN1
iBreak => always3.IN1


|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= PLL_Main_0002:pll_main_inst.outclk_0
outclk_1 <= PLL_Main_0002:pll_main_inst.outclk_1
outclk_2 <= PLL_Main_0002:pll_main_inst.outclk_2
outclk_3 <= PLL_Main_0002:pll_main_inst.outclk_3
outclk_4 <= PLL_Main_0002:pll_main_inst.outclk_4
outclk_5 <= PLL_Main_0002:pll_main_inst.outclk_5
locked <= PLL_Main_0002:pll_main_inst.locked


|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
outclk_3 <= altera_pll:altera_pll_i.outclk
outclk_4 <= altera_pll:altera_pll_i.outclk
outclk_5 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|TopDE|CLOCK_Interface:CLOCK0|PLL_Main:PLL1|PLL_Main_0002:pll_main_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk => general[3].gpll.I_REFCLK
refclk => general[4].gpll.I_REFCLK
refclk => general[5].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
rst => general[3].gpll.I_RST
rst => general[4].gpll.I_RST
rst => general[5].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
outclk[3] <= general[3].gpll.O_OUTCLK
outclk[4] <= general[4].gpll.O_OUTCLK
outclk[5] <= general[5].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
cascade_out[3] <= <GND>
cascade_out[4] <= <GND>
cascade_out[5] <= <GND>
zdbfbclk <> <GND>


|TopDE|CLOCK_Interface:CLOCK0|mono:Timer10
clock50 => contador[0].CLK
clock50 => contador[1].CLK
clock50 => contador[2].CLK
clock50 => contador[3].CLK
clock50 => contador[4].CLK
clock50 => contador[5].CLK
clock50 => contador[6].CLK
clock50 => contador[7].CLK
clock50 => contador[8].CLK
clock50 => contador[9].CLK
clock50 => contador[10].CLK
clock50 => contador[11].CLK
clock50 => contador[12].CLK
clock50 => contador[13].CLK
clock50 => contador[14].CLK
clock50 => contador[15].CLK
clock50 => contador[16].CLK
clock50 => contador[17].CLK
clock50 => contador[18].CLK
clock50 => contador[19].CLK
clock50 => contador[20].CLK
clock50 => contador[21].CLK
clock50 => contador[22].CLK
clock50 => contador[23].CLK
clock50 => contador[24].CLK
clock50 => contador[25].CLK
clock50 => contador[26].CLK
clock50 => contador[27].CLK
clock50 => contador[28].CLK
clock50 => contador[29].CLK
clock50 => contador[30].CLK
clock50 => contador[31].CLK
clock50 => stop~reg0.CLK
enable => stop.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
enable => contador.OUTPUTSELECT
stop <= stop~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst => stop.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT
rst => contador.OUTPUTSELECT


|TopDE|CPU:CPU0
iCLK => ~NO_FANOUT~
iCLK50 => ~NO_FANOUT~
iRST => ~NO_FANOUT~
iInitialPC[0] => ~NO_FANOUT~
iInitialPC[1] => ~NO_FANOUT~
iInitialPC[2] => ~NO_FANOUT~
iInitialPC[3] => ~NO_FANOUT~
iInitialPC[4] => ~NO_FANOUT~
iInitialPC[5] => ~NO_FANOUT~
iInitialPC[6] => ~NO_FANOUT~
iInitialPC[7] => ~NO_FANOUT~
iInitialPC[8] => ~NO_FANOUT~
iInitialPC[9] => ~NO_FANOUT~
iInitialPC[10] => ~NO_FANOUT~
iInitialPC[11] => ~NO_FANOUT~
iInitialPC[12] => ~NO_FANOUT~
iInitialPC[13] => ~NO_FANOUT~
iInitialPC[14] => ~NO_FANOUT~
iInitialPC[15] => ~NO_FANOUT~
iInitialPC[16] => ~NO_FANOUT~
iInitialPC[17] => ~NO_FANOUT~
iInitialPC[18] => ~NO_FANOUT~
iInitialPC[19] => ~NO_FANOUT~
iInitialPC[20] => ~NO_FANOUT~
iInitialPC[21] => ~NO_FANOUT~
iInitialPC[22] => ~NO_FANOUT~
iInitialPC[23] => ~NO_FANOUT~
iInitialPC[24] => ~NO_FANOUT~
iInitialPC[25] => ~NO_FANOUT~
iInitialPC[26] => ~NO_FANOUT~
iInitialPC[27] => ~NO_FANOUT~
iInitialPC[28] => ~NO_FANOUT~
iInitialPC[29] => ~NO_FANOUT~
iInitialPC[30] => ~NO_FANOUT~
iInitialPC[31] => ~NO_FANOUT~
wRegDisp[0] <= <GND>
wRegDisp[1] <= <GND>
wRegDisp[2] <= <GND>
wRegDisp[3] <= <GND>
wRegDisp[4] <= <GND>
wRegDisp[5] <= <GND>
wRegDisp[6] <= <GND>
wRegDisp[7] <= <GND>
wRegDisp[8] <= <GND>
wRegDisp[9] <= <GND>
wRegDisp[10] <= <GND>
wRegDisp[11] <= <GND>
wRegDisp[12] <= <GND>
wRegDisp[13] <= <GND>
wRegDisp[14] <= <GND>
wRegDisp[15] <= <GND>
wRegDisp[16] <= <GND>
wRegDisp[17] <= <GND>
wRegDisp[18] <= <GND>
wRegDisp[19] <= <GND>
wRegDisp[20] <= <GND>
wRegDisp[21] <= <GND>
wRegDisp[22] <= <GND>
wRegDisp[23] <= <GND>
wRegDisp[24] <= <GND>
wRegDisp[25] <= <GND>
wRegDisp[26] <= <GND>
wRegDisp[27] <= <GND>
wRegDisp[28] <= <GND>
wRegDisp[29] <= <GND>
wRegDisp[30] <= <GND>
wRegDisp[31] <= <GND>
wRegDispCOP0[0] <= <GND>
wRegDispCOP0[1] <= <GND>
wRegDispCOP0[2] <= <GND>
wRegDispCOP0[3] <= <GND>
wRegDispCOP0[4] <= <GND>
wRegDispCOP0[5] <= <GND>
wRegDispCOP0[6] <= <GND>
wRegDispCOP0[7] <= <GND>
wRegDispCOP0[8] <= <GND>
wRegDispCOP0[9] <= <GND>
wRegDispCOP0[10] <= <GND>
wRegDispCOP0[11] <= <GND>
wRegDispCOP0[12] <= <GND>
wRegDispCOP0[13] <= <GND>
wRegDispCOP0[14] <= <GND>
wRegDispCOP0[15] <= <GND>
wRegDispCOP0[16] <= <GND>
wRegDispCOP0[17] <= <GND>
wRegDispCOP0[18] <= <GND>
wRegDispCOP0[19] <= <GND>
wRegDispCOP0[20] <= <GND>
wRegDispCOP0[21] <= <GND>
wRegDispCOP0[22] <= <GND>
wRegDispCOP0[23] <= <GND>
wRegDispCOP0[24] <= <GND>
wRegDispCOP0[25] <= <GND>
wRegDispCOP0[26] <= <GND>
wRegDispCOP0[27] <= <GND>
wRegDispCOP0[28] <= <GND>
wRegDispCOP0[29] <= <GND>
wRegDispCOP0[30] <= <GND>
wRegDispCOP0[31] <= <GND>
wRegDispFPU[0] <= <GND>
wRegDispFPU[1] <= <VCC>
wRegDispFPU[2] <= <GND>
wRegDispFPU[3] <= <VCC>
wRegDispFPU[4] <= <VCC>
wRegDispFPU[5] <= <GND>
wRegDispFPU[6] <= <VCC>
wRegDispFPU[7] <= <VCC>
wRegDispFPU[8] <= <GND>
wRegDispFPU[9] <= <GND>
wRegDispFPU[10] <= <GND>
wRegDispFPU[11] <= <GND>
wRegDispFPU[12] <= <VCC>
wRegDispFPU[13] <= <VCC>
wRegDispFPU[14] <= <VCC>
wRegDispFPU[15] <= <VCC>
wRegDispFPU[16] <= <GND>
wRegDispFPU[17] <= <VCC>
wRegDispFPU[18] <= <VCC>
wRegDispFPU[19] <= <VCC>
wRegDispFPU[20] <= <GND>
wRegDispFPU[21] <= <GND>
wRegDispFPU[22] <= <VCC>
wRegDispFPU[23] <= <VCC>
wRegDispFPU[24] <= <GND>
wRegDispFPU[25] <= <VCC>
wRegDispFPU[26] <= <GND>
wRegDispFPU[27] <= <VCC>
wRegDispFPU[28] <= <GND>
wRegDispFPU[29] <= <GND>
wRegDispFPU[30] <= <GND>
wRegDispFPU[31] <= <GND>
wRegDispSelect[0] => ~NO_FANOUT~
wRegDispSelect[1] => ~NO_FANOUT~
wRegDispSelect[2] => ~NO_FANOUT~
wRegDispSelect[3] => ~NO_FANOUT~
wRegDispSelect[4] => ~NO_FANOUT~
wDebug[0] <= <GND>
wDebug[1] <= <GND>
wDebug[2] <= <GND>
wDebug[3] <= <GND>
wDebug[4] <= <GND>
wDebug[5] <= <GND>
wDebug[6] <= <GND>
wDebug[7] <= <GND>
wDebug[8] <= <GND>
wDebug[9] <= <GND>
wDebug[10] <= <GND>
wDebug[11] <= <GND>
wDebug[12] <= <GND>
wDebug[13] <= <GND>
wDebug[14] <= <GND>
wDebug[15] <= <GND>
wDebug[16] <= <GND>
wDebug[17] <= <GND>
wDebug[18] <= <GND>
wDebug[19] <= <GND>
wDebug[20] <= <GND>
wDebug[21] <= <GND>
wDebug[22] <= <GND>
wDebug[23] <= <GND>
wDebug[24] <= <GND>
wDebug[25] <= <GND>
wDebug[26] <= <GND>
wDebug[27] <= <GND>
wDebug[28] <= <GND>
wDebug[29] <= <GND>
wDebug[30] <= <GND>
wDebug[31] <= <GND>
flagBank[0] <= <VCC>
flagBank[1] <= <VCC>
flagBank[2] <= <VCC>
flagBank[3] <= <VCC>
flagBank[4] <= <VCC>
flagBank[5] <= <VCC>
flagBank[6] <= <VCC>
flagBank[7] <= <VCC>
wPC[0] <= <GND>
wPC[1] <= <GND>
wPC[2] <= <GND>
wPC[3] <= <GND>
wPC[4] <= <GND>
wPC[5] <= <GND>
wPC[6] <= <GND>
wPC[7] <= <GND>
wPC[8] <= <GND>
wPC[9] <= <GND>
wPC[10] <= <GND>
wPC[11] <= <GND>
wPC[12] <= <GND>
wPC[13] <= <GND>
wPC[14] <= <GND>
wPC[15] <= <GND>
wPC[16] <= <GND>
wPC[17] <= <GND>
wPC[18] <= <GND>
wPC[19] <= <GND>
wPC[20] <= <GND>
wPC[21] <= <GND>
wPC[22] <= <GND>
wPC[23] <= <GND>
wPC[24] <= <GND>
wPC[25] <= <GND>
wPC[26] <= <GND>
wPC[27] <= <GND>
wPC[28] <= <GND>
wPC[29] <= <GND>
wPC[30] <= <GND>
wPC[31] <= <GND>
wInstr[0] <= <GND>
wInstr[1] <= <GND>
wInstr[2] <= <GND>
wInstr[3] <= <GND>
wInstr[4] <= <GND>
wInstr[5] <= <GND>
wInstr[6] <= <GND>
wInstr[7] <= <GND>
wInstr[8] <= <GND>
wInstr[9] <= <GND>
wInstr[10] <= <GND>
wInstr[11] <= <GND>
wInstr[12] <= <GND>
wInstr[13] <= <GND>
wInstr[14] <= <GND>
wInstr[15] <= <GND>
wInstr[16] <= <GND>
wInstr[17] <= <GND>
wInstr[18] <= <GND>
wInstr[19] <= <GND>
wInstr[20] <= <GND>
wInstr[21] <= <GND>
wInstr[22] <= <GND>
wInstr[23] <= <GND>
wInstr[24] <= <GND>
wInstr[25] <= <GND>
wInstr[26] <= <GND>
wInstr[27] <= <GND>
wInstr[28] <= <GND>
wInstr[29] <= <GND>
wInstr[30] <= <GND>
wInstr[31] <= <GND>
wControlSignals[0] <= <GND>
wControlSignals[1] <= <GND>
wControlSignals[2] <= <GND>
wControlSignals[3] <= <GND>
wControlSignals[4] <= <GND>
wControlSignals[5] <= <GND>
wControlSignals[6] <= <GND>
wControlSignals[7] <= <GND>
wControlSignals[8] <= <GND>
wControlSignals[9] <= <GND>
wControlSignals[10] <= <GND>
wControlSignals[11] <= <GND>
wControlSignals[12] <= <GND>
wControlSignals[13] <= <GND>
wControlSignals[14] <= <GND>
wControlSignals[15] <= <GND>
wControlSignals[16] <= <GND>
wControlSignals[17] <= <GND>
wControlState[0] <= <GND>
wControlState[1] <= <GND>
wControlState[2] <= <GND>
wControlState[3] <= <GND>
wControlState[4] <= <GND>
wControlState[5] <= <GND>
wVGASelect[0] => ~NO_FANOUT~
wVGASelect[1] => ~NO_FANOUT~
wVGASelect[2] => ~NO_FANOUT~
wVGASelect[3] => ~NO_FANOUT~
wVGASelect[4] => ~NO_FANOUT~
wVGASelectFPU[0] => ~NO_FANOUT~
wVGASelectFPU[1] => ~NO_FANOUT~
wVGASelectFPU[2] => ~NO_FANOUT~
wVGASelectFPU[3] => ~NO_FANOUT~
wVGASelectFPU[4] => ~NO_FANOUT~
wVGARead[0] <= <GND>
wVGARead[1] <= <GND>
wVGARead[2] <= <GND>
wVGARead[3] <= <GND>
wVGARead[4] <= <GND>
wVGARead[5] <= <GND>
wVGARead[6] <= <GND>
wVGARead[7] <= <GND>
wVGARead[8] <= <GND>
wVGARead[9] <= <GND>
wVGARead[10] <= <GND>
wVGARead[11] <= <GND>
wVGARead[12] <= <GND>
wVGARead[13] <= <GND>
wVGARead[14] <= <GND>
wVGARead[15] <= <GND>
wVGARead[16] <= <GND>
wVGARead[17] <= <GND>
wVGARead[18] <= <GND>
wVGARead[19] <= <GND>
wVGARead[20] <= <GND>
wVGARead[21] <= <GND>
wVGARead[22] <= <GND>
wVGARead[23] <= <GND>
wVGARead[24] <= <GND>
wVGARead[25] <= <GND>
wVGARead[26] <= <GND>
wVGARead[27] <= <GND>
wVGARead[28] <= <GND>
wVGARead[29] <= <GND>
wVGARead[30] <= <GND>
wVGARead[31] <= <GND>
wVGAReadFPU[0] <= <GND>
wVGAReadFPU[1] <= <VCC>
wVGAReadFPU[2] <= <GND>
wVGAReadFPU[3] <= <VCC>
wVGAReadFPU[4] <= <VCC>
wVGAReadFPU[5] <= <VCC>
wVGAReadFPU[6] <= <VCC>
wVGAReadFPU[7] <= <VCC>
wVGAReadFPU[8] <= <GND>
wVGAReadFPU[9] <= <GND>
wVGAReadFPU[10] <= <GND>
wVGAReadFPU[11] <= <GND>
wVGAReadFPU[12] <= <VCC>
wVGAReadFPU[13] <= <VCC>
wVGAReadFPU[14] <= <VCC>
wVGAReadFPU[15] <= <VCC>
wVGAReadFPU[16] <= <GND>
wVGAReadFPU[17] <= <VCC>
wVGAReadFPU[18] <= <GND>
wVGAReadFPU[19] <= <VCC>
wVGAReadFPU[20] <= <GND>
wVGAReadFPU[21] <= <GND>
wVGAReadFPU[22] <= <VCC>
wVGAReadFPU[23] <= <VCC>
wVGAReadFPU[24] <= <GND>
wVGAReadFPU[25] <= <GND>
wVGAReadFPU[26] <= <GND>
wVGAReadFPU[27] <= <GND>
wVGAReadFPU[28] <= <VCC>
wVGAReadFPU[29] <= <VCC>
wVGAReadFPU[30] <= <VCC>
wVGAReadFPU[31] <= <VCC>
wBRReadA[0] <= <GND>
wBRReadA[1] <= <GND>
wBRReadA[2] <= <GND>
wBRReadA[3] <= <GND>
wBRReadA[4] <= <GND>
wBRReadA[5] <= <GND>
wBRReadA[6] <= <GND>
wBRReadA[7] <= <GND>
wBRReadA[8] <= <GND>
wBRReadA[9] <= <GND>
wBRReadA[10] <= <GND>
wBRReadA[11] <= <GND>
wBRReadA[12] <= <GND>
wBRReadA[13] <= <GND>
wBRReadA[14] <= <GND>
wBRReadA[15] <= <GND>
wBRReadA[16] <= <GND>
wBRReadA[17] <= <GND>
wBRReadA[18] <= <GND>
wBRReadA[19] <= <GND>
wBRReadA[20] <= <GND>
wBRReadA[21] <= <GND>
wBRReadA[22] <= <GND>
wBRReadA[23] <= <GND>
wBRReadA[24] <= <GND>
wBRReadA[25] <= <GND>
wBRReadA[26] <= <GND>
wBRReadA[27] <= <GND>
wBRReadA[28] <= <GND>
wBRReadA[29] <= <GND>
wBRReadA[30] <= <GND>
wBRReadA[31] <= <GND>
wBRReadB[0] <= <GND>
wBRReadB[1] <= <GND>
wBRReadB[2] <= <GND>
wBRReadB[3] <= <GND>
wBRReadB[4] <= <GND>
wBRReadB[5] <= <GND>
wBRReadB[6] <= <GND>
wBRReadB[7] <= <GND>
wBRReadB[8] <= <GND>
wBRReadB[9] <= <GND>
wBRReadB[10] <= <GND>
wBRReadB[11] <= <GND>
wBRReadB[12] <= <GND>
wBRReadB[13] <= <GND>
wBRReadB[14] <= <GND>
wBRReadB[15] <= <GND>
wBRReadB[16] <= <GND>
wBRReadB[17] <= <GND>
wBRReadB[18] <= <GND>
wBRReadB[19] <= <GND>
wBRReadB[20] <= <GND>
wBRReadB[21] <= <GND>
wBRReadB[22] <= <GND>
wBRReadB[23] <= <GND>
wBRReadB[24] <= <GND>
wBRReadB[25] <= <GND>
wBRReadB[26] <= <GND>
wBRReadB[27] <= <GND>
wBRReadB[28] <= <GND>
wBRReadB[29] <= <GND>
wBRReadB[30] <= <GND>
wBRReadB[31] <= <GND>
wBRWrite[0] <= <GND>
wBRWrite[1] <= <GND>
wBRWrite[2] <= <GND>
wBRWrite[3] <= <GND>
wBRWrite[4] <= <GND>
wBRWrite[5] <= <GND>
wBRWrite[6] <= <GND>
wBRWrite[7] <= <GND>
wBRWrite[8] <= <GND>
wBRWrite[9] <= <GND>
wBRWrite[10] <= <GND>
wBRWrite[11] <= <GND>
wBRWrite[12] <= <GND>
wBRWrite[13] <= <GND>
wBRWrite[14] <= <GND>
wBRWrite[15] <= <GND>
wBRWrite[16] <= <GND>
wBRWrite[17] <= <GND>
wBRWrite[18] <= <GND>
wBRWrite[19] <= <GND>
wBRWrite[20] <= <GND>
wBRWrite[21] <= <GND>
wBRWrite[22] <= <GND>
wBRWrite[23] <= <GND>
wBRWrite[24] <= <GND>
wBRWrite[25] <= <GND>
wBRWrite[26] <= <GND>
wBRWrite[27] <= <GND>
wBRWrite[28] <= <GND>
wBRWrite[29] <= <GND>
wBRWrite[30] <= <GND>
wBRWrite[31] <= <GND>
wULA[0] <= <GND>
wULA[1] <= <GND>
wULA[2] <= <GND>
wULA[3] <= <GND>
wULA[4] <= <GND>
wULA[5] <= <GND>
wULA[6] <= <GND>
wULA[7] <= <GND>
wULA[8] <= <GND>
wULA[9] <= <GND>
wULA[10] <= <GND>
wULA[11] <= <GND>
wULA[12] <= <GND>
wULA[13] <= <GND>
wULA[14] <= <GND>
wULA[15] <= <GND>
wULA[16] <= <GND>
wULA[17] <= <GND>
wULA[18] <= <GND>
wULA[19] <= <GND>
wULA[20] <= <GND>
wULA[21] <= <GND>
wULA[22] <= <GND>
wULA[23] <= <GND>
wULA[24] <= <GND>
wULA[25] <= <GND>
wULA[26] <= <GND>
wULA[27] <= <GND>
wULA[28] <= <GND>
wULA[29] <= <GND>
wULA[30] <= <GND>
wULA[31] <= <GND>
DwReadEnable <= <GND>
DwWriteEnable <= <GND>
DwByteEnable[0] <= <GND>
DwByteEnable[1] <= <GND>
DwByteEnable[2] <= <GND>
DwByteEnable[3] <= <GND>
DwWriteData[0] <= <GND>
DwWriteData[1] <= <GND>
DwWriteData[2] <= <GND>
DwWriteData[3] <= <GND>
DwWriteData[4] <= <GND>
DwWriteData[5] <= <GND>
DwWriteData[6] <= <GND>
DwWriteData[7] <= <GND>
DwWriteData[8] <= <GND>
DwWriteData[9] <= <GND>
DwWriteData[10] <= <GND>
DwWriteData[11] <= <GND>
DwWriteData[12] <= <GND>
DwWriteData[13] <= <GND>
DwWriteData[14] <= <GND>
DwWriteData[15] <= <GND>
DwWriteData[16] <= <GND>
DwWriteData[17] <= <GND>
DwWriteData[18] <= <GND>
DwWriteData[19] <= <GND>
DwWriteData[20] <= <GND>
DwWriteData[21] <= <GND>
DwWriteData[22] <= <GND>
DwWriteData[23] <= <GND>
DwWriteData[24] <= <GND>
DwWriteData[25] <= <GND>
DwWriteData[26] <= <GND>
DwWriteData[27] <= <GND>
DwWriteData[28] <= <GND>
DwWriteData[29] <= <GND>
DwWriteData[30] <= <GND>
DwWriteData[31] <= <GND>
DwReadData[0] => ~NO_FANOUT~
DwReadData[1] => ~NO_FANOUT~
DwReadData[2] => ~NO_FANOUT~
DwReadData[3] => ~NO_FANOUT~
DwReadData[4] => ~NO_FANOUT~
DwReadData[5] => ~NO_FANOUT~
DwReadData[6] => ~NO_FANOUT~
DwReadData[7] => ~NO_FANOUT~
DwReadData[8] => ~NO_FANOUT~
DwReadData[9] => ~NO_FANOUT~
DwReadData[10] => ~NO_FANOUT~
DwReadData[11] => ~NO_FANOUT~
DwReadData[12] => ~NO_FANOUT~
DwReadData[13] => ~NO_FANOUT~
DwReadData[14] => ~NO_FANOUT~
DwReadData[15] => ~NO_FANOUT~
DwReadData[16] => ~NO_FANOUT~
DwReadData[17] => ~NO_FANOUT~
DwReadData[18] => ~NO_FANOUT~
DwReadData[19] => ~NO_FANOUT~
DwReadData[20] => ~NO_FANOUT~
DwReadData[21] => ~NO_FANOUT~
DwReadData[22] => ~NO_FANOUT~
DwReadData[23] => ~NO_FANOUT~
DwReadData[24] => ~NO_FANOUT~
DwReadData[25] => ~NO_FANOUT~
DwReadData[26] => ~NO_FANOUT~
DwReadData[27] => ~NO_FANOUT~
DwReadData[28] => ~NO_FANOUT~
DwReadData[29] => ~NO_FANOUT~
DwReadData[30] => ~NO_FANOUT~
DwReadData[31] => ~NO_FANOUT~
DwAddress[0] <= <GND>
DwAddress[1] <= <GND>
DwAddress[2] <= <GND>
DwAddress[3] <= <GND>
DwAddress[4] <= <GND>
DwAddress[5] <= <GND>
DwAddress[6] <= <GND>
DwAddress[7] <= <GND>
DwAddress[8] <= <GND>
DwAddress[9] <= <GND>
DwAddress[10] <= <GND>
DwAddress[11] <= <GND>
DwAddress[12] <= <GND>
DwAddress[13] <= <GND>
DwAddress[14] <= <GND>
DwAddress[15] <= <GND>
DwAddress[16] <= <GND>
DwAddress[17] <= <GND>
DwAddress[18] <= <GND>
DwAddress[19] <= <GND>
DwAddress[20] <= <GND>
DwAddress[21] <= <GND>
DwAddress[22] <= <GND>
DwAddress[23] <= <GND>
DwAddress[24] <= <GND>
DwAddress[25] <= <GND>
DwAddress[26] <= <GND>
DwAddress[27] <= <GND>
DwAddress[28] <= <GND>
DwAddress[29] <= <GND>
DwAddress[30] <= <GND>
DwAddress[31] <= <GND>
IwReadEnable <= <GND>
IwWriteEnable <= <GND>
IwByteEnable[0] <= <GND>
IwByteEnable[1] <= <GND>
IwByteEnable[2] <= <GND>
IwByteEnable[3] <= <GND>
IwWriteData[0] <= <GND>
IwWriteData[1] <= <GND>
IwWriteData[2] <= <GND>
IwWriteData[3] <= <GND>
IwWriteData[4] <= <GND>
IwWriteData[5] <= <GND>
IwWriteData[6] <= <GND>
IwWriteData[7] <= <GND>
IwWriteData[8] <= <GND>
IwWriteData[9] <= <GND>
IwWriteData[10] <= <GND>
IwWriteData[11] <= <GND>
IwWriteData[12] <= <GND>
IwWriteData[13] <= <GND>
IwWriteData[14] <= <GND>
IwWriteData[15] <= <GND>
IwWriteData[16] <= <GND>
IwWriteData[17] <= <GND>
IwWriteData[18] <= <GND>
IwWriteData[19] <= <GND>
IwWriteData[20] <= <GND>
IwWriteData[21] <= <GND>
IwWriteData[22] <= <GND>
IwWriteData[23] <= <GND>
IwWriteData[24] <= <GND>
IwWriteData[25] <= <GND>
IwWriteData[26] <= <GND>
IwWriteData[27] <= <GND>
IwWriteData[28] <= <GND>
IwWriteData[29] <= <GND>
IwWriteData[30] <= <GND>
IwWriteData[31] <= <GND>
IwReadData[0] => ~NO_FANOUT~
IwReadData[1] => ~NO_FANOUT~
IwReadData[2] => ~NO_FANOUT~
IwReadData[3] => ~NO_FANOUT~
IwReadData[4] => ~NO_FANOUT~
IwReadData[5] => ~NO_FANOUT~
IwReadData[6] => ~NO_FANOUT~
IwReadData[7] => ~NO_FANOUT~
IwReadData[8] => ~NO_FANOUT~
IwReadData[9] => ~NO_FANOUT~
IwReadData[10] => ~NO_FANOUT~
IwReadData[11] => ~NO_FANOUT~
IwReadData[12] => ~NO_FANOUT~
IwReadData[13] => ~NO_FANOUT~
IwReadData[14] => ~NO_FANOUT~
IwReadData[15] => ~NO_FANOUT~
IwReadData[16] => ~NO_FANOUT~
IwReadData[17] => ~NO_FANOUT~
IwReadData[18] => ~NO_FANOUT~
IwReadData[19] => ~NO_FANOUT~
IwReadData[20] => ~NO_FANOUT~
IwReadData[21] => ~NO_FANOUT~
IwReadData[22] => ~NO_FANOUT~
IwReadData[23] => ~NO_FANOUT~
IwReadData[24] => ~NO_FANOUT~
IwReadData[25] => ~NO_FANOUT~
IwReadData[26] => ~NO_FANOUT~
IwReadData[27] => ~NO_FANOUT~
IwReadData[28] => ~NO_FANOUT~
IwReadData[29] => ~NO_FANOUT~
IwReadData[30] => ~NO_FANOUT~
IwReadData[31] => ~NO_FANOUT~
IwAddress[0] <= <GND>
IwAddress[1] <= <GND>
IwAddress[2] <= <GND>
IwAddress[3] <= <GND>
IwAddress[4] <= <GND>
IwAddress[5] <= <GND>
IwAddress[6] <= <GND>
IwAddress[7] <= <GND>
IwAddress[8] <= <GND>
IwAddress[9] <= <GND>
IwAddress[10] <= <GND>
IwAddress[11] <= <GND>
IwAddress[12] <= <GND>
IwAddress[13] <= <GND>
IwAddress[14] <= <GND>
IwAddress[15] <= <GND>
IwAddress[16] <= <GND>
IwAddress[17] <= <GND>
IwAddress[18] <= <GND>
IwAddress[19] <= <GND>
IwAddress[20] <= <GND>
IwAddress[21] <= <GND>
IwAddress[22] <= <GND>
IwAddress[23] <= <GND>
IwAddress[24] <= <GND>
IwAddress[25] <= <GND>
IwAddress[26] <= <GND>
IwAddress[27] <= <GND>
IwAddress[28] <= <GND>
IwAddress[29] <= <GND>
IwAddress[30] <= <GND>
IwAddress[31] <= <GND>
iPendingInterrupt[0] => ~NO_FANOUT~
iPendingInterrupt[1] => ~NO_FANOUT~
iPendingInterrupt[2] => ~NO_FANOUT~
iPendingInterrupt[3] => ~NO_FANOUT~
iPendingInterrupt[4] => ~NO_FANOUT~
iPendingInterrupt[5] => ~NO_FANOUT~
iPendingInterrupt[6] => ~NO_FANOUT~
iPendingInterrupt[7] => ~NO_FANOUT~


|TopDE|DataMemory_Interface:MEMDATA
iCLK => ~NO_FANOUT~
iCLKMem => iCLKMem.IN2
wReadEnable => wReadData[31].IN1
wWriteEnable => wMemWriteMB0.IN0
wWriteEnable => wMemWriteMB1.IN0
wByteEnable[0] => wByteEnable[0].IN2
wByteEnable[1] => wByteEnable[1].IN2
wByteEnable[2] => wByteEnable[2].IN2
wByteEnable[3] => wByteEnable[3].IN2
wAddress[0] => LessThan0.IN64
wAddress[0] => LessThan1.IN64
wAddress[0] => LessThan2.IN64
wAddress[0] => LessThan3.IN64
wAddress[1] => LessThan0.IN63
wAddress[1] => LessThan1.IN63
wAddress[1] => LessThan2.IN63
wAddress[1] => LessThan3.IN63
wAddress[2] => wAddress[2].IN2
wAddress[3] => wAddress[3].IN2
wAddress[4] => wAddress[4].IN2
wAddress[5] => wAddress[5].IN2
wAddress[6] => wAddress[6].IN2
wAddress[7] => wAddress[7].IN2
wAddress[8] => wAddress[8].IN2
wAddress[9] => wAddress[9].IN2
wAddress[10] => wAddress[10].IN2
wAddress[11] => wAddress[11].IN2
wAddress[12] => wAddress[12].IN1
wAddress[13] => LessThan0.IN51
wAddress[13] => LessThan1.IN51
wAddress[13] => LessThan2.IN51
wAddress[13] => LessThan3.IN51
wAddress[14] => LessThan0.IN50
wAddress[14] => LessThan1.IN50
wAddress[14] => LessThan2.IN50
wAddress[14] => LessThan3.IN50
wAddress[15] => LessThan0.IN49
wAddress[15] => LessThan1.IN49
wAddress[15] => LessThan2.IN49
wAddress[15] => LessThan3.IN49
wAddress[16] => LessThan0.IN48
wAddress[16] => LessThan1.IN48
wAddress[16] => LessThan2.IN48
wAddress[16] => LessThan3.IN48
wAddress[17] => LessThan0.IN47
wAddress[17] => LessThan1.IN47
wAddress[17] => LessThan2.IN47
wAddress[17] => LessThan3.IN47
wAddress[18] => LessThan0.IN46
wAddress[18] => LessThan1.IN46
wAddress[18] => LessThan2.IN46
wAddress[18] => LessThan3.IN46
wAddress[19] => LessThan0.IN45
wAddress[19] => LessThan1.IN45
wAddress[19] => LessThan2.IN45
wAddress[19] => LessThan3.IN45
wAddress[20] => LessThan0.IN44
wAddress[20] => LessThan1.IN44
wAddress[20] => LessThan2.IN44
wAddress[20] => LessThan3.IN44
wAddress[21] => LessThan0.IN43
wAddress[21] => LessThan1.IN43
wAddress[21] => LessThan2.IN43
wAddress[21] => LessThan3.IN43
wAddress[22] => LessThan0.IN42
wAddress[22] => LessThan1.IN42
wAddress[22] => LessThan2.IN42
wAddress[22] => LessThan3.IN42
wAddress[23] => LessThan0.IN41
wAddress[23] => LessThan1.IN41
wAddress[23] => LessThan2.IN41
wAddress[23] => LessThan3.IN41
wAddress[24] => LessThan0.IN40
wAddress[24] => LessThan1.IN40
wAddress[24] => LessThan2.IN40
wAddress[24] => LessThan3.IN40
wAddress[25] => LessThan0.IN39
wAddress[25] => LessThan1.IN39
wAddress[25] => LessThan2.IN39
wAddress[25] => LessThan3.IN39
wAddress[26] => LessThan0.IN38
wAddress[26] => LessThan1.IN38
wAddress[26] => LessThan2.IN38
wAddress[26] => LessThan3.IN38
wAddress[27] => LessThan0.IN37
wAddress[27] => LessThan1.IN37
wAddress[27] => LessThan2.IN37
wAddress[27] => LessThan3.IN37
wAddress[28] => LessThan0.IN36
wAddress[28] => LessThan1.IN36
wAddress[28] => LessThan2.IN36
wAddress[28] => LessThan3.IN36
wAddress[29] => LessThan0.IN35
wAddress[29] => LessThan1.IN35
wAddress[29] => LessThan2.IN35
wAddress[29] => LessThan3.IN35
wAddress[30] => LessThan0.IN34
wAddress[30] => LessThan1.IN34
wAddress[30] => LessThan2.IN34
wAddress[30] => LessThan3.IN34
wAddress[31] => LessThan0.IN33
wAddress[31] => LessThan1.IN33
wAddress[31] => LessThan2.IN33
wAddress[31] => LessThan3.IN33
wWriteData[0] => wWriteData[0].IN2
wWriteData[1] => wWriteData[1].IN2
wWriteData[2] => wWriteData[2].IN2
wWriteData[3] => wWriteData[3].IN2
wWriteData[4] => wWriteData[4].IN2
wWriteData[5] => wWriteData[5].IN2
wWriteData[6] => wWriteData[6].IN2
wWriteData[7] => wWriteData[7].IN2
wWriteData[8] => wWriteData[8].IN2
wWriteData[9] => wWriteData[9].IN2
wWriteData[10] => wWriteData[10].IN2
wWriteData[11] => wWriteData[11].IN2
wWriteData[12] => wWriteData[12].IN2
wWriteData[13] => wWriteData[13].IN2
wWriteData[14] => wWriteData[14].IN2
wWriteData[15] => wWriteData[15].IN2
wWriteData[16] => wWriteData[16].IN2
wWriteData[17] => wWriteData[17].IN2
wWriteData[18] => wWriteData[18].IN2
wWriteData[19] => wWriteData[19].IN2
wWriteData[20] => wWriteData[20].IN2
wWriteData[21] => wWriteData[21].IN2
wWriteData[22] => wWriteData[22].IN2
wWriteData[23] => wWriteData[23].IN2
wWriteData[24] => wWriteData[24].IN2
wWriteData[25] => wWriteData[25].IN2
wWriteData[26] => wWriteData[26].IN2
wWriteData[27] => wWriteData[27].IN2
wWriteData[28] => wWriteData[28].IN2
wWriteData[29] => wWriteData[29].IN2
wWriteData[30] => wWriteData[30].IN2
wWriteData[31] => wWriteData[31].IN2
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component
wren_a => altsyncram_2ns1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2ns1:auto_generated.data_a[0]
data_a[1] => altsyncram_2ns1:auto_generated.data_a[1]
data_a[2] => altsyncram_2ns1:auto_generated.data_a[2]
data_a[3] => altsyncram_2ns1:auto_generated.data_a[3]
data_a[4] => altsyncram_2ns1:auto_generated.data_a[4]
data_a[5] => altsyncram_2ns1:auto_generated.data_a[5]
data_a[6] => altsyncram_2ns1:auto_generated.data_a[6]
data_a[7] => altsyncram_2ns1:auto_generated.data_a[7]
data_a[8] => altsyncram_2ns1:auto_generated.data_a[8]
data_a[9] => altsyncram_2ns1:auto_generated.data_a[9]
data_a[10] => altsyncram_2ns1:auto_generated.data_a[10]
data_a[11] => altsyncram_2ns1:auto_generated.data_a[11]
data_a[12] => altsyncram_2ns1:auto_generated.data_a[12]
data_a[13] => altsyncram_2ns1:auto_generated.data_a[13]
data_a[14] => altsyncram_2ns1:auto_generated.data_a[14]
data_a[15] => altsyncram_2ns1:auto_generated.data_a[15]
data_a[16] => altsyncram_2ns1:auto_generated.data_a[16]
data_a[17] => altsyncram_2ns1:auto_generated.data_a[17]
data_a[18] => altsyncram_2ns1:auto_generated.data_a[18]
data_a[19] => altsyncram_2ns1:auto_generated.data_a[19]
data_a[20] => altsyncram_2ns1:auto_generated.data_a[20]
data_a[21] => altsyncram_2ns1:auto_generated.data_a[21]
data_a[22] => altsyncram_2ns1:auto_generated.data_a[22]
data_a[23] => altsyncram_2ns1:auto_generated.data_a[23]
data_a[24] => altsyncram_2ns1:auto_generated.data_a[24]
data_a[25] => altsyncram_2ns1:auto_generated.data_a[25]
data_a[26] => altsyncram_2ns1:auto_generated.data_a[26]
data_a[27] => altsyncram_2ns1:auto_generated.data_a[27]
data_a[28] => altsyncram_2ns1:auto_generated.data_a[28]
data_a[29] => altsyncram_2ns1:auto_generated.data_a[29]
data_a[30] => altsyncram_2ns1:auto_generated.data_a[30]
data_a[31] => altsyncram_2ns1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2ns1:auto_generated.address_a[0]
address_a[1] => altsyncram_2ns1:auto_generated.address_a[1]
address_a[2] => altsyncram_2ns1:auto_generated.address_a[2]
address_a[3] => altsyncram_2ns1:auto_generated.address_a[3]
address_a[4] => altsyncram_2ns1:auto_generated.address_a[4]
address_a[5] => altsyncram_2ns1:auto_generated.address_a[5]
address_a[6] => altsyncram_2ns1:auto_generated.address_a[6]
address_a[7] => altsyncram_2ns1:auto_generated.address_a[7]
address_a[8] => altsyncram_2ns1:auto_generated.address_a[8]
address_a[9] => altsyncram_2ns1:auto_generated.address_a[9]
address_a[10] => altsyncram_2ns1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2ns1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_2ns1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_2ns1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_2ns1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_2ns1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2ns1:auto_generated.q_a[0]
q_a[1] <= altsyncram_2ns1:auto_generated.q_a[1]
q_a[2] <= altsyncram_2ns1:auto_generated.q_a[2]
q_a[3] <= altsyncram_2ns1:auto_generated.q_a[3]
q_a[4] <= altsyncram_2ns1:auto_generated.q_a[4]
q_a[5] <= altsyncram_2ns1:auto_generated.q_a[5]
q_a[6] <= altsyncram_2ns1:auto_generated.q_a[6]
q_a[7] <= altsyncram_2ns1:auto_generated.q_a[7]
q_a[8] <= altsyncram_2ns1:auto_generated.q_a[8]
q_a[9] <= altsyncram_2ns1:auto_generated.q_a[9]
q_a[10] <= altsyncram_2ns1:auto_generated.q_a[10]
q_a[11] <= altsyncram_2ns1:auto_generated.q_a[11]
q_a[12] <= altsyncram_2ns1:auto_generated.q_a[12]
q_a[13] <= altsyncram_2ns1:auto_generated.q_a[13]
q_a[14] <= altsyncram_2ns1:auto_generated.q_a[14]
q_a[15] <= altsyncram_2ns1:auto_generated.q_a[15]
q_a[16] <= altsyncram_2ns1:auto_generated.q_a[16]
q_a[17] <= altsyncram_2ns1:auto_generated.q_a[17]
q_a[18] <= altsyncram_2ns1:auto_generated.q_a[18]
q_a[19] <= altsyncram_2ns1:auto_generated.q_a[19]
q_a[20] <= altsyncram_2ns1:auto_generated.q_a[20]
q_a[21] <= altsyncram_2ns1:auto_generated.q_a[21]
q_a[22] <= altsyncram_2ns1:auto_generated.q_a[22]
q_a[23] <= altsyncram_2ns1:auto_generated.q_a[23]
q_a[24] <= altsyncram_2ns1:auto_generated.q_a[24]
q_a[25] <= altsyncram_2ns1:auto_generated.q_a[25]
q_a[26] <= altsyncram_2ns1:auto_generated.q_a[26]
q_a[27] <= altsyncram_2ns1:auto_generated.q_a[27]
q_a[28] <= altsyncram_2ns1:auto_generated.q_a[28]
q_a[29] <= altsyncram_2ns1:auto_generated.q_a[29]
q_a[30] <= altsyncram_2ns1:auto_generated.q_a[30]
q_a[31] <= altsyncram_2ns1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated
address_a[0] => altsyncram_e1j2:altsyncram1.address_a[0]
address_a[1] => altsyncram_e1j2:altsyncram1.address_a[1]
address_a[2] => altsyncram_e1j2:altsyncram1.address_a[2]
address_a[3] => altsyncram_e1j2:altsyncram1.address_a[3]
address_a[4] => altsyncram_e1j2:altsyncram1.address_a[4]
address_a[5] => altsyncram_e1j2:altsyncram1.address_a[5]
address_a[6] => altsyncram_e1j2:altsyncram1.address_a[6]
address_a[7] => altsyncram_e1j2:altsyncram1.address_a[7]
address_a[8] => altsyncram_e1j2:altsyncram1.address_a[8]
address_a[9] => altsyncram_e1j2:altsyncram1.address_a[9]
address_a[10] => altsyncram_e1j2:altsyncram1.address_a[10]
byteena_a[0] => altsyncram_e1j2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_e1j2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_e1j2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_e1j2:altsyncram1.byteena_a[3]
clock0 => altsyncram_e1j2:altsyncram1.clock0
data_a[0] => altsyncram_e1j2:altsyncram1.data_a[0]
data_a[1] => altsyncram_e1j2:altsyncram1.data_a[1]
data_a[2] => altsyncram_e1j2:altsyncram1.data_a[2]
data_a[3] => altsyncram_e1j2:altsyncram1.data_a[3]
data_a[4] => altsyncram_e1j2:altsyncram1.data_a[4]
data_a[5] => altsyncram_e1j2:altsyncram1.data_a[5]
data_a[6] => altsyncram_e1j2:altsyncram1.data_a[6]
data_a[7] => altsyncram_e1j2:altsyncram1.data_a[7]
data_a[8] => altsyncram_e1j2:altsyncram1.data_a[8]
data_a[9] => altsyncram_e1j2:altsyncram1.data_a[9]
data_a[10] => altsyncram_e1j2:altsyncram1.data_a[10]
data_a[11] => altsyncram_e1j2:altsyncram1.data_a[11]
data_a[12] => altsyncram_e1j2:altsyncram1.data_a[12]
data_a[13] => altsyncram_e1j2:altsyncram1.data_a[13]
data_a[14] => altsyncram_e1j2:altsyncram1.data_a[14]
data_a[15] => altsyncram_e1j2:altsyncram1.data_a[15]
data_a[16] => altsyncram_e1j2:altsyncram1.data_a[16]
data_a[17] => altsyncram_e1j2:altsyncram1.data_a[17]
data_a[18] => altsyncram_e1j2:altsyncram1.data_a[18]
data_a[19] => altsyncram_e1j2:altsyncram1.data_a[19]
data_a[20] => altsyncram_e1j2:altsyncram1.data_a[20]
data_a[21] => altsyncram_e1j2:altsyncram1.data_a[21]
data_a[22] => altsyncram_e1j2:altsyncram1.data_a[22]
data_a[23] => altsyncram_e1j2:altsyncram1.data_a[23]
data_a[24] => altsyncram_e1j2:altsyncram1.data_a[24]
data_a[25] => altsyncram_e1j2:altsyncram1.data_a[25]
data_a[26] => altsyncram_e1j2:altsyncram1.data_a[26]
data_a[27] => altsyncram_e1j2:altsyncram1.data_a[27]
data_a[28] => altsyncram_e1j2:altsyncram1.data_a[28]
data_a[29] => altsyncram_e1j2:altsyncram1.data_a[29]
data_a[30] => altsyncram_e1j2:altsyncram1.data_a[30]
data_a[31] => altsyncram_e1j2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_e1j2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_e1j2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_e1j2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_e1j2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_e1j2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_e1j2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_e1j2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_e1j2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_e1j2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_e1j2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_e1j2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_e1j2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_e1j2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_e1j2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_e1j2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_e1j2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_e1j2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_e1j2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_e1j2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_e1j2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_e1j2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_e1j2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_e1j2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_e1j2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_e1j2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_e1j2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_e1j2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_e1j2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_e1j2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_e1j2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_e1j2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_e1j2:altsyncram1.q_a[31]
wren_a => altsyncram_e1j2:altsyncram1.wren_a


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|altsyncram_e1j2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TopDE|DataMemory_Interface:MEMDATA|UserDataBlock:MB0|altsyncram:altsyncram_component|altsyncram_2ns1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component
wren_a => altsyncram_fqs1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fqs1:auto_generated.data_a[0]
data_a[1] => altsyncram_fqs1:auto_generated.data_a[1]
data_a[2] => altsyncram_fqs1:auto_generated.data_a[2]
data_a[3] => altsyncram_fqs1:auto_generated.data_a[3]
data_a[4] => altsyncram_fqs1:auto_generated.data_a[4]
data_a[5] => altsyncram_fqs1:auto_generated.data_a[5]
data_a[6] => altsyncram_fqs1:auto_generated.data_a[6]
data_a[7] => altsyncram_fqs1:auto_generated.data_a[7]
data_a[8] => altsyncram_fqs1:auto_generated.data_a[8]
data_a[9] => altsyncram_fqs1:auto_generated.data_a[9]
data_a[10] => altsyncram_fqs1:auto_generated.data_a[10]
data_a[11] => altsyncram_fqs1:auto_generated.data_a[11]
data_a[12] => altsyncram_fqs1:auto_generated.data_a[12]
data_a[13] => altsyncram_fqs1:auto_generated.data_a[13]
data_a[14] => altsyncram_fqs1:auto_generated.data_a[14]
data_a[15] => altsyncram_fqs1:auto_generated.data_a[15]
data_a[16] => altsyncram_fqs1:auto_generated.data_a[16]
data_a[17] => altsyncram_fqs1:auto_generated.data_a[17]
data_a[18] => altsyncram_fqs1:auto_generated.data_a[18]
data_a[19] => altsyncram_fqs1:auto_generated.data_a[19]
data_a[20] => altsyncram_fqs1:auto_generated.data_a[20]
data_a[21] => altsyncram_fqs1:auto_generated.data_a[21]
data_a[22] => altsyncram_fqs1:auto_generated.data_a[22]
data_a[23] => altsyncram_fqs1:auto_generated.data_a[23]
data_a[24] => altsyncram_fqs1:auto_generated.data_a[24]
data_a[25] => altsyncram_fqs1:auto_generated.data_a[25]
data_a[26] => altsyncram_fqs1:auto_generated.data_a[26]
data_a[27] => altsyncram_fqs1:auto_generated.data_a[27]
data_a[28] => altsyncram_fqs1:auto_generated.data_a[28]
data_a[29] => altsyncram_fqs1:auto_generated.data_a[29]
data_a[30] => altsyncram_fqs1:auto_generated.data_a[30]
data_a[31] => altsyncram_fqs1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fqs1:auto_generated.address_a[0]
address_a[1] => altsyncram_fqs1:auto_generated.address_a[1]
address_a[2] => altsyncram_fqs1:auto_generated.address_a[2]
address_a[3] => altsyncram_fqs1:auto_generated.address_a[3]
address_a[4] => altsyncram_fqs1:auto_generated.address_a[4]
address_a[5] => altsyncram_fqs1:auto_generated.address_a[5]
address_a[6] => altsyncram_fqs1:auto_generated.address_a[6]
address_a[7] => altsyncram_fqs1:auto_generated.address_a[7]
address_a[8] => altsyncram_fqs1:auto_generated.address_a[8]
address_a[9] => altsyncram_fqs1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fqs1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_fqs1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_fqs1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_fqs1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_fqs1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fqs1:auto_generated.q_a[0]
q_a[1] <= altsyncram_fqs1:auto_generated.q_a[1]
q_a[2] <= altsyncram_fqs1:auto_generated.q_a[2]
q_a[3] <= altsyncram_fqs1:auto_generated.q_a[3]
q_a[4] <= altsyncram_fqs1:auto_generated.q_a[4]
q_a[5] <= altsyncram_fqs1:auto_generated.q_a[5]
q_a[6] <= altsyncram_fqs1:auto_generated.q_a[6]
q_a[7] <= altsyncram_fqs1:auto_generated.q_a[7]
q_a[8] <= altsyncram_fqs1:auto_generated.q_a[8]
q_a[9] <= altsyncram_fqs1:auto_generated.q_a[9]
q_a[10] <= altsyncram_fqs1:auto_generated.q_a[10]
q_a[11] <= altsyncram_fqs1:auto_generated.q_a[11]
q_a[12] <= altsyncram_fqs1:auto_generated.q_a[12]
q_a[13] <= altsyncram_fqs1:auto_generated.q_a[13]
q_a[14] <= altsyncram_fqs1:auto_generated.q_a[14]
q_a[15] <= altsyncram_fqs1:auto_generated.q_a[15]
q_a[16] <= altsyncram_fqs1:auto_generated.q_a[16]
q_a[17] <= altsyncram_fqs1:auto_generated.q_a[17]
q_a[18] <= altsyncram_fqs1:auto_generated.q_a[18]
q_a[19] <= altsyncram_fqs1:auto_generated.q_a[19]
q_a[20] <= altsyncram_fqs1:auto_generated.q_a[20]
q_a[21] <= altsyncram_fqs1:auto_generated.q_a[21]
q_a[22] <= altsyncram_fqs1:auto_generated.q_a[22]
q_a[23] <= altsyncram_fqs1:auto_generated.q_a[23]
q_a[24] <= altsyncram_fqs1:auto_generated.q_a[24]
q_a[25] <= altsyncram_fqs1:auto_generated.q_a[25]
q_a[26] <= altsyncram_fqs1:auto_generated.q_a[26]
q_a[27] <= altsyncram_fqs1:auto_generated.q_a[27]
q_a[28] <= altsyncram_fqs1:auto_generated.q_a[28]
q_a[29] <= altsyncram_fqs1:auto_generated.q_a[29]
q_a[30] <= altsyncram_fqs1:auto_generated.q_a[30]
q_a[31] <= altsyncram_fqs1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated
address_a[0] => altsyncram_94j2:altsyncram1.address_a[0]
address_a[1] => altsyncram_94j2:altsyncram1.address_a[1]
address_a[2] => altsyncram_94j2:altsyncram1.address_a[2]
address_a[3] => altsyncram_94j2:altsyncram1.address_a[3]
address_a[4] => altsyncram_94j2:altsyncram1.address_a[4]
address_a[5] => altsyncram_94j2:altsyncram1.address_a[5]
address_a[6] => altsyncram_94j2:altsyncram1.address_a[6]
address_a[7] => altsyncram_94j2:altsyncram1.address_a[7]
address_a[8] => altsyncram_94j2:altsyncram1.address_a[8]
address_a[9] => altsyncram_94j2:altsyncram1.address_a[9]
byteena_a[0] => altsyncram_94j2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_94j2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_94j2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_94j2:altsyncram1.byteena_a[3]
clock0 => altsyncram_94j2:altsyncram1.clock0
data_a[0] => altsyncram_94j2:altsyncram1.data_a[0]
data_a[1] => altsyncram_94j2:altsyncram1.data_a[1]
data_a[2] => altsyncram_94j2:altsyncram1.data_a[2]
data_a[3] => altsyncram_94j2:altsyncram1.data_a[3]
data_a[4] => altsyncram_94j2:altsyncram1.data_a[4]
data_a[5] => altsyncram_94j2:altsyncram1.data_a[5]
data_a[6] => altsyncram_94j2:altsyncram1.data_a[6]
data_a[7] => altsyncram_94j2:altsyncram1.data_a[7]
data_a[8] => altsyncram_94j2:altsyncram1.data_a[8]
data_a[9] => altsyncram_94j2:altsyncram1.data_a[9]
data_a[10] => altsyncram_94j2:altsyncram1.data_a[10]
data_a[11] => altsyncram_94j2:altsyncram1.data_a[11]
data_a[12] => altsyncram_94j2:altsyncram1.data_a[12]
data_a[13] => altsyncram_94j2:altsyncram1.data_a[13]
data_a[14] => altsyncram_94j2:altsyncram1.data_a[14]
data_a[15] => altsyncram_94j2:altsyncram1.data_a[15]
data_a[16] => altsyncram_94j2:altsyncram1.data_a[16]
data_a[17] => altsyncram_94j2:altsyncram1.data_a[17]
data_a[18] => altsyncram_94j2:altsyncram1.data_a[18]
data_a[19] => altsyncram_94j2:altsyncram1.data_a[19]
data_a[20] => altsyncram_94j2:altsyncram1.data_a[20]
data_a[21] => altsyncram_94j2:altsyncram1.data_a[21]
data_a[22] => altsyncram_94j2:altsyncram1.data_a[22]
data_a[23] => altsyncram_94j2:altsyncram1.data_a[23]
data_a[24] => altsyncram_94j2:altsyncram1.data_a[24]
data_a[25] => altsyncram_94j2:altsyncram1.data_a[25]
data_a[26] => altsyncram_94j2:altsyncram1.data_a[26]
data_a[27] => altsyncram_94j2:altsyncram1.data_a[27]
data_a[28] => altsyncram_94j2:altsyncram1.data_a[28]
data_a[29] => altsyncram_94j2:altsyncram1.data_a[29]
data_a[30] => altsyncram_94j2:altsyncram1.data_a[30]
data_a[31] => altsyncram_94j2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_94j2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_94j2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_94j2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_94j2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_94j2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_94j2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_94j2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_94j2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_94j2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_94j2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_94j2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_94j2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_94j2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_94j2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_94j2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_94j2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_94j2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_94j2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_94j2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_94j2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_94j2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_94j2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_94j2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_94j2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_94j2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_94j2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_94j2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_94j2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_94j2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_94j2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_94j2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_94j2:altsyncram1.q_a[31]
wren_a => altsyncram_94j2:altsyncram1.wren_a


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|altsyncram_94j2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TopDE|DataMemory_Interface:MEMDATA|SysDataBlock:MB1|altsyncram:altsyncram_component|altsyncram_fqs1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CodeMemory_Interface:MEMCODE
iCLK => ~NO_FANOUT~
iCLKMem => iCLKMem.IN3
wReadEnable => wReadData[31].IN1
wWriteEnable => wMemWriteMB0.IN0
wWriteEnable => wMemWriteMB1.IN0
wByteEnable[0] => wByteEnable[0].IN2
wByteEnable[1] => wByteEnable[1].IN2
wByteEnable[2] => wByteEnable[2].IN2
wByteEnable[3] => wByteEnable[3].IN2
wAddress[0] => LessThan0.IN64
wAddress[0] => LessThan1.IN64
wAddress[0] => LessThan2.IN64
wAddress[0] => LessThan3.IN64
wAddress[0] => LessThan4.IN64
wAddress[0] => LessThan5.IN64
wAddress[1] => LessThan0.IN63
wAddress[1] => LessThan1.IN63
wAddress[1] => LessThan2.IN63
wAddress[1] => LessThan3.IN63
wAddress[1] => LessThan4.IN63
wAddress[1] => LessThan5.IN63
wAddress[2] => wAddress[2].IN3
wAddress[3] => wAddress[3].IN3
wAddress[4] => wAddress[4].IN3
wAddress[5] => wAddress[5].IN3
wAddress[6] => wAddress[6].IN3
wAddress[7] => wAddress[7].IN3
wAddress[8] => wAddress[8].IN3
wAddress[9] => wAddress[9].IN2
wAddress[10] => wAddress[10].IN2
wAddress[11] => wAddress[11].IN2
wAddress[12] => wAddress[12].IN2
wAddress[13] => wAddress[13].IN1
wAddress[14] => LessThan0.IN50
wAddress[14] => LessThan1.IN50
wAddress[14] => LessThan2.IN50
wAddress[14] => LessThan3.IN50
wAddress[14] => LessThan4.IN50
wAddress[14] => LessThan5.IN50
wAddress[15] => LessThan0.IN49
wAddress[15] => LessThan1.IN49
wAddress[15] => LessThan2.IN49
wAddress[15] => LessThan3.IN49
wAddress[15] => LessThan4.IN49
wAddress[15] => LessThan5.IN49
wAddress[16] => LessThan0.IN48
wAddress[16] => LessThan1.IN48
wAddress[16] => LessThan2.IN48
wAddress[16] => LessThan3.IN48
wAddress[16] => LessThan4.IN48
wAddress[16] => LessThan5.IN48
wAddress[17] => LessThan0.IN47
wAddress[17] => LessThan1.IN47
wAddress[17] => LessThan2.IN47
wAddress[17] => LessThan3.IN47
wAddress[17] => LessThan4.IN47
wAddress[17] => LessThan5.IN47
wAddress[18] => LessThan0.IN46
wAddress[18] => LessThan1.IN46
wAddress[18] => LessThan2.IN46
wAddress[18] => LessThan3.IN46
wAddress[18] => LessThan4.IN46
wAddress[18] => LessThan5.IN46
wAddress[19] => LessThan0.IN45
wAddress[19] => LessThan1.IN45
wAddress[19] => LessThan2.IN45
wAddress[19] => LessThan3.IN45
wAddress[19] => LessThan4.IN45
wAddress[19] => LessThan5.IN45
wAddress[20] => LessThan0.IN44
wAddress[20] => LessThan1.IN44
wAddress[20] => LessThan2.IN44
wAddress[20] => LessThan3.IN44
wAddress[20] => LessThan4.IN44
wAddress[20] => LessThan5.IN44
wAddress[21] => LessThan0.IN43
wAddress[21] => LessThan1.IN43
wAddress[21] => LessThan2.IN43
wAddress[21] => LessThan3.IN43
wAddress[21] => LessThan4.IN43
wAddress[21] => LessThan5.IN43
wAddress[22] => LessThan0.IN42
wAddress[22] => LessThan1.IN42
wAddress[22] => LessThan2.IN42
wAddress[22] => LessThan3.IN42
wAddress[22] => LessThan4.IN42
wAddress[22] => LessThan5.IN42
wAddress[23] => LessThan0.IN41
wAddress[23] => LessThan1.IN41
wAddress[23] => LessThan2.IN41
wAddress[23] => LessThan3.IN41
wAddress[23] => LessThan4.IN41
wAddress[23] => LessThan5.IN41
wAddress[24] => LessThan0.IN40
wAddress[24] => LessThan1.IN40
wAddress[24] => LessThan2.IN40
wAddress[24] => LessThan3.IN40
wAddress[24] => LessThan4.IN40
wAddress[24] => LessThan5.IN40
wAddress[25] => LessThan0.IN39
wAddress[25] => LessThan1.IN39
wAddress[25] => LessThan2.IN39
wAddress[25] => LessThan3.IN39
wAddress[25] => LessThan4.IN39
wAddress[25] => LessThan5.IN39
wAddress[26] => LessThan0.IN38
wAddress[26] => LessThan1.IN38
wAddress[26] => LessThan2.IN38
wAddress[26] => LessThan3.IN38
wAddress[26] => LessThan4.IN38
wAddress[26] => LessThan5.IN38
wAddress[27] => LessThan0.IN37
wAddress[27] => LessThan1.IN37
wAddress[27] => LessThan2.IN37
wAddress[27] => LessThan3.IN37
wAddress[27] => LessThan4.IN37
wAddress[27] => LessThan5.IN37
wAddress[28] => LessThan0.IN36
wAddress[28] => LessThan1.IN36
wAddress[28] => LessThan2.IN36
wAddress[28] => LessThan3.IN36
wAddress[28] => LessThan4.IN36
wAddress[28] => LessThan5.IN36
wAddress[29] => LessThan0.IN35
wAddress[29] => LessThan1.IN35
wAddress[29] => LessThan2.IN35
wAddress[29] => LessThan3.IN35
wAddress[29] => LessThan4.IN35
wAddress[29] => LessThan5.IN35
wAddress[30] => LessThan0.IN34
wAddress[30] => LessThan1.IN34
wAddress[30] => LessThan2.IN34
wAddress[30] => LessThan3.IN34
wAddress[30] => LessThan4.IN34
wAddress[30] => LessThan5.IN34
wAddress[31] => LessThan0.IN33
wAddress[31] => LessThan1.IN33
wAddress[31] => LessThan2.IN33
wAddress[31] => LessThan3.IN33
wAddress[31] => LessThan4.IN33
wAddress[31] => LessThan5.IN33
wWriteData[0] => wWriteData[0].IN2
wWriteData[1] => wWriteData[1].IN2
wWriteData[2] => wWriteData[2].IN2
wWriteData[3] => wWriteData[3].IN2
wWriteData[4] => wWriteData[4].IN2
wWriteData[5] => wWriteData[5].IN2
wWriteData[6] => wWriteData[6].IN2
wWriteData[7] => wWriteData[7].IN2
wWriteData[8] => wWriteData[8].IN2
wWriteData[9] => wWriteData[9].IN2
wWriteData[10] => wWriteData[10].IN2
wWriteData[11] => wWriteData[11].IN2
wWriteData[12] => wWriteData[12].IN2
wWriteData[13] => wWriteData[13].IN2
wWriteData[14] => wWriteData[14].IN2
wWriteData[15] => wWriteData[15].IN2
wWriteData[16] => wWriteData[16].IN2
wWriteData[17] => wWriteData[17].IN2
wWriteData[18] => wWriteData[18].IN2
wWriteData[19] => wWriteData[19].IN2
wWriteData[20] => wWriteData[20].IN2
wWriteData[21] => wWriteData[21].IN2
wWriteData[22] => wWriteData[22].IN2
wWriteData[23] => wWriteData[23].IN2
wWriteData[24] => wWriteData[24].IN2
wWriteData[25] => wWriteData[25].IN2
wWriteData[26] => wWriteData[26].IN2
wWriteData[27] => wWriteData[27].IN2
wWriteData[28] => wWriteData[28].IN2
wWriteData[29] => wWriteData[29].IN2
wWriteData[30] => wWriteData[30].IN2
wWriteData[31] => wWriteData[31].IN2
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_oki1:auto_generated.address_a[0]
address_a[1] => altsyncram_oki1:auto_generated.address_a[1]
address_a[2] => altsyncram_oki1:auto_generated.address_a[2]
address_a[3] => altsyncram_oki1:auto_generated.address_a[3]
address_a[4] => altsyncram_oki1:auto_generated.address_a[4]
address_a[5] => altsyncram_oki1:auto_generated.address_a[5]
address_a[6] => altsyncram_oki1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_oki1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_oki1:auto_generated.q_a[0]
q_a[1] <= altsyncram_oki1:auto_generated.q_a[1]
q_a[2] <= altsyncram_oki1:auto_generated.q_a[2]
q_a[3] <= altsyncram_oki1:auto_generated.q_a[3]
q_a[4] <= altsyncram_oki1:auto_generated.q_a[4]
q_a[5] <= altsyncram_oki1:auto_generated.q_a[5]
q_a[6] <= altsyncram_oki1:auto_generated.q_a[6]
q_a[7] <= altsyncram_oki1:auto_generated.q_a[7]
q_a[8] <= altsyncram_oki1:auto_generated.q_a[8]
q_a[9] <= altsyncram_oki1:auto_generated.q_a[9]
q_a[10] <= altsyncram_oki1:auto_generated.q_a[10]
q_a[11] <= altsyncram_oki1:auto_generated.q_a[11]
q_a[12] <= altsyncram_oki1:auto_generated.q_a[12]
q_a[13] <= altsyncram_oki1:auto_generated.q_a[13]
q_a[14] <= altsyncram_oki1:auto_generated.q_a[14]
q_a[15] <= altsyncram_oki1:auto_generated.q_a[15]
q_a[16] <= altsyncram_oki1:auto_generated.q_a[16]
q_a[17] <= altsyncram_oki1:auto_generated.q_a[17]
q_a[18] <= altsyncram_oki1:auto_generated.q_a[18]
q_a[19] <= altsyncram_oki1:auto_generated.q_a[19]
q_a[20] <= altsyncram_oki1:auto_generated.q_a[20]
q_a[21] <= altsyncram_oki1:auto_generated.q_a[21]
q_a[22] <= altsyncram_oki1:auto_generated.q_a[22]
q_a[23] <= altsyncram_oki1:auto_generated.q_a[23]
q_a[24] <= altsyncram_oki1:auto_generated.q_a[24]
q_a[25] <= altsyncram_oki1:auto_generated.q_a[25]
q_a[26] <= altsyncram_oki1:auto_generated.q_a[26]
q_a[27] <= altsyncram_oki1:auto_generated.q_a[27]
q_a[28] <= altsyncram_oki1:auto_generated.q_a[28]
q_a[29] <= altsyncram_oki1:auto_generated.q_a[29]
q_a[30] <= altsyncram_oki1:auto_generated.q_a[30]
q_a[31] <= altsyncram_oki1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated
address_a[0] => altsyncram_q2k2:altsyncram1.address_a[0]
address_a[1] => altsyncram_q2k2:altsyncram1.address_a[1]
address_a[2] => altsyncram_q2k2:altsyncram1.address_a[2]
address_a[3] => altsyncram_q2k2:altsyncram1.address_a[3]
address_a[4] => altsyncram_q2k2:altsyncram1.address_a[4]
address_a[5] => altsyncram_q2k2:altsyncram1.address_a[5]
address_a[6] => altsyncram_q2k2:altsyncram1.address_a[6]
clock0 => altsyncram_q2k2:altsyncram1.clock0
q_a[0] <= altsyncram_q2k2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_q2k2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_q2k2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_q2k2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_q2k2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_q2k2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_q2k2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_q2k2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_q2k2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_q2k2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_q2k2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_q2k2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_q2k2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_q2k2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_q2k2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_q2k2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_q2k2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_q2k2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_q2k2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_q2k2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_q2k2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_q2k2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_q2k2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_q2k2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_q2k2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_q2k2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_q2k2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_q2k2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_q2k2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_q2k2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_q2k2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_q2k2:altsyncram1.q_a[31]


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|altsyncram_q2k2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TopDE|CodeMemory_Interface:MEMCODE|BootBlock:BB0|altsyncram:altsyncram_component|altsyncram_oki1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component
wren_a => altsyncram_ups1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ups1:auto_generated.data_a[0]
data_a[1] => altsyncram_ups1:auto_generated.data_a[1]
data_a[2] => altsyncram_ups1:auto_generated.data_a[2]
data_a[3] => altsyncram_ups1:auto_generated.data_a[3]
data_a[4] => altsyncram_ups1:auto_generated.data_a[4]
data_a[5] => altsyncram_ups1:auto_generated.data_a[5]
data_a[6] => altsyncram_ups1:auto_generated.data_a[6]
data_a[7] => altsyncram_ups1:auto_generated.data_a[7]
data_a[8] => altsyncram_ups1:auto_generated.data_a[8]
data_a[9] => altsyncram_ups1:auto_generated.data_a[9]
data_a[10] => altsyncram_ups1:auto_generated.data_a[10]
data_a[11] => altsyncram_ups1:auto_generated.data_a[11]
data_a[12] => altsyncram_ups1:auto_generated.data_a[12]
data_a[13] => altsyncram_ups1:auto_generated.data_a[13]
data_a[14] => altsyncram_ups1:auto_generated.data_a[14]
data_a[15] => altsyncram_ups1:auto_generated.data_a[15]
data_a[16] => altsyncram_ups1:auto_generated.data_a[16]
data_a[17] => altsyncram_ups1:auto_generated.data_a[17]
data_a[18] => altsyncram_ups1:auto_generated.data_a[18]
data_a[19] => altsyncram_ups1:auto_generated.data_a[19]
data_a[20] => altsyncram_ups1:auto_generated.data_a[20]
data_a[21] => altsyncram_ups1:auto_generated.data_a[21]
data_a[22] => altsyncram_ups1:auto_generated.data_a[22]
data_a[23] => altsyncram_ups1:auto_generated.data_a[23]
data_a[24] => altsyncram_ups1:auto_generated.data_a[24]
data_a[25] => altsyncram_ups1:auto_generated.data_a[25]
data_a[26] => altsyncram_ups1:auto_generated.data_a[26]
data_a[27] => altsyncram_ups1:auto_generated.data_a[27]
data_a[28] => altsyncram_ups1:auto_generated.data_a[28]
data_a[29] => altsyncram_ups1:auto_generated.data_a[29]
data_a[30] => altsyncram_ups1:auto_generated.data_a[30]
data_a[31] => altsyncram_ups1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ups1:auto_generated.address_a[0]
address_a[1] => altsyncram_ups1:auto_generated.address_a[1]
address_a[2] => altsyncram_ups1:auto_generated.address_a[2]
address_a[3] => altsyncram_ups1:auto_generated.address_a[3]
address_a[4] => altsyncram_ups1:auto_generated.address_a[4]
address_a[5] => altsyncram_ups1:auto_generated.address_a[5]
address_a[6] => altsyncram_ups1:auto_generated.address_a[6]
address_a[7] => altsyncram_ups1:auto_generated.address_a[7]
address_a[8] => altsyncram_ups1:auto_generated.address_a[8]
address_a[9] => altsyncram_ups1:auto_generated.address_a[9]
address_a[10] => altsyncram_ups1:auto_generated.address_a[10]
address_a[11] => altsyncram_ups1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ups1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_ups1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_ups1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_ups1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_ups1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ups1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ups1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ups1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ups1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ups1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ups1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ups1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ups1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ups1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ups1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ups1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ups1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ups1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ups1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ups1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ups1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ups1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ups1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ups1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ups1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ups1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ups1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ups1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ups1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ups1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ups1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ups1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ups1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ups1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ups1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ups1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ups1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated
address_a[0] => altsyncram_53j2:altsyncram1.address_a[0]
address_a[1] => altsyncram_53j2:altsyncram1.address_a[1]
address_a[2] => altsyncram_53j2:altsyncram1.address_a[2]
address_a[3] => altsyncram_53j2:altsyncram1.address_a[3]
address_a[4] => altsyncram_53j2:altsyncram1.address_a[4]
address_a[5] => altsyncram_53j2:altsyncram1.address_a[5]
address_a[6] => altsyncram_53j2:altsyncram1.address_a[6]
address_a[7] => altsyncram_53j2:altsyncram1.address_a[7]
address_a[8] => altsyncram_53j2:altsyncram1.address_a[8]
address_a[9] => altsyncram_53j2:altsyncram1.address_a[9]
address_a[10] => altsyncram_53j2:altsyncram1.address_a[10]
address_a[11] => altsyncram_53j2:altsyncram1.address_a[11]
byteena_a[0] => altsyncram_53j2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_53j2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_53j2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_53j2:altsyncram1.byteena_a[3]
clock0 => altsyncram_53j2:altsyncram1.clock0
data_a[0] => altsyncram_53j2:altsyncram1.data_a[0]
data_a[1] => altsyncram_53j2:altsyncram1.data_a[1]
data_a[2] => altsyncram_53j2:altsyncram1.data_a[2]
data_a[3] => altsyncram_53j2:altsyncram1.data_a[3]
data_a[4] => altsyncram_53j2:altsyncram1.data_a[4]
data_a[5] => altsyncram_53j2:altsyncram1.data_a[5]
data_a[6] => altsyncram_53j2:altsyncram1.data_a[6]
data_a[7] => altsyncram_53j2:altsyncram1.data_a[7]
data_a[8] => altsyncram_53j2:altsyncram1.data_a[8]
data_a[9] => altsyncram_53j2:altsyncram1.data_a[9]
data_a[10] => altsyncram_53j2:altsyncram1.data_a[10]
data_a[11] => altsyncram_53j2:altsyncram1.data_a[11]
data_a[12] => altsyncram_53j2:altsyncram1.data_a[12]
data_a[13] => altsyncram_53j2:altsyncram1.data_a[13]
data_a[14] => altsyncram_53j2:altsyncram1.data_a[14]
data_a[15] => altsyncram_53j2:altsyncram1.data_a[15]
data_a[16] => altsyncram_53j2:altsyncram1.data_a[16]
data_a[17] => altsyncram_53j2:altsyncram1.data_a[17]
data_a[18] => altsyncram_53j2:altsyncram1.data_a[18]
data_a[19] => altsyncram_53j2:altsyncram1.data_a[19]
data_a[20] => altsyncram_53j2:altsyncram1.data_a[20]
data_a[21] => altsyncram_53j2:altsyncram1.data_a[21]
data_a[22] => altsyncram_53j2:altsyncram1.data_a[22]
data_a[23] => altsyncram_53j2:altsyncram1.data_a[23]
data_a[24] => altsyncram_53j2:altsyncram1.data_a[24]
data_a[25] => altsyncram_53j2:altsyncram1.data_a[25]
data_a[26] => altsyncram_53j2:altsyncram1.data_a[26]
data_a[27] => altsyncram_53j2:altsyncram1.data_a[27]
data_a[28] => altsyncram_53j2:altsyncram1.data_a[28]
data_a[29] => altsyncram_53j2:altsyncram1.data_a[29]
data_a[30] => altsyncram_53j2:altsyncram1.data_a[30]
data_a[31] => altsyncram_53j2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_53j2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_53j2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_53j2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_53j2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_53j2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_53j2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_53j2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_53j2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_53j2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_53j2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_53j2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_53j2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_53j2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_53j2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_53j2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_53j2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_53j2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_53j2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_53j2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_53j2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_53j2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_53j2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_53j2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_53j2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_53j2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_53j2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_53j2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_53j2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_53j2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_53j2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_53j2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_53j2:altsyncram1.q_a[31]
wren_a => altsyncram_53j2:altsyncram1.wren_a


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|altsyncram_53j2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TopDE|CodeMemory_Interface:MEMCODE|UserCodeBlock:MB0|altsyncram:altsyncram_component|altsyncram_ups1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
byteena[0] => byteena[0].IN1
byteena[1] => byteena[1].IN1
byteena[2] => byteena[2].IN1
byteena[3] => byteena[3].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component
wren_a => altsyncram_qss1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_qss1:auto_generated.data_a[0]
data_a[1] => altsyncram_qss1:auto_generated.data_a[1]
data_a[2] => altsyncram_qss1:auto_generated.data_a[2]
data_a[3] => altsyncram_qss1:auto_generated.data_a[3]
data_a[4] => altsyncram_qss1:auto_generated.data_a[4]
data_a[5] => altsyncram_qss1:auto_generated.data_a[5]
data_a[6] => altsyncram_qss1:auto_generated.data_a[6]
data_a[7] => altsyncram_qss1:auto_generated.data_a[7]
data_a[8] => altsyncram_qss1:auto_generated.data_a[8]
data_a[9] => altsyncram_qss1:auto_generated.data_a[9]
data_a[10] => altsyncram_qss1:auto_generated.data_a[10]
data_a[11] => altsyncram_qss1:auto_generated.data_a[11]
data_a[12] => altsyncram_qss1:auto_generated.data_a[12]
data_a[13] => altsyncram_qss1:auto_generated.data_a[13]
data_a[14] => altsyncram_qss1:auto_generated.data_a[14]
data_a[15] => altsyncram_qss1:auto_generated.data_a[15]
data_a[16] => altsyncram_qss1:auto_generated.data_a[16]
data_a[17] => altsyncram_qss1:auto_generated.data_a[17]
data_a[18] => altsyncram_qss1:auto_generated.data_a[18]
data_a[19] => altsyncram_qss1:auto_generated.data_a[19]
data_a[20] => altsyncram_qss1:auto_generated.data_a[20]
data_a[21] => altsyncram_qss1:auto_generated.data_a[21]
data_a[22] => altsyncram_qss1:auto_generated.data_a[22]
data_a[23] => altsyncram_qss1:auto_generated.data_a[23]
data_a[24] => altsyncram_qss1:auto_generated.data_a[24]
data_a[25] => altsyncram_qss1:auto_generated.data_a[25]
data_a[26] => altsyncram_qss1:auto_generated.data_a[26]
data_a[27] => altsyncram_qss1:auto_generated.data_a[27]
data_a[28] => altsyncram_qss1:auto_generated.data_a[28]
data_a[29] => altsyncram_qss1:auto_generated.data_a[29]
data_a[30] => altsyncram_qss1:auto_generated.data_a[30]
data_a[31] => altsyncram_qss1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qss1:auto_generated.address_a[0]
address_a[1] => altsyncram_qss1:auto_generated.address_a[1]
address_a[2] => altsyncram_qss1:auto_generated.address_a[2]
address_a[3] => altsyncram_qss1:auto_generated.address_a[3]
address_a[4] => altsyncram_qss1:auto_generated.address_a[4]
address_a[5] => altsyncram_qss1:auto_generated.address_a[5]
address_a[6] => altsyncram_qss1:auto_generated.address_a[6]
address_a[7] => altsyncram_qss1:auto_generated.address_a[7]
address_a[8] => altsyncram_qss1:auto_generated.address_a[8]
address_a[9] => altsyncram_qss1:auto_generated.address_a[9]
address_a[10] => altsyncram_qss1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qss1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_qss1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_qss1:auto_generated.byteena_a[1]
byteena_a[2] => altsyncram_qss1:auto_generated.byteena_a[2]
byteena_a[3] => altsyncram_qss1:auto_generated.byteena_a[3]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qss1:auto_generated.q_a[0]
q_a[1] <= altsyncram_qss1:auto_generated.q_a[1]
q_a[2] <= altsyncram_qss1:auto_generated.q_a[2]
q_a[3] <= altsyncram_qss1:auto_generated.q_a[3]
q_a[4] <= altsyncram_qss1:auto_generated.q_a[4]
q_a[5] <= altsyncram_qss1:auto_generated.q_a[5]
q_a[6] <= altsyncram_qss1:auto_generated.q_a[6]
q_a[7] <= altsyncram_qss1:auto_generated.q_a[7]
q_a[8] <= altsyncram_qss1:auto_generated.q_a[8]
q_a[9] <= altsyncram_qss1:auto_generated.q_a[9]
q_a[10] <= altsyncram_qss1:auto_generated.q_a[10]
q_a[11] <= altsyncram_qss1:auto_generated.q_a[11]
q_a[12] <= altsyncram_qss1:auto_generated.q_a[12]
q_a[13] <= altsyncram_qss1:auto_generated.q_a[13]
q_a[14] <= altsyncram_qss1:auto_generated.q_a[14]
q_a[15] <= altsyncram_qss1:auto_generated.q_a[15]
q_a[16] <= altsyncram_qss1:auto_generated.q_a[16]
q_a[17] <= altsyncram_qss1:auto_generated.q_a[17]
q_a[18] <= altsyncram_qss1:auto_generated.q_a[18]
q_a[19] <= altsyncram_qss1:auto_generated.q_a[19]
q_a[20] <= altsyncram_qss1:auto_generated.q_a[20]
q_a[21] <= altsyncram_qss1:auto_generated.q_a[21]
q_a[22] <= altsyncram_qss1:auto_generated.q_a[22]
q_a[23] <= altsyncram_qss1:auto_generated.q_a[23]
q_a[24] <= altsyncram_qss1:auto_generated.q_a[24]
q_a[25] <= altsyncram_qss1:auto_generated.q_a[25]
q_a[26] <= altsyncram_qss1:auto_generated.q_a[26]
q_a[27] <= altsyncram_qss1:auto_generated.q_a[27]
q_a[28] <= altsyncram_qss1:auto_generated.q_a[28]
q_a[29] <= altsyncram_qss1:auto_generated.q_a[29]
q_a[30] <= altsyncram_qss1:auto_generated.q_a[30]
q_a[31] <= altsyncram_qss1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated
address_a[0] => altsyncram_46j2:altsyncram1.address_a[0]
address_a[1] => altsyncram_46j2:altsyncram1.address_a[1]
address_a[2] => altsyncram_46j2:altsyncram1.address_a[2]
address_a[3] => altsyncram_46j2:altsyncram1.address_a[3]
address_a[4] => altsyncram_46j2:altsyncram1.address_a[4]
address_a[5] => altsyncram_46j2:altsyncram1.address_a[5]
address_a[6] => altsyncram_46j2:altsyncram1.address_a[6]
address_a[7] => altsyncram_46j2:altsyncram1.address_a[7]
address_a[8] => altsyncram_46j2:altsyncram1.address_a[8]
address_a[9] => altsyncram_46j2:altsyncram1.address_a[9]
address_a[10] => altsyncram_46j2:altsyncram1.address_a[10]
byteena_a[0] => altsyncram_46j2:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_46j2:altsyncram1.byteena_a[1]
byteena_a[2] => altsyncram_46j2:altsyncram1.byteena_a[2]
byteena_a[3] => altsyncram_46j2:altsyncram1.byteena_a[3]
clock0 => altsyncram_46j2:altsyncram1.clock0
data_a[0] => altsyncram_46j2:altsyncram1.data_a[0]
data_a[1] => altsyncram_46j2:altsyncram1.data_a[1]
data_a[2] => altsyncram_46j2:altsyncram1.data_a[2]
data_a[3] => altsyncram_46j2:altsyncram1.data_a[3]
data_a[4] => altsyncram_46j2:altsyncram1.data_a[4]
data_a[5] => altsyncram_46j2:altsyncram1.data_a[5]
data_a[6] => altsyncram_46j2:altsyncram1.data_a[6]
data_a[7] => altsyncram_46j2:altsyncram1.data_a[7]
data_a[8] => altsyncram_46j2:altsyncram1.data_a[8]
data_a[9] => altsyncram_46j2:altsyncram1.data_a[9]
data_a[10] => altsyncram_46j2:altsyncram1.data_a[10]
data_a[11] => altsyncram_46j2:altsyncram1.data_a[11]
data_a[12] => altsyncram_46j2:altsyncram1.data_a[12]
data_a[13] => altsyncram_46j2:altsyncram1.data_a[13]
data_a[14] => altsyncram_46j2:altsyncram1.data_a[14]
data_a[15] => altsyncram_46j2:altsyncram1.data_a[15]
data_a[16] => altsyncram_46j2:altsyncram1.data_a[16]
data_a[17] => altsyncram_46j2:altsyncram1.data_a[17]
data_a[18] => altsyncram_46j2:altsyncram1.data_a[18]
data_a[19] => altsyncram_46j2:altsyncram1.data_a[19]
data_a[20] => altsyncram_46j2:altsyncram1.data_a[20]
data_a[21] => altsyncram_46j2:altsyncram1.data_a[21]
data_a[22] => altsyncram_46j2:altsyncram1.data_a[22]
data_a[23] => altsyncram_46j2:altsyncram1.data_a[23]
data_a[24] => altsyncram_46j2:altsyncram1.data_a[24]
data_a[25] => altsyncram_46j2:altsyncram1.data_a[25]
data_a[26] => altsyncram_46j2:altsyncram1.data_a[26]
data_a[27] => altsyncram_46j2:altsyncram1.data_a[27]
data_a[28] => altsyncram_46j2:altsyncram1.data_a[28]
data_a[29] => altsyncram_46j2:altsyncram1.data_a[29]
data_a[30] => altsyncram_46j2:altsyncram1.data_a[30]
data_a[31] => altsyncram_46j2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_46j2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_46j2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_46j2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_46j2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_46j2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_46j2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_46j2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_46j2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_46j2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_46j2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_46j2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_46j2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_46j2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_46j2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_46j2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_46j2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_46j2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_46j2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_46j2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_46j2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_46j2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_46j2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_46j2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_46j2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_46j2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_46j2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_46j2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_46j2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_46j2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_46j2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_46j2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_46j2:altsyncram1.q_a[31]
wren_a => altsyncram_46j2:altsyncram1.wren_a


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|altsyncram_46j2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[2] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[3] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[16] => ram_block3a16.PORTBDATAIN
data_b[17] => ram_block3a17.PORTBDATAIN
data_b[18] => ram_block3a18.PORTBDATAIN
data_b[19] => ram_block3a19.PORTBDATAIN
data_b[20] => ram_block3a20.PORTBDATAIN
data_b[21] => ram_block3a21.PORTBDATAIN
data_b[22] => ram_block3a22.PORTBDATAIN
data_b[23] => ram_block3a23.PORTBDATAIN
data_b[24] => ram_block3a24.PORTBDATAIN
data_b[25] => ram_block3a25.PORTBDATAIN
data_b[26] => ram_block3a26.PORTBDATAIN
data_b[27] => ram_block3a27.PORTBDATAIN
data_b[28] => ram_block3a28.PORTBDATAIN
data_b[29] => ram_block3a29.PORTBDATAIN
data_b[30] => ram_block3a30.PORTBDATAIN
data_b[31] => ram_block3a31.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_a[16] <= ram_block3a16.PORTADATAOUT
q_a[17] <= ram_block3a17.PORTADATAOUT
q_a[18] <= ram_block3a18.PORTADATAOUT
q_a[19] <= ram_block3a19.PORTADATAOUT
q_a[20] <= ram_block3a20.PORTADATAOUT
q_a[21] <= ram_block3a21.PORTADATAOUT
q_a[22] <= ram_block3a22.PORTADATAOUT
q_a[23] <= ram_block3a23.PORTADATAOUT
q_a[24] <= ram_block3a24.PORTADATAOUT
q_a[25] <= ram_block3a25.PORTADATAOUT
q_a[26] <= ram_block3a26.PORTADATAOUT
q_a[27] <= ram_block3a27.PORTADATAOUT
q_a[28] <= ram_block3a28.PORTADATAOUT
q_a[29] <= ram_block3a29.PORTADATAOUT
q_a[30] <= ram_block3a30.PORTADATAOUT
q_a[31] <= ram_block3a31.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE
wren_b => ram_block3a16.PORTBWE
wren_b => ram_block3a17.PORTBWE
wren_b => ram_block3a18.PORTBWE
wren_b => ram_block3a19.PORTBWE
wren_b => ram_block3a20.PORTBWE
wren_b => ram_block3a21.PORTBWE
wren_b => ram_block3a22.PORTBWE
wren_b => ram_block3a23.PORTBWE
wren_b => ram_block3a24.PORTBWE
wren_b => ram_block3a25.PORTBWE
wren_b => ram_block3a26.PORTBWE
wren_b => ram_block3a27.PORTBWE
wren_b => ram_block3a28.PORTBWE
wren_b => ram_block3a29.PORTBWE
wren_b => ram_block3a30.PORTBWE
wren_b => ram_block3a31.PORTBWE


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TopDE|CodeMemory_Interface:MEMCODE|SysCodeBlock:MB1|altsyncram:altsyncram_component|altsyncram_qss1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:Display70
HEX0_D[0] <= Decoder7:Dec0.Out
HEX0_D[1] <= Decoder7:Dec0.Out
HEX0_D[2] <= Decoder7:Dec0.Out
HEX0_D[3] <= Decoder7:Dec0.Out
HEX0_D[4] <= Decoder7:Dec0.Out
HEX0_D[5] <= Decoder7:Dec0.Out
HEX0_D[6] <= Decoder7:Dec0.Out
HEX1_D[0] <= Decoder7:Dec1.Out
HEX1_D[1] <= Decoder7:Dec1.Out
HEX1_D[2] <= Decoder7:Dec1.Out
HEX1_D[3] <= Decoder7:Dec1.Out
HEX1_D[4] <= Decoder7:Dec1.Out
HEX1_D[5] <= Decoder7:Dec1.Out
HEX1_D[6] <= Decoder7:Dec1.Out
HEX2_D[0] <= Decoder7:Dec2.Out
HEX2_D[1] <= Decoder7:Dec2.Out
HEX2_D[2] <= Decoder7:Dec2.Out
HEX2_D[3] <= Decoder7:Dec2.Out
HEX2_D[4] <= Decoder7:Dec2.Out
HEX2_D[5] <= Decoder7:Dec2.Out
HEX2_D[6] <= Decoder7:Dec2.Out
HEX3_D[0] <= Decoder7:Dec3.Out
HEX3_D[1] <= Decoder7:Dec3.Out
HEX3_D[2] <= Decoder7:Dec3.Out
HEX3_D[3] <= Decoder7:Dec3.Out
HEX3_D[4] <= Decoder7:Dec3.Out
HEX3_D[5] <= Decoder7:Dec3.Out
HEX3_D[6] <= Decoder7:Dec3.Out
HEX4_D[0] <= Decoder7:Dec4.Out
HEX4_D[1] <= Decoder7:Dec4.Out
HEX4_D[2] <= Decoder7:Dec4.Out
HEX4_D[3] <= Decoder7:Dec4.Out
HEX4_D[4] <= Decoder7:Dec4.Out
HEX4_D[5] <= Decoder7:Dec4.Out
HEX4_D[6] <= Decoder7:Dec4.Out
HEX5_D[0] <= Decoder7:Dec5.Out
HEX5_D[1] <= Decoder7:Dec5.Out
HEX5_D[2] <= Decoder7:Dec5.Out
HEX5_D[3] <= Decoder7:Dec5.Out
HEX5_D[4] <= Decoder7:Dec5.Out
HEX5_D[5] <= Decoder7:Dec5.Out
HEX5_D[6] <= Decoder7:Dec5.Out
Output[0] => Output[0].IN1
Output[1] => Output[1].IN1
Output[2] => Output[2].IN1
Output[3] => Output[3].IN1
Output[4] => Output[4].IN1
Output[5] => Output[5].IN1
Output[6] => Output[6].IN1
Output[7] => Output[7].IN1
Output[8] => Output[8].IN1
Output[9] => Output[9].IN1
Output[10] => Output[10].IN1
Output[11] => Output[11].IN1
Output[12] => Output[12].IN1
Output[13] => Output[13].IN1
Output[14] => Output[14].IN1
Output[15] => Output[15].IN1
Output[16] => Output[16].IN1
Output[17] => Output[17].IN1
Output[18] => Output[18].IN1
Output[19] => Output[19].IN1
Output[20] => Output[20].IN1
Output[21] => Output[21].IN1
Output[22] => Output[22].IN1
Output[23] => Output[23].IN1
Output[24] => ~NO_FANOUT~
Output[25] => ~NO_FANOUT~
Output[26] => ~NO_FANOUT~
Output[27] => ~NO_FANOUT~
Output[28] => ~NO_FANOUT~
Output[29] => ~NO_FANOUT~
Output[30] => ~NO_FANOUT~
Output[31] => ~NO_FANOUT~


|TopDE|Display7_Interface:Display70|Decoder7:Dec0
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:Display70|Decoder7:Dec1
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:Display70|Decoder7:Dec2
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:Display70|Decoder7:Dec3
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:Display70|Decoder7:Dec4
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Display7_Interface:Display70|Decoder7:Dec5
In[0] => Decoder0.IN3
In[1] => Decoder0.IN2
In[2] => Decoder0.IN1
In[3] => Decoder0.IN0
Out[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0
iRST => ~NO_FANOUT~
iCLK_50 => iCLK_50.IN1
iCLK2_50 => iCLK2_50.IN1
CLK => CLK.IN1
oVGA_HS <= VgaAdapter:VGA0.VGA_HS
oVGA_VS <= VgaAdapter:VGA0.VGA_VS
oVGA_BLANK_N <= VgaAdapter:VGA0.VGA_BLANK
oVGA_SYNC_N <= VgaAdapter:VGA0.VGA_SYNC
oVGA_CLK <= VgaAdapter:VGA0.VGA_CLK
oVGA_R[0] <= VgaAdapter:VGA0.VGA_R
oVGA_R[1] <= VgaAdapter:VGA0.VGA_R
oVGA_R[2] <= VgaAdapter:VGA0.VGA_R
oVGA_R[3] <= VgaAdapter:VGA0.VGA_R
oVGA_R[4] <= VgaAdapter:VGA0.VGA_R
oVGA_R[5] <= VgaAdapter:VGA0.VGA_R
oVGA_R[6] <= VgaAdapter:VGA0.VGA_R
oVGA_R[7] <= VgaAdapter:VGA0.VGA_R
oVGA_G[0] <= VgaAdapter:VGA0.VGA_G
oVGA_G[1] <= VgaAdapter:VGA0.VGA_G
oVGA_G[2] <= VgaAdapter:VGA0.VGA_G
oVGA_G[3] <= VgaAdapter:VGA0.VGA_G
oVGA_G[4] <= VgaAdapter:VGA0.VGA_G
oVGA_G[5] <= VgaAdapter:VGA0.VGA_G
oVGA_G[6] <= VgaAdapter:VGA0.VGA_G
oVGA_G[7] <= VgaAdapter:VGA0.VGA_G
oVGA_B[0] <= VgaAdapter:VGA0.VGA_B
oVGA_B[1] <= VgaAdapter:VGA0.VGA_B
oVGA_B[2] <= VgaAdapter:VGA0.VGA_B
oVGA_B[3] <= VgaAdapter:VGA0.VGA_B
oVGA_B[4] <= VgaAdapter:VGA0.VGA_B
oVGA_B[5] <= VgaAdapter:VGA0.VGA_B
oVGA_B[6] <= VgaAdapter:VGA0.VGA_B
oVGA_B[7] <= VgaAdapter:VGA0.VGA_B
oVGASelect[0] <= VgaAdapter:VGA0.oVGASelect
oVGASelect[1] <= VgaAdapter:VGA0.oVGASelect
oVGASelect[2] <= VgaAdapter:VGA0.oVGASelect
oVGASelect[3] <= VgaAdapter:VGA0.oVGASelect
oVGASelect[4] <= VgaAdapter:VGA0.oVGASelect
iVGARead[0] => iVGARead[0].IN1
iVGARead[1] => iVGARead[1].IN1
iVGARead[2] => iVGARead[2].IN1
iVGARead[3] => iVGARead[3].IN1
iVGARead[4] => iVGARead[4].IN1
iVGARead[5] => iVGARead[5].IN1
iVGARead[6] => iVGARead[6].IN1
iVGARead[7] => iVGARead[7].IN1
iVGARead[8] => iVGARead[8].IN1
iVGARead[9] => iVGARead[9].IN1
iVGARead[10] => iVGARead[10].IN1
iVGARead[11] => iVGARead[11].IN1
iVGARead[12] => iVGARead[12].IN1
iVGARead[13] => iVGARead[13].IN1
iVGARead[14] => iVGARead[14].IN1
iVGARead[15] => iVGARead[15].IN1
iVGARead[16] => iVGARead[16].IN1
iVGARead[17] => iVGARead[17].IN1
iVGARead[18] => iVGARead[18].IN1
iVGARead[19] => iVGARead[19].IN1
iVGARead[20] => iVGARead[20].IN1
iVGARead[21] => iVGARead[21].IN1
iVGARead[22] => iVGARead[22].IN1
iVGARead[23] => iVGARead[23].IN1
iVGARead[24] => iVGARead[24].IN1
iVGARead[25] => iVGARead[25].IN1
iVGARead[26] => iVGARead[26].IN1
iVGARead[27] => iVGARead[27].IN1
iVGARead[28] => iVGARead[28].IN1
iVGARead[29] => iVGARead[29].IN1
iVGARead[30] => iVGARead[30].IN1
iVGARead[31] => iVGARead[31].IN1
iDebugEnable => iDebugEnable.IN1
wReadEnable => wReadData[31].IN1
wWriteEnable => wWriteEnable.IN1
wByteEnable[0] => ByteSelect.DATAA
wByteEnable[1] => ByteSelect.DATAA
wByteEnable[2] => ByteSelect.DATAA
wByteEnable[3] => ByteSelect.DATAA
wAddress[0] => wAddress[0].IN1
wAddress[1] => wAddress[1].IN1
wAddress[2] => wAddress[2].IN1
wAddress[3] => wAddress[3].IN1
wAddress[4] => wAddress[4].IN1
wAddress[5] => wAddress[5].IN1
wAddress[6] => wAddress[6].IN1
wAddress[7] => wAddress[7].IN1
wAddress[8] => wAddress[8].IN1
wAddress[9] => wAddress[9].IN1
wAddress[10] => wAddress[10].IN1
wAddress[11] => wAddress[11].IN1
wAddress[12] => wAddress[12].IN1
wAddress[13] => wAddress[13].IN1
wAddress[14] => wAddress[14].IN1
wAddress[15] => wAddress[15].IN1
wAddress[16] => wAddress[16].IN1
wAddress[17] => wAddress[17].IN1
wAddress[18] => wAddress[18].IN1
wAddress[19] => wAddress[19].IN1
wAddress[20] => wAddress[20].IN1
wAddress[21] => wAddress[21].IN1
wAddress[22] => wAddress[22].IN1
wAddress[23] => wAddress[23].IN1
wAddress[24] => wAddress[24].IN1
wAddress[25] => wAddress[25].IN1
wAddress[26] => wAddress[26].IN1
wAddress[27] => wAddress[27].IN1
wAddress[28] => wAddress[28].IN1
wAddress[29] => wAddress[29].IN1
wAddress[30] => wAddress[30].IN1
wAddress[31] => wAddress[31].IN1
wWriteData[0] => wWriteData[0].IN1
wWriteData[1] => wWriteData[1].IN1
wWriteData[2] => wWriteData[2].IN1
wWriteData[3] => wWriteData[3].IN1
wWriteData[4] => wWriteData[4].IN1
wWriteData[5] => wWriteData[5].IN1
wWriteData[6] => wWriteData[6].IN1
wWriteData[7] => wWriteData[7].IN1
wWriteData[8] => wWriteData[8].IN1
wWriteData[9] => wWriteData[9].IN1
wWriteData[10] => wWriteData[10].IN1
wWriteData[11] => wWriteData[11].IN1
wWriteData[12] => wWriteData[12].IN1
wWriteData[13] => wWriteData[13].IN1
wWriteData[14] => wWriteData[14].IN1
wWriteData[15] => wWriteData[15].IN1
wWriteData[16] => wWriteData[16].IN1
wWriteData[17] => wWriteData[17].IN1
wWriteData[18] => wWriteData[18].IN1
wWriteData[19] => wWriteData[19].IN1
wWriteData[20] => wWriteData[20].IN1
wWriteData[21] => wWriteData[21].IN1
wWriteData[22] => wWriteData[22].IN1
wWriteData[23] => wWriteData[23].IN1
wWriteData[24] => wWriteData[24].IN1
wWriteData[25] => wWriteData[25].IN1
wWriteData[26] => wWriteData[26].IN1
wWriteData[27] => wWriteData[27].IN1
wWriteData[28] => wWriteData[28].IN1
wWriteData[29] => wWriteData[29].IN1
wWriteData[30] => wWriteData[30].IN1
wWriteData[31] => wWriteData[31].IN1
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
iCLK => comb.IN0
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => CLOCK2_50.IN1
color_in[0] => color_in[0].IN1
color_in[1] => color_in[1].IN1
color_in[2] => color_in[2].IN1
color_in[3] => color_in[3].IN1
color_in[4] => color_in[4].IN1
color_in[5] => color_in[5].IN1
color_in[6] => color_in[6].IN1
color_in[7] => color_in[7].IN1
color_in[8] => color_in[8].IN1
color_in[9] => color_in[9].IN1
color_in[10] => color_in[10].IN1
color_in[11] => color_in[11].IN1
color_in[12] => color_in[12].IN1
color_in[13] => color_in[13].IN1
color_in[14] => color_in[14].IN1
color_in[15] => color_in[15].IN1
color_in[16] => color_in[16].IN1
color_in[17] => color_in[17].IN1
color_in[18] => color_in[18].IN1
color_in[19] => color_in[19].IN1
color_in[20] => color_in[20].IN1
color_in[21] => color_in[21].IN1
color_in[22] => color_in[22].IN1
color_in[23] => color_in[23].IN1
color_in[24] => color_in[24].IN1
color_in[25] => color_in[25].IN1
color_in[26] => color_in[26].IN1
color_in[27] => color_in[27].IN1
color_in[28] => color_in[28].IN1
color_in[29] => color_in[29].IN1
color_in[30] => color_in[30].IN1
color_in[31] => color_in[31].IN1
color_out[0] <= MemoryVGA:memVGA.q_b
color_out[1] <= MemoryVGA:memVGA.q_b
color_out[2] <= MemoryVGA:memVGA.q_b
color_out[3] <= MemoryVGA:memVGA.q_b
color_out[4] <= MemoryVGA:memVGA.q_b
color_out[5] <= MemoryVGA:memVGA.q_b
color_out[6] <= MemoryVGA:memVGA.q_b
color_out[7] <= MemoryVGA:memVGA.q_b
color_out[8] <= MemoryVGA:memVGA.q_b
color_out[9] <= MemoryVGA:memVGA.q_b
color_out[10] <= MemoryVGA:memVGA.q_b
color_out[11] <= MemoryVGA:memVGA.q_b
color_out[12] <= MemoryVGA:memVGA.q_b
color_out[13] <= MemoryVGA:memVGA.q_b
color_out[14] <= MemoryVGA:memVGA.q_b
color_out[15] <= MemoryVGA:memVGA.q_b
color_out[16] <= MemoryVGA:memVGA.q_b
color_out[17] <= MemoryVGA:memVGA.q_b
color_out[18] <= MemoryVGA:memVGA.q_b
color_out[19] <= MemoryVGA:memVGA.q_b
color_out[20] <= MemoryVGA:memVGA.q_b
color_out[21] <= MemoryVGA:memVGA.q_b
color_out[22] <= MemoryVGA:memVGA.q_b
color_out[23] <= MemoryVGA:memVGA.q_b
color_out[24] <= MemoryVGA:memVGA.q_b
color_out[25] <= MemoryVGA:memVGA.q_b
color_out[26] <= MemoryVGA:memVGA.q_b
color_out[27] <= MemoryVGA:memVGA.q_b
color_out[28] <= MemoryVGA:memVGA.q_b
color_out[29] <= MemoryVGA:memVGA.q_b
color_out[30] <= MemoryVGA:memVGA.q_b
color_out[31] <= MemoryVGA:memVGA.q_b
address[0] => LessThan0.IN64
address[0] => LessThan1.IN64
address[1] => LessThan0.IN63
address[1] => LessThan1.IN63
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
address[15] => address[15].IN1
address[16] => address[16].IN1
address[17] => LessThan0.IN47
address[17] => LessThan1.IN47
address[18] => LessThan0.IN46
address[18] => LessThan1.IN46
address[19] => LessThan0.IN45
address[19] => LessThan1.IN45
address[20] => LessThan0.IN44
address[20] => LessThan1.IN44
address[21] => LessThan0.IN43
address[21] => LessThan1.IN43
address[22] => LessThan0.IN42
address[22] => LessThan1.IN42
address[23] => LessThan0.IN41
address[23] => LessThan1.IN41
address[24] => LessThan0.IN40
address[24] => LessThan1.IN40
address[25] => LessThan0.IN39
address[25] => LessThan1.IN39
address[26] => LessThan0.IN38
address[26] => LessThan1.IN38
address[27] => LessThan0.IN37
address[27] => LessThan1.IN37
address[28] => LessThan0.IN36
address[28] => LessThan1.IN36
address[29] => LessThan0.IN35
address[29] => LessThan1.IN35
address[30] => LessThan0.IN34
address[30] => LessThan1.IN34
address[31] => LessThan0.IN33
address[31] => LessThan1.IN33
iMemWrite => comb.IN1
VGA_R[0] <= RegDisplay:RegDisp0.oPixel
VGA_R[1] <= RegDisplay:RegDisp0.oPixel
VGA_R[2] <= RegDisplay:RegDisp0.oPixel
VGA_R[3] <= RegDisplay:RegDisp0.oPixel
VGA_R[4] <= RegDisplay:RegDisp0.oPixel
VGA_R[5] <= RegDisplay:RegDisp0.oPixel
VGA_R[6] <= RegDisplay:RegDisp0.oPixel
VGA_R[7] <= RegDisplay:RegDisp0.oPixel
VGA_R[8] <= RegDisplay:RegDisp0.oPixel
VGA_R[9] <= RegDisplay:RegDisp0.oPixel
VGA_G[0] <= RegDisplay:RegDisp0.oPixel
VGA_G[1] <= RegDisplay:RegDisp0.oPixel
VGA_G[2] <= RegDisplay:RegDisp0.oPixel
VGA_G[3] <= RegDisplay:RegDisp0.oPixel
VGA_G[4] <= RegDisplay:RegDisp0.oPixel
VGA_G[5] <= RegDisplay:RegDisp0.oPixel
VGA_G[6] <= RegDisplay:RegDisp0.oPixel
VGA_G[7] <= RegDisplay:RegDisp0.oPixel
VGA_G[8] <= RegDisplay:RegDisp0.oPixel
VGA_G[9] <= RegDisplay:RegDisp0.oPixel
VGA_B[0] <= RegDisplay:RegDisp0.oPixel
VGA_B[1] <= RegDisplay:RegDisp0.oPixel
VGA_B[2] <= RegDisplay:RegDisp0.oPixel
VGA_B[3] <= RegDisplay:RegDisp0.oPixel
VGA_B[4] <= RegDisplay:RegDisp0.oPixel
VGA_B[5] <= RegDisplay:RegDisp0.oPixel
VGA_B[6] <= RegDisplay:RegDisp0.oPixel
VGA_B[7] <= RegDisplay:RegDisp0.oPixel
VGA_B[8] <= RegDisplay:RegDisp0.oPixel
VGA_B[9] <= RegDisplay:RegDisp0.oPixel
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
iByteEnable[0] => iByteEnable[0].IN1
iByteEnable[1] => iByteEnable[1].IN1
iByteEnable[2] => iByteEnable[2].IN1
iByteEnable[3] => iByteEnable[3].IN1
oVGASelect[0] <= RegDisplay:RegDisp0.oSelect
oVGASelect[1] <= RegDisplay:RegDisp0.oSelect
oVGASelect[2] <= RegDisplay:RegDisp0.oSelect
oVGASelect[3] <= RegDisplay:RegDisp0.oSelect
oVGASelect[4] <= RegDisplay:RegDisp0.oSelect
iVGARead[0] => iVGARead[0].IN1
iVGARead[1] => iVGARead[1].IN1
iVGARead[2] => iVGARead[2].IN1
iVGARead[3] => iVGARead[3].IN1
iVGARead[4] => iVGARead[4].IN1
iVGARead[5] => iVGARead[5].IN1
iVGARead[6] => iVGARead[6].IN1
iVGARead[7] => iVGARead[7].IN1
iVGARead[8] => iVGARead[8].IN1
iVGARead[9] => iVGARead[9].IN1
iVGARead[10] => iVGARead[10].IN1
iVGARead[11] => iVGARead[11].IN1
iVGARead[12] => iVGARead[12].IN1
iVGARead[13] => iVGARead[13].IN1
iVGARead[14] => iVGARead[14].IN1
iVGARead[15] => iVGARead[15].IN1
iVGARead[16] => iVGARead[16].IN1
iVGARead[17] => iVGARead[17].IN1
iVGARead[18] => iVGARead[18].IN1
iVGARead[19] => iVGARead[19].IN1
iVGARead[20] => iVGARead[20].IN1
iVGARead[21] => iVGARead[21].IN1
iVGARead[22] => iVGARead[22].IN1
iVGARead[23] => iVGARead[23].IN1
iVGARead[24] => iVGARead[24].IN1
iVGARead[25] => iVGARead[25].IN1
iVGARead[26] => iVGARead[26].IN1
iVGARead[27] => iVGARead[27].IN1
iVGARead[28] => iVGARead[28].IN1
iVGARead[29] => iVGARead[29].IN1
iVGARead[30] => iVGARead[30].IN1
iVGARead[31] => iVGARead[31].IN1
iDebugEnable => iDebugEnable.IN1


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= VgaPll_0002:vgapll_inst.outclk_0
outclk_1 <= VgaPll_0002:vgapll_inst.outclk_1
locked <= VgaPll_0002:vgapll_inst.locked


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|VgaPll:xx|VgaPll_0002:vgapll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA
address_a[0] => address_a[0].IN1
address_a[1] => address_a[1].IN1
address_a[2] => address_a[2].IN1
address_a[3] => address_a[3].IN1
address_a[4] => address_a[4].IN1
address_a[5] => address_a[5].IN1
address_a[6] => address_a[6].IN1
address_a[7] => address_a[7].IN1
address_a[8] => address_a[8].IN1
address_a[9] => address_a[9].IN1
address_a[10] => address_a[10].IN1
address_a[11] => address_a[11].IN1
address_a[12] => address_a[12].IN1
address_a[13] => address_a[13].IN1
address_a[14] => address_a[14].IN1
address_b[0] => address_b[0].IN1
address_b[1] => address_b[1].IN1
address_b[2] => address_b[2].IN1
address_b[3] => address_b[3].IN1
address_b[4] => address_b[4].IN1
address_b[5] => address_b[5].IN1
address_b[6] => address_b[6].IN1
address_b[7] => address_b[7].IN1
address_b[8] => address_b[8].IN1
address_b[9] => address_b[9].IN1
address_b[10] => address_b[10].IN1
address_b[11] => address_b[11].IN1
address_b[12] => address_b[12].IN1
address_b[13] => address_b[13].IN1
address_b[14] => address_b[14].IN1
byteena_b[0] => byteena_b[0].IN1
byteena_b[1] => byteena_b[1].IN1
byteena_b[2] => byteena_b[2].IN1
byteena_b[3] => byteena_b[3].IN1
clock_a => clock_a.IN1
clock_b => clock_b.IN1
data_a[0] => data_a[0].IN1
data_a[1] => data_a[1].IN1
data_a[2] => data_a[2].IN1
data_a[3] => data_a[3].IN1
data_a[4] => data_a[4].IN1
data_a[5] => data_a[5].IN1
data_a[6] => data_a[6].IN1
data_a[7] => data_a[7].IN1
data_a[8] => data_a[8].IN1
data_a[9] => data_a[9].IN1
data_a[10] => data_a[10].IN1
data_a[11] => data_a[11].IN1
data_a[12] => data_a[12].IN1
data_a[13] => data_a[13].IN1
data_a[14] => data_a[14].IN1
data_a[15] => data_a[15].IN1
data_a[16] => data_a[16].IN1
data_a[17] => data_a[17].IN1
data_a[18] => data_a[18].IN1
data_a[19] => data_a[19].IN1
data_a[20] => data_a[20].IN1
data_a[21] => data_a[21].IN1
data_a[22] => data_a[22].IN1
data_a[23] => data_a[23].IN1
data_a[24] => data_a[24].IN1
data_a[25] => data_a[25].IN1
data_a[26] => data_a[26].IN1
data_a[27] => data_a[27].IN1
data_a[28] => data_a[28].IN1
data_a[29] => data_a[29].IN1
data_a[30] => data_a[30].IN1
data_a[31] => data_a[31].IN1
data_b[0] => data_b[0].IN1
data_b[1] => data_b[1].IN1
data_b[2] => data_b[2].IN1
data_b[3] => data_b[3].IN1
data_b[4] => data_b[4].IN1
data_b[5] => data_b[5].IN1
data_b[6] => data_b[6].IN1
data_b[7] => data_b[7].IN1
data_b[8] => data_b[8].IN1
data_b[9] => data_b[9].IN1
data_b[10] => data_b[10].IN1
data_b[11] => data_b[11].IN1
data_b[12] => data_b[12].IN1
data_b[13] => data_b[13].IN1
data_b[14] => data_b[14].IN1
data_b[15] => data_b[15].IN1
data_b[16] => data_b[16].IN1
data_b[17] => data_b[17].IN1
data_b[18] => data_b[18].IN1
data_b[19] => data_b[19].IN1
data_b[20] => data_b[20].IN1
data_b[21] => data_b[21].IN1
data_b[22] => data_b[22].IN1
data_b[23] => data_b[23].IN1
data_b[24] => data_b[24].IN1
data_b[25] => data_b[25].IN1
data_b[26] => data_b[26].IN1
data_b[27] => data_b[27].IN1
data_b[28] => data_b[28].IN1
data_b[29] => data_b[29].IN1
data_b[30] => data_b[30].IN1
data_b[31] => data_b[31].IN1
wren_a => wren_a.IN1
wren_b => wren_b.IN1
q_a[0] <= altsyncram:altsyncram_component.q_a
q_a[1] <= altsyncram:altsyncram_component.q_a
q_a[2] <= altsyncram:altsyncram_component.q_a
q_a[3] <= altsyncram:altsyncram_component.q_a
q_a[4] <= altsyncram:altsyncram_component.q_a
q_a[5] <= altsyncram:altsyncram_component.q_a
q_a[6] <= altsyncram:altsyncram_component.q_a
q_a[7] <= altsyncram:altsyncram_component.q_a
q_a[8] <= altsyncram:altsyncram_component.q_a
q_a[9] <= altsyncram:altsyncram_component.q_a
q_a[10] <= altsyncram:altsyncram_component.q_a
q_a[11] <= altsyncram:altsyncram_component.q_a
q_a[12] <= altsyncram:altsyncram_component.q_a
q_a[13] <= altsyncram:altsyncram_component.q_a
q_a[14] <= altsyncram:altsyncram_component.q_a
q_a[15] <= altsyncram:altsyncram_component.q_a
q_a[16] <= altsyncram:altsyncram_component.q_a
q_a[17] <= altsyncram:altsyncram_component.q_a
q_a[18] <= altsyncram:altsyncram_component.q_a
q_a[19] <= altsyncram:altsyncram_component.q_a
q_a[20] <= altsyncram:altsyncram_component.q_a
q_a[21] <= altsyncram:altsyncram_component.q_a
q_a[22] <= altsyncram:altsyncram_component.q_a
q_a[23] <= altsyncram:altsyncram_component.q_a
q_a[24] <= altsyncram:altsyncram_component.q_a
q_a[25] <= altsyncram:altsyncram_component.q_a
q_a[26] <= altsyncram:altsyncram_component.q_a
q_a[27] <= altsyncram:altsyncram_component.q_a
q_a[28] <= altsyncram:altsyncram_component.q_a
q_a[29] <= altsyncram:altsyncram_component.q_a
q_a[30] <= altsyncram:altsyncram_component.q_a
q_a[31] <= altsyncram:altsyncram_component.q_a
q_b[0] <= altsyncram:altsyncram_component.q_b
q_b[1] <= altsyncram:altsyncram_component.q_b
q_b[2] <= altsyncram:altsyncram_component.q_b
q_b[3] <= altsyncram:altsyncram_component.q_b
q_b[4] <= altsyncram:altsyncram_component.q_b
q_b[5] <= altsyncram:altsyncram_component.q_b
q_b[6] <= altsyncram:altsyncram_component.q_b
q_b[7] <= altsyncram:altsyncram_component.q_b
q_b[8] <= altsyncram:altsyncram_component.q_b
q_b[9] <= altsyncram:altsyncram_component.q_b
q_b[10] <= altsyncram:altsyncram_component.q_b
q_b[11] <= altsyncram:altsyncram_component.q_b
q_b[12] <= altsyncram:altsyncram_component.q_b
q_b[13] <= altsyncram:altsyncram_component.q_b
q_b[14] <= altsyncram:altsyncram_component.q_b
q_b[15] <= altsyncram:altsyncram_component.q_b
q_b[16] <= altsyncram:altsyncram_component.q_b
q_b[17] <= altsyncram:altsyncram_component.q_b
q_b[18] <= altsyncram:altsyncram_component.q_b
q_b[19] <= altsyncram:altsyncram_component.q_b
q_b[20] <= altsyncram:altsyncram_component.q_b
q_b[21] <= altsyncram:altsyncram_component.q_b
q_b[22] <= altsyncram:altsyncram_component.q_b
q_b[23] <= altsyncram:altsyncram_component.q_b
q_b[24] <= altsyncram:altsyncram_component.q_b
q_b[25] <= altsyncram:altsyncram_component.q_b
q_b[26] <= altsyncram:altsyncram_component.q_b
q_b[27] <= altsyncram:altsyncram_component.q_b
q_b[28] <= altsyncram:altsyncram_component.q_b
q_b[29] <= altsyncram:altsyncram_component.q_b
q_b[30] <= altsyncram:altsyncram_component.q_b
q_b[31] <= altsyncram:altsyncram_component.q_b


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component
wren_a => altsyncram_noo2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_noo2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_noo2:auto_generated.data_a[0]
data_a[1] => altsyncram_noo2:auto_generated.data_a[1]
data_a[2] => altsyncram_noo2:auto_generated.data_a[2]
data_a[3] => altsyncram_noo2:auto_generated.data_a[3]
data_a[4] => altsyncram_noo2:auto_generated.data_a[4]
data_a[5] => altsyncram_noo2:auto_generated.data_a[5]
data_a[6] => altsyncram_noo2:auto_generated.data_a[6]
data_a[7] => altsyncram_noo2:auto_generated.data_a[7]
data_a[8] => altsyncram_noo2:auto_generated.data_a[8]
data_a[9] => altsyncram_noo2:auto_generated.data_a[9]
data_a[10] => altsyncram_noo2:auto_generated.data_a[10]
data_a[11] => altsyncram_noo2:auto_generated.data_a[11]
data_a[12] => altsyncram_noo2:auto_generated.data_a[12]
data_a[13] => altsyncram_noo2:auto_generated.data_a[13]
data_a[14] => altsyncram_noo2:auto_generated.data_a[14]
data_a[15] => altsyncram_noo2:auto_generated.data_a[15]
data_a[16] => altsyncram_noo2:auto_generated.data_a[16]
data_a[17] => altsyncram_noo2:auto_generated.data_a[17]
data_a[18] => altsyncram_noo2:auto_generated.data_a[18]
data_a[19] => altsyncram_noo2:auto_generated.data_a[19]
data_a[20] => altsyncram_noo2:auto_generated.data_a[20]
data_a[21] => altsyncram_noo2:auto_generated.data_a[21]
data_a[22] => altsyncram_noo2:auto_generated.data_a[22]
data_a[23] => altsyncram_noo2:auto_generated.data_a[23]
data_a[24] => altsyncram_noo2:auto_generated.data_a[24]
data_a[25] => altsyncram_noo2:auto_generated.data_a[25]
data_a[26] => altsyncram_noo2:auto_generated.data_a[26]
data_a[27] => altsyncram_noo2:auto_generated.data_a[27]
data_a[28] => altsyncram_noo2:auto_generated.data_a[28]
data_a[29] => altsyncram_noo2:auto_generated.data_a[29]
data_a[30] => altsyncram_noo2:auto_generated.data_a[30]
data_a[31] => altsyncram_noo2:auto_generated.data_a[31]
data_b[0] => altsyncram_noo2:auto_generated.data_b[0]
data_b[1] => altsyncram_noo2:auto_generated.data_b[1]
data_b[2] => altsyncram_noo2:auto_generated.data_b[2]
data_b[3] => altsyncram_noo2:auto_generated.data_b[3]
data_b[4] => altsyncram_noo2:auto_generated.data_b[4]
data_b[5] => altsyncram_noo2:auto_generated.data_b[5]
data_b[6] => altsyncram_noo2:auto_generated.data_b[6]
data_b[7] => altsyncram_noo2:auto_generated.data_b[7]
data_b[8] => altsyncram_noo2:auto_generated.data_b[8]
data_b[9] => altsyncram_noo2:auto_generated.data_b[9]
data_b[10] => altsyncram_noo2:auto_generated.data_b[10]
data_b[11] => altsyncram_noo2:auto_generated.data_b[11]
data_b[12] => altsyncram_noo2:auto_generated.data_b[12]
data_b[13] => altsyncram_noo2:auto_generated.data_b[13]
data_b[14] => altsyncram_noo2:auto_generated.data_b[14]
data_b[15] => altsyncram_noo2:auto_generated.data_b[15]
data_b[16] => altsyncram_noo2:auto_generated.data_b[16]
data_b[17] => altsyncram_noo2:auto_generated.data_b[17]
data_b[18] => altsyncram_noo2:auto_generated.data_b[18]
data_b[19] => altsyncram_noo2:auto_generated.data_b[19]
data_b[20] => altsyncram_noo2:auto_generated.data_b[20]
data_b[21] => altsyncram_noo2:auto_generated.data_b[21]
data_b[22] => altsyncram_noo2:auto_generated.data_b[22]
data_b[23] => altsyncram_noo2:auto_generated.data_b[23]
data_b[24] => altsyncram_noo2:auto_generated.data_b[24]
data_b[25] => altsyncram_noo2:auto_generated.data_b[25]
data_b[26] => altsyncram_noo2:auto_generated.data_b[26]
data_b[27] => altsyncram_noo2:auto_generated.data_b[27]
data_b[28] => altsyncram_noo2:auto_generated.data_b[28]
data_b[29] => altsyncram_noo2:auto_generated.data_b[29]
data_b[30] => altsyncram_noo2:auto_generated.data_b[30]
data_b[31] => altsyncram_noo2:auto_generated.data_b[31]
address_a[0] => altsyncram_noo2:auto_generated.address_a[0]
address_a[1] => altsyncram_noo2:auto_generated.address_a[1]
address_a[2] => altsyncram_noo2:auto_generated.address_a[2]
address_a[3] => altsyncram_noo2:auto_generated.address_a[3]
address_a[4] => altsyncram_noo2:auto_generated.address_a[4]
address_a[5] => altsyncram_noo2:auto_generated.address_a[5]
address_a[6] => altsyncram_noo2:auto_generated.address_a[6]
address_a[7] => altsyncram_noo2:auto_generated.address_a[7]
address_a[8] => altsyncram_noo2:auto_generated.address_a[8]
address_a[9] => altsyncram_noo2:auto_generated.address_a[9]
address_a[10] => altsyncram_noo2:auto_generated.address_a[10]
address_a[11] => altsyncram_noo2:auto_generated.address_a[11]
address_a[12] => altsyncram_noo2:auto_generated.address_a[12]
address_a[13] => altsyncram_noo2:auto_generated.address_a[13]
address_a[14] => altsyncram_noo2:auto_generated.address_a[14]
address_b[0] => altsyncram_noo2:auto_generated.address_b[0]
address_b[1] => altsyncram_noo2:auto_generated.address_b[1]
address_b[2] => altsyncram_noo2:auto_generated.address_b[2]
address_b[3] => altsyncram_noo2:auto_generated.address_b[3]
address_b[4] => altsyncram_noo2:auto_generated.address_b[4]
address_b[5] => altsyncram_noo2:auto_generated.address_b[5]
address_b[6] => altsyncram_noo2:auto_generated.address_b[6]
address_b[7] => altsyncram_noo2:auto_generated.address_b[7]
address_b[8] => altsyncram_noo2:auto_generated.address_b[8]
address_b[9] => altsyncram_noo2:auto_generated.address_b[9]
address_b[10] => altsyncram_noo2:auto_generated.address_b[10]
address_b[11] => altsyncram_noo2:auto_generated.address_b[11]
address_b[12] => altsyncram_noo2:auto_generated.address_b[12]
address_b[13] => altsyncram_noo2:auto_generated.address_b[13]
address_b[14] => altsyncram_noo2:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_noo2:auto_generated.clock0
clock1 => altsyncram_noo2:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => altsyncram_noo2:auto_generated.byteena_b[0]
byteena_b[1] => altsyncram_noo2:auto_generated.byteena_b[1]
byteena_b[2] => altsyncram_noo2:auto_generated.byteena_b[2]
byteena_b[3] => altsyncram_noo2:auto_generated.byteena_b[3]
q_a[0] <= altsyncram_noo2:auto_generated.q_a[0]
q_a[1] <= altsyncram_noo2:auto_generated.q_a[1]
q_a[2] <= altsyncram_noo2:auto_generated.q_a[2]
q_a[3] <= altsyncram_noo2:auto_generated.q_a[3]
q_a[4] <= altsyncram_noo2:auto_generated.q_a[4]
q_a[5] <= altsyncram_noo2:auto_generated.q_a[5]
q_a[6] <= altsyncram_noo2:auto_generated.q_a[6]
q_a[7] <= altsyncram_noo2:auto_generated.q_a[7]
q_a[8] <= altsyncram_noo2:auto_generated.q_a[8]
q_a[9] <= altsyncram_noo2:auto_generated.q_a[9]
q_a[10] <= altsyncram_noo2:auto_generated.q_a[10]
q_a[11] <= altsyncram_noo2:auto_generated.q_a[11]
q_a[12] <= altsyncram_noo2:auto_generated.q_a[12]
q_a[13] <= altsyncram_noo2:auto_generated.q_a[13]
q_a[14] <= altsyncram_noo2:auto_generated.q_a[14]
q_a[15] <= altsyncram_noo2:auto_generated.q_a[15]
q_a[16] <= altsyncram_noo2:auto_generated.q_a[16]
q_a[17] <= altsyncram_noo2:auto_generated.q_a[17]
q_a[18] <= altsyncram_noo2:auto_generated.q_a[18]
q_a[19] <= altsyncram_noo2:auto_generated.q_a[19]
q_a[20] <= altsyncram_noo2:auto_generated.q_a[20]
q_a[21] <= altsyncram_noo2:auto_generated.q_a[21]
q_a[22] <= altsyncram_noo2:auto_generated.q_a[22]
q_a[23] <= altsyncram_noo2:auto_generated.q_a[23]
q_a[24] <= altsyncram_noo2:auto_generated.q_a[24]
q_a[25] <= altsyncram_noo2:auto_generated.q_a[25]
q_a[26] <= altsyncram_noo2:auto_generated.q_a[26]
q_a[27] <= altsyncram_noo2:auto_generated.q_a[27]
q_a[28] <= altsyncram_noo2:auto_generated.q_a[28]
q_a[29] <= altsyncram_noo2:auto_generated.q_a[29]
q_a[30] <= altsyncram_noo2:auto_generated.q_a[30]
q_a[31] <= altsyncram_noo2:auto_generated.q_a[31]
q_b[0] <= altsyncram_noo2:auto_generated.q_b[0]
q_b[1] <= altsyncram_noo2:auto_generated.q_b[1]
q_b[2] <= altsyncram_noo2:auto_generated.q_b[2]
q_b[3] <= altsyncram_noo2:auto_generated.q_b[3]
q_b[4] <= altsyncram_noo2:auto_generated.q_b[4]
q_b[5] <= altsyncram_noo2:auto_generated.q_b[5]
q_b[6] <= altsyncram_noo2:auto_generated.q_b[6]
q_b[7] <= altsyncram_noo2:auto_generated.q_b[7]
q_b[8] <= altsyncram_noo2:auto_generated.q_b[8]
q_b[9] <= altsyncram_noo2:auto_generated.q_b[9]
q_b[10] <= altsyncram_noo2:auto_generated.q_b[10]
q_b[11] <= altsyncram_noo2:auto_generated.q_b[11]
q_b[12] <= altsyncram_noo2:auto_generated.q_b[12]
q_b[13] <= altsyncram_noo2:auto_generated.q_b[13]
q_b[14] <= altsyncram_noo2:auto_generated.q_b[14]
q_b[15] <= altsyncram_noo2:auto_generated.q_b[15]
q_b[16] <= altsyncram_noo2:auto_generated.q_b[16]
q_b[17] <= altsyncram_noo2:auto_generated.q_b[17]
q_b[18] <= altsyncram_noo2:auto_generated.q_b[18]
q_b[19] <= altsyncram_noo2:auto_generated.q_b[19]
q_b[20] <= altsyncram_noo2:auto_generated.q_b[20]
q_b[21] <= altsyncram_noo2:auto_generated.q_b[21]
q_b[22] <= altsyncram_noo2:auto_generated.q_b[22]
q_b[23] <= altsyncram_noo2:auto_generated.q_b[23]
q_b[24] <= altsyncram_noo2:auto_generated.q_b[24]
q_b[25] <= altsyncram_noo2:auto_generated.q_b[25]
q_b[26] <= altsyncram_noo2:auto_generated.q_b[26]
q_b[27] <= altsyncram_noo2:auto_generated.q_b[27]
q_b[28] <= altsyncram_noo2:auto_generated.q_b[28]
q_b[29] <= altsyncram_noo2:auto_generated.q_b[29]
q_b[30] <= altsyncram_noo2:auto_generated.q_b[30]
q_b[31] <= altsyncram_noo2:auto_generated.q_b[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_01a:rden_decode_a.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_01a:rden_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[6] => ram_block1a90.PORTBADDR6
address_b[6] => ram_block1a91.PORTBADDR6
address_b[6] => ram_block1a92.PORTBADDR6
address_b[6] => ram_block1a93.PORTBADDR6
address_b[6] => ram_block1a94.PORTBADDR6
address_b[6] => ram_block1a95.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[7] => ram_block1a90.PORTBADDR7
address_b[7] => ram_block1a91.PORTBADDR7
address_b[7] => ram_block1a92.PORTBADDR7
address_b[7] => ram_block1a93.PORTBADDR7
address_b[7] => ram_block1a94.PORTBADDR7
address_b[7] => ram_block1a95.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[8] => ram_block1a90.PORTBADDR8
address_b[8] => ram_block1a91.PORTBADDR8
address_b[8] => ram_block1a92.PORTBADDR8
address_b[8] => ram_block1a93.PORTBADDR8
address_b[8] => ram_block1a94.PORTBADDR8
address_b[8] => ram_block1a95.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[9] => ram_block1a72.PORTBADDR9
address_b[9] => ram_block1a73.PORTBADDR9
address_b[9] => ram_block1a74.PORTBADDR9
address_b[9] => ram_block1a75.PORTBADDR9
address_b[9] => ram_block1a76.PORTBADDR9
address_b[9] => ram_block1a77.PORTBADDR9
address_b[9] => ram_block1a78.PORTBADDR9
address_b[9] => ram_block1a79.PORTBADDR9
address_b[9] => ram_block1a80.PORTBADDR9
address_b[9] => ram_block1a81.PORTBADDR9
address_b[9] => ram_block1a82.PORTBADDR9
address_b[9] => ram_block1a83.PORTBADDR9
address_b[9] => ram_block1a84.PORTBADDR9
address_b[9] => ram_block1a85.PORTBADDR9
address_b[9] => ram_block1a86.PORTBADDR9
address_b[9] => ram_block1a87.PORTBADDR9
address_b[9] => ram_block1a88.PORTBADDR9
address_b[9] => ram_block1a89.PORTBADDR9
address_b[9] => ram_block1a90.PORTBADDR9
address_b[9] => ram_block1a91.PORTBADDR9
address_b[9] => ram_block1a92.PORTBADDR9
address_b[9] => ram_block1a93.PORTBADDR9
address_b[9] => ram_block1a94.PORTBADDR9
address_b[9] => ram_block1a95.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[10] => ram_block1a64.PORTBADDR10
address_b[10] => ram_block1a65.PORTBADDR10
address_b[10] => ram_block1a66.PORTBADDR10
address_b[10] => ram_block1a67.PORTBADDR10
address_b[10] => ram_block1a68.PORTBADDR10
address_b[10] => ram_block1a69.PORTBADDR10
address_b[10] => ram_block1a70.PORTBADDR10
address_b[10] => ram_block1a71.PORTBADDR10
address_b[10] => ram_block1a72.PORTBADDR10
address_b[10] => ram_block1a73.PORTBADDR10
address_b[10] => ram_block1a74.PORTBADDR10
address_b[10] => ram_block1a75.PORTBADDR10
address_b[10] => ram_block1a76.PORTBADDR10
address_b[10] => ram_block1a77.PORTBADDR10
address_b[10] => ram_block1a78.PORTBADDR10
address_b[10] => ram_block1a79.PORTBADDR10
address_b[10] => ram_block1a80.PORTBADDR10
address_b[10] => ram_block1a81.PORTBADDR10
address_b[10] => ram_block1a82.PORTBADDR10
address_b[10] => ram_block1a83.PORTBADDR10
address_b[10] => ram_block1a84.PORTBADDR10
address_b[10] => ram_block1a85.PORTBADDR10
address_b[10] => ram_block1a86.PORTBADDR10
address_b[10] => ram_block1a87.PORTBADDR10
address_b[10] => ram_block1a88.PORTBADDR10
address_b[10] => ram_block1a89.PORTBADDR10
address_b[10] => ram_block1a90.PORTBADDR10
address_b[10] => ram_block1a91.PORTBADDR10
address_b[10] => ram_block1a92.PORTBADDR10
address_b[10] => ram_block1a93.PORTBADDR10
address_b[10] => ram_block1a94.PORTBADDR10
address_b[10] => ram_block1a95.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[11] => ram_block1a64.PORTBADDR11
address_b[11] => ram_block1a65.PORTBADDR11
address_b[11] => ram_block1a66.PORTBADDR11
address_b[11] => ram_block1a67.PORTBADDR11
address_b[11] => ram_block1a68.PORTBADDR11
address_b[11] => ram_block1a69.PORTBADDR11
address_b[11] => ram_block1a70.PORTBADDR11
address_b[11] => ram_block1a71.PORTBADDR11
address_b[11] => ram_block1a72.PORTBADDR11
address_b[11] => ram_block1a73.PORTBADDR11
address_b[11] => ram_block1a74.PORTBADDR11
address_b[11] => ram_block1a75.PORTBADDR11
address_b[11] => ram_block1a76.PORTBADDR11
address_b[11] => ram_block1a77.PORTBADDR11
address_b[11] => ram_block1a78.PORTBADDR11
address_b[11] => ram_block1a79.PORTBADDR11
address_b[11] => ram_block1a80.PORTBADDR11
address_b[11] => ram_block1a81.PORTBADDR11
address_b[11] => ram_block1a82.PORTBADDR11
address_b[11] => ram_block1a83.PORTBADDR11
address_b[11] => ram_block1a84.PORTBADDR11
address_b[11] => ram_block1a85.PORTBADDR11
address_b[11] => ram_block1a86.PORTBADDR11
address_b[11] => ram_block1a87.PORTBADDR11
address_b[11] => ram_block1a88.PORTBADDR11
address_b[11] => ram_block1a89.PORTBADDR11
address_b[11] => ram_block1a90.PORTBADDR11
address_b[11] => ram_block1a91.PORTBADDR11
address_b[11] => ram_block1a92.PORTBADDR11
address_b[11] => ram_block1a93.PORTBADDR11
address_b[11] => ram_block1a94.PORTBADDR11
address_b[11] => ram_block1a95.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_7la:decode3.data[0]
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_7la:decode3.data[1]
address_b[14] => decode_01a:rden_decode_b.data[1]
byteena_b[0] => ram_block1a0.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a1.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a2.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a3.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a4.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a5.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a6.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a7.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a32.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a33.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a34.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a35.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a36.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a37.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a38.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a39.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a64.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a65.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a66.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a67.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a68.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a69.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a70.PORTBBYTEENAMASKS
byteena_b[0] => ram_block1a71.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a8.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a9.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a10.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a11.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a12.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a13.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a14.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a15.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a40.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a41.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a42.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a43.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a44.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a45.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a46.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a47.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a72.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a73.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a74.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a75.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a76.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a77.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a78.PORTBBYTEENAMASKS
byteena_b[1] => ram_block1a79.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a16.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a17.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a18.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a19.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a20.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a21.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a22.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a23.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a48.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a49.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a50.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a51.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a52.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a53.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a54.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a55.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a80.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a81.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a82.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a83.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a84.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a85.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a86.PORTBBYTEENAMASKS
byteena_b[2] => ram_block1a87.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a24.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a25.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a26.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a27.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a28.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a29.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a30.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a31.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a56.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a57.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a58.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a59.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a60.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a61.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a62.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a63.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a88.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a89.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a90.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a91.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a92.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a93.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a94.PORTBBYTEENAMASKS
byteena_b[3] => ram_block1a95.PORTBBYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a64.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a65.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a66.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a67.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a68.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a69.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a70.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a71.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a72.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a73.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a74.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a75.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a76.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a77.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a78.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a79.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[16] => ram_block1a48.PORTADATAIN
data_a[16] => ram_block1a80.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[17] => ram_block1a49.PORTADATAIN
data_a[17] => ram_block1a81.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[18] => ram_block1a50.PORTADATAIN
data_a[18] => ram_block1a82.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[19] => ram_block1a51.PORTADATAIN
data_a[19] => ram_block1a83.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[20] => ram_block1a52.PORTADATAIN
data_a[20] => ram_block1a84.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[21] => ram_block1a53.PORTADATAIN
data_a[21] => ram_block1a85.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[22] => ram_block1a54.PORTADATAIN
data_a[22] => ram_block1a86.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[23] => ram_block1a55.PORTADATAIN
data_a[23] => ram_block1a87.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[24] => ram_block1a56.PORTADATAIN
data_a[24] => ram_block1a88.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[25] => ram_block1a57.PORTADATAIN
data_a[25] => ram_block1a89.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[26] => ram_block1a58.PORTADATAIN
data_a[26] => ram_block1a90.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[27] => ram_block1a59.PORTADATAIN
data_a[27] => ram_block1a91.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[28] => ram_block1a60.PORTADATAIN
data_a[28] => ram_block1a92.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[29] => ram_block1a61.PORTADATAIN
data_a[29] => ram_block1a93.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[30] => ram_block1a62.PORTADATAIN
data_a[30] => ram_block1a94.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
data_a[31] => ram_block1a63.PORTADATAIN
data_a[31] => ram_block1a95.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[0] => ram_block1a32.PORTBDATAIN
data_b[0] => ram_block1a64.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[1] => ram_block1a33.PORTBDATAIN
data_b[1] => ram_block1a65.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[2] => ram_block1a34.PORTBDATAIN
data_b[2] => ram_block1a66.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[3] => ram_block1a35.PORTBDATAIN
data_b[3] => ram_block1a67.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[4] => ram_block1a36.PORTBDATAIN
data_b[4] => ram_block1a68.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[5] => ram_block1a37.PORTBDATAIN
data_b[5] => ram_block1a69.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[6] => ram_block1a38.PORTBDATAIN
data_b[6] => ram_block1a70.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
data_b[7] => ram_block1a39.PORTBDATAIN
data_b[7] => ram_block1a71.PORTBDATAIN
data_b[8] => ram_block1a8.PORTBDATAIN
data_b[8] => ram_block1a40.PORTBDATAIN
data_b[8] => ram_block1a72.PORTBDATAIN
data_b[9] => ram_block1a9.PORTBDATAIN
data_b[9] => ram_block1a41.PORTBDATAIN
data_b[9] => ram_block1a73.PORTBDATAIN
data_b[10] => ram_block1a10.PORTBDATAIN
data_b[10] => ram_block1a42.PORTBDATAIN
data_b[10] => ram_block1a74.PORTBDATAIN
data_b[11] => ram_block1a11.PORTBDATAIN
data_b[11] => ram_block1a43.PORTBDATAIN
data_b[11] => ram_block1a75.PORTBDATAIN
data_b[12] => ram_block1a12.PORTBDATAIN
data_b[12] => ram_block1a44.PORTBDATAIN
data_b[12] => ram_block1a76.PORTBDATAIN
data_b[13] => ram_block1a13.PORTBDATAIN
data_b[13] => ram_block1a45.PORTBDATAIN
data_b[13] => ram_block1a77.PORTBDATAIN
data_b[14] => ram_block1a14.PORTBDATAIN
data_b[14] => ram_block1a46.PORTBDATAIN
data_b[14] => ram_block1a78.PORTBDATAIN
data_b[15] => ram_block1a15.PORTBDATAIN
data_b[15] => ram_block1a47.PORTBDATAIN
data_b[15] => ram_block1a79.PORTBDATAIN
data_b[16] => ram_block1a16.PORTBDATAIN
data_b[16] => ram_block1a48.PORTBDATAIN
data_b[16] => ram_block1a80.PORTBDATAIN
data_b[17] => ram_block1a17.PORTBDATAIN
data_b[17] => ram_block1a49.PORTBDATAIN
data_b[17] => ram_block1a81.PORTBDATAIN
data_b[18] => ram_block1a18.PORTBDATAIN
data_b[18] => ram_block1a50.PORTBDATAIN
data_b[18] => ram_block1a82.PORTBDATAIN
data_b[19] => ram_block1a19.PORTBDATAIN
data_b[19] => ram_block1a51.PORTBDATAIN
data_b[19] => ram_block1a83.PORTBDATAIN
data_b[20] => ram_block1a20.PORTBDATAIN
data_b[20] => ram_block1a52.PORTBDATAIN
data_b[20] => ram_block1a84.PORTBDATAIN
data_b[21] => ram_block1a21.PORTBDATAIN
data_b[21] => ram_block1a53.PORTBDATAIN
data_b[21] => ram_block1a85.PORTBDATAIN
data_b[22] => ram_block1a22.PORTBDATAIN
data_b[22] => ram_block1a54.PORTBDATAIN
data_b[22] => ram_block1a86.PORTBDATAIN
data_b[23] => ram_block1a23.PORTBDATAIN
data_b[23] => ram_block1a55.PORTBDATAIN
data_b[23] => ram_block1a87.PORTBDATAIN
data_b[24] => ram_block1a24.PORTBDATAIN
data_b[24] => ram_block1a56.PORTBDATAIN
data_b[24] => ram_block1a88.PORTBDATAIN
data_b[25] => ram_block1a25.PORTBDATAIN
data_b[25] => ram_block1a57.PORTBDATAIN
data_b[25] => ram_block1a89.PORTBDATAIN
data_b[26] => ram_block1a26.PORTBDATAIN
data_b[26] => ram_block1a58.PORTBDATAIN
data_b[26] => ram_block1a90.PORTBDATAIN
data_b[27] => ram_block1a27.PORTBDATAIN
data_b[27] => ram_block1a59.PORTBDATAIN
data_b[27] => ram_block1a91.PORTBDATAIN
data_b[28] => ram_block1a28.PORTBDATAIN
data_b[28] => ram_block1a60.PORTBDATAIN
data_b[28] => ram_block1a92.PORTBDATAIN
data_b[29] => ram_block1a29.PORTBDATAIN
data_b[29] => ram_block1a61.PORTBDATAIN
data_b[29] => ram_block1a93.PORTBDATAIN
data_b[30] => ram_block1a30.PORTBDATAIN
data_b[30] => ram_block1a62.PORTBDATAIN
data_b[30] => ram_block1a94.PORTBDATAIN
data_b[31] => ram_block1a31.PORTBDATAIN
data_b[31] => ram_block1a63.PORTBDATAIN
data_b[31] => ram_block1a95.PORTBDATAIN
q_a[0] <= mux_4hb:mux4.result[0]
q_a[1] <= mux_4hb:mux4.result[1]
q_a[2] <= mux_4hb:mux4.result[2]
q_a[3] <= mux_4hb:mux4.result[3]
q_a[4] <= mux_4hb:mux4.result[4]
q_a[5] <= mux_4hb:mux4.result[5]
q_a[6] <= mux_4hb:mux4.result[6]
q_a[7] <= mux_4hb:mux4.result[7]
q_a[8] <= mux_4hb:mux4.result[8]
q_a[9] <= mux_4hb:mux4.result[9]
q_a[10] <= mux_4hb:mux4.result[10]
q_a[11] <= mux_4hb:mux4.result[11]
q_a[12] <= mux_4hb:mux4.result[12]
q_a[13] <= mux_4hb:mux4.result[13]
q_a[14] <= mux_4hb:mux4.result[14]
q_a[15] <= mux_4hb:mux4.result[15]
q_a[16] <= mux_4hb:mux4.result[16]
q_a[17] <= mux_4hb:mux4.result[17]
q_a[18] <= mux_4hb:mux4.result[18]
q_a[19] <= mux_4hb:mux4.result[19]
q_a[20] <= mux_4hb:mux4.result[20]
q_a[21] <= mux_4hb:mux4.result[21]
q_a[22] <= mux_4hb:mux4.result[22]
q_a[23] <= mux_4hb:mux4.result[23]
q_a[24] <= mux_4hb:mux4.result[24]
q_a[25] <= mux_4hb:mux4.result[25]
q_a[26] <= mux_4hb:mux4.result[26]
q_a[27] <= mux_4hb:mux4.result[27]
q_a[28] <= mux_4hb:mux4.result[28]
q_a[29] <= mux_4hb:mux4.result[29]
q_a[30] <= mux_4hb:mux4.result[30]
q_a[31] <= mux_4hb:mux4.result[31]
q_b[0] <= mux_4hb:mux5.result[0]
q_b[1] <= mux_4hb:mux5.result[1]
q_b[2] <= mux_4hb:mux5.result[2]
q_b[3] <= mux_4hb:mux5.result[3]
q_b[4] <= mux_4hb:mux5.result[4]
q_b[5] <= mux_4hb:mux5.result[5]
q_b[6] <= mux_4hb:mux5.result[6]
q_b[7] <= mux_4hb:mux5.result[7]
q_b[8] <= mux_4hb:mux5.result[8]
q_b[9] <= mux_4hb:mux5.result[9]
q_b[10] <= mux_4hb:mux5.result[10]
q_b[11] <= mux_4hb:mux5.result[11]
q_b[12] <= mux_4hb:mux5.result[12]
q_b[13] <= mux_4hb:mux5.result[13]
q_b[14] <= mux_4hb:mux5.result[14]
q_b[15] <= mux_4hb:mux5.result[15]
q_b[16] <= mux_4hb:mux5.result[16]
q_b[17] <= mux_4hb:mux5.result[17]
q_b[18] <= mux_4hb:mux5.result[18]
q_b[19] <= mux_4hb:mux5.result[19]
q_b[20] <= mux_4hb:mux5.result[20]
q_b[21] <= mux_4hb:mux5.result[21]
q_b[22] <= mux_4hb:mux5.result[22]
q_b[23] <= mux_4hb:mux5.result[23]
q_b[24] <= mux_4hb:mux5.result[24]
q_b[25] <= mux_4hb:mux5.result[25]
q_b[26] <= mux_4hb:mux5.result[26]
q_b[27] <= mux_4hb:mux5.result[27]
q_b[28] <= mux_4hb:mux5.result[28]
q_b[29] <= mux_4hb:mux5.result[29]
q_b[30] <= mux_4hb:mux5.result[30]
q_b[31] <= mux_4hb:mux5.result[31]
wren_a => decode_7la:decode2.enable
wren_b => decode_7la:decode3.enable


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_7la:decode2
data[0] => w_anode1451w[1].IN0
data[0] => w_anode1464w[1].IN1
data[0] => w_anode1472w[1].IN0
data[0] => w_anode1480w[1].IN1
data[1] => w_anode1451w[2].IN0
data[1] => w_anode1464w[2].IN0
data[1] => w_anode1472w[2].IN1
data[1] => w_anode1480w[2].IN1
enable => w_anode1451w[1].IN0
enable => w_anode1464w[1].IN0
enable => w_anode1472w[1].IN0
enable => w_anode1480w[1].IN0
eq[0] <= w_anode1451w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1464w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1472w[2].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_7la:decode3
data[0] => w_anode1451w[1].IN0
data[0] => w_anode1464w[1].IN1
data[0] => w_anode1472w[1].IN0
data[0] => w_anode1480w[1].IN1
data[1] => w_anode1451w[2].IN0
data[1] => w_anode1464w[2].IN0
data[1] => w_anode1472w[2].IN1
data[1] => w_anode1480w[2].IN1
enable => w_anode1451w[1].IN0
enable => w_anode1464w[1].IN0
enable => w_anode1472w[1].IN0
enable => w_anode1480w[1].IN0
eq[0] <= w_anode1451w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1464w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1472w[2].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_a
data[0] => w_anode1489w[1].IN0
data[0] => w_anode1503w[1].IN1
data[0] => w_anode1512w[1].IN0
data[0] => w_anode1521w[1].IN1
data[1] => w_anode1489w[2].IN0
data[1] => w_anode1503w[2].IN0
data[1] => w_anode1512w[2].IN1
data[1] => w_anode1521w[2].IN1
eq[0] <= w_anode1489w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1503w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1512w[2].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode1489w[1].IN0
data[0] => w_anode1503w[1].IN1
data[0] => w_anode1512w[1].IN0
data[0] => w_anode1521w[1].IN1
data[1] => w_anode1489w[2].IN0
data[1] => w_anode1503w[2].IN0
data[1] => w_anode1512w[2].IN1
data[1] => w_anode1521w[2].IN1
eq[0] <= w_anode1489w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1503w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1512w[2].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|mux_4hb:mux4
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|MemoryVGA:memVGA|altsyncram:altsyncram_component|altsyncram_noo2:auto_generated|mux_4hb:mux5
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0
ixCounter[0] => ~NO_FANOUT~
ixCounter[1] => wPixelSelect[0].IN1
ixCounter[2] => wPixelSelect[1].IN1
ixCounter[3] => wPixelSelect[2].IN1
ixCounter[4] => LessThan0.IN12
ixCounter[4] => LessThan2.IN12
ixCounter[4] => LessThan3.IN12
ixCounter[4] => LessThan4.IN12
ixCounter[4] => LessThan5.IN12
ixCounter[4] => LessThan10.IN12
ixCounter[4] => LessThan11.IN12
ixCounter[4] => LessThan12.IN12
ixCounter[4] => LessThan13.IN12
ixCounter[4] => Mux0.IN2
ixCounter[4] => Mux1.IN2
ixCounter[4] => Mux2.IN2
ixCounter[4] => Mux3.IN2
ixCounter[4] => Equal4.IN2
ixCounter[4] => Equal5.IN5
ixCounter[4] => Equal6.IN3
ixCounter[4] => Equal7.IN5
ixCounter[5] => LessThan0.IN11
ixCounter[5] => LessThan2.IN11
ixCounter[5] => LessThan3.IN11
ixCounter[5] => LessThan4.IN11
ixCounter[5] => LessThan5.IN11
ixCounter[5] => LessThan10.IN11
ixCounter[5] => LessThan11.IN11
ixCounter[5] => LessThan12.IN11
ixCounter[5] => LessThan13.IN11
ixCounter[5] => Mux0.IN1
ixCounter[5] => Mux1.IN1
ixCounter[5] => Mux2.IN1
ixCounter[5] => Mux3.IN1
ixCounter[5] => Equal4.IN1
ixCounter[5] => Equal5.IN4
ixCounter[5] => Equal6.IN2
ixCounter[5] => Equal7.IN4
ixCounter[6] => LessThan0.IN10
ixCounter[6] => LessThan2.IN10
ixCounter[6] => LessThan3.IN10
ixCounter[6] => LessThan4.IN10
ixCounter[6] => LessThan5.IN10
ixCounter[6] => LessThan10.IN10
ixCounter[6] => LessThan11.IN10
ixCounter[6] => LessThan12.IN10
ixCounter[6] => LessThan13.IN10
ixCounter[6] => Mux0.IN0
ixCounter[6] => Mux1.IN0
ixCounter[6] => Mux2.IN0
ixCounter[6] => Mux3.IN0
ixCounter[6] => Equal4.IN0
ixCounter[6] => Equal5.IN3
ixCounter[6] => Equal6.IN1
ixCounter[6] => Equal7.IN3
ixCounter[7] => LessThan0.IN9
ixCounter[7] => LessThan2.IN9
ixCounter[7] => LessThan3.IN9
ixCounter[7] => LessThan4.IN9
ixCounter[7] => LessThan5.IN9
ixCounter[7] => LessThan10.IN9
ixCounter[7] => LessThan11.IN9
ixCounter[7] => LessThan12.IN9
ixCounter[7] => LessThan13.IN9
ixCounter[7] => Equal4.IN5
ixCounter[7] => Equal5.IN2
ixCounter[7] => Equal6.IN5
ixCounter[7] => Equal7.IN2
ixCounter[8] => LessThan0.IN8
ixCounter[8] => LessThan2.IN8
ixCounter[8] => LessThan3.IN8
ixCounter[8] => LessThan4.IN8
ixCounter[8] => LessThan5.IN8
ixCounter[8] => LessThan10.IN8
ixCounter[8] => LessThan11.IN8
ixCounter[8] => LessThan12.IN8
ixCounter[8] => LessThan13.IN8
ixCounter[8] => Equal4.IN4
ixCounter[8] => Equal5.IN0
ixCounter[8] => Equal6.IN0
ixCounter[8] => Equal7.IN1
ixCounter[9] => LessThan0.IN7
ixCounter[9] => LessThan2.IN7
ixCounter[9] => LessThan3.IN7
ixCounter[9] => LessThan4.IN7
ixCounter[9] => LessThan5.IN7
ixCounter[9] => LessThan10.IN7
ixCounter[9] => LessThan11.IN7
ixCounter[9] => LessThan12.IN7
ixCounter[9] => LessThan13.IN7
ixCounter[9] => Equal4.IN3
ixCounter[9] => Equal5.IN1
ixCounter[9] => Equal6.IN4
ixCounter[9] => Equal7.IN0
iyCounter[0] => ~NO_FANOUT~
iyCounter[1] => wLineSelect[0].IN1
iyCounter[2] => wLineSelect[1].IN1
iyCounter[3] => wLineSelect[2].IN1
iyCounter[4] => LessThan1.IN10
iyCounter[4] => Add0.IN10
iyCounter[4] => LessThan6.IN10
iyCounter[4] => LessThan7.IN10
iyCounter[4] => LessThan8.IN10
iyCounter[4] => LessThan9.IN10
iyCounter[4] => Equal0.IN1
iyCounter[4] => Equal1.IN4
iyCounter[4] => Equal2.IN3
iyCounter[4] => Equal3.IN4
iyCounter[5] => LessThan1.IN9
iyCounter[5] => Add0.IN9
iyCounter[5] => LessThan6.IN9
iyCounter[5] => LessThan7.IN9
iyCounter[5] => LessThan8.IN9
iyCounter[5] => LessThan9.IN9
iyCounter[5] => Equal0.IN4
iyCounter[5] => Equal1.IN2
iyCounter[5] => Equal2.IN2
iyCounter[5] => Equal3.IN3
iyCounter[6] => LessThan1.IN8
iyCounter[6] => Add0.IN8
iyCounter[6] => LessThan6.IN8
iyCounter[6] => LessThan7.IN8
iyCounter[6] => LessThan8.IN8
iyCounter[6] => LessThan9.IN8
iyCounter[6] => Equal0.IN0
iyCounter[6] => Equal1.IN1
iyCounter[6] => Equal2.IN1
iyCounter[6] => Equal3.IN2
iyCounter[7] => LessThan1.IN7
iyCounter[7] => Add0.IN7
iyCounter[7] => LessThan6.IN7
iyCounter[7] => LessThan7.IN7
iyCounter[7] => LessThan8.IN7
iyCounter[7] => LessThan9.IN7
iyCounter[7] => Equal0.IN3
iyCounter[7] => Equal1.IN0
iyCounter[7] => Equal2.IN0
iyCounter[7] => Equal3.IN1
iyCounter[8] => LessThan1.IN6
iyCounter[8] => Add0.IN6
iyCounter[8] => LessThan6.IN6
iyCounter[8] => LessThan7.IN6
iyCounter[8] => LessThan8.IN6
iyCounter[8] => LessThan9.IN6
iyCounter[8] => Equal0.IN2
iyCounter[8] => Equal1.IN3
iyCounter[8] => Equal2.IN4
iyCounter[8] => Equal3.IN0
iyCounter[9] => ~NO_FANOUT~
iPixel[0] => mPixel[7].DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => mPixel[4].DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => mPixel[1].DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAA
iPixel[0] => oPixel.DATAB
iPixel[0] => oPixel.DATAB
iPixel[0] => oPixel.DATAB
iPixel[0] => oPixel.DATAB
iPixel[0] => oPixel.DATAB
iPixel[0] => oPixel.DATAB
iPixel[1] => mPixel[5].DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => mPixel[2].DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAA
iPixel[1] => oPixel.DATAB
iPixel[1] => oPixel.DATAB
iPixel[1] => oPixel.DATAB
iPixel[1] => oPixel.DATAB
iPixel[2] => mPixel[6].DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => mPixel[3].DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => mPixel[0].DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAA
iPixel[2] => oPixel.DATAB
iPixel[2] => oPixel.DATAB
iPixel[2] => oPixel.DATAB
iPixel[2] => oPixel.DATAB
iPixel[2] => oPixel.DATAB
iPixel[2] => oPixel.DATAB
iPixel[3] => mPixel[17].DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => mPixel[14].DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => mPixel[11].DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAA
iPixel[3] => oPixel.DATAB
iPixel[3] => oPixel.DATAB
iPixel[3] => oPixel.DATAB
iPixel[3] => oPixel.DATAB
iPixel[3] => oPixel.DATAB
iPixel[3] => oPixel.DATAB
iPixel[4] => mPixel[15].DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => mPixel[12].DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAA
iPixel[4] => oPixel.DATAB
iPixel[4] => oPixel.DATAB
iPixel[4] => oPixel.DATAB
iPixel[4] => oPixel.DATAB
iPixel[5] => mPixel[16].DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => mPixel[13].DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => mPixel[10].DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAA
iPixel[5] => oPixel.DATAB
iPixel[5] => oPixel.DATAB
iPixel[5] => oPixel.DATAB
iPixel[5] => oPixel.DATAB
iPixel[5] => oPixel.DATAB
iPixel[5] => oPixel.DATAB
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => mPixel[26].DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => mPixel[24].DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => mPixel[22].DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => mPixel[20].DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAA
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[6] => oPixel.DATAB
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => mPixel[27].DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => mPixel[25].DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => mPixel[23].DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => mPixel[21].DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAA
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iPixel[7] => oPixel.DATAB
iData[0] => Mux3.IN10
iData[1] => Mux2.IN10
iData[2] => Mux1.IN10
iData[3] => Mux0.IN10
iData[4] => Mux3.IN9
iData[5] => Mux2.IN9
iData[6] => Mux1.IN9
iData[7] => Mux0.IN9
iData[8] => Mux3.IN8
iData[9] => Mux2.IN8
iData[10] => Mux1.IN8
iData[11] => Mux0.IN8
iData[12] => Mux3.IN7
iData[13] => Mux2.IN7
iData[14] => Mux1.IN7
iData[15] => Mux0.IN7
iData[16] => Mux3.IN6
iData[17] => Mux2.IN6
iData[18] => Mux1.IN6
iData[19] => Mux0.IN6
iData[20] => Mux3.IN5
iData[21] => Mux2.IN5
iData[22] => Mux1.IN5
iData[23] => Mux0.IN5
iData[24] => Mux3.IN4
iData[25] => Mux2.IN4
iData[26] => Mux1.IN4
iData[27] => Mux0.IN4
iData[28] => Mux3.IN3
iData[29] => Mux2.IN3
iData[30] => Mux1.IN3
iData[31] => Mux0.IN3
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
iEnable => oPixel.OUTPUTSELECT
oPixel[0] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[1] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[2] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[3] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[4] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[5] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[6] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[7] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[8] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[9] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[10] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[11] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[12] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[13] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[14] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[15] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[16] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[17] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[18] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[19] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[20] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[21] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[22] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[23] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[24] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[25] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[26] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[27] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[28] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oPixel[29] <= oPixel.DB_MAX_OUTPUT_PORT_TYPE
oSelect[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oSelect[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oSelect[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oSelect[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
oSelect[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|VGA_Interface:VGA0|VgaAdapter:VGA0|RegDisplay:RegDisp0|HexFont:HexF0
iNibble[0] => Decoder0.IN3
iNibble[1] => Decoder0.IN2
iNibble[2] => Decoder0.IN1
iNibble[3] => Decoder0.IN0
iLineSelect[0] => Mux0.IN3
iLineSelect[0] => Mux1.IN3
iLineSelect[0] => Mux2.IN3
iLineSelect[0] => Mux3.IN3
iLineSelect[0] => Mux4.IN3
iLineSelect[1] => Mux0.IN2
iLineSelect[1] => Mux1.IN2
iLineSelect[1] => Mux2.IN2
iLineSelect[1] => Mux3.IN2
iLineSelect[1] => Mux4.IN2
iLineSelect[2] => Mux0.IN1
iLineSelect[2] => Mux1.IN1
iLineSelect[2] => Mux2.IN1
iLineSelect[2] => Mux3.IN1
iLineSelect[2] => Mux4.IN1
iPixelSelect[0] => Mux5.IN5
iPixelSelect[1] => Mux5.IN4
iPixelSelect[2] => Mux5.IN3
oPixel <= Mux5.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|AudioCODEC_Interface:Audio0
iCLK_50 => iCLK_50.IN2
iCLK_18 => AUD_CTRL_CLK.IN1
iCLK => Ctrl2[0].CLK
iCLK => Ctrl2[1].CLK
iCLK => Ctrl2[2].CLK
iCLK => Ctrl2[3].CLK
iCLK => Ctrl2[4].CLK
iCLK => Ctrl2[5].CLK
iCLK => Ctrl2[6].CLK
iCLK => Ctrl2[7].CLK
iCLK => Ctrl2[8].CLK
iCLK => Ctrl2[9].CLK
iCLK => Ctrl2[10].CLK
iCLK => Ctrl2[11].CLK
iCLK => Ctrl2[12].CLK
iCLK => Ctrl2[13].CLK
iCLK => Ctrl2[14].CLK
iCLK => Ctrl2[15].CLK
iCLK => Ctrl2[16].CLK
iCLK => Ctrl2[17].CLK
iCLK => Ctrl2[18].CLK
iCLK => Ctrl2[19].CLK
iCLK => Ctrl2[20].CLK
iCLK => Ctrl2[21].CLK
iCLK => Ctrl2[22].CLK
iCLK => Ctrl2[23].CLK
iCLK => Ctrl2[24].CLK
iCLK => Ctrl2[25].CLK
iCLK => Ctrl2[26].CLK
iCLK => Ctrl2[27].CLK
iCLK => Ctrl2[28].CLK
iCLK => Ctrl2[29].CLK
iCLK => Ctrl2[30].CLK
iCLK => Ctrl2[31].CLK
iCLK => waudio_outL[0].CLK
iCLK => waudio_outL[1].CLK
iCLK => waudio_outL[2].CLK
iCLK => waudio_outL[3].CLK
iCLK => waudio_outL[4].CLK
iCLK => waudio_outL[5].CLK
iCLK => waudio_outL[6].CLK
iCLK => waudio_outL[7].CLK
iCLK => waudio_outL[8].CLK
iCLK => waudio_outL[9].CLK
iCLK => waudio_outL[10].CLK
iCLK => waudio_outL[11].CLK
iCLK => waudio_outL[12].CLK
iCLK => waudio_outL[13].CLK
iCLK => waudio_outL[14].CLK
iCLK => waudio_outL[15].CLK
iCLK => waudio_outL[16].CLK
iCLK => waudio_outL[17].CLK
iCLK => waudio_outL[18].CLK
iCLK => waudio_outL[19].CLK
iCLK => waudio_outL[20].CLK
iCLK => waudio_outL[21].CLK
iCLK => waudio_outL[22].CLK
iCLK => waudio_outL[23].CLK
iCLK => waudio_outL[24].CLK
iCLK => waudio_outL[25].CLK
iCLK => waudio_outL[26].CLK
iCLK => waudio_outL[27].CLK
iCLK => waudio_outL[28].CLK
iCLK => waudio_outL[29].CLK
iCLK => waudio_outL[30].CLK
iCLK => waudio_outL[31].CLK
iCLK => waudio_outR[0].CLK
iCLK => waudio_outR[1].CLK
iCLK => waudio_outR[2].CLK
iCLK => waudio_outR[3].CLK
iCLK => waudio_outR[4].CLK
iCLK => waudio_outR[5].CLK
iCLK => waudio_outR[6].CLK
iCLK => waudio_outR[7].CLK
iCLK => waudio_outR[8].CLK
iCLK => waudio_outR[9].CLK
iCLK => waudio_outR[10].CLK
iCLK => waudio_outR[11].CLK
iCLK => waudio_outR[12].CLK
iCLK => waudio_outR[13].CLK
iCLK => waudio_outR[14].CLK
iCLK => waudio_outR[15].CLK
iCLK => waudio_outR[16].CLK
iCLK => waudio_outR[17].CLK
iCLK => waudio_outR[18].CLK
iCLK => waudio_outR[19].CLK
iCLK => waudio_outR[20].CLK
iCLK => waudio_outR[21].CLK
iCLK => waudio_outR[22].CLK
iCLK => waudio_outR[23].CLK
iCLK => waudio_outR[24].CLK
iCLK => waudio_outR[25].CLK
iCLK => waudio_outR[26].CLK
iCLK => waudio_outR[27].CLK
iCLK => waudio_outR[28].CLK
iCLK => waudio_outR[29].CLK
iCLK => waudio_outR[30].CLK
iCLK => waudio_outR[31].CLK
iCLK => audio_proc_clock_flip_flop~reg0.CLK
Reset => _.IN1
oTD1_RESET_N <= <VCC>
I2C_SDAT <> I2C_AV_Config:u3.I2C_SDAT
oI2C_SCLK <= I2C_AV_Config:u3.I2C_SCLK
AUD_ADCLRCK <> AUD_ADCLRCK
iAUD_ADCDAT => iAUD_ADCDAT.IN1
AUD_DACLRCK <= AUD_DACLRCK.DB_MAX_OUTPUT_PORT_TYPE
oAUD_DACDAT <= audio_converter:u5.AUD_DATA
AUD_BCLK <> audio_clock:u4.oAUD_BCK
AUD_BCLK <> audio_converter:u5.AUD_BCK
oAUD_XCK <= AUD_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
wsaudio_outL[0] => Add0.IN16
wsaudio_outL[1] => Add0.IN15
wsaudio_outL[2] => Add0.IN14
wsaudio_outL[3] => Add0.IN13
wsaudio_outL[4] => Add0.IN12
wsaudio_outL[5] => Add0.IN11
wsaudio_outL[6] => Add0.IN10
wsaudio_outL[7] => Add0.IN9
wsaudio_outL[8] => Add0.IN8
wsaudio_outL[9] => Add0.IN7
wsaudio_outL[10] => Add0.IN6
wsaudio_outL[11] => Add0.IN5
wsaudio_outL[12] => Add0.IN4
wsaudio_outL[13] => Add0.IN3
wsaudio_outL[14] => Add0.IN2
wsaudio_outL[15] => Add0.IN1
wsaudio_outR[0] => Add1.IN16
wsaudio_outR[1] => Add1.IN15
wsaudio_outR[2] => Add1.IN14
wsaudio_outR[3] => Add1.IN13
wsaudio_outR[4] => Add1.IN12
wsaudio_outR[5] => Add1.IN11
wsaudio_outR[6] => Add1.IN10
wsaudio_outR[7] => Add1.IN9
wsaudio_outR[8] => Add1.IN8
wsaudio_outR[9] => Add1.IN7
wsaudio_outR[10] => Add1.IN6
wsaudio_outR[11] => Add1.IN5
wsaudio_outR[12] => Add1.IN4
wsaudio_outR[13] => Add1.IN3
wsaudio_outR[14] => Add1.IN2
wsaudio_outR[15] => Add1.IN1
wReadEnable => wReadData[31].IN1
wWriteEnable => Ctrl2[4].ENA
wWriteEnable => Ctrl2[3].ENA
wWriteEnable => Ctrl2[2].ENA
wWriteEnable => Ctrl2[0].ENA
wWriteEnable => Ctrl2[1].ENA
wWriteEnable => Ctrl2[5].ENA
wWriteEnable => Ctrl2[6].ENA
wWriteEnable => Ctrl2[7].ENA
wWriteEnable => Ctrl2[8].ENA
wWriteEnable => Ctrl2[9].ENA
wWriteEnable => Ctrl2[10].ENA
wWriteEnable => Ctrl2[11].ENA
wWriteEnable => Ctrl2[12].ENA
wWriteEnable => Ctrl2[13].ENA
wWriteEnable => Ctrl2[14].ENA
wWriteEnable => Ctrl2[15].ENA
wWriteEnable => Ctrl2[16].ENA
wWriteEnable => Ctrl2[17].ENA
wWriteEnable => Ctrl2[18].ENA
wWriteEnable => Ctrl2[19].ENA
wWriteEnable => Ctrl2[20].ENA
wWriteEnable => Ctrl2[21].ENA
wWriteEnable => Ctrl2[22].ENA
wWriteEnable => Ctrl2[23].ENA
wWriteEnable => Ctrl2[24].ENA
wWriteEnable => Ctrl2[25].ENA
wWriteEnable => Ctrl2[26].ENA
wWriteEnable => Ctrl2[27].ENA
wWriteEnable => Ctrl2[28].ENA
wWriteEnable => Ctrl2[29].ENA
wWriteEnable => Ctrl2[30].ENA
wWriteEnable => Ctrl2[31].ENA
wWriteEnable => waudio_outL[0].ENA
wWriteEnable => waudio_outL[1].ENA
wWriteEnable => waudio_outL[2].ENA
wWriteEnable => waudio_outL[3].ENA
wWriteEnable => waudio_outL[4].ENA
wWriteEnable => waudio_outL[5].ENA
wWriteEnable => waudio_outL[6].ENA
wWriteEnable => waudio_outL[7].ENA
wWriteEnable => waudio_outL[8].ENA
wWriteEnable => waudio_outL[9].ENA
wWriteEnable => waudio_outL[10].ENA
wWriteEnable => waudio_outL[11].ENA
wWriteEnable => waudio_outL[12].ENA
wWriteEnable => waudio_outL[13].ENA
wWriteEnable => waudio_outL[14].ENA
wWriteEnable => waudio_outL[15].ENA
wWriteEnable => waudio_outL[16].ENA
wWriteEnable => waudio_outL[17].ENA
wWriteEnable => waudio_outL[18].ENA
wWriteEnable => waudio_outL[19].ENA
wWriteEnable => waudio_outL[20].ENA
wWriteEnable => waudio_outL[21].ENA
wWriteEnable => waudio_outL[22].ENA
wWriteEnable => waudio_outL[23].ENA
wWriteEnable => waudio_outL[24].ENA
wWriteEnable => waudio_outL[25].ENA
wWriteEnable => waudio_outL[26].ENA
wWriteEnable => waudio_outL[27].ENA
wWriteEnable => waudio_outL[28].ENA
wWriteEnable => waudio_outL[29].ENA
wWriteEnable => waudio_outL[30].ENA
wWriteEnable => waudio_outL[31].ENA
wWriteEnable => waudio_outR[0].ENA
wWriteEnable => waudio_outR[1].ENA
wWriteEnable => waudio_outR[2].ENA
wWriteEnable => waudio_outR[3].ENA
wWriteEnable => waudio_outR[4].ENA
wWriteEnable => waudio_outR[5].ENA
wWriteEnable => waudio_outR[6].ENA
wWriteEnable => waudio_outR[7].ENA
wWriteEnable => waudio_outR[8].ENA
wWriteEnable => waudio_outR[9].ENA
wWriteEnable => waudio_outR[10].ENA
wWriteEnable => waudio_outR[11].ENA
wWriteEnable => waudio_outR[12].ENA
wWriteEnable => waudio_outR[13].ENA
wWriteEnable => waudio_outR[14].ENA
wWriteEnable => waudio_outR[15].ENA
wWriteEnable => waudio_outR[16].ENA
wWriteEnable => waudio_outR[17].ENA
wWriteEnable => waudio_outR[18].ENA
wWriteEnable => waudio_outR[19].ENA
wWriteEnable => waudio_outR[20].ENA
wWriteEnable => waudio_outR[21].ENA
wWriteEnable => waudio_outR[22].ENA
wWriteEnable => waudio_outR[23].ENA
wWriteEnable => waudio_outR[24].ENA
wWriteEnable => waudio_outR[25].ENA
wWriteEnable => waudio_outR[26].ENA
wWriteEnable => waudio_outR[27].ENA
wWriteEnable => waudio_outR[28].ENA
wWriteEnable => waudio_outR[29].ENA
wWriteEnable => waudio_outR[30].ENA
wWriteEnable => waudio_outR[31].ENA
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal0.IN31
wAddress[0] => Equal1.IN31
wAddress[0] => Equal2.IN31
wAddress[0] => Equal3.IN31
wAddress[0] => Equal4.IN31
wAddress[0] => Equal5.IN31
wAddress[1] => Equal0.IN30
wAddress[1] => Equal1.IN30
wAddress[1] => Equal2.IN30
wAddress[1] => Equal3.IN30
wAddress[1] => Equal4.IN30
wAddress[1] => Equal5.IN30
wAddress[2] => Equal0.IN12
wAddress[2] => Equal1.IN13
wAddress[2] => Equal2.IN29
wAddress[2] => Equal3.IN29
wAddress[2] => Equal4.IN29
wAddress[2] => Equal5.IN13
wAddress[3] => Equal0.IN29
wAddress[3] => Equal1.IN12
wAddress[3] => Equal2.IN28
wAddress[3] => Equal3.IN12
wAddress[3] => Equal4.IN28
wAddress[3] => Equal5.IN29
wAddress[4] => Equal0.IN28
wAddress[4] => Equal1.IN29
wAddress[4] => Equal2.IN27
wAddress[4] => Equal3.IN28
wAddress[4] => Equal4.IN12
wAddress[4] => Equal5.IN12
wAddress[5] => Equal0.IN11
wAddress[5] => Equal1.IN11
wAddress[5] => Equal2.IN11
wAddress[5] => Equal3.IN11
wAddress[5] => Equal4.IN11
wAddress[5] => Equal5.IN11
wAddress[6] => Equal0.IN10
wAddress[6] => Equal1.IN10
wAddress[6] => Equal2.IN10
wAddress[6] => Equal3.IN10
wAddress[6] => Equal4.IN10
wAddress[6] => Equal5.IN10
wAddress[7] => Equal0.IN27
wAddress[7] => Equal1.IN28
wAddress[7] => Equal2.IN26
wAddress[7] => Equal3.IN27
wAddress[7] => Equal4.IN27
wAddress[7] => Equal5.IN28
wAddress[8] => Equal0.IN9
wAddress[8] => Equal1.IN9
wAddress[8] => Equal2.IN9
wAddress[8] => Equal3.IN9
wAddress[8] => Equal4.IN9
wAddress[8] => Equal5.IN9
wAddress[9] => Equal0.IN26
wAddress[9] => Equal1.IN27
wAddress[9] => Equal2.IN25
wAddress[9] => Equal3.IN26
wAddress[9] => Equal4.IN26
wAddress[9] => Equal5.IN27
wAddress[10] => Equal0.IN25
wAddress[10] => Equal1.IN26
wAddress[10] => Equal2.IN24
wAddress[10] => Equal3.IN25
wAddress[10] => Equal4.IN25
wAddress[10] => Equal5.IN26
wAddress[11] => Equal0.IN24
wAddress[11] => Equal1.IN25
wAddress[11] => Equal2.IN23
wAddress[11] => Equal3.IN24
wAddress[11] => Equal4.IN24
wAddress[11] => Equal5.IN25
wAddress[12] => Equal0.IN23
wAddress[12] => Equal1.IN24
wAddress[12] => Equal2.IN22
wAddress[12] => Equal3.IN23
wAddress[12] => Equal4.IN23
wAddress[12] => Equal5.IN24
wAddress[13] => Equal0.IN22
wAddress[13] => Equal1.IN23
wAddress[13] => Equal2.IN21
wAddress[13] => Equal3.IN22
wAddress[13] => Equal4.IN22
wAddress[13] => Equal5.IN23
wAddress[14] => Equal0.IN21
wAddress[14] => Equal1.IN22
wAddress[14] => Equal2.IN20
wAddress[14] => Equal3.IN21
wAddress[14] => Equal4.IN21
wAddress[14] => Equal5.IN22
wAddress[15] => Equal0.IN20
wAddress[15] => Equal1.IN21
wAddress[15] => Equal2.IN19
wAddress[15] => Equal3.IN20
wAddress[15] => Equal4.IN20
wAddress[15] => Equal5.IN21
wAddress[16] => Equal0.IN19
wAddress[16] => Equal1.IN20
wAddress[16] => Equal2.IN18
wAddress[16] => Equal3.IN19
wAddress[16] => Equal4.IN19
wAddress[16] => Equal5.IN20
wAddress[17] => Equal0.IN18
wAddress[17] => Equal1.IN19
wAddress[17] => Equal2.IN17
wAddress[17] => Equal3.IN18
wAddress[17] => Equal4.IN18
wAddress[17] => Equal5.IN19
wAddress[18] => Equal0.IN17
wAddress[18] => Equal1.IN18
wAddress[18] => Equal2.IN16
wAddress[18] => Equal3.IN17
wAddress[18] => Equal4.IN17
wAddress[18] => Equal5.IN18
wAddress[19] => Equal0.IN16
wAddress[19] => Equal1.IN17
wAddress[19] => Equal2.IN15
wAddress[19] => Equal3.IN16
wAddress[19] => Equal4.IN16
wAddress[19] => Equal5.IN17
wAddress[20] => Equal0.IN15
wAddress[20] => Equal1.IN16
wAddress[20] => Equal2.IN14
wAddress[20] => Equal3.IN15
wAddress[20] => Equal4.IN15
wAddress[20] => Equal5.IN16
wAddress[21] => Equal0.IN8
wAddress[21] => Equal1.IN8
wAddress[21] => Equal2.IN8
wAddress[21] => Equal3.IN8
wAddress[21] => Equal4.IN8
wAddress[21] => Equal5.IN8
wAddress[22] => Equal0.IN14
wAddress[22] => Equal1.IN15
wAddress[22] => Equal2.IN13
wAddress[22] => Equal3.IN14
wAddress[22] => Equal4.IN14
wAddress[22] => Equal5.IN15
wAddress[23] => Equal0.IN13
wAddress[23] => Equal1.IN14
wAddress[23] => Equal2.IN12
wAddress[23] => Equal3.IN13
wAddress[23] => Equal4.IN13
wAddress[23] => Equal5.IN14
wAddress[24] => Equal0.IN7
wAddress[24] => Equal1.IN7
wAddress[24] => Equal2.IN7
wAddress[24] => Equal3.IN7
wAddress[24] => Equal4.IN7
wAddress[24] => Equal5.IN7
wAddress[25] => Equal0.IN6
wAddress[25] => Equal1.IN6
wAddress[25] => Equal2.IN6
wAddress[25] => Equal3.IN6
wAddress[25] => Equal4.IN6
wAddress[25] => Equal5.IN6
wAddress[26] => Equal0.IN5
wAddress[26] => Equal1.IN5
wAddress[26] => Equal2.IN5
wAddress[26] => Equal3.IN5
wAddress[26] => Equal4.IN5
wAddress[26] => Equal5.IN5
wAddress[27] => Equal0.IN4
wAddress[27] => Equal1.IN4
wAddress[27] => Equal2.IN4
wAddress[27] => Equal3.IN4
wAddress[27] => Equal4.IN4
wAddress[27] => Equal5.IN4
wAddress[28] => Equal0.IN3
wAddress[28] => Equal1.IN3
wAddress[28] => Equal2.IN3
wAddress[28] => Equal3.IN3
wAddress[28] => Equal4.IN3
wAddress[28] => Equal5.IN3
wAddress[29] => Equal0.IN2
wAddress[29] => Equal1.IN2
wAddress[29] => Equal2.IN2
wAddress[29] => Equal3.IN2
wAddress[29] => Equal4.IN2
wAddress[29] => Equal5.IN2
wAddress[30] => Equal0.IN1
wAddress[30] => Equal1.IN1
wAddress[30] => Equal2.IN1
wAddress[30] => Equal3.IN1
wAddress[30] => Equal4.IN1
wAddress[30] => Equal5.IN1
wAddress[31] => Equal0.IN0
wAddress[31] => Equal1.IN0
wAddress[31] => Equal2.IN0
wAddress[31] => Equal3.IN0
wAddress[31] => Equal4.IN0
wAddress[31] => Equal5.IN0
wWriteData[0] => Ctrl2.DATAB
wWriteData[0] => waudio_outL.DATAB
wWriteData[0] => waudio_outR.DATAB
wWriteData[1] => Ctrl2.DATAB
wWriteData[1] => waudio_outL.DATAB
wWriteData[1] => waudio_outR.DATAB
wWriteData[2] => Ctrl2.DATAB
wWriteData[2] => waudio_outL.DATAB
wWriteData[2] => waudio_outR.DATAB
wWriteData[3] => Ctrl2.DATAB
wWriteData[3] => waudio_outL.DATAB
wWriteData[3] => waudio_outR.DATAB
wWriteData[4] => Ctrl2.DATAB
wWriteData[4] => waudio_outL.DATAB
wWriteData[4] => waudio_outR.DATAB
wWriteData[5] => Ctrl2.DATAB
wWriteData[5] => waudio_outL.DATAB
wWriteData[5] => waudio_outR.DATAB
wWriteData[6] => Ctrl2.DATAB
wWriteData[6] => waudio_outL.DATAB
wWriteData[6] => waudio_outR.DATAB
wWriteData[7] => Ctrl2.DATAB
wWriteData[7] => waudio_outL.DATAB
wWriteData[7] => waudio_outR.DATAB
wWriteData[8] => waudio_outL.DATAB
wWriteData[8] => waudio_outR.DATAB
wWriteData[9] => waudio_outL.DATAB
wWriteData[9] => waudio_outR.DATAB
wWriteData[10] => waudio_outL.DATAB
wWriteData[10] => waudio_outR.DATAB
wWriteData[11] => waudio_outL.DATAB
wWriteData[11] => waudio_outR.DATAB
wWriteData[12] => waudio_outL.DATAB
wWriteData[12] => waudio_outR.DATAB
wWriteData[13] => waudio_outL.DATAB
wWriteData[13] => waudio_outR.DATAB
wWriteData[14] => waudio_outL.DATAB
wWriteData[14] => waudio_outR.DATAB
wWriteData[15] => waudio_outL.DATAB
wWriteData[15] => waudio_outR.DATAB
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE
audio_clock_flip_flop <= audio_clock_flip_flop~reg0.DB_MAX_OUTPUT_PORT_TYPE
audio_proc_clock_flip_flop <= audio_proc_clock_flip_flop~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|AudioCODEC_Interface:Audio0|Reset_Delay:r0
iCLK => oRESET~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
oRESET <= oRESET~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iRST_N => iRST_N.IN1
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO~reg0.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0]~reg0.CLK
CLOCK => SD_COUNTER[1]~reg0.CLK
CLOCK => SD_COUNTER[2]~reg0.CLK
CLOCK => SD_COUNTER[3]~reg0.CLK
CLOCK => SD_COUNTER[4]~reg0.CLK
CLOCK => SD_COUNTER[5]~reg0.CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO~reg0.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0]~reg0.PRESET
RESET => SD_COUNTER[1]~reg0.PRESET
RESET => SD_COUNTER[2]~reg0.PRESET
RESET => SD_COUNTER[3]~reg0.PRESET
RESET => SD_COUNTER[4]~reg0.PRESET
RESET => SD_COUNTER[5]~reg0.PRESET
RESET => SD[0].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA
SD_COUNTER[0] <= SD_COUNTER[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[1] <= SD_COUNTER[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[2] <= SD_COUNTER[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[3] <= SD_COUNTER[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[4] <= SD_COUNTER[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SD_COUNTER[5] <= SD_COUNTER[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SDO <= SDO~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4
oAUD_BCK <= oAUD_BCK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAUD_LRCK <= LRCK_1X.DB_MAX_OUTPUT_PORT_TYPE
iCLK_18_4 => LRCK_1X.CLK
iCLK_18_4 => LRCK_1X_DIV[0].CLK
iCLK_18_4 => LRCK_1X_DIV[1].CLK
iCLK_18_4 => LRCK_1X_DIV[2].CLK
iCLK_18_4 => LRCK_1X_DIV[3].CLK
iCLK_18_4 => LRCK_1X_DIV[4].CLK
iCLK_18_4 => LRCK_1X_DIV[5].CLK
iCLK_18_4 => LRCK_1X_DIV[6].CLK
iCLK_18_4 => LRCK_1X_DIV[7].CLK
iCLK_18_4 => LRCK_1X_DIV[8].CLK
iCLK_18_4 => oAUD_BCK~reg0.CLK
iCLK_18_4 => BCK_DIV[0].CLK
iCLK_18_4 => BCK_DIV[1].CLK
iCLK_18_4 => BCK_DIV[2].CLK
iCLK_18_4 => BCK_DIV[3].CLK
iRST_N => LRCK_1X.ACLR
iRST_N => LRCK_1X_DIV[0].ACLR
iRST_N => LRCK_1X_DIV[1].ACLR
iRST_N => LRCK_1X_DIV[2].ACLR
iRST_N => LRCK_1X_DIV[3].ACLR
iRST_N => LRCK_1X_DIV[4].ACLR
iRST_N => LRCK_1X_DIV[5].ACLR
iRST_N => LRCK_1X_DIV[6].ACLR
iRST_N => LRCK_1X_DIV[7].ACLR
iRST_N => LRCK_1X_DIV[8].ACLR
iRST_N => oAUD_BCK~reg0.ACLR
iRST_N => BCK_DIV[0].ACLR
iRST_N => BCK_DIV[1].ACLR
iRST_N => BCK_DIV[2].ACLR
iRST_N => BCK_DIV[3].ACLR


|TopDE|AudioCODEC_Interface:Audio0|audio_converter:u5
AUD_BCK => AUD_inR[0]~reg0.CLK
AUD_BCK => AUD_inR[1]~reg0.CLK
AUD_BCK => AUD_inR[2]~reg0.CLK
AUD_BCK => AUD_inR[3]~reg0.CLK
AUD_BCK => AUD_inR[4]~reg0.CLK
AUD_BCK => AUD_inR[5]~reg0.CLK
AUD_BCK => AUD_inR[6]~reg0.CLK
AUD_BCK => AUD_inR[7]~reg0.CLK
AUD_BCK => AUD_inR[8]~reg0.CLK
AUD_BCK => AUD_inR[9]~reg0.CLK
AUD_BCK => AUD_inR[10]~reg0.CLK
AUD_BCK => AUD_inR[11]~reg0.CLK
AUD_BCK => AUD_inR[12]~reg0.CLK
AUD_BCK => AUD_inR[13]~reg0.CLK
AUD_BCK => AUD_inR[14]~reg0.CLK
AUD_BCK => AUD_inR[15]~reg0.CLK
AUD_BCK => AUD_inL[0]~reg0.CLK
AUD_BCK => AUD_inL[1]~reg0.CLK
AUD_BCK => AUD_inL[2]~reg0.CLK
AUD_BCK => AUD_inL[3]~reg0.CLK
AUD_BCK => AUD_inL[4]~reg0.CLK
AUD_BCK => AUD_inL[5]~reg0.CLK
AUD_BCK => AUD_inL[6]~reg0.CLK
AUD_BCK => AUD_inL[7]~reg0.CLK
AUD_BCK => AUD_inL[8]~reg0.CLK
AUD_BCK => AUD_inL[9]~reg0.CLK
AUD_BCK => AUD_inL[10]~reg0.CLK
AUD_BCK => AUD_inL[11]~reg0.CLK
AUD_BCK => AUD_inL[12]~reg0.CLK
AUD_BCK => AUD_inL[13]~reg0.CLK
AUD_BCK => AUD_inL[14]~reg0.CLK
AUD_BCK => AUD_inL[15]~reg0.CLK
AUD_BCK => SEL_Cont[0].CLK
AUD_BCK => SEL_Cont[1].CLK
AUD_BCK => SEL_Cont[2].CLK
AUD_BCK => SEL_Cont[3].CLK
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inL.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_inR.OUTPUTSELECT
AUD_LRCK => AUD_DATA.OUTPUTSELECT
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inL.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_ADCDAT => AUD_inR.DATAB
AUD_DATA <= AUD_DATA.DB_MAX_OUTPUT_PORT_TYPE
iRST_N => SEL_Cont[0].ACLR
iRST_N => SEL_Cont[1].ACLR
iRST_N => SEL_Cont[2].ACLR
iRST_N => SEL_Cont[3].ACLR
iRST_N => AUD_inR[0]~reg0.ENA
iRST_N => AUD_inL[15]~reg0.ENA
iRST_N => AUD_inL[14]~reg0.ENA
iRST_N => AUD_inL[13]~reg0.ENA
iRST_N => AUD_inL[12]~reg0.ENA
iRST_N => AUD_inL[11]~reg0.ENA
iRST_N => AUD_inL[10]~reg0.ENA
iRST_N => AUD_inL[9]~reg0.ENA
iRST_N => AUD_inL[8]~reg0.ENA
iRST_N => AUD_inL[7]~reg0.ENA
iRST_N => AUD_inL[6]~reg0.ENA
iRST_N => AUD_inL[5]~reg0.ENA
iRST_N => AUD_inL[4]~reg0.ENA
iRST_N => AUD_inL[3]~reg0.ENA
iRST_N => AUD_inL[2]~reg0.ENA
iRST_N => AUD_inL[1]~reg0.ENA
iRST_N => AUD_inL[0]~reg0.ENA
iRST_N => AUD_inR[15]~reg0.ENA
iRST_N => AUD_inR[14]~reg0.ENA
iRST_N => AUD_inR[13]~reg0.ENA
iRST_N => AUD_inR[12]~reg0.ENA
iRST_N => AUD_inR[11]~reg0.ENA
iRST_N => AUD_inR[10]~reg0.ENA
iRST_N => AUD_inR[9]~reg0.ENA
iRST_N => AUD_inR[8]~reg0.ENA
iRST_N => AUD_inR[7]~reg0.ENA
iRST_N => AUD_inR[6]~reg0.ENA
iRST_N => AUD_inR[5]~reg0.ENA
iRST_N => AUD_inR[4]~reg0.ENA
iRST_N => AUD_inR[3]~reg0.ENA
iRST_N => AUD_inR[2]~reg0.ENA
iRST_N => AUD_inR[1]~reg0.ENA
AUD_outL[0] => Mux0.IN4
AUD_outL[1] => Mux0.IN5
AUD_outL[2] => Mux0.IN6
AUD_outL[3] => Mux0.IN7
AUD_outL[4] => Mux0.IN8
AUD_outL[5] => Mux0.IN9
AUD_outL[6] => Mux0.IN10
AUD_outL[7] => Mux0.IN11
AUD_outL[8] => Mux0.IN12
AUD_outL[9] => Mux0.IN13
AUD_outL[10] => Mux0.IN14
AUD_outL[11] => Mux0.IN15
AUD_outL[12] => Mux0.IN16
AUD_outL[13] => Mux0.IN17
AUD_outL[14] => Mux0.IN18
AUD_outL[15] => Mux0.IN19
AUD_outR[0] => Mux1.IN4
AUD_outR[1] => Mux1.IN5
AUD_outR[2] => Mux1.IN6
AUD_outR[3] => Mux1.IN7
AUD_outR[4] => Mux1.IN8
AUD_outR[5] => Mux1.IN9
AUD_outR[6] => Mux1.IN10
AUD_outR[7] => Mux1.IN11
AUD_outR[8] => Mux1.IN12
AUD_outR[9] => Mux1.IN13
AUD_outR[10] => Mux1.IN14
AUD_outR[11] => Mux1.IN15
AUD_outR[12] => Mux1.IN16
AUD_outR[13] => Mux1.IN17
AUD_outR[14] => Mux1.IN18
AUD_outR[15] => Mux1.IN19
AUD_inL[0] <= AUD_inL[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[1] <= AUD_inL[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[2] <= AUD_inL[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[3] <= AUD_inL[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[4] <= AUD_inL[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[5] <= AUD_inL[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[6] <= AUD_inL[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[7] <= AUD_inL[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[8] <= AUD_inL[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[9] <= AUD_inL[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[10] <= AUD_inL[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[11] <= AUD_inL[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[12] <= AUD_inL[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[13] <= AUD_inL[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[14] <= AUD_inL[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inL[15] <= AUD_inL[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[0] <= AUD_inR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[1] <= AUD_inR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[2] <= AUD_inR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[3] <= AUD_inR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[4] <= AUD_inR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[5] <= AUD_inR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[6] <= AUD_inR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[7] <= AUD_inR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[8] <= AUD_inR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[9] <= AUD_inR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[10] <= AUD_inR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[11] <= AUD_inR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[12] <= AUD_inR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[13] <= AUD_inR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[14] <= AUD_inR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AUD_inR[15] <= AUD_inR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|TecladoPS2_Interface:TecladoPS20
iCLK => keyboard_interrupt~reg0.CLK
iCLK_50 => iCLK_50.IN2
Reset => Reset.IN2
PS2_KBCLK <> keyboard:kbd.keyboard_clk
PS2_KBDAT <> keyboard:kbd.keyboard_data
wReadEnable => PS2_Leu.OUTPUTSELECT
wReadEnable => wReadData[31].IN1
wWriteEnable => ~NO_FANOUT~
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal3.IN31
wAddress[0] => Equal4.IN31
wAddress[0] => Equal5.IN31
wAddress[0] => Equal6.IN31
wAddress[0] => Equal7.IN31
wAddress[0] => Equal8.IN31
wAddress[0] => Equal9.IN31
wAddress[0] => Equal10.IN31
wAddress[1] => Equal3.IN30
wAddress[1] => Equal4.IN30
wAddress[1] => Equal5.IN30
wAddress[1] => Equal6.IN30
wAddress[1] => Equal7.IN30
wAddress[1] => Equal8.IN30
wAddress[1] => Equal9.IN30
wAddress[1] => Equal10.IN30
wAddress[2] => Equal3.IN29
wAddress[2] => Equal4.IN9
wAddress[2] => Equal5.IN29
wAddress[2] => Equal6.IN10
wAddress[2] => Equal7.IN29
wAddress[2] => Equal8.IN12
wAddress[2] => Equal9.IN29
wAddress[2] => Equal10.IN13
wAddress[3] => Equal3.IN28
wAddress[3] => Equal4.IN29
wAddress[3] => Equal5.IN28
wAddress[3] => Equal6.IN29
wAddress[3] => Equal7.IN28
wAddress[3] => Equal8.IN29
wAddress[3] => Equal9.IN12
wAddress[3] => Equal10.IN12
wAddress[4] => Equal3.IN27
wAddress[4] => Equal4.IN28
wAddress[4] => Equal5.IN27
wAddress[4] => Equal6.IN28
wAddress[4] => Equal7.IN27
wAddress[4] => Equal8.IN28
wAddress[4] => Equal9.IN28
wAddress[4] => Equal10.IN29
wAddress[5] => Equal3.IN26
wAddress[5] => Equal4.IN27
wAddress[5] => Equal5.IN26
wAddress[5] => Equal6.IN27
wAddress[5] => Equal7.IN11
wAddress[5] => Equal8.IN11
wAddress[5] => Equal9.IN11
wAddress[5] => Equal10.IN11
wAddress[6] => Equal3.IN25
wAddress[6] => Equal4.IN26
wAddress[6] => Equal5.IN25
wAddress[6] => Equal6.IN26
wAddress[6] => Equal7.IN26
wAddress[6] => Equal8.IN27
wAddress[6] => Equal9.IN27
wAddress[6] => Equal10.IN28
wAddress[7] => Equal3.IN24
wAddress[7] => Equal4.IN25
wAddress[7] => Equal5.IN24
wAddress[7] => Equal6.IN25
wAddress[7] => Equal7.IN25
wAddress[7] => Equal8.IN26
wAddress[7] => Equal9.IN26
wAddress[7] => Equal10.IN27
wAddress[8] => Equal3.IN23
wAddress[8] => Equal4.IN24
wAddress[8] => Equal5.IN9
wAddress[8] => Equal6.IN9
wAddress[8] => Equal7.IN10
wAddress[8] => Equal8.IN10
wAddress[8] => Equal9.IN10
wAddress[8] => Equal10.IN10
wAddress[9] => Equal3.IN22
wAddress[9] => Equal4.IN23
wAddress[9] => Equal5.IN23
wAddress[9] => Equal6.IN24
wAddress[9] => Equal7.IN24
wAddress[9] => Equal8.IN25
wAddress[9] => Equal9.IN25
wAddress[9] => Equal10.IN26
wAddress[10] => Equal3.IN21
wAddress[10] => Equal4.IN22
wAddress[10] => Equal5.IN22
wAddress[10] => Equal6.IN23
wAddress[10] => Equal7.IN9
wAddress[10] => Equal8.IN9
wAddress[10] => Equal9.IN9
wAddress[10] => Equal10.IN9
wAddress[11] => Equal3.IN20
wAddress[11] => Equal4.IN21
wAddress[11] => Equal5.IN21
wAddress[11] => Equal6.IN22
wAddress[11] => Equal7.IN23
wAddress[11] => Equal8.IN24
wAddress[11] => Equal9.IN24
wAddress[11] => Equal10.IN25
wAddress[12] => Equal3.IN19
wAddress[12] => Equal4.IN20
wAddress[12] => Equal5.IN20
wAddress[12] => Equal6.IN21
wAddress[12] => Equal7.IN22
wAddress[12] => Equal8.IN23
wAddress[12] => Equal9.IN23
wAddress[12] => Equal10.IN24
wAddress[13] => Equal3.IN18
wAddress[13] => Equal4.IN19
wAddress[13] => Equal5.IN19
wAddress[13] => Equal6.IN20
wAddress[13] => Equal7.IN21
wAddress[13] => Equal8.IN22
wAddress[13] => Equal9.IN22
wAddress[13] => Equal10.IN23
wAddress[14] => Equal3.IN17
wAddress[14] => Equal4.IN18
wAddress[14] => Equal5.IN18
wAddress[14] => Equal6.IN19
wAddress[14] => Equal7.IN20
wAddress[14] => Equal8.IN21
wAddress[14] => Equal9.IN21
wAddress[14] => Equal10.IN22
wAddress[15] => Equal3.IN16
wAddress[15] => Equal4.IN17
wAddress[15] => Equal5.IN17
wAddress[15] => Equal6.IN18
wAddress[15] => Equal7.IN19
wAddress[15] => Equal8.IN20
wAddress[15] => Equal9.IN20
wAddress[15] => Equal10.IN21
wAddress[16] => Equal3.IN15
wAddress[16] => Equal4.IN16
wAddress[16] => Equal5.IN16
wAddress[16] => Equal6.IN17
wAddress[16] => Equal7.IN18
wAddress[16] => Equal8.IN19
wAddress[16] => Equal9.IN19
wAddress[16] => Equal10.IN20
wAddress[17] => Equal3.IN14
wAddress[17] => Equal4.IN15
wAddress[17] => Equal5.IN15
wAddress[17] => Equal6.IN16
wAddress[17] => Equal7.IN17
wAddress[17] => Equal8.IN18
wAddress[17] => Equal9.IN18
wAddress[17] => Equal10.IN19
wAddress[18] => Equal3.IN13
wAddress[18] => Equal4.IN14
wAddress[18] => Equal5.IN14
wAddress[18] => Equal6.IN15
wAddress[18] => Equal7.IN16
wAddress[18] => Equal8.IN17
wAddress[18] => Equal9.IN17
wAddress[18] => Equal10.IN18
wAddress[19] => Equal3.IN12
wAddress[19] => Equal4.IN13
wAddress[19] => Equal5.IN13
wAddress[19] => Equal6.IN14
wAddress[19] => Equal7.IN15
wAddress[19] => Equal8.IN16
wAddress[19] => Equal9.IN16
wAddress[19] => Equal10.IN17
wAddress[20] => Equal3.IN11
wAddress[20] => Equal4.IN12
wAddress[20] => Equal5.IN12
wAddress[20] => Equal6.IN13
wAddress[20] => Equal7.IN14
wAddress[20] => Equal8.IN15
wAddress[20] => Equal9.IN15
wAddress[20] => Equal10.IN16
wAddress[21] => Equal3.IN8
wAddress[21] => Equal4.IN8
wAddress[21] => Equal5.IN8
wAddress[21] => Equal6.IN8
wAddress[21] => Equal7.IN8
wAddress[21] => Equal8.IN8
wAddress[21] => Equal9.IN8
wAddress[21] => Equal10.IN8
wAddress[22] => Equal3.IN10
wAddress[22] => Equal4.IN11
wAddress[22] => Equal5.IN11
wAddress[22] => Equal6.IN12
wAddress[22] => Equal7.IN13
wAddress[22] => Equal8.IN14
wAddress[22] => Equal9.IN14
wAddress[22] => Equal10.IN15
wAddress[23] => Equal3.IN9
wAddress[23] => Equal4.IN10
wAddress[23] => Equal5.IN10
wAddress[23] => Equal6.IN11
wAddress[23] => Equal7.IN12
wAddress[23] => Equal8.IN13
wAddress[23] => Equal9.IN13
wAddress[23] => Equal10.IN14
wAddress[24] => Equal3.IN7
wAddress[24] => Equal4.IN7
wAddress[24] => Equal5.IN7
wAddress[24] => Equal6.IN7
wAddress[24] => Equal7.IN7
wAddress[24] => Equal8.IN7
wAddress[24] => Equal9.IN7
wAddress[24] => Equal10.IN7
wAddress[25] => Equal3.IN6
wAddress[25] => Equal4.IN6
wAddress[25] => Equal5.IN6
wAddress[25] => Equal6.IN6
wAddress[25] => Equal7.IN6
wAddress[25] => Equal8.IN6
wAddress[25] => Equal9.IN6
wAddress[25] => Equal10.IN6
wAddress[26] => Equal3.IN5
wAddress[26] => Equal4.IN5
wAddress[26] => Equal5.IN5
wAddress[26] => Equal6.IN5
wAddress[26] => Equal7.IN5
wAddress[26] => Equal8.IN5
wAddress[26] => Equal9.IN5
wAddress[26] => Equal10.IN5
wAddress[27] => Equal3.IN4
wAddress[27] => Equal4.IN4
wAddress[27] => Equal5.IN4
wAddress[27] => Equal6.IN4
wAddress[27] => Equal7.IN4
wAddress[27] => Equal8.IN4
wAddress[27] => Equal9.IN4
wAddress[27] => Equal10.IN4
wAddress[28] => Equal3.IN3
wAddress[28] => Equal4.IN3
wAddress[28] => Equal5.IN3
wAddress[28] => Equal6.IN3
wAddress[28] => Equal7.IN3
wAddress[28] => Equal8.IN3
wAddress[28] => Equal9.IN3
wAddress[28] => Equal10.IN3
wAddress[29] => Equal3.IN2
wAddress[29] => Equal4.IN2
wAddress[29] => Equal5.IN2
wAddress[29] => Equal6.IN2
wAddress[29] => Equal7.IN2
wAddress[29] => Equal8.IN2
wAddress[29] => Equal9.IN2
wAddress[29] => Equal10.IN2
wAddress[30] => Equal3.IN1
wAddress[30] => Equal4.IN1
wAddress[30] => Equal5.IN1
wAddress[30] => Equal6.IN1
wAddress[30] => Equal7.IN1
wAddress[30] => Equal8.IN1
wAddress[30] => Equal9.IN1
wAddress[30] => Equal10.IN1
wAddress[31] => Equal3.IN0
wAddress[31] => Equal4.IN0
wAddress[31] => Equal5.IN0
wAddress[31] => Equal6.IN0
wAddress[31] => Equal7.IN0
wAddress[31] => Equal8.IN0
wAddress[31] => Equal9.IN0
wAddress[31] => Equal10.IN0
wWriteData[0] => ~NO_FANOUT~
wWriteData[1] => ~NO_FANOUT~
wWriteData[2] => ~NO_FANOUT~
wWriteData[3] => ~NO_FANOUT~
wWriteData[4] => ~NO_FANOUT~
wWriteData[5] => ~NO_FANOUT~
wWriteData[6] => ~NO_FANOUT~
wWriteData[7] => ~NO_FANOUT~
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE
ps2_scan_ready_clock <= ps2_scan_ready_clock~reg0.DB_MAX_OUTPUT_PORT_TYPE
keyboard_interrupt <= keyboard_interrupt~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|TecladoPS2_Interface:TecladoPS20|oneshot:pulser
pulse_out <= pulse_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
trigger_in => always0.IN1
trigger_in => delay.DATAIN
clk => delay.CLK
clk => pulse_out~reg0.CLK


|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd
keyboard_clk => filter[7].DATAIN
keyboard_data => shiftin.DATAB
keyboard_data => always3.IN1
clock50 => clock.CLK
reset => ready_set.ACLR
reset => scan_code[0]~reg0.ACLR
reset => scan_code[1]~reg0.ACLR
reset => scan_code[2]~reg0.ACLR
reset => scan_code[3]~reg0.ACLR
reset => scan_code[4]~reg0.ACLR
reset => scan_code[5]~reg0.ACLR
reset => scan_code[6]~reg0.ACLR
reset => scan_code[7]~reg0.ACLR
reset => read_char.ACLR
reset => incnt[0].ACLR
reset => incnt[1].ACLR
reset => incnt[2].ACLR
reset => incnt[3].ACLR
reset => shiftin[0].ENA
reset => shiftin[8].ENA
reset => shiftin[7].ENA
reset => shiftin[6].ENA
reset => shiftin[5].ENA
reset => shiftin[4].ENA
reset => shiftin[3].ENA
reset => shiftin[2].ENA
reset => shiftin[1].ENA
read => scan_ready~reg0.ACLR
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|TecladoPS2_Interface:TecladoPS20|scan2ascii:s2a
scan[0] => LessThan0.IN16
scan[0] => indice[3].DATAB
scan[1] => LessThan0.IN15
scan[1] => indice[4].DATAB
scan[2] => LessThan0.IN14
scan[2] => indice[5].DATAB
scan[3] => LessThan0.IN13
scan[3] => indice[6].DATAB
scan[4] => LessThan0.IN12
scan[4] => indice[7].DATAB
scan[5] => LessThan0.IN11
scan[5] => indice[8].DATAB
scan[6] => LessThan0.IN10
scan[6] => indice[9].DATAB
scan[7] => LessThan0.IN9
scan[7] => Add0.IN0
shift => ascii.OUTPUTSELECT
shift => ascii.OUTPUTSELECT
shift => ascii.OUTPUTSELECT
shift => ascii.OUTPUTSELECT
shift => ascii.OUTPUTSELECT
shift => ascii.OUTPUTSELECT
shift => ascii.OUTPUTSELECT
shift => ascii.OUTPUTSELECT
ascii[0] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[1] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[2] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[3] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[4] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[5] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[6] <= ascii.DB_MAX_OUTPUT_PORT_TYPE
ascii[7] <= ascii.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|TecladoPS2_Interface:TecladoPS20|keyscan:keys1
Reset => resetar.ACLR
Reset => KeyMap[0]~reg0.ACLR
Reset => KeyMap[1]~reg0.ACLR
Reset => KeyMap[2]~reg0.ACLR
Reset => KeyMap[3]~reg0.ACLR
Reset => KeyMap[4]~reg0.ACLR
Reset => KeyMap[5]~reg0.ACLR
Reset => KeyMap[6]~reg0.ACLR
Reset => KeyMap[7]~reg0.ACLR
Reset => KeyMap[8]~reg0.ACLR
Reset => KeyMap[9]~reg0.ACLR
Reset => KeyMap[10]~reg0.ACLR
Reset => KeyMap[11]~reg0.ACLR
Reset => KeyMap[12]~reg0.ACLR
Reset => KeyMap[13]~reg0.ACLR
Reset => KeyMap[14]~reg0.ACLR
Reset => KeyMap[15]~reg0.ACLR
Reset => KeyMap[16]~reg0.ACLR
Reset => KeyMap[17]~reg0.ACLR
Reset => KeyMap[18]~reg0.ACLR
Reset => KeyMap[19]~reg0.ACLR
Reset => KeyMap[20]~reg0.ACLR
Reset => KeyMap[21]~reg0.ACLR
Reset => KeyMap[22]~reg0.ACLR
Reset => KeyMap[23]~reg0.ACLR
Reset => KeyMap[24]~reg0.ACLR
Reset => KeyMap[25]~reg0.ACLR
Reset => KeyMap[26]~reg0.ACLR
Reset => KeyMap[27]~reg0.ACLR
Reset => KeyMap[28]~reg0.ACLR
Reset => KeyMap[29]~reg0.ACLR
Reset => KeyMap[30]~reg0.ACLR
Reset => KeyMap[31]~reg0.ACLR
Reset => KeyMap[32]~reg0.ACLR
Reset => KeyMap[33]~reg0.ACLR
Reset => KeyMap[34]~reg0.ACLR
Reset => KeyMap[35]~reg0.ACLR
Reset => KeyMap[36]~reg0.ACLR
Reset => KeyMap[37]~reg0.ACLR
Reset => KeyMap[38]~reg0.ACLR
Reset => KeyMap[39]~reg0.ACLR
Reset => KeyMap[40]~reg0.ACLR
Reset => KeyMap[41]~reg0.ACLR
Reset => KeyMap[42]~reg0.ACLR
Reset => KeyMap[43]~reg0.ACLR
Reset => KeyMap[44]~reg0.ACLR
Reset => KeyMap[45]~reg0.ACLR
Reset => KeyMap[46]~reg0.ACLR
Reset => KeyMap[47]~reg0.ACLR
Reset => KeyMap[48]~reg0.ACLR
Reset => KeyMap[49]~reg0.ACLR
Reset => KeyMap[50]~reg0.ACLR
Reset => KeyMap[51]~reg0.ACLR
Reset => KeyMap[52]~reg0.ACLR
Reset => KeyMap[53]~reg0.ACLR
Reset => KeyMap[54]~reg0.ACLR
Reset => KeyMap[55]~reg0.ACLR
Reset => KeyMap[56]~reg0.ACLR
Reset => KeyMap[57]~reg0.ACLR
Reset => KeyMap[58]~reg0.ACLR
Reset => KeyMap[59]~reg0.ACLR
Reset => KeyMap[60]~reg0.ACLR
Reset => KeyMap[61]~reg0.ACLR
Reset => KeyMap[62]~reg0.ACLR
Reset => KeyMap[63]~reg0.ACLR
Reset => KeyMap[64]~reg0.ACLR
Reset => KeyMap[65]~reg0.ACLR
Reset => KeyMap[66]~reg0.ACLR
Reset => KeyMap[67]~reg0.ACLR
Reset => KeyMap[68]~reg0.ACLR
Reset => KeyMap[69]~reg0.ACLR
Reset => KeyMap[70]~reg0.ACLR
Reset => KeyMap[71]~reg0.ACLR
Reset => KeyMap[72]~reg0.ACLR
Reset => KeyMap[73]~reg0.ACLR
Reset => KeyMap[74]~reg0.ACLR
Reset => KeyMap[75]~reg0.ACLR
Reset => KeyMap[76]~reg0.ACLR
Reset => KeyMap[77]~reg0.ACLR
Reset => KeyMap[78]~reg0.ACLR
Reset => KeyMap[79]~reg0.ACLR
Reset => KeyMap[80]~reg0.ACLR
Reset => KeyMap[81]~reg0.ACLR
Reset => KeyMap[82]~reg0.ACLR
Reset => KeyMap[83]~reg0.ACLR
Reset => KeyMap[84]~reg0.ACLR
Reset => KeyMap[85]~reg0.ACLR
Reset => KeyMap[86]~reg0.ACLR
Reset => KeyMap[87]~reg0.ACLR
Reset => KeyMap[88]~reg0.ACLR
Reset => KeyMap[89]~reg0.ACLR
Reset => KeyMap[90]~reg0.ACLR
Reset => KeyMap[91]~reg0.ACLR
Reset => KeyMap[92]~reg0.ACLR
Reset => KeyMap[93]~reg0.ACLR
Reset => KeyMap[94]~reg0.ACLR
Reset => KeyMap[95]~reg0.ACLR
Reset => KeyMap[96]~reg0.ACLR
Reset => KeyMap[97]~reg0.ACLR
Reset => KeyMap[98]~reg0.ACLR
Reset => KeyMap[99]~reg0.ACLR
Reset => KeyMap[100]~reg0.ACLR
Reset => KeyMap[101]~reg0.ACLR
Reset => KeyMap[102]~reg0.ACLR
Reset => KeyMap[103]~reg0.ACLR
Reset => KeyMap[104]~reg0.ACLR
Reset => KeyMap[105]~reg0.ACLR
Reset => KeyMap[106]~reg0.ACLR
Reset => KeyMap[107]~reg0.ACLR
Reset => KeyMap[108]~reg0.ACLR
Reset => KeyMap[109]~reg0.ACLR
Reset => KeyMap[110]~reg0.ACLR
Reset => KeyMap[111]~reg0.ACLR
Reset => KeyMap[112]~reg0.ACLR
Reset => KeyMap[113]~reg0.ACLR
Reset => KeyMap[114]~reg0.ACLR
Reset => KeyMap[115]~reg0.ACLR
Reset => KeyMap[116]~reg0.ACLR
Reset => KeyMap[117]~reg0.ACLR
Reset => KeyMap[118]~reg0.ACLR
Reset => KeyMap[119]~reg0.ACLR
Reset => KeyMap[120]~reg0.ACLR
Reset => KeyMap[121]~reg0.ACLR
Reset => KeyMap[122]~reg0.ACLR
Reset => KeyMap[123]~reg0.ACLR
Reset => KeyMap[124]~reg0.ACLR
Reset => KeyMap[125]~reg0.ACLR
Reset => KeyMap[126]~reg0.ACLR
Reset => KeyMap[127]~reg0.ACLR
PS2scan_ready => resetar.CLK
PS2scan_ready => KeyMap[0]~reg0.CLK
PS2scan_ready => KeyMap[1]~reg0.CLK
PS2scan_ready => KeyMap[2]~reg0.CLK
PS2scan_ready => KeyMap[3]~reg0.CLK
PS2scan_ready => KeyMap[4]~reg0.CLK
PS2scan_ready => KeyMap[5]~reg0.CLK
PS2scan_ready => KeyMap[6]~reg0.CLK
PS2scan_ready => KeyMap[7]~reg0.CLK
PS2scan_ready => KeyMap[8]~reg0.CLK
PS2scan_ready => KeyMap[9]~reg0.CLK
PS2scan_ready => KeyMap[10]~reg0.CLK
PS2scan_ready => KeyMap[11]~reg0.CLK
PS2scan_ready => KeyMap[12]~reg0.CLK
PS2scan_ready => KeyMap[13]~reg0.CLK
PS2scan_ready => KeyMap[14]~reg0.CLK
PS2scan_ready => KeyMap[15]~reg0.CLK
PS2scan_ready => KeyMap[16]~reg0.CLK
PS2scan_ready => KeyMap[17]~reg0.CLK
PS2scan_ready => KeyMap[18]~reg0.CLK
PS2scan_ready => KeyMap[19]~reg0.CLK
PS2scan_ready => KeyMap[20]~reg0.CLK
PS2scan_ready => KeyMap[21]~reg0.CLK
PS2scan_ready => KeyMap[22]~reg0.CLK
PS2scan_ready => KeyMap[23]~reg0.CLK
PS2scan_ready => KeyMap[24]~reg0.CLK
PS2scan_ready => KeyMap[25]~reg0.CLK
PS2scan_ready => KeyMap[26]~reg0.CLK
PS2scan_ready => KeyMap[27]~reg0.CLK
PS2scan_ready => KeyMap[28]~reg0.CLK
PS2scan_ready => KeyMap[29]~reg0.CLK
PS2scan_ready => KeyMap[30]~reg0.CLK
PS2scan_ready => KeyMap[31]~reg0.CLK
PS2scan_ready => KeyMap[32]~reg0.CLK
PS2scan_ready => KeyMap[33]~reg0.CLK
PS2scan_ready => KeyMap[34]~reg0.CLK
PS2scan_ready => KeyMap[35]~reg0.CLK
PS2scan_ready => KeyMap[36]~reg0.CLK
PS2scan_ready => KeyMap[37]~reg0.CLK
PS2scan_ready => KeyMap[38]~reg0.CLK
PS2scan_ready => KeyMap[39]~reg0.CLK
PS2scan_ready => KeyMap[40]~reg0.CLK
PS2scan_ready => KeyMap[41]~reg0.CLK
PS2scan_ready => KeyMap[42]~reg0.CLK
PS2scan_ready => KeyMap[43]~reg0.CLK
PS2scan_ready => KeyMap[44]~reg0.CLK
PS2scan_ready => KeyMap[45]~reg0.CLK
PS2scan_ready => KeyMap[46]~reg0.CLK
PS2scan_ready => KeyMap[47]~reg0.CLK
PS2scan_ready => KeyMap[48]~reg0.CLK
PS2scan_ready => KeyMap[49]~reg0.CLK
PS2scan_ready => KeyMap[50]~reg0.CLK
PS2scan_ready => KeyMap[51]~reg0.CLK
PS2scan_ready => KeyMap[52]~reg0.CLK
PS2scan_ready => KeyMap[53]~reg0.CLK
PS2scan_ready => KeyMap[54]~reg0.CLK
PS2scan_ready => KeyMap[55]~reg0.CLK
PS2scan_ready => KeyMap[56]~reg0.CLK
PS2scan_ready => KeyMap[57]~reg0.CLK
PS2scan_ready => KeyMap[58]~reg0.CLK
PS2scan_ready => KeyMap[59]~reg0.CLK
PS2scan_ready => KeyMap[60]~reg0.CLK
PS2scan_ready => KeyMap[61]~reg0.CLK
PS2scan_ready => KeyMap[62]~reg0.CLK
PS2scan_ready => KeyMap[63]~reg0.CLK
PS2scan_ready => KeyMap[64]~reg0.CLK
PS2scan_ready => KeyMap[65]~reg0.CLK
PS2scan_ready => KeyMap[66]~reg0.CLK
PS2scan_ready => KeyMap[67]~reg0.CLK
PS2scan_ready => KeyMap[68]~reg0.CLK
PS2scan_ready => KeyMap[69]~reg0.CLK
PS2scan_ready => KeyMap[70]~reg0.CLK
PS2scan_ready => KeyMap[71]~reg0.CLK
PS2scan_ready => KeyMap[72]~reg0.CLK
PS2scan_ready => KeyMap[73]~reg0.CLK
PS2scan_ready => KeyMap[74]~reg0.CLK
PS2scan_ready => KeyMap[75]~reg0.CLK
PS2scan_ready => KeyMap[76]~reg0.CLK
PS2scan_ready => KeyMap[77]~reg0.CLK
PS2scan_ready => KeyMap[78]~reg0.CLK
PS2scan_ready => KeyMap[79]~reg0.CLK
PS2scan_ready => KeyMap[80]~reg0.CLK
PS2scan_ready => KeyMap[81]~reg0.CLK
PS2scan_ready => KeyMap[82]~reg0.CLK
PS2scan_ready => KeyMap[83]~reg0.CLK
PS2scan_ready => KeyMap[84]~reg0.CLK
PS2scan_ready => KeyMap[85]~reg0.CLK
PS2scan_ready => KeyMap[86]~reg0.CLK
PS2scan_ready => KeyMap[87]~reg0.CLK
PS2scan_ready => KeyMap[88]~reg0.CLK
PS2scan_ready => KeyMap[89]~reg0.CLK
PS2scan_ready => KeyMap[90]~reg0.CLK
PS2scan_ready => KeyMap[91]~reg0.CLK
PS2scan_ready => KeyMap[92]~reg0.CLK
PS2scan_ready => KeyMap[93]~reg0.CLK
PS2scan_ready => KeyMap[94]~reg0.CLK
PS2scan_ready => KeyMap[95]~reg0.CLK
PS2scan_ready => KeyMap[96]~reg0.CLK
PS2scan_ready => KeyMap[97]~reg0.CLK
PS2scan_ready => KeyMap[98]~reg0.CLK
PS2scan_ready => KeyMap[99]~reg0.CLK
PS2scan_ready => KeyMap[100]~reg0.CLK
PS2scan_ready => KeyMap[101]~reg0.CLK
PS2scan_ready => KeyMap[102]~reg0.CLK
PS2scan_ready => KeyMap[103]~reg0.CLK
PS2scan_ready => KeyMap[104]~reg0.CLK
PS2scan_ready => KeyMap[105]~reg0.CLK
PS2scan_ready => KeyMap[106]~reg0.CLK
PS2scan_ready => KeyMap[107]~reg0.CLK
PS2scan_ready => KeyMap[108]~reg0.CLK
PS2scan_ready => KeyMap[109]~reg0.CLK
PS2scan_ready => KeyMap[110]~reg0.CLK
PS2scan_ready => KeyMap[111]~reg0.CLK
PS2scan_ready => KeyMap[112]~reg0.CLK
PS2scan_ready => KeyMap[113]~reg0.CLK
PS2scan_ready => KeyMap[114]~reg0.CLK
PS2scan_ready => KeyMap[115]~reg0.CLK
PS2scan_ready => KeyMap[116]~reg0.CLK
PS2scan_ready => KeyMap[117]~reg0.CLK
PS2scan_ready => KeyMap[118]~reg0.CLK
PS2scan_ready => KeyMap[119]~reg0.CLK
PS2scan_ready => KeyMap[120]~reg0.CLK
PS2scan_ready => KeyMap[121]~reg0.CLK
PS2scan_ready => KeyMap[122]~reg0.CLK
PS2scan_ready => KeyMap[123]~reg0.CLK
PS2scan_ready => KeyMap[124]~reg0.CLK
PS2scan_ready => KeyMap[125]~reg0.CLK
PS2scan_ready => KeyMap[126]~reg0.CLK
PS2scan_ready => KeyMap[127]~reg0.CLK
PS2scan_code[0] => Decoder0.IN6
PS2scan_code[0] => Equal0.IN7
PS2scan_code[0] => Equal1.IN7
PS2scan_code[1] => Decoder0.IN5
PS2scan_code[1] => Equal0.IN6
PS2scan_code[1] => Equal1.IN6
PS2scan_code[2] => Decoder0.IN4
PS2scan_code[2] => Equal0.IN5
PS2scan_code[2] => Equal1.IN5
PS2scan_code[3] => Decoder0.IN3
PS2scan_code[3] => Equal0.IN4
PS2scan_code[3] => Equal1.IN4
PS2scan_code[4] => Decoder0.IN2
PS2scan_code[4] => Equal0.IN3
PS2scan_code[4] => Equal1.IN3
PS2scan_code[5] => Decoder0.IN1
PS2scan_code[5] => Equal0.IN2
PS2scan_code[5] => Equal1.IN2
PS2scan_code[6] => Decoder0.IN0
PS2scan_code[6] => Equal0.IN1
PS2scan_code[6] => Equal1.IN1
PS2scan_code[7] => Equal0.IN0
PS2scan_code[7] => Equal1.IN0
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
PS2scan_code[7] => KeyMap.OUTPUTSELECT
KeyMap[0] <= KeyMap[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[1] <= KeyMap[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[2] <= KeyMap[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[3] <= KeyMap[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[4] <= KeyMap[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[5] <= KeyMap[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[6] <= KeyMap[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[7] <= KeyMap[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[8] <= KeyMap[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[9] <= KeyMap[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[10] <= KeyMap[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[11] <= KeyMap[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[12] <= KeyMap[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[13] <= KeyMap[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[14] <= KeyMap[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[15] <= KeyMap[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[16] <= KeyMap[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[17] <= KeyMap[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[18] <= KeyMap[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[19] <= KeyMap[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[20] <= KeyMap[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[21] <= KeyMap[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[22] <= KeyMap[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[23] <= KeyMap[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[24] <= KeyMap[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[25] <= KeyMap[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[26] <= KeyMap[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[27] <= KeyMap[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[28] <= KeyMap[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[29] <= KeyMap[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[30] <= KeyMap[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[31] <= KeyMap[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[32] <= KeyMap[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[33] <= KeyMap[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[34] <= KeyMap[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[35] <= KeyMap[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[36] <= KeyMap[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[37] <= KeyMap[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[38] <= KeyMap[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[39] <= KeyMap[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[40] <= KeyMap[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[41] <= KeyMap[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[42] <= KeyMap[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[43] <= KeyMap[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[44] <= KeyMap[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[45] <= KeyMap[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[46] <= KeyMap[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[47] <= KeyMap[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[48] <= KeyMap[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[49] <= KeyMap[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[50] <= KeyMap[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[51] <= KeyMap[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[52] <= KeyMap[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[53] <= KeyMap[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[54] <= KeyMap[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[55] <= KeyMap[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[56] <= KeyMap[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[57] <= KeyMap[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[58] <= KeyMap[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[59] <= KeyMap[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[60] <= KeyMap[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[61] <= KeyMap[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[62] <= KeyMap[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[63] <= KeyMap[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[64] <= KeyMap[64]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[65] <= KeyMap[65]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[66] <= KeyMap[66]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[67] <= KeyMap[67]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[68] <= KeyMap[68]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[69] <= KeyMap[69]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[70] <= KeyMap[70]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[71] <= KeyMap[71]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[72] <= KeyMap[72]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[73] <= KeyMap[73]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[74] <= KeyMap[74]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[75] <= KeyMap[75]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[76] <= KeyMap[76]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[77] <= KeyMap[77]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[78] <= KeyMap[78]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[79] <= KeyMap[79]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[80] <= KeyMap[80]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[81] <= KeyMap[81]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[82] <= KeyMap[82]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[83] <= KeyMap[83]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[84] <= KeyMap[84]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[85] <= KeyMap[85]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[86] <= KeyMap[86]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[87] <= KeyMap[87]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[88] <= KeyMap[88]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[89] <= KeyMap[89]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[90] <= KeyMap[90]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[91] <= KeyMap[91]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[92] <= KeyMap[92]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[93] <= KeyMap[93]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[94] <= KeyMap[94]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[95] <= KeyMap[95]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[96] <= KeyMap[96]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[97] <= KeyMap[97]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[98] <= KeyMap[98]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[99] <= KeyMap[99]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[100] <= KeyMap[100]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[101] <= KeyMap[101]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[102] <= KeyMap[102]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[103] <= KeyMap[103]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[104] <= KeyMap[104]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[105] <= KeyMap[105]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[106] <= KeyMap[106]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[107] <= KeyMap[107]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[108] <= KeyMap[108]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[109] <= KeyMap[109]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[110] <= KeyMap[110]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[111] <= KeyMap[111]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[112] <= KeyMap[112]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[113] <= KeyMap[113]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[114] <= KeyMap[114]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[115] <= KeyMap[115]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[116] <= KeyMap[116]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[117] <= KeyMap[117]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[118] <= KeyMap[118]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[119] <= KeyMap[119]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[120] <= KeyMap[120]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[121] <= KeyMap[121]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[122] <= KeyMap[122]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[123] <= KeyMap[123]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[124] <= KeyMap[124]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[125] <= KeyMap[125]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[126] <= KeyMap[126]~reg0.DB_MAX_OUTPUT_PORT_TYPE
KeyMap[127] <= KeyMap[127]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:Sintetizador0
iCLK => iCLK.IN1
iCLK_50 => ~NO_FANOUT~
Reset => ~NO_FANOUT~
AUD_DACLRCK => AUD_DACLRCK.IN2
AUD_BCLK => AUD_BCLK.IN1
wsaudio_outL[0] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[1] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[2] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[3] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[4] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[5] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[6] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[7] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[8] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[9] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[10] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[11] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[12] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[13] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[14] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outL[15] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[0] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[1] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[2] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[3] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[4] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[5] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[6] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[7] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[8] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[9] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[10] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[11] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[12] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[13] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[14] <= Sintetizador:S1.SAMPLE_OUT
wsaudio_outR[15] <= Sintetizador:S1.SAMPLE_OUT
wReadEnable => wReadData[31].IN1
wWriteEnable => wWriteEnable.IN1
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => wAddress[0].IN1
wAddress[1] => wAddress[1].IN1
wAddress[2] => wAddress[2].IN1
wAddress[3] => wAddress[3].IN1
wAddress[4] => wAddress[4].IN1
wAddress[5] => wAddress[5].IN1
wAddress[6] => wAddress[6].IN1
wAddress[7] => wAddress[7].IN1
wAddress[8] => wAddress[8].IN1
wAddress[9] => wAddress[9].IN1
wAddress[10] => wAddress[10].IN1
wAddress[11] => wAddress[11].IN1
wAddress[12] => wAddress[12].IN1
wAddress[13] => wAddress[13].IN1
wAddress[14] => wAddress[14].IN1
wAddress[15] => wAddress[15].IN1
wAddress[16] => wAddress[16].IN1
wAddress[17] => wAddress[17].IN1
wAddress[18] => wAddress[18].IN1
wAddress[19] => wAddress[19].IN1
wAddress[20] => wAddress[20].IN1
wAddress[21] => wAddress[21].IN1
wAddress[22] => wAddress[22].IN1
wAddress[23] => wAddress[23].IN1
wAddress[24] => wAddress[24].IN1
wAddress[25] => wAddress[25].IN1
wAddress[26] => wAddress[26].IN1
wAddress[27] => wAddress[27].IN1
wAddress[28] => wAddress[28].IN1
wAddress[29] => wAddress[29].IN1
wAddress[30] => wAddress[30].IN1
wAddress[31] => wAddress[31].IN1
wWriteData[0] => wWriteData[0].IN1
wWriteData[1] => wWriteData[1].IN1
wWriteData[2] => wWriteData[2].IN1
wWriteData[3] => wWriteData[3].IN1
wWriteData[4] => wWriteData[4].IN1
wWriteData[5] => wWriteData[5].IN1
wWriteData[6] => wWriteData[6].IN1
wWriteData[7] => wWriteData[7].IN1
wWriteData[8] => wWriteData[8].IN1
wWriteData[9] => wWriteData[9].IN1
wWriteData[10] => wWriteData[10].IN1
wWriteData[11] => wWriteData[11].IN1
wWriteData[12] => wWriteData[12].IN1
wWriteData[13] => wWriteData[13].IN1
wWriteData[14] => wWriteData[14].IN1
wWriteData[15] => wWriteData[15].IN1
wWriteData[16] => wWriteData[16].IN1
wWriteData[17] => wWriteData[17].IN1
wWriteData[18] => wWriteData[18].IN1
wWriteData[19] => wWriteData[19].IN1
wWriteData[20] => wWriteData[20].IN1
wWriteData[21] => wWriteData[21].IN1
wWriteData[22] => wWriteData[22].IN1
wWriteData[23] => wWriteData[23].IN1
wWriteData[24] => wWriteData[24].IN1
wWriteData[25] => wWriteData[25].IN1
wWriteData[26] => wWriteData[26].IN1
wWriteData[27] => wWriteData[27].IN1
wWriteData[28] => wWriteData[28].IN1
wWriteData[29] => wWriteData[29].IN1
wWriteData[30] => wWriteData[30].IN1
wWriteData[31] => wWriteData[31].IN1
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1
AUD_DACLRCK => PolyphonicSynthesizer:synth.SAMPLE_CLK
AUD_DACLRCK => SAMPLE_OUT[0]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[1]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[2]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[3]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[4]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[5]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[6]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[7]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[8]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[9]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[10]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[11]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[12]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[13]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[14]~reg0.CLK
AUD_DACLRCK => SAMPLE_OUT[15]~reg0.CLK
AUD_BCLK => PolyphonicSynthesizer:synth.FASTER_CLK
NOTE_PLAY => PolyphonicSynthesizer:synth.COMMAND.state
NOTE_PITCH[0] => PolyphonicSynthesizer:synth.COMMAND.pitch[0]
NOTE_PITCH[1] => PolyphonicSynthesizer:synth.COMMAND.pitch[1]
NOTE_PITCH[2] => PolyphonicSynthesizer:synth.COMMAND.pitch[2]
NOTE_PITCH[3] => PolyphonicSynthesizer:synth.COMMAND.pitch[3]
NOTE_PITCH[4] => PolyphonicSynthesizer:synth.COMMAND.pitch[4]
NOTE_PITCH[5] => PolyphonicSynthesizer:synth.COMMAND.pitch[5]
NOTE_PITCH[6] => PolyphonicSynthesizer:synth.COMMAND.pitch[6]
WAVE[0] => PolyphonicSynthesizer:synth.CONFIG.oscillator.wave[0]
WAVE[1] => PolyphonicSynthesizer:synth.CONFIG.oscillator.wave[1]
NOISE_EN => PolyphonicSynthesizer:synth.CONFIG.oscillator.noise
FILTER_EN => PolyphonicSynthesizer:synth.CONFIG.filter.on
FILTER_QUALITY[0] => PolyphonicSynthesizer:synth.CONFIG.filter.q[0]
FILTER_QUALITY[1] => PolyphonicSynthesizer:synth.CONFIG.filter.q[1]
FILTER_QUALITY[2] => PolyphonicSynthesizer:synth.CONFIG.filter.q[2]
FILTER_QUALITY[3] => PolyphonicSynthesizer:synth.CONFIG.filter.q[3]
FILTER_QUALITY[4] => PolyphonicSynthesizer:synth.CONFIG.filter.q[4]
FILTER_QUALITY[5] => PolyphonicSynthesizer:synth.CONFIG.filter.q[5]
FILTER_QUALITY[6] => PolyphonicSynthesizer:synth.CONFIG.filter.q[6]
FILTER_QUALITY[7] => PolyphonicSynthesizer:synth.CONFIG.filter.q[7]
ATTACK_DURATION[0] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[0]
ATTACK_DURATION[1] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[1]
ATTACK_DURATION[2] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[2]
ATTACK_DURATION[3] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[3]
ATTACK_DURATION[4] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[4]
ATTACK_DURATION[5] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[5]
ATTACK_DURATION[6] => PolyphonicSynthesizer:synth.CONFIG.envelope.attack_duration[6]
DECAY_DURATION[0] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[0]
DECAY_DURATION[1] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[1]
DECAY_DURATION[2] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[2]
DECAY_DURATION[3] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[3]
DECAY_DURATION[4] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[4]
DECAY_DURATION[5] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[5]
DECAY_DURATION[6] => PolyphonicSynthesizer:synth.CONFIG.envelope.decay_duration[6]
SUSTAIN_AMPLITUDE[0] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[0]
SUSTAIN_AMPLITUDE[1] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[1]
SUSTAIN_AMPLITUDE[2] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[2]
SUSTAIN_AMPLITUDE[3] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[3]
SUSTAIN_AMPLITUDE[4] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[4]
SUSTAIN_AMPLITUDE[5] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[5]
SUSTAIN_AMPLITUDE[6] => PolyphonicSynthesizer:synth.CONFIG.envelope.sustain_amplitude[6]
RELEASE_DURATION[0] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[0]
RELEASE_DURATION[1] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[1]
RELEASE_DURATION[2] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[2]
RELEASE_DURATION[3] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[3]
RELEASE_DURATION[4] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[4]
RELEASE_DURATION[5] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[5]
RELEASE_DURATION[6] => PolyphonicSynthesizer:synth.CONFIG.envelope.release_duration[6]
SAMPLE_OUT[0] <= SAMPLE_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[1] <= SAMPLE_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[2] <= SAMPLE_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[3] <= SAMPLE_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[4] <= SAMPLE_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[5] <= SAMPLE_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[6] <= SAMPLE_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[7] <= SAMPLE_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[8] <= SAMPLE_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[9] <= SAMPLE_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[10] <= SAMPLE_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[11] <= SAMPLE_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[12] <= SAMPLE_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[13] <= SAMPLE_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[14] <= SAMPLE_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SAMPLE_OUT[15] <= SAMPLE_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth
SAMPLE_CLK => ~NO_FANOUT~
FASTER_CLK => ChannelBank:channelBank.CLK
COMMAND.state => NoteController:noteController.COMMAND.state
COMMAND.pitch[0] => NoteController:noteController.COMMAND.pitch[0]
COMMAND.pitch[1] => NoteController:noteController.COMMAND.pitch[1]
COMMAND.pitch[2] => NoteController:noteController.COMMAND.pitch[2]
COMMAND.pitch[3] => NoteController:noteController.COMMAND.pitch[3]
COMMAND.pitch[4] => NoteController:noteController.COMMAND.pitch[4]
COMMAND.pitch[5] => NoteController:noteController.COMMAND.pitch[5]
COMMAND.pitch[6] => NoteController:noteController.COMMAND.pitch[6]
CONFIG.envelope.release_duration[0] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[0]
CONFIG.envelope.release_duration[1] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[1]
CONFIG.envelope.release_duration[2] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[2]
CONFIG.envelope.release_duration[3] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[3]
CONFIG.envelope.release_duration[4] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[4]
CONFIG.envelope.release_duration[5] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[5]
CONFIG.envelope.release_duration[6] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.release_duration[6]
CONFIG.envelope.sustain_amplitude[0] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[0]
CONFIG.envelope.sustain_amplitude[1] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[1]
CONFIG.envelope.sustain_amplitude[2] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[2]
CONFIG.envelope.sustain_amplitude[3] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[3]
CONFIG.envelope.sustain_amplitude[4] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[4]
CONFIG.envelope.sustain_amplitude[5] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[5]
CONFIG.envelope.sustain_amplitude[6] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.sustain_amplitude[6]
CONFIG.envelope.decay_duration[0] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[0]
CONFIG.envelope.decay_duration[1] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[1]
CONFIG.envelope.decay_duration[2] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[2]
CONFIG.envelope.decay_duration[3] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[3]
CONFIG.envelope.decay_duration[4] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[4]
CONFIG.envelope.decay_duration[5] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[5]
CONFIG.envelope.decay_duration[6] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.decay_duration[6]
CONFIG.envelope.attack_duration[0] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[0]
CONFIG.envelope.attack_duration[1] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[1]
CONFIG.envelope.attack_duration[2] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[2]
CONFIG.envelope.attack_duration[3] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[3]
CONFIG.envelope.attack_duration[4] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[4]
CONFIG.envelope.attack_duration[5] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[5]
CONFIG.envelope.attack_duration[6] => SampleSynthesizer:sampleSynthesizer.CONFIG.envelope.attack_duration[6]
CONFIG.filter.on => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.on
CONFIG.filter.q[0] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[0]
CONFIG.filter.q[1] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[1]
CONFIG.filter.q[2] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[2]
CONFIG.filter.q[3] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[3]
CONFIG.filter.q[4] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[4]
CONFIG.filter.q[5] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[5]
CONFIG.filter.q[6] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[6]
CONFIG.filter.q[7] => SampleSynthesizer:sampleSynthesizer.CONFIG.filter.q[7]
CONFIG.oscillator.noise => SampleSynthesizer:sampleSynthesizer.CONFIG.oscillator.noise
CONFIG.oscillator.wave[0] => SampleSynthesizer:sampleSynthesizer.CONFIG.oscillator.wave[0]
CONFIG.oscillator.wave[1] => SampleSynthesizer:sampleSynthesizer.CONFIG.oscillator.wave[1]
OUT[0] <= Mixer:mixer.OUT[0]
OUT[1] <= Mixer:mixer.OUT[1]
OUT[2] <= Mixer:mixer.OUT[2]
OUT[3] <= Mixer:mixer.OUT[3]
OUT[4] <= Mixer:mixer.OUT[4]
OUT[5] <= Mixer:mixer.OUT[5]
OUT[6] <= Mixer:mixer.OUT[6]
OUT[7] <= Mixer:mixer.OUT[7]
OUT[8] <= Mixer:mixer.OUT[8]
OUT[9] <= Mixer:mixer.OUT[9]
OUT[10] <= Mixer:mixer.OUT[10]
OUT[11] <= Mixer:mixer.OUT[11]
OUT[12] <= Mixer:mixer.OUT[12]
OUT[13] <= Mixer:mixer.OUT[13]
OUT[14] <= Mixer:mixer.OUT[14]
OUT[15] <= Mixer:mixer.OUT[15]


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank
CLK => clk64[0].CLK
CLK => clk64[1].CLK
CHANNEL.pass <= channel[3].DB_MAX_OUTPUT_PORT_TYPE
CHANNEL.last <= WideAnd0.DB_MAX_OUTPUT_PORT_TYPE
CHANNEL.clock <= clk64[1].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteController:noteController
RESET => state.IN1
CHANNEL.pass => always0.IN0
CHANNEL.pass => comb.IN1
CHANNEL.last => always0.IN1
CHANNEL.clock => working.CLK
CHANNEL.clock => oNOTE.state~reg0.CLK
CHANNEL.clock => oNOTE.pitch[0]~reg0.CLK
CHANNEL.clock => oNOTE.pitch[1]~reg0.CLK
CHANNEL.clock => oNOTE.pitch[2]~reg0.CLK
CHANNEL.clock => oNOTE.pitch[3]~reg0.CLK
CHANNEL.clock => oNOTE.pitch[4]~reg0.CLK
CHANNEL.clock => oNOTE.pitch[5]~reg0.CLK
CHANNEL.clock => oNOTE.pitch[6]~reg0.CLK
CHANNEL.clock => pitch[0].CLK
CHANNEL.clock => pitch[1].CLK
CHANNEL.clock => pitch[2].CLK
CHANNEL.clock => pitch[3].CLK
CHANNEL.clock => pitch[4].CLK
CHANNEL.clock => pitch[5].CLK
CHANNEL.clock => pitch[6].CLK
CHANNEL.clock => state.CLK
ENVELOPE.start[0] => ~NO_FANOUT~
ENVELOPE.start[1] => ~NO_FANOUT~
ENVELOPE.start[2] => ~NO_FANOUT~
ENVELOPE.start[3] => ~NO_FANOUT~
ENVELOPE.start[4] => ~NO_FANOUT~
ENVELOPE.start[5] => ~NO_FANOUT~
ENVELOPE.start[6] => ~NO_FANOUT~
ENVELOPE.start[7] => ~NO_FANOUT~
ENVELOPE.instant[0] => WideAnd0.IN0
ENVELOPE.instant[1] => WideAnd0.IN1
ENVELOPE.instant[2] => WideAnd0.IN2
ENVELOPE.instant[3] => WideAnd0.IN3
ENVELOPE.instant[4] => WideAnd0.IN4
ENVELOPE.instant[5] => WideAnd0.IN5
ENVELOPE.instant[6] => WideAnd0.IN6
ENVELOPE.instant[7] => WideAnd0.IN7
ENVELOPE.instant[8] => WideAnd0.IN8
ENVELOPE.instant[9] => WideAnd0.IN9
COMMAND.state => state.DATAIN
COMMAND.pitch[0] => pitch[0].DATAIN
COMMAND.pitch[1] => pitch[1].DATAIN
COMMAND.pitch[2] => pitch[2].DATAIN
COMMAND.pitch[3] => pitch[3].DATAIN
COMMAND.pitch[4] => pitch[4].DATAIN
COMMAND.pitch[5] => pitch[5].DATAIN
COMMAND.pitch[6] => pitch[6].DATAIN
NOTE.state => state.DATAA
NOTE.pitch[0] => pitch.DATAA
NOTE.pitch[0] => Equal0.IN6
NOTE.pitch[1] => pitch.DATAA
NOTE.pitch[1] => Equal0.IN5
NOTE.pitch[2] => pitch.DATAA
NOTE.pitch[2] => Equal0.IN4
NOTE.pitch[3] => pitch.DATAA
NOTE.pitch[3] => Equal0.IN3
NOTE.pitch[4] => pitch.DATAA
NOTE.pitch[4] => Equal0.IN2
NOTE.pitch[5] => pitch.DATAA
NOTE.pitch[5] => Equal0.IN1
NOTE.pitch[6] => pitch.DATAA
NOTE.pitch[6] => Equal0.IN0
oNOTE.state <= oNOTE.state~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[0] <= oNOTE.pitch[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[1] <= oNOTE.pitch[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[2] <= oNOTE.pitch[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[3] <= oNOTE.pitch[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[4] <= oNOTE.pitch[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[5] <= oNOTE.pitch[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oNOTE.pitch[6] <= oNOTE.pitch[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase
CHANNEL.pass => ~NO_FANOUT~
CHANNEL.last => ~NO_FANOUT~
CHANNEL.clock => CHANNEL.clock.IN1
NOTE.state => OUT.state~reg0.DATAIN
NOTE.pitch[0] => NOTE.pitch[0].IN1
NOTE.pitch[1] => NOTE.pitch[1].IN1
NOTE.pitch[2] => NOTE.pitch[2].IN1
NOTE.pitch[3] => NOTE.pitch[3].IN1
NOTE.pitch[4] => NOTE.pitch[4].IN1
NOTE.pitch[5] => NOTE.pitch[5].IN1
NOTE.pitch[6] => NOTE.pitch[6].IN1
OUT.state <= OUT.state~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT.step[0] <= NoteTable:noteTable.q
OUT.step[1] <= NoteTable:noteTable.q
OUT.step[2] <= NoteTable:noteTable.q
OUT.step[3] <= NoteTable:noteTable.q
OUT.step[4] <= NoteTable:noteTable.q
OUT.step[5] <= NoteTable:noteTable.q
OUT.step[6] <= NoteTable:noteTable.q
OUT.step[7] <= NoteTable:noteTable.q
OUT.step[8] <= NoteTable:noteTable.q
OUT.step[9] <= NoteTable:noteTable.q
OUT.step[10] <= NoteTable:noteTable.q
OUT.step[11] <= NoteTable:noteTable.q
OUT.step[12] <= NoteTable:noteTable.q
OUT.step[13] <= NoteTable:noteTable.q
OUT.step[14] <= NoteTable:noteTable.q
OUT.step[15] <= NoteTable:noteTable.q


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ehf1:auto_generated.address_a[0]
address_a[1] => altsyncram_ehf1:auto_generated.address_a[1]
address_a[2] => altsyncram_ehf1:auto_generated.address_a[2]
address_a[3] => altsyncram_ehf1:auto_generated.address_a[3]
address_a[4] => altsyncram_ehf1:auto_generated.address_a[4]
address_a[5] => altsyncram_ehf1:auto_generated.address_a[5]
address_a[6] => altsyncram_ehf1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ehf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ehf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ehf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ehf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ehf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ehf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ehf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ehf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ehf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ehf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ehf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ehf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ehf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ehf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ehf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ehf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ehf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|NoteInfoDatabase:noteInfoDatabase|NoteTable:noteTable|altsyncram:altsyncram_component|altsyncram_ehf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer
CONFIG.envelope.release_duration[0] => Envelope:envelope.CONFIG.release_duration[0]
CONFIG.envelope.release_duration[1] => Envelope:envelope.CONFIG.release_duration[1]
CONFIG.envelope.release_duration[2] => Envelope:envelope.CONFIG.release_duration[2]
CONFIG.envelope.release_duration[3] => Envelope:envelope.CONFIG.release_duration[3]
CONFIG.envelope.release_duration[4] => Envelope:envelope.CONFIG.release_duration[4]
CONFIG.envelope.release_duration[5] => Envelope:envelope.CONFIG.release_duration[5]
CONFIG.envelope.release_duration[6] => Envelope:envelope.CONFIG.release_duration[6]
CONFIG.envelope.sustain_amplitude[0] => Envelope:envelope.CONFIG.sustain_amplitude[0]
CONFIG.envelope.sustain_amplitude[1] => Envelope:envelope.CONFIG.sustain_amplitude[1]
CONFIG.envelope.sustain_amplitude[2] => Envelope:envelope.CONFIG.sustain_amplitude[2]
CONFIG.envelope.sustain_amplitude[3] => Envelope:envelope.CONFIG.sustain_amplitude[3]
CONFIG.envelope.sustain_amplitude[4] => Envelope:envelope.CONFIG.sustain_amplitude[4]
CONFIG.envelope.sustain_amplitude[5] => Envelope:envelope.CONFIG.sustain_amplitude[5]
CONFIG.envelope.sustain_amplitude[6] => Envelope:envelope.CONFIG.sustain_amplitude[6]
CONFIG.envelope.decay_duration[0] => Envelope:envelope.CONFIG.decay_duration[0]
CONFIG.envelope.decay_duration[1] => Envelope:envelope.CONFIG.decay_duration[1]
CONFIG.envelope.decay_duration[2] => Envelope:envelope.CONFIG.decay_duration[2]
CONFIG.envelope.decay_duration[3] => Envelope:envelope.CONFIG.decay_duration[3]
CONFIG.envelope.decay_duration[4] => Envelope:envelope.CONFIG.decay_duration[4]
CONFIG.envelope.decay_duration[5] => Envelope:envelope.CONFIG.decay_duration[5]
CONFIG.envelope.decay_duration[6] => Envelope:envelope.CONFIG.decay_duration[6]
CONFIG.envelope.attack_duration[0] => Envelope:envelope.CONFIG.attack_duration[0]
CONFIG.envelope.attack_duration[1] => Envelope:envelope.CONFIG.attack_duration[1]
CONFIG.envelope.attack_duration[2] => Envelope:envelope.CONFIG.attack_duration[2]
CONFIG.envelope.attack_duration[3] => Envelope:envelope.CONFIG.attack_duration[3]
CONFIG.envelope.attack_duration[4] => Envelope:envelope.CONFIG.attack_duration[4]
CONFIG.envelope.attack_duration[5] => Envelope:envelope.CONFIG.attack_duration[5]
CONFIG.envelope.attack_duration[6] => Envelope:envelope.CONFIG.attack_duration[6]
CONFIG.filter.on => DigitalFilter:digitalFilter.CONFIG.on
CONFIG.filter.q[0] => DigitalFilter:digitalFilter.CONFIG.q[0]
CONFIG.filter.q[1] => DigitalFilter:digitalFilter.CONFIG.q[1]
CONFIG.filter.q[2] => DigitalFilter:digitalFilter.CONFIG.q[2]
CONFIG.filter.q[3] => DigitalFilter:digitalFilter.CONFIG.q[3]
CONFIG.filter.q[4] => DigitalFilter:digitalFilter.CONFIG.q[4]
CONFIG.filter.q[5] => DigitalFilter:digitalFilter.CONFIG.q[5]
CONFIG.filter.q[6] => DigitalFilter:digitalFilter.CONFIG.q[6]
CONFIG.filter.q[7] => DigitalFilter:digitalFilter.CONFIG.q[7]
CONFIG.oscillator.noise => Oscillator:oscillator.CONFIG.noise
CONFIG.oscillator.wave[0] => Oscillator:oscillator.CONFIG.wave[0]
CONFIG.oscillator.wave[1] => Oscillator:oscillator.CONFIG.wave[1]
CHANNEL.pass => Oscillator:oscillator.CHANNEL.pass
CHANNEL.pass => DigitalFilter:digitalFilter.CHANNEL.pass
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => Envelope:envelope.CHANNEL.pass
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.pass => comb.OUTPUTSELECT
CHANNEL.last => Oscillator:oscillator.CHANNEL.last
CHANNEL.last => DigitalFilter:digitalFilter.CHANNEL.last
CHANNEL.last => Envelope:envelope.CHANNEL.last
CHANNEL.clock => Oscillator:oscillator.CHANNEL.clock
CHANNEL.clock => DigitalFilter:digitalFilter.CHANNEL.clock
CHANNEL.clock => Envelope:envelope.CHANNEL.clock
CHANNEL.clock => oDATA.sample[0]~reg0.CLK
CHANNEL.clock => oDATA.sample[1]~reg0.CLK
CHANNEL.clock => oDATA.sample[2]~reg0.CLK
CHANNEL.clock => oDATA.sample[3]~reg0.CLK
CHANNEL.clock => oDATA.sample[4]~reg0.CLK
CHANNEL.clock => oDATA.sample[5]~reg0.CLK
CHANNEL.clock => oDATA.sample[6]~reg0.CLK
CHANNEL.clock => oDATA.sample[7]~reg0.CLK
CHANNEL.clock => oDATA.sample[8]~reg0.CLK
CHANNEL.clock => oDATA.sample[9]~reg0.CLK
CHANNEL.clock => oDATA.sample[10]~reg0.CLK
CHANNEL.clock => oDATA.sample[11]~reg0.CLK
CHANNEL.clock => oDATA.sample[12]~reg0.CLK
CHANNEL.clock => oDATA.sample[13]~reg0.CLK
CHANNEL.clock => oDATA.sample[14]~reg0.CLK
CHANNEL.clock => oDATA.sample[15]~reg0.CLK
CHANNEL.clock => _.IN1
INFO.state => Oscillator:oscillator.INFO.state
INFO.state => Envelope:envelope.INFO.state
INFO.step[0] => Oscillator:oscillator.INFO.step[0]
INFO.step[0] => Envelope:envelope.INFO.step[0]
INFO.step[1] => Oscillator:oscillator.INFO.step[1]
INFO.step[1] => Envelope:envelope.INFO.step[1]
INFO.step[2] => Oscillator:oscillator.INFO.step[2]
INFO.step[2] => Envelope:envelope.INFO.step[2]
INFO.step[3] => Oscillator:oscillator.INFO.step[3]
INFO.step[3] => Envelope:envelope.INFO.step[3]
INFO.step[4] => Oscillator:oscillator.INFO.step[4]
INFO.step[4] => Envelope:envelope.INFO.step[4]
INFO.step[5] => Oscillator:oscillator.INFO.step[5]
INFO.step[5] => Envelope:envelope.INFO.step[5]
INFO.step[5] => comb.DATAB
INFO.step[6] => Oscillator:oscillator.INFO.step[6]
INFO.step[6] => Envelope:envelope.INFO.step[6]
INFO.step[6] => comb.DATAB
INFO.step[7] => Oscillator:oscillator.INFO.step[7]
INFO.step[7] => Envelope:envelope.INFO.step[7]
INFO.step[7] => comb.DATAB
INFO.step[8] => Oscillator:oscillator.INFO.step[8]
INFO.step[8] => Envelope:envelope.INFO.step[8]
INFO.step[8] => comb.DATAB
INFO.step[9] => Oscillator:oscillator.INFO.step[9]
INFO.step[9] => Envelope:envelope.INFO.step[9]
INFO.step[9] => comb.DATAB
INFO.step[10] => Oscillator:oscillator.INFO.step[10]
INFO.step[10] => Envelope:envelope.INFO.step[10]
INFO.step[10] => comb.DATAB
INFO.step[11] => Oscillator:oscillator.INFO.step[11]
INFO.step[11] => Envelope:envelope.INFO.step[11]
INFO.step[11] => comb.DATAB
INFO.step[12] => Oscillator:oscillator.INFO.step[12]
INFO.step[12] => Envelope:envelope.INFO.step[12]
INFO.step[12] => comb.DATAB
INFO.step[13] => Oscillator:oscillator.INFO.step[13]
INFO.step[13] => Envelope:envelope.INFO.step[13]
INFO.step[13] => comb.DATAB
INFO.step[14] => Oscillator:oscillator.INFO.step[14]
INFO.step[14] => Envelope:envelope.INFO.step[14]
INFO.step[14] => comb.DATAB
INFO.step[15] => Oscillator:oscillator.INFO.step[15]
INFO.step[15] => Envelope:envelope.INFO.step[15]
INFO.step[15] => comb.DATAB
INFO.step[15] => comb.DATAB
DATA.sample[0] => comb.DATAB
DATA.sample[0] => Mult0.IN23
DATA.sample[1] => comb.DATAB
DATA.sample[1] => Mult0.IN22
DATA.sample[2] => comb.DATAB
DATA.sample[2] => Mult0.IN21
DATA.sample[3] => comb.DATAB
DATA.sample[3] => Mult0.IN20
DATA.sample[4] => comb.DATAB
DATA.sample[4] => Mult0.IN19
DATA.sample[5] => comb.DATAB
DATA.sample[5] => Mult0.IN18
DATA.sample[6] => comb.DATAB
DATA.sample[6] => Mult0.IN17
DATA.sample[7] => comb.DATAB
DATA.sample[7] => Mult0.IN16
DATA.sample[8] => comb.DATAB
DATA.sample[8] => Mult0.IN15
DATA.sample[9] => comb.DATAB
DATA.sample[9] => Mult0.IN14
DATA.sample[10] => comb.DATAB
DATA.sample[10] => Mult0.IN13
DATA.sample[11] => comb.DATAB
DATA.sample[11] => Mult0.IN12
DATA.sample[12] => comb.DATAB
DATA.sample[12] => Mult0.IN11
DATA.sample[13] => comb.DATAB
DATA.sample[13] => Mult0.IN10
DATA.sample[14] => comb.DATAB
DATA.sample[14] => Mult0.IN9
DATA.sample[15] => comb.DATAB
DATA.sample[15] => Mult0.IN0
DATA.sample[15] => Mult0.IN1
DATA.sample[15] => Mult0.IN2
DATA.sample[15] => Mult0.IN3
DATA.sample[15] => Mult0.IN4
DATA.sample[15] => Mult0.IN5
DATA.sample[15] => Mult0.IN6
DATA.sample[15] => Mult0.IN7
DATA.sample[15] => Mult0.IN8
DATA.envelope.start[0] => Envelope:envelope.DATA.start[0]
DATA.envelope.start[1] => Envelope:envelope.DATA.start[1]
DATA.envelope.start[2] => Envelope:envelope.DATA.start[2]
DATA.envelope.start[3] => Envelope:envelope.DATA.start[3]
DATA.envelope.start[4] => Envelope:envelope.DATA.start[4]
DATA.envelope.start[5] => Envelope:envelope.DATA.start[5]
DATA.envelope.start[6] => Envelope:envelope.DATA.start[6]
DATA.envelope.start[7] => Envelope:envelope.DATA.start[7]
DATA.envelope.instant[0] => Envelope:envelope.DATA.instant[0]
DATA.envelope.instant[1] => Envelope:envelope.DATA.instant[1]
DATA.envelope.instant[2] => Envelope:envelope.DATA.instant[2]
DATA.envelope.instant[3] => Envelope:envelope.DATA.instant[3]
DATA.envelope.instant[4] => Envelope:envelope.DATA.instant[4]
DATA.envelope.instant[5] => Envelope:envelope.DATA.instant[5]
DATA.envelope.instant[6] => Envelope:envelope.DATA.instant[6]
DATA.envelope.instant[7] => Envelope:envelope.DATA.instant[7]
DATA.envelope.instant[8] => Envelope:envelope.DATA.instant[8]
DATA.envelope.instant[9] => Envelope:envelope.DATA.instant[9]
DATA.filter.z2[0] => DigitalFilter:digitalFilter.DATA.z2[0]
DATA.filter.z2[1] => DigitalFilter:digitalFilter.DATA.z2[1]
DATA.filter.z2[2] => DigitalFilter:digitalFilter.DATA.z2[2]
DATA.filter.z2[3] => DigitalFilter:digitalFilter.DATA.z2[3]
DATA.filter.z2[4] => DigitalFilter:digitalFilter.DATA.z2[4]
DATA.filter.z2[5] => DigitalFilter:digitalFilter.DATA.z2[5]
DATA.filter.z2[6] => DigitalFilter:digitalFilter.DATA.z2[6]
DATA.filter.z2[7] => DigitalFilter:digitalFilter.DATA.z2[7]
DATA.filter.z2[8] => DigitalFilter:digitalFilter.DATA.z2[8]
DATA.filter.z2[9] => DigitalFilter:digitalFilter.DATA.z2[9]
DATA.filter.z2[10] => DigitalFilter:digitalFilter.DATA.z2[10]
DATA.filter.z2[11] => DigitalFilter:digitalFilter.DATA.z2[11]
DATA.filter.z2[12] => DigitalFilter:digitalFilter.DATA.z2[12]
DATA.filter.z2[13] => DigitalFilter:digitalFilter.DATA.z2[13]
DATA.filter.z2[14] => DigitalFilter:digitalFilter.DATA.z2[14]
DATA.filter.z2[15] => DigitalFilter:digitalFilter.DATA.z2[15]
DATA.filter.z2[16] => DigitalFilter:digitalFilter.DATA.z2[16]
DATA.filter.z2[17] => DigitalFilter:digitalFilter.DATA.z2[17]
DATA.filter.z2[18] => DigitalFilter:digitalFilter.DATA.z2[18]
DATA.filter.z2[19] => DigitalFilter:digitalFilter.DATA.z2[19]
DATA.filter.z2[20] => DigitalFilter:digitalFilter.DATA.z2[20]
DATA.filter.z2[21] => DigitalFilter:digitalFilter.DATA.z2[21]
DATA.filter.z2[22] => DigitalFilter:digitalFilter.DATA.z2[22]
DATA.filter.z2[23] => DigitalFilter:digitalFilter.DATA.z2[23]
DATA.filter.z2[24] => DigitalFilter:digitalFilter.DATA.z2[24]
DATA.filter.z2[25] => DigitalFilter:digitalFilter.DATA.z2[25]
DATA.filter.z2[26] => DigitalFilter:digitalFilter.DATA.z2[26]
DATA.filter.z2[27] => DigitalFilter:digitalFilter.DATA.z2[27]
DATA.filter.z2[28] => DigitalFilter:digitalFilter.DATA.z2[28]
DATA.filter.z2[29] => DigitalFilter:digitalFilter.DATA.z2[29]
DATA.filter.z2[30] => DigitalFilter:digitalFilter.DATA.z2[30]
DATA.filter.z2[31] => DigitalFilter:digitalFilter.DATA.z2[31]
DATA.filter.z1[0] => DigitalFilter:digitalFilter.DATA.z1[0]
DATA.filter.z1[1] => DigitalFilter:digitalFilter.DATA.z1[1]
DATA.filter.z1[2] => DigitalFilter:digitalFilter.DATA.z1[2]
DATA.filter.z1[3] => DigitalFilter:digitalFilter.DATA.z1[3]
DATA.filter.z1[4] => DigitalFilter:digitalFilter.DATA.z1[4]
DATA.filter.z1[5] => DigitalFilter:digitalFilter.DATA.z1[5]
DATA.filter.z1[6] => DigitalFilter:digitalFilter.DATA.z1[6]
DATA.filter.z1[7] => DigitalFilter:digitalFilter.DATA.z1[7]
DATA.filter.z1[8] => DigitalFilter:digitalFilter.DATA.z1[8]
DATA.filter.z1[9] => DigitalFilter:digitalFilter.DATA.z1[9]
DATA.filter.z1[10] => DigitalFilter:digitalFilter.DATA.z1[10]
DATA.filter.z1[11] => DigitalFilter:digitalFilter.DATA.z1[11]
DATA.filter.z1[12] => DigitalFilter:digitalFilter.DATA.z1[12]
DATA.filter.z1[13] => DigitalFilter:digitalFilter.DATA.z1[13]
DATA.filter.z1[14] => DigitalFilter:digitalFilter.DATA.z1[14]
DATA.filter.z1[15] => DigitalFilter:digitalFilter.DATA.z1[15]
DATA.filter.z1[16] => DigitalFilter:digitalFilter.DATA.z1[16]
DATA.filter.z1[17] => DigitalFilter:digitalFilter.DATA.z1[17]
DATA.filter.z1[18] => DigitalFilter:digitalFilter.DATA.z1[18]
DATA.filter.z1[19] => DigitalFilter:digitalFilter.DATA.z1[19]
DATA.filter.z1[20] => DigitalFilter:digitalFilter.DATA.z1[20]
DATA.filter.z1[21] => DigitalFilter:digitalFilter.DATA.z1[21]
DATA.filter.z1[22] => DigitalFilter:digitalFilter.DATA.z1[22]
DATA.filter.z1[23] => DigitalFilter:digitalFilter.DATA.z1[23]
DATA.filter.z1[24] => DigitalFilter:digitalFilter.DATA.z1[24]
DATA.filter.z1[25] => DigitalFilter:digitalFilter.DATA.z1[25]
DATA.filter.z1[26] => DigitalFilter:digitalFilter.DATA.z1[26]
DATA.filter.z1[27] => DigitalFilter:digitalFilter.DATA.z1[27]
DATA.filter.z1[28] => DigitalFilter:digitalFilter.DATA.z1[28]
DATA.filter.z1[29] => DigitalFilter:digitalFilter.DATA.z1[29]
DATA.filter.z1[30] => DigitalFilter:digitalFilter.DATA.z1[30]
DATA.filter.z1[31] => DigitalFilter:digitalFilter.DATA.z1[31]
DATA.oscillator.accumulator[0] => Oscillator:oscillator.DATA.accumulator[0]
DATA.oscillator.accumulator[1] => Oscillator:oscillator.DATA.accumulator[1]
DATA.oscillator.accumulator[2] => Oscillator:oscillator.DATA.accumulator[2]
DATA.oscillator.accumulator[3] => Oscillator:oscillator.DATA.accumulator[3]
DATA.oscillator.accumulator[4] => Oscillator:oscillator.DATA.accumulator[4]
DATA.oscillator.accumulator[5] => Oscillator:oscillator.DATA.accumulator[5]
DATA.oscillator.accumulator[5] => comb.DATAA
DATA.oscillator.accumulator[6] => Oscillator:oscillator.DATA.accumulator[6]
DATA.oscillator.accumulator[6] => comb.DATAA
DATA.oscillator.accumulator[7] => Oscillator:oscillator.DATA.accumulator[7]
DATA.oscillator.accumulator[7] => comb.DATAA
DATA.oscillator.accumulator[8] => Oscillator:oscillator.DATA.accumulator[8]
DATA.oscillator.accumulator[8] => comb.DATAA
DATA.oscillator.accumulator[9] => Oscillator:oscillator.DATA.accumulator[9]
DATA.oscillator.accumulator[9] => comb.DATAA
DATA.oscillator.accumulator[10] => Oscillator:oscillator.DATA.accumulator[10]
DATA.oscillator.accumulator[10] => comb.DATAA
DATA.oscillator.accumulator[11] => Oscillator:oscillator.DATA.accumulator[11]
DATA.oscillator.accumulator[11] => comb.DATAA
DATA.oscillator.accumulator[12] => Oscillator:oscillator.DATA.accumulator[12]
DATA.oscillator.accumulator[12] => comb.DATAA
DATA.oscillator.accumulator[13] => Oscillator:oscillator.DATA.accumulator[13]
DATA.oscillator.accumulator[13] => comb.DATAA
DATA.oscillator.accumulator[14] => Oscillator:oscillator.DATA.accumulator[14]
DATA.oscillator.accumulator[14] => comb.DATAA
DATA.oscillator.accumulator[15] => Oscillator:oscillator.DATA.accumulator[15]
DATA.oscillator.accumulator[15] => comb.DATAA
DATA.oscillator.accumulator[16] => Oscillator:oscillator.DATA.accumulator[16]
DATA.oscillator.accumulator[16] => comb.DATAA
oDATA.sample[0] <= oDATA.sample[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[1] <= oDATA.sample[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[2] <= oDATA.sample[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[3] <= oDATA.sample[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[4] <= oDATA.sample[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[5] <= oDATA.sample[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[6] <= oDATA.sample[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[7] <= oDATA.sample[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[8] <= oDATA.sample[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[9] <= oDATA.sample[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[10] <= oDATA.sample[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[11] <= oDATA.sample[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[12] <= oDATA.sample[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[13] <= oDATA.sample[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[14] <= oDATA.sample[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.sample[15] <= oDATA.sample[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.envelope.start[0] <= Envelope:envelope.oDATA.start[0]
oDATA.envelope.start[1] <= Envelope:envelope.oDATA.start[1]
oDATA.envelope.start[2] <= Envelope:envelope.oDATA.start[2]
oDATA.envelope.start[3] <= Envelope:envelope.oDATA.start[3]
oDATA.envelope.start[4] <= Envelope:envelope.oDATA.start[4]
oDATA.envelope.start[5] <= Envelope:envelope.oDATA.start[5]
oDATA.envelope.start[6] <= Envelope:envelope.oDATA.start[6]
oDATA.envelope.start[7] <= Envelope:envelope.oDATA.start[7]
oDATA.envelope.instant[0] <= Envelope:envelope.oDATA.instant[0]
oDATA.envelope.instant[1] <= Envelope:envelope.oDATA.instant[1]
oDATA.envelope.instant[2] <= Envelope:envelope.oDATA.instant[2]
oDATA.envelope.instant[3] <= Envelope:envelope.oDATA.instant[3]
oDATA.envelope.instant[4] <= Envelope:envelope.oDATA.instant[4]
oDATA.envelope.instant[5] <= Envelope:envelope.oDATA.instant[5]
oDATA.envelope.instant[6] <= Envelope:envelope.oDATA.instant[6]
oDATA.envelope.instant[7] <= Envelope:envelope.oDATA.instant[7]
oDATA.envelope.instant[8] <= Envelope:envelope.oDATA.instant[8]
oDATA.envelope.instant[9] <= Envelope:envelope.oDATA.instant[9]
oDATA.filter.z2[0] <= DigitalFilter:digitalFilter.oDATA.z2[0]
oDATA.filter.z2[1] <= DigitalFilter:digitalFilter.oDATA.z2[1]
oDATA.filter.z2[2] <= DigitalFilter:digitalFilter.oDATA.z2[2]
oDATA.filter.z2[3] <= DigitalFilter:digitalFilter.oDATA.z2[3]
oDATA.filter.z2[4] <= DigitalFilter:digitalFilter.oDATA.z2[4]
oDATA.filter.z2[5] <= DigitalFilter:digitalFilter.oDATA.z2[5]
oDATA.filter.z2[6] <= DigitalFilter:digitalFilter.oDATA.z2[6]
oDATA.filter.z2[7] <= DigitalFilter:digitalFilter.oDATA.z2[7]
oDATA.filter.z2[8] <= DigitalFilter:digitalFilter.oDATA.z2[8]
oDATA.filter.z2[9] <= DigitalFilter:digitalFilter.oDATA.z2[9]
oDATA.filter.z2[10] <= DigitalFilter:digitalFilter.oDATA.z2[10]
oDATA.filter.z2[11] <= DigitalFilter:digitalFilter.oDATA.z2[11]
oDATA.filter.z2[12] <= DigitalFilter:digitalFilter.oDATA.z2[12]
oDATA.filter.z2[13] <= DigitalFilter:digitalFilter.oDATA.z2[13]
oDATA.filter.z2[14] <= DigitalFilter:digitalFilter.oDATA.z2[14]
oDATA.filter.z2[15] <= DigitalFilter:digitalFilter.oDATA.z2[15]
oDATA.filter.z2[16] <= DigitalFilter:digitalFilter.oDATA.z2[16]
oDATA.filter.z2[17] <= DigitalFilter:digitalFilter.oDATA.z2[17]
oDATA.filter.z2[18] <= DigitalFilter:digitalFilter.oDATA.z2[18]
oDATA.filter.z2[19] <= DigitalFilter:digitalFilter.oDATA.z2[19]
oDATA.filter.z2[20] <= DigitalFilter:digitalFilter.oDATA.z2[20]
oDATA.filter.z2[21] <= DigitalFilter:digitalFilter.oDATA.z2[21]
oDATA.filter.z2[22] <= DigitalFilter:digitalFilter.oDATA.z2[22]
oDATA.filter.z2[23] <= DigitalFilter:digitalFilter.oDATA.z2[23]
oDATA.filter.z2[24] <= DigitalFilter:digitalFilter.oDATA.z2[24]
oDATA.filter.z2[25] <= DigitalFilter:digitalFilter.oDATA.z2[25]
oDATA.filter.z2[26] <= DigitalFilter:digitalFilter.oDATA.z2[26]
oDATA.filter.z2[27] <= DigitalFilter:digitalFilter.oDATA.z2[27]
oDATA.filter.z2[28] <= DigitalFilter:digitalFilter.oDATA.z2[28]
oDATA.filter.z2[29] <= DigitalFilter:digitalFilter.oDATA.z2[29]
oDATA.filter.z2[30] <= DigitalFilter:digitalFilter.oDATA.z2[30]
oDATA.filter.z2[31] <= DigitalFilter:digitalFilter.oDATA.z2[31]
oDATA.filter.z1[0] <= DigitalFilter:digitalFilter.oDATA.z1[0]
oDATA.filter.z1[1] <= DigitalFilter:digitalFilter.oDATA.z1[1]
oDATA.filter.z1[2] <= DigitalFilter:digitalFilter.oDATA.z1[2]
oDATA.filter.z1[3] <= DigitalFilter:digitalFilter.oDATA.z1[3]
oDATA.filter.z1[4] <= DigitalFilter:digitalFilter.oDATA.z1[4]
oDATA.filter.z1[5] <= DigitalFilter:digitalFilter.oDATA.z1[5]
oDATA.filter.z1[6] <= DigitalFilter:digitalFilter.oDATA.z1[6]
oDATA.filter.z1[7] <= DigitalFilter:digitalFilter.oDATA.z1[7]
oDATA.filter.z1[8] <= DigitalFilter:digitalFilter.oDATA.z1[8]
oDATA.filter.z1[9] <= DigitalFilter:digitalFilter.oDATA.z1[9]
oDATA.filter.z1[10] <= DigitalFilter:digitalFilter.oDATA.z1[10]
oDATA.filter.z1[11] <= DigitalFilter:digitalFilter.oDATA.z1[11]
oDATA.filter.z1[12] <= DigitalFilter:digitalFilter.oDATA.z1[12]
oDATA.filter.z1[13] <= DigitalFilter:digitalFilter.oDATA.z1[13]
oDATA.filter.z1[14] <= DigitalFilter:digitalFilter.oDATA.z1[14]
oDATA.filter.z1[15] <= DigitalFilter:digitalFilter.oDATA.z1[15]
oDATA.filter.z1[16] <= DigitalFilter:digitalFilter.oDATA.z1[16]
oDATA.filter.z1[17] <= DigitalFilter:digitalFilter.oDATA.z1[17]
oDATA.filter.z1[18] <= DigitalFilter:digitalFilter.oDATA.z1[18]
oDATA.filter.z1[19] <= DigitalFilter:digitalFilter.oDATA.z1[19]
oDATA.filter.z1[20] <= DigitalFilter:digitalFilter.oDATA.z1[20]
oDATA.filter.z1[21] <= DigitalFilter:digitalFilter.oDATA.z1[21]
oDATA.filter.z1[22] <= DigitalFilter:digitalFilter.oDATA.z1[22]
oDATA.filter.z1[23] <= DigitalFilter:digitalFilter.oDATA.z1[23]
oDATA.filter.z1[24] <= DigitalFilter:digitalFilter.oDATA.z1[24]
oDATA.filter.z1[25] <= DigitalFilter:digitalFilter.oDATA.z1[25]
oDATA.filter.z1[26] <= DigitalFilter:digitalFilter.oDATA.z1[26]
oDATA.filter.z1[27] <= DigitalFilter:digitalFilter.oDATA.z1[27]
oDATA.filter.z1[28] <= DigitalFilter:digitalFilter.oDATA.z1[28]
oDATA.filter.z1[29] <= DigitalFilter:digitalFilter.oDATA.z1[29]
oDATA.filter.z1[30] <= DigitalFilter:digitalFilter.oDATA.z1[30]
oDATA.filter.z1[31] <= DigitalFilter:digitalFilter.oDATA.z1[31]
oDATA.oscillator.accumulator[0] <= Oscillator:oscillator.oDATA.accumulator[0]
oDATA.oscillator.accumulator[1] <= Oscillator:oscillator.oDATA.accumulator[1]
oDATA.oscillator.accumulator[2] <= Oscillator:oscillator.oDATA.accumulator[2]
oDATA.oscillator.accumulator[3] <= Oscillator:oscillator.oDATA.accumulator[3]
oDATA.oscillator.accumulator[4] <= Oscillator:oscillator.oDATA.accumulator[4]
oDATA.oscillator.accumulator[5] <= Oscillator:oscillator.oDATA.accumulator[5]
oDATA.oscillator.accumulator[6] <= Oscillator:oscillator.oDATA.accumulator[6]
oDATA.oscillator.accumulator[7] <= Oscillator:oscillator.oDATA.accumulator[7]
oDATA.oscillator.accumulator[8] <= Oscillator:oscillator.oDATA.accumulator[8]
oDATA.oscillator.accumulator[9] <= Oscillator:oscillator.oDATA.accumulator[9]
oDATA.oscillator.accumulator[10] <= Oscillator:oscillator.oDATA.accumulator[10]
oDATA.oscillator.accumulator[11] <= Oscillator:oscillator.oDATA.accumulator[11]
oDATA.oscillator.accumulator[12] <= Oscillator:oscillator.oDATA.accumulator[12]
oDATA.oscillator.accumulator[13] <= Oscillator:oscillator.oDATA.accumulator[13]
oDATA.oscillator.accumulator[14] <= Oscillator:oscillator.oDATA.accumulator[14]
oDATA.oscillator.accumulator[15] <= Oscillator:oscillator.oDATA.accumulator[15]
oDATA.oscillator.accumulator[16] <= Oscillator:oscillator.oDATA.accumulator[16]


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Oscillator:oscillator
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.noise => OUT.OUTPUTSELECT
CONFIG.wave[0] => Equal0.IN0
CONFIG.wave[0] => Equal1.IN1
CONFIG.wave[0] => Equal2.IN1
CONFIG.wave[1] => Equal0.IN1
CONFIG.wave[1] => Equal1.IN0
CONFIG.wave[1] => Equal2.IN0
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => always1.IN0
CHANNEL.last => always1.IN1
CHANNEL.clock => noise[0].CLK
CHANNEL.clock => noise[1].CLK
CHANNEL.clock => noise[2].CLK
CHANNEL.clock => noise[3].CLK
CHANNEL.clock => noise[4].CLK
CHANNEL.clock => noise[5].CLK
CHANNEL.clock => noise[6].CLK
CHANNEL.clock => noise[7].CLK
CHANNEL.clock => noise[8].CLK
CHANNEL.clock => noise[9].CLK
CHANNEL.clock => noise[10].CLK
CHANNEL.clock => noise[11].CLK
CHANNEL.clock => noise[12].CLK
CHANNEL.clock => noise[13].CLK
CHANNEL.clock => noise[14].CLK
CHANNEL.clock => oDATA.accumulator[0]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[1]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[2]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[3]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[4]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[5]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[6]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[7]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[8]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[9]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[10]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[11]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[12]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[13]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[14]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[15]~reg0.CLK
CHANNEL.clock => oDATA.accumulator[16]~reg0.CLK
INFO.state => ~NO_FANOUT~
INFO.step[0] => Add0.IN17
INFO.step[1] => Add0.IN16
INFO.step[2] => Add0.IN15
INFO.step[3] => Add0.IN14
INFO.step[4] => Add0.IN13
INFO.step[5] => Add0.IN12
INFO.step[6] => Add0.IN11
INFO.step[7] => Add0.IN10
INFO.step[8] => Add0.IN9
INFO.step[9] => Add0.IN8
INFO.step[10] => Add0.IN7
INFO.step[11] => Add0.IN6
INFO.step[12] => Add0.IN5
INFO.step[13] => Add0.IN4
INFO.step[14] => Add0.IN3
INFO.step[15] => Add0.IN2
SINE[0] => ~NO_FANOUT~
SINE[1] => ~NO_FANOUT~
SINE[2] => out[0].DATAB
SINE[3] => out[1].DATAB
SINE[4] => out[2].DATAB
SINE[5] => out[3].DATAB
SINE[6] => out[4].DATAB
SINE[7] => out[5].DATAB
SINE[8] => out[6].DATAB
SINE[9] => out[7].DATAB
SINE[10] => out[8].DATAB
SINE[11] => out[9].DATAB
SINE[12] => out[10].DATAB
SINE[13] => out[11].DATAB
SINE[14] => out[12].DATAB
SINE[15] => comb.DATAB
SINE[15] => comb.DATAB
SINE[15] => comb.DATAB
DATA.accumulator[0] => Add0.IN34
DATA.accumulator[0] => oDATA.DATAB
DATA.accumulator[1] => Add0.IN33
DATA.accumulator[1] => oDATA.DATAB
DATA.accumulator[2] => Add0.IN32
DATA.accumulator[2] => oDATA.DATAB
DATA.accumulator[3] => Add0.IN31
DATA.accumulator[3] => oDATA.DATAB
DATA.accumulator[4] => Add0.IN30
DATA.accumulator[4] => oDATA.DATAB
DATA.accumulator[4] => comb.DATAB
DATA.accumulator[5] => Add0.IN29
DATA.accumulator[5] => oDATA.DATAB
DATA.accumulator[5] => comb.DATAB
DATA.accumulator[6] => Add0.IN28
DATA.accumulator[6] => oDATA.DATAB
DATA.accumulator[6] => comb.DATAB
DATA.accumulator[7] => Add0.IN27
DATA.accumulator[7] => oDATA.DATAB
DATA.accumulator[7] => comb.DATAB
DATA.accumulator[8] => Add0.IN26
DATA.accumulator[8] => oDATA.DATAB
DATA.accumulator[8] => comb.DATAB
DATA.accumulator[9] => Add0.IN25
DATA.accumulator[9] => oDATA.DATAB
DATA.accumulator[9] => comb.DATAB
DATA.accumulator[10] => Add0.IN24
DATA.accumulator[10] => oDATA.DATAB
DATA.accumulator[10] => comb.DATAB
DATA.accumulator[11] => Add0.IN23
DATA.accumulator[11] => oDATA.DATAB
DATA.accumulator[11] => comb.DATAB
DATA.accumulator[12] => Add0.IN22
DATA.accumulator[12] => oDATA.DATAB
DATA.accumulator[12] => comb.DATAB
DATA.accumulator[13] => Add0.IN21
DATA.accumulator[13] => oDATA.DATAB
DATA.accumulator[13] => comb.DATAB
DATA.accumulator[14] => Add0.IN20
DATA.accumulator[14] => oDATA.DATAB
DATA.accumulator[14] => comb.DATAB
DATA.accumulator[15] => Add0.IN19
DATA.accumulator[15] => oDATA.DATAB
DATA.accumulator[15] => comb.DATAB
DATA.accumulator[16] => Add0.IN18
DATA.accumulator[16] => oDATA.DATAB
DATA.accumulator[16] => comb.DATAB
DATA.accumulator[16] => comb.DATAB
oDATA.accumulator[0] <= oDATA.accumulator[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[1] <= oDATA.accumulator[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[2] <= oDATA.accumulator[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[3] <= oDATA.accumulator[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[4] <= oDATA.accumulator[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[5] <= oDATA.accumulator[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[6] <= oDATA.accumulator[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[7] <= oDATA.accumulator[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[8] <= oDATA.accumulator[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[9] <= oDATA.accumulator[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[10] <= oDATA.accumulator[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[11] <= oDATA.accumulator[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[12] <= oDATA.accumulator[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[13] <= oDATA.accumulator[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[14] <= oDATA.accumulator[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[15] <= oDATA.accumulator[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.accumulator[16] <= oDATA.accumulator[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|DigitalFilter:digitalFilter
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.on => OUT.OUTPUTSELECT
CONFIG.q[0] => Mult3.IN7
CONFIG.q[0] => Mult4.IN14
CONFIG.q[0] => Mult4.IN15
CONFIG.q[1] => Mult3.IN6
CONFIG.q[1] => Mult4.IN12
CONFIG.q[1] => Mult4.IN13
CONFIG.q[2] => Mult3.IN5
CONFIG.q[2] => Mult4.IN10
CONFIG.q[2] => Mult4.IN11
CONFIG.q[3] => Mult3.IN4
CONFIG.q[3] => Mult4.IN8
CONFIG.q[3] => Mult4.IN9
CONFIG.q[4] => Mult3.IN3
CONFIG.q[4] => Mult4.IN6
CONFIG.q[4] => Mult4.IN7
CONFIG.q[5] => Mult3.IN2
CONFIG.q[5] => Mult4.IN4
CONFIG.q[5] => Mult4.IN5
CONFIG.q[6] => Mult3.IN1
CONFIG.q[6] => Mult4.IN2
CONFIG.q[6] => Mult4.IN3
CONFIG.q[7] => Mult3.IN0
CONFIG.q[7] => Mult4.IN0
CONFIG.q[7] => Mult4.IN1
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.pass => oDATA.OUTPUTSELECT
CHANNEL.last => ~NO_FANOUT~
CHANNEL.clock => oDATA.z2[0]~reg0.CLK
CHANNEL.clock => oDATA.z2[1]~reg0.CLK
CHANNEL.clock => oDATA.z2[2]~reg0.CLK
CHANNEL.clock => oDATA.z2[3]~reg0.CLK
CHANNEL.clock => oDATA.z2[4]~reg0.CLK
CHANNEL.clock => oDATA.z2[5]~reg0.CLK
CHANNEL.clock => oDATA.z2[6]~reg0.CLK
CHANNEL.clock => oDATA.z2[7]~reg0.CLK
CHANNEL.clock => oDATA.z2[8]~reg0.CLK
CHANNEL.clock => oDATA.z2[9]~reg0.CLK
CHANNEL.clock => oDATA.z2[10]~reg0.CLK
CHANNEL.clock => oDATA.z2[11]~reg0.CLK
CHANNEL.clock => oDATA.z2[12]~reg0.CLK
CHANNEL.clock => oDATA.z2[13]~reg0.CLK
CHANNEL.clock => oDATA.z2[14]~reg0.CLK
CHANNEL.clock => oDATA.z2[15]~reg0.CLK
CHANNEL.clock => oDATA.z2[16]~reg0.CLK
CHANNEL.clock => oDATA.z2[17]~reg0.CLK
CHANNEL.clock => oDATA.z2[18]~reg0.CLK
CHANNEL.clock => oDATA.z2[19]~reg0.CLK
CHANNEL.clock => oDATA.z2[20]~reg0.CLK
CHANNEL.clock => oDATA.z2[21]~reg0.CLK
CHANNEL.clock => oDATA.z2[22]~reg0.CLK
CHANNEL.clock => oDATA.z2[23]~reg0.CLK
CHANNEL.clock => oDATA.z2[24]~reg0.CLK
CHANNEL.clock => oDATA.z2[25]~reg0.CLK
CHANNEL.clock => oDATA.z2[26]~reg0.CLK
CHANNEL.clock => oDATA.z2[27]~reg0.CLK
CHANNEL.clock => oDATA.z2[28]~reg0.CLK
CHANNEL.clock => oDATA.z2[29]~reg0.CLK
CHANNEL.clock => oDATA.z2[30]~reg0.CLK
CHANNEL.clock => oDATA.z2[31]~reg0.CLK
CHANNEL.clock => oDATA.z1[0]~reg0.CLK
CHANNEL.clock => oDATA.z1[1]~reg0.CLK
CHANNEL.clock => oDATA.z1[2]~reg0.CLK
CHANNEL.clock => oDATA.z1[3]~reg0.CLK
CHANNEL.clock => oDATA.z1[4]~reg0.CLK
CHANNEL.clock => oDATA.z1[5]~reg0.CLK
CHANNEL.clock => oDATA.z1[6]~reg0.CLK
CHANNEL.clock => oDATA.z1[7]~reg0.CLK
CHANNEL.clock => oDATA.z1[8]~reg0.CLK
CHANNEL.clock => oDATA.z1[9]~reg0.CLK
CHANNEL.clock => oDATA.z1[10]~reg0.CLK
CHANNEL.clock => oDATA.z1[11]~reg0.CLK
CHANNEL.clock => oDATA.z1[12]~reg0.CLK
CHANNEL.clock => oDATA.z1[13]~reg0.CLK
CHANNEL.clock => oDATA.z1[14]~reg0.CLK
CHANNEL.clock => oDATA.z1[15]~reg0.CLK
CHANNEL.clock => oDATA.z1[16]~reg0.CLK
CHANNEL.clock => oDATA.z1[17]~reg0.CLK
CHANNEL.clock => oDATA.z1[18]~reg0.CLK
CHANNEL.clock => oDATA.z1[19]~reg0.CLK
CHANNEL.clock => oDATA.z1[20]~reg0.CLK
CHANNEL.clock => oDATA.z1[21]~reg0.CLK
CHANNEL.clock => oDATA.z1[22]~reg0.CLK
CHANNEL.clock => oDATA.z1[23]~reg0.CLK
CHANNEL.clock => oDATA.z1[24]~reg0.CLK
CHANNEL.clock => oDATA.z1[25]~reg0.CLK
CHANNEL.clock => oDATA.z1[26]~reg0.CLK
CHANNEL.clock => oDATA.z1[27]~reg0.CLK
CHANNEL.clock => oDATA.z1[28]~reg0.CLK
CHANNEL.clock => oDATA.z1[29]~reg0.CLK
CHANNEL.clock => oDATA.z1[30]~reg0.CLK
CHANNEL.clock => oDATA.z1[31]~reg0.CLK
SINE[0] => Mult3.IN31
SINE[1] => Mult3.IN30
SINE[2] => Mult3.IN29
SINE[3] => Mult3.IN28
SINE[4] => Mult3.IN27
SINE[5] => Mult3.IN26
SINE[6] => Mult3.IN25
SINE[7] => Mult3.IN24
SINE[8] => Mult3.IN23
SINE[9] => Mult3.IN22
SINE[10] => Mult3.IN21
SINE[11] => Mult3.IN20
SINE[12] => Mult3.IN19
SINE[13] => Mult3.IN18
SINE[14] => Mult3.IN17
SINE[15] => Mult3.IN8
SINE[15] => Mult3.IN9
SINE[15] => Mult3.IN10
SINE[15] => Mult3.IN11
SINE[15] => Mult3.IN12
SINE[15] => Mult3.IN13
SINE[15] => Mult3.IN14
SINE[15] => Mult3.IN15
SINE[15] => Mult3.IN16
DATA.z2[0] => Add2.IN33
DATA.z2[0] => oDATA.DATAB
DATA.z2[1] => Add2.IN32
DATA.z2[1] => oDATA.DATAB
DATA.z2[2] => Add2.IN31
DATA.z2[2] => oDATA.DATAB
DATA.z2[3] => Add2.IN30
DATA.z2[3] => oDATA.DATAB
DATA.z2[4] => Add2.IN29
DATA.z2[4] => oDATA.DATAB
DATA.z2[5] => Add2.IN28
DATA.z2[5] => oDATA.DATAB
DATA.z2[6] => Add2.IN27
DATA.z2[6] => oDATA.DATAB
DATA.z2[7] => Add2.IN26
DATA.z2[7] => oDATA.DATAB
DATA.z2[8] => Add2.IN25
DATA.z2[8] => oDATA.DATAB
DATA.z2[9] => Add2.IN24
DATA.z2[9] => oDATA.DATAB
DATA.z2[10] => Add2.IN23
DATA.z2[10] => oDATA.DATAB
DATA.z2[11] => Add2.IN22
DATA.z2[11] => oDATA.DATAB
DATA.z2[12] => Add2.IN21
DATA.z2[12] => oDATA.DATAB
DATA.z2[13] => Add2.IN20
DATA.z2[13] => oDATA.DATAB
DATA.z2[14] => Add2.IN19
DATA.z2[14] => oDATA.DATAB
DATA.z2[15] => Add2.IN18
DATA.z2[15] => oDATA.DATAB
DATA.z2[16] => Add2.IN17
DATA.z2[16] => oDATA.DATAB
DATA.z2[17] => Add2.IN16
DATA.z2[17] => oDATA.DATAB
DATA.z2[18] => Add2.IN15
DATA.z2[18] => oDATA.DATAB
DATA.z2[19] => Add2.IN14
DATA.z2[19] => oDATA.DATAB
DATA.z2[20] => Add2.IN13
DATA.z2[20] => oDATA.DATAB
DATA.z2[21] => Add2.IN12
DATA.z2[21] => oDATA.DATAB
DATA.z2[22] => Add2.IN11
DATA.z2[22] => oDATA.DATAB
DATA.z2[23] => Add2.IN10
DATA.z2[23] => oDATA.DATAB
DATA.z2[24] => Add2.IN9
DATA.z2[24] => oDATA.DATAB
DATA.z2[25] => Add2.IN8
DATA.z2[25] => oDATA.DATAB
DATA.z2[26] => Add2.IN7
DATA.z2[26] => oDATA.DATAB
DATA.z2[27] => Add2.IN6
DATA.z2[27] => oDATA.DATAB
DATA.z2[28] => Add2.IN5
DATA.z2[28] => oDATA.DATAB
DATA.z2[29] => Add2.IN4
DATA.z2[29] => oDATA.DATAB
DATA.z2[30] => Add2.IN3
DATA.z2[30] => oDATA.DATAB
DATA.z2[31] => Add2.IN1
DATA.z2[31] => Add2.IN2
DATA.z2[31] => oDATA.DATAB
DATA.z1[0] => Add0.IN33
DATA.z1[0] => Add1.IN35
DATA.z1[1] => Add0.IN32
DATA.z1[1] => Add1.IN34
DATA.z1[2] => Add0.IN31
DATA.z1[2] => Add1.IN33
DATA.z1[3] => Add0.IN30
DATA.z1[3] => Add1.IN32
DATA.z1[4] => Add0.IN29
DATA.z1[4] => Add1.IN31
DATA.z1[5] => Add0.IN28
DATA.z1[5] => Add1.IN30
DATA.z1[6] => Add0.IN27
DATA.z1[6] => Add1.IN29
DATA.z1[7] => Add0.IN26
DATA.z1[7] => Add1.IN28
DATA.z1[8] => Add0.IN25
DATA.z1[8] => Add1.IN27
DATA.z1[9] => Add0.IN24
DATA.z1[9] => Add1.IN26
DATA.z1[10] => Add0.IN23
DATA.z1[10] => Add1.IN25
DATA.z1[11] => Add0.IN22
DATA.z1[11] => Add1.IN24
DATA.z1[12] => Add0.IN21
DATA.z1[12] => Add1.IN23
DATA.z1[13] => Add0.IN20
DATA.z1[13] => Add1.IN22
DATA.z1[14] => Add0.IN19
DATA.z1[14] => Add1.IN21
DATA.z1[15] => Add0.IN18
DATA.z1[15] => Add1.IN20
DATA.z1[16] => Add0.IN17
DATA.z1[16] => Add1.IN19
DATA.z1[17] => Add0.IN16
DATA.z1[17] => Add1.IN18
DATA.z1[18] => Add0.IN15
DATA.z1[18] => Add1.IN17
DATA.z1[19] => Add0.IN14
DATA.z1[19] => Add1.IN16
DATA.z1[20] => Add0.IN13
DATA.z1[20] => Add1.IN15
DATA.z1[21] => Add0.IN12
DATA.z1[21] => Add1.IN14
DATA.z1[22] => Add0.IN11
DATA.z1[22] => Add1.IN13
DATA.z1[23] => Add0.IN10
DATA.z1[23] => Add1.IN12
DATA.z1[24] => Add0.IN9
DATA.z1[24] => Add1.IN11
DATA.z1[25] => Add0.IN8
DATA.z1[25] => Add1.IN10
DATA.z1[26] => Add0.IN7
DATA.z1[26] => Add1.IN9
DATA.z1[27] => Add0.IN6
DATA.z1[27] => Add1.IN8
DATA.z1[28] => Add0.IN5
DATA.z1[28] => Add1.IN7
DATA.z1[29] => Add0.IN4
DATA.z1[29] => Add1.IN6
DATA.z1[30] => Add0.IN3
DATA.z1[30] => Add1.IN5
DATA.z1[31] => Add0.IN1
DATA.z1[31] => Add0.IN2
DATA.z1[31] => Add1.IN1
DATA.z1[31] => Add1.IN2
DATA.z1[31] => Add1.IN3
DATA.z1[31] => Add1.IN4
oDATA.z2[0] <= oDATA.z2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[1] <= oDATA.z2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[2] <= oDATA.z2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[3] <= oDATA.z2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[4] <= oDATA.z2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[5] <= oDATA.z2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[6] <= oDATA.z2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[7] <= oDATA.z2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[8] <= oDATA.z2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[9] <= oDATA.z2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[10] <= oDATA.z2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[11] <= oDATA.z2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[12] <= oDATA.z2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[13] <= oDATA.z2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[14] <= oDATA.z2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[15] <= oDATA.z2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[16] <= oDATA.z2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[17] <= oDATA.z2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[18] <= oDATA.z2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[19] <= oDATA.z2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[20] <= oDATA.z2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[21] <= oDATA.z2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[22] <= oDATA.z2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[23] <= oDATA.z2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[24] <= oDATA.z2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[25] <= oDATA.z2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[26] <= oDATA.z2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[27] <= oDATA.z2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[28] <= oDATA.z2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[29] <= oDATA.z2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[30] <= oDATA.z2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z2[31] <= oDATA.z2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[0] <= oDATA.z1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[1] <= oDATA.z1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[2] <= oDATA.z1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[3] <= oDATA.z1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[4] <= oDATA.z1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[5] <= oDATA.z1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[6] <= oDATA.z1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[7] <= oDATA.z1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[8] <= oDATA.z1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[9] <= oDATA.z1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[10] <= oDATA.z1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[11] <= oDATA.z1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[12] <= oDATA.z1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[13] <= oDATA.z1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[14] <= oDATA.z1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[15] <= oDATA.z1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[16] <= oDATA.z1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[17] <= oDATA.z1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[18] <= oDATA.z1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[19] <= oDATA.z1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[20] <= oDATA.z1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[21] <= oDATA.z1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[22] <= oDATA.z1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[23] <= oDATA.z1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[24] <= oDATA.z1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[25] <= oDATA.z1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[26] <= oDATA.z1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[27] <= oDATA.z1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[28] <= oDATA.z1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[29] <= oDATA.z1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[30] <= oDATA.z1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.z1[31] <= oDATA.z1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IN[0] => Mult0.IN32
IN[0] => Mult2.IN31
IN[0] => OUT.DATAA
IN[0] => Mult1.IN15
IN[1] => Mult0.IN31
IN[1] => Mult2.IN30
IN[1] => OUT.DATAA
IN[1] => Mult1.IN14
IN[2] => Mult0.IN30
IN[2] => Mult2.IN29
IN[2] => OUT.DATAA
IN[2] => Mult1.IN13
IN[3] => Mult0.IN29
IN[3] => Mult2.IN28
IN[3] => OUT.DATAA
IN[3] => Mult1.IN12
IN[4] => Mult0.IN28
IN[4] => Mult2.IN27
IN[4] => OUT.DATAA
IN[4] => Mult1.IN11
IN[5] => Mult0.IN27
IN[5] => Mult2.IN26
IN[5] => OUT.DATAA
IN[5] => Mult1.IN10
IN[6] => Mult0.IN26
IN[6] => Mult2.IN25
IN[6] => OUT.DATAA
IN[6] => Mult1.IN9
IN[7] => Mult0.IN25
IN[7] => Mult2.IN24
IN[7] => OUT.DATAA
IN[7] => Mult1.IN8
IN[8] => Mult0.IN24
IN[8] => Mult2.IN23
IN[8] => OUT.DATAA
IN[8] => Mult1.IN7
IN[9] => Mult0.IN23
IN[9] => Mult2.IN22
IN[9] => OUT.DATAA
IN[9] => Mult1.IN6
IN[10] => Mult0.IN22
IN[10] => Mult2.IN21
IN[10] => OUT.DATAA
IN[10] => Mult1.IN5
IN[11] => Mult0.IN21
IN[11] => Mult2.IN20
IN[11] => OUT.DATAA
IN[11] => Mult1.IN4
IN[12] => Mult0.IN20
IN[12] => Mult2.IN19
IN[12] => OUT.DATAA
IN[12] => Mult1.IN3
IN[13] => Mult0.IN19
IN[13] => Mult2.IN18
IN[13] => OUT.DATAA
IN[13] => Mult1.IN2
IN[14] => Mult0.IN18
IN[14] => Mult2.IN17
IN[14] => OUT.DATAA
IN[14] => Mult1.IN1
IN[15] => OUT.DATAA
IN[15] => Mult1.IN0
IN[15] => Mult0.IN1
IN[15] => Mult2.IN0
IN[15] => Mult0.IN2
IN[15] => Mult2.IN1
IN[15] => Mult0.IN3
IN[15] => Mult2.IN2
IN[15] => Mult0.IN4
IN[15] => Mult2.IN3
IN[15] => Mult0.IN5
IN[15] => Mult2.IN4
IN[15] => Mult0.IN6
IN[15] => Mult2.IN5
IN[15] => Mult0.IN7
IN[15] => Mult2.IN6
IN[15] => Mult0.IN8
IN[15] => Mult2.IN7
IN[15] => Mult0.IN9
IN[15] => Mult2.IN8
IN[15] => Mult0.IN10
IN[15] => Mult2.IN9
IN[15] => Mult0.IN11
IN[15] => Mult2.IN10
IN[15] => Mult0.IN12
IN[15] => Mult2.IN11
IN[15] => Mult0.IN13
IN[15] => Mult2.IN12
IN[15] => Mult0.IN14
IN[15] => Mult2.IN13
IN[15] => Mult0.IN15
IN[15] => Mult2.IN14
IN[15] => Mult0.IN16
IN[15] => Mult2.IN15
IN[15] => Mult0.IN17
IN[15] => Mult2.IN16
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|Envelope:envelope
CONFIG.release_duration[0] => release_counter.DATAA
CONFIG.release_duration[1] => release_counter.DATAA
CONFIG.release_duration[2] => release_counter.DATAA
CONFIG.release_duration[3] => release_counter.DATAA
CONFIG.release_duration[4] => release_counter.DATAA
CONFIG.release_duration[5] => release_counter.DATAA
CONFIG.release_duration[6] => release_counter.DATAA
CONFIG.sustain_amplitude[0] => Mult1.IN5
CONFIG.sustain_amplitude[0] => Mux7.IN4
CONFIG.sustain_amplitude[1] => Mult1.IN4
CONFIG.sustain_amplitude[1] => Mux6.IN4
CONFIG.sustain_amplitude[2] => Mult1.IN3
CONFIG.sustain_amplitude[2] => Mux5.IN4
CONFIG.sustain_amplitude[3] => Mult1.IN2
CONFIG.sustain_amplitude[3] => Mux4.IN4
CONFIG.sustain_amplitude[4] => Mult1.IN1
CONFIG.sustain_amplitude[4] => Mux3.IN4
CONFIG.sustain_amplitude[5] => Mult1.IN0
CONFIG.sustain_amplitude[5] => Mux2.IN4
CONFIG.sustain_amplitude[6] => Mult1.IN6
CONFIG.sustain_amplitude[6] => Mux8.IN4
CONFIG.sustain_amplitude[6] => Mult1.IN7
CONFIG.sustain_amplitude[6] => Mux1.IN4
CONFIG.decay_duration[0] => decay_counter.DATAA
CONFIG.decay_duration[1] => decay_counter.DATAA
CONFIG.decay_duration[2] => decay_counter.DATAA
CONFIG.decay_duration[3] => decay_counter.DATAA
CONFIG.decay_duration[4] => decay_counter.DATAA
CONFIG.decay_duration[5] => decay_counter.DATAA
CONFIG.decay_duration[6] => decay_counter.DATAA
CONFIG.attack_duration[0] => attack_counter.DATAA
CONFIG.attack_duration[1] => attack_counter.DATAA
CONFIG.attack_duration[2] => attack_counter.DATAA
CONFIG.attack_duration[3] => attack_counter.DATAA
CONFIG.attack_duration[4] => attack_counter.DATAA
CONFIG.attack_duration[5] => attack_counter.DATAA
CONFIG.attack_duration[6] => attack_counter.DATAA
CHANNEL.pass => always2.IN0
CHANNEL.pass => always0.IN1
CHANNEL.pass => always0.IN1
CHANNEL.last => always2.IN1
CHANNEL.clock => delay_counter[0].CLK
CHANNEL.clock => delay_counter[1].CLK
CHANNEL.clock => delay_counter[2].CLK
CHANNEL.clock => delay_counter[3].CLK
CHANNEL.clock => release_counter[0].CLK
CHANNEL.clock => release_counter[1].CLK
CHANNEL.clock => release_counter[2].CLK
CHANNEL.clock => release_counter[3].CLK
CHANNEL.clock => release_counter[4].CLK
CHANNEL.clock => release_counter[5].CLK
CHANNEL.clock => release_counter[6].CLK
CHANNEL.clock => release_counter[7].CLK
CHANNEL.clock => decay_counter[0].CLK
CHANNEL.clock => decay_counter[1].CLK
CHANNEL.clock => decay_counter[2].CLK
CHANNEL.clock => decay_counter[3].CLK
CHANNEL.clock => decay_counter[4].CLK
CHANNEL.clock => decay_counter[5].CLK
CHANNEL.clock => decay_counter[6].CLK
CHANNEL.clock => decay_counter[7].CLK
CHANNEL.clock => attack_counter[0].CLK
CHANNEL.clock => attack_counter[1].CLK
CHANNEL.clock => attack_counter[2].CLK
CHANNEL.clock => attack_counter[3].CLK
CHANNEL.clock => attack_counter[4].CLK
CHANNEL.clock => attack_counter[5].CLK
CHANNEL.clock => attack_counter[6].CLK
CHANNEL.clock => attack_counter[7].CLK
CHANNEL.clock => oDATA.start[0]~reg0.CLK
CHANNEL.clock => oDATA.start[1]~reg0.CLK
CHANNEL.clock => oDATA.start[2]~reg0.CLK
CHANNEL.clock => oDATA.start[3]~reg0.CLK
CHANNEL.clock => oDATA.start[4]~reg0.CLK
CHANNEL.clock => oDATA.start[5]~reg0.CLK
CHANNEL.clock => oDATA.start[6]~reg0.CLK
CHANNEL.clock => oDATA.start[7]~reg0.CLK
CHANNEL.clock => oDATA.instant[0]~reg0.CLK
CHANNEL.clock => oDATA.instant[1]~reg0.CLK
CHANNEL.clock => oDATA.instant[2]~reg0.CLK
CHANNEL.clock => oDATA.instant[3]~reg0.CLK
CHANNEL.clock => oDATA.instant[4]~reg0.CLK
CHANNEL.clock => oDATA.instant[5]~reg0.CLK
CHANNEL.clock => oDATA.instant[6]~reg0.CLK
CHANNEL.clock => oDATA.instant[7]~reg0.CLK
CHANNEL.clock => oDATA.instant[8]~reg0.CLK
CHANNEL.clock => oDATA.instant[9]~reg0.CLK
INFO.state => always0.IN1
INFO.state => oDATA.DATAB
INFO.state => oDATA.DATAB
INFO.step[0] => ~NO_FANOUT~
INFO.step[1] => ~NO_FANOUT~
INFO.step[2] => ~NO_FANOUT~
INFO.step[3] => ~NO_FANOUT~
INFO.step[4] => ~NO_FANOUT~
INFO.step[5] => ~NO_FANOUT~
INFO.step[6] => ~NO_FANOUT~
INFO.step[7] => ~NO_FANOUT~
INFO.step[8] => ~NO_FANOUT~
INFO.step[9] => ~NO_FANOUT~
INFO.step[10] => ~NO_FANOUT~
INFO.step[11] => ~NO_FANOUT~
INFO.step[12] => ~NO_FANOUT~
INFO.step[13] => ~NO_FANOUT~
INFO.step[14] => ~NO_FANOUT~
INFO.step[15] => ~NO_FANOUT~
DATA.start[0] => oDATA.DATAA
DATA.start[0] => Add1.IN16
DATA.start[0] => Mult2.IN15
DATA.start[0] => Mult0.IN7
DATA.start[1] => oDATA.DATAA
DATA.start[1] => Add1.IN15
DATA.start[1] => Mult2.IN14
DATA.start[1] => Mult0.IN6
DATA.start[2] => oDATA.DATAA
DATA.start[2] => Add1.IN14
DATA.start[2] => Mult2.IN13
DATA.start[2] => Mult0.IN5
DATA.start[3] => oDATA.DATAA
DATA.start[3] => Add1.IN13
DATA.start[3] => Mult2.IN12
DATA.start[3] => Mult0.IN4
DATA.start[4] => oDATA.DATAA
DATA.start[4] => Add1.IN12
DATA.start[4] => Mult2.IN11
DATA.start[4] => Mult0.IN3
DATA.start[5] => oDATA.DATAA
DATA.start[5] => Add1.IN11
DATA.start[5] => Mult2.IN10
DATA.start[5] => Mult0.IN2
DATA.start[6] => oDATA.DATAA
DATA.start[6] => Add1.IN10
DATA.start[6] => Mult2.IN9
DATA.start[6] => Mult0.IN1
DATA.start[7] => oDATA.DATAA
DATA.start[7] => Add1.IN9
DATA.start[7] => Mult2.IN8
DATA.start[7] => Mult0.IN0
DATA.instant[0] => Mult0.IN15
DATA.instant[0] => Mult1.IN15
DATA.instant[0] => WideNand0.IN0
DATA.instant[0] => Add0.IN20
DATA.instant[0] => oDATA.DATAA
DATA.instant[0] => Mult2.IN7
DATA.instant[0] => Add2.IN16
DATA.instant[1] => Mult0.IN14
DATA.instant[1] => Mult1.IN14
DATA.instant[1] => WideNand0.IN1
DATA.instant[1] => Add0.IN19
DATA.instant[1] => oDATA.DATAA
DATA.instant[1] => Mult2.IN6
DATA.instant[1] => Add2.IN15
DATA.instant[2] => Mult0.IN13
DATA.instant[2] => Mult1.IN13
DATA.instant[2] => WideNand0.IN2
DATA.instant[2] => Add0.IN18
DATA.instant[2] => oDATA.DATAA
DATA.instant[2] => Mult2.IN5
DATA.instant[2] => Add2.IN14
DATA.instant[3] => Mult0.IN12
DATA.instant[3] => Mult1.IN12
DATA.instant[3] => WideNand0.IN3
DATA.instant[3] => Add0.IN17
DATA.instant[3] => oDATA.DATAA
DATA.instant[3] => Mult2.IN4
DATA.instant[3] => Add2.IN13
DATA.instant[4] => Mult0.IN11
DATA.instant[4] => Mult1.IN11
DATA.instant[4] => WideNand0.IN4
DATA.instant[4] => Add0.IN16
DATA.instant[4] => oDATA.DATAA
DATA.instant[4] => Mult2.IN3
DATA.instant[4] => Add2.IN12
DATA.instant[5] => Mult0.IN10
DATA.instant[5] => Mult1.IN10
DATA.instant[5] => WideNand0.IN5
DATA.instant[5] => Add0.IN15
DATA.instant[5] => oDATA.DATAA
DATA.instant[5] => Mult2.IN2
DATA.instant[5] => Add2.IN11
DATA.instant[6] => Mult0.IN9
DATA.instant[6] => Mult1.IN9
DATA.instant[6] => WideNand0.IN6
DATA.instant[6] => Add0.IN14
DATA.instant[6] => oDATA.DATAA
DATA.instant[6] => Mult2.IN1
DATA.instant[6] => Add2.IN10
DATA.instant[7] => Mult0.IN8
DATA.instant[7] => Mult1.IN8
DATA.instant[7] => WideNand0.IN7
DATA.instant[7] => Add0.IN13
DATA.instant[7] => oDATA.DATAA
DATA.instant[7] => Mult2.IN0
DATA.instant[7] => Add2.IN9
DATA.instant[8] => Mux0.IN2
DATA.instant[8] => Mux1.IN1
DATA.instant[8] => Mux2.IN1
DATA.instant[8] => Mux3.IN1
DATA.instant[8] => Mux4.IN1
DATA.instant[8] => Mux5.IN1
DATA.instant[8] => Mux6.IN1
DATA.instant[8] => Mux7.IN1
DATA.instant[8] => Mux8.IN1
DATA.instant[8] => WideNand0.IN8
DATA.instant[8] => Add0.IN12
DATA.instant[8] => oDATA.DATAA
DATA.instant[8] => Equal0.IN1
DATA.instant[9] => Mux0.IN1
DATA.instant[9] => Mux1.IN0
DATA.instant[9] => Mux2.IN0
DATA.instant[9] => Mux3.IN0
DATA.instant[9] => Mux4.IN0
DATA.instant[9] => Mux5.IN0
DATA.instant[9] => Mux6.IN0
DATA.instant[9] => Mux7.IN0
DATA.instant[9] => Mux8.IN0
DATA.instant[9] => WideNand0.IN9
DATA.instant[9] => Add0.IN11
DATA.instant[9] => oDATA.DATAA
DATA.instant[9] => Equal0.IN0
oDATA.start[0] <= oDATA.start[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[1] <= oDATA.start[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[2] <= oDATA.start[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[3] <= oDATA.start[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[4] <= oDATA.start[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[5] <= oDATA.start[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[6] <= oDATA.start[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.start[7] <= oDATA.start[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[0] <= oDATA.instant[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[1] <= oDATA.instant[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[2] <= oDATA.instant[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[3] <= oDATA.instant[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[4] <= oDATA.instant[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[5] <= oDATA.instant[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[6] <= oDATA.instant[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[7] <= oDATA.instant[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[8] <= oDATA.instant[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA.instant[9] <= oDATA.instant[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
OUT[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator
CLK => CLK.IN1
ANGLE[0] => comb.IN0
ANGLE[1] => comb.IN0
ANGLE[2] => comb.IN0
ANGLE[3] => comb.IN0
ANGLE[4] => comb.IN0
ANGLE[5] => comb.IN0
ANGLE[6] => comb.IN0
ANGLE[7] => comb.IN0
ANGLE[8] => comb.IN0
ANGLE[9] => comb.IN0
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[10] => comb.IN1
ANGLE[11] => negative.DATAIN
OUT[0] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= OUT.DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= OUT.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_agf1:auto_generated.address_a[0]
address_a[1] => altsyncram_agf1:auto_generated.address_a[1]
address_a[2] => altsyncram_agf1:auto_generated.address_a[2]
address_a[3] => altsyncram_agf1:auto_generated.address_a[3]
address_a[4] => altsyncram_agf1:auto_generated.address_a[4]
address_a[5] => altsyncram_agf1:auto_generated.address_a[5]
address_a[6] => altsyncram_agf1:auto_generated.address_a[6]
address_a[7] => altsyncram_agf1:auto_generated.address_a[7]
address_a[8] => altsyncram_agf1:auto_generated.address_a[8]
address_a[9] => altsyncram_agf1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_agf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_agf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_agf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_agf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_agf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_agf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_agf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_agf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_agf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_agf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_agf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_agf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_agf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_agf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_agf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_agf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_agf1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|SampleSynthesizer:sampleSynthesizer|SineCalculator:sineCalculator|SineTable:sineTable|altsyncram:altsyncram_component|altsyncram_agf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT


|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|Mixer:mixer
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
EN => comb.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => mixing.OUTPUTSELECT
CHANNEL.pass => always0.IN0
CHANNEL.last => always0.IN1
CHANNEL.clock => mixing[0].CLK
CHANNEL.clock => mixing[1].CLK
CHANNEL.clock => mixing[2].CLK
CHANNEL.clock => mixing[3].CLK
CHANNEL.clock => mixing[4].CLK
CHANNEL.clock => mixing[5].CLK
CHANNEL.clock => mixing[6].CLK
CHANNEL.clock => mixing[7].CLK
CHANNEL.clock => mixing[8].CLK
CHANNEL.clock => mixing[9].CLK
CHANNEL.clock => mixing[10].CLK
CHANNEL.clock => mixing[11].CLK
CHANNEL.clock => mixing[12].CLK
CHANNEL.clock => mixing[13].CLK
CHANNEL.clock => mixing[14].CLK
CHANNEL.clock => mixing[15].CLK
CHANNEL.clock => mixed[0].CLK
CHANNEL.clock => mixed[1].CLK
CHANNEL.clock => mixed[2].CLK
CHANNEL.clock => mixed[3].CLK
CHANNEL.clock => mixed[4].CLK
CHANNEL.clock => mixed[5].CLK
CHANNEL.clock => mixed[6].CLK
CHANNEL.clock => mixed[7].CLK
CHANNEL.clock => mixed[8].CLK
CHANNEL.clock => mixed[9].CLK
CHANNEL.clock => mixed[10].CLK
CHANNEL.clock => mixed[11].CLK
CHANNEL.clock => mixed[12].CLK
CHANNEL.clock => mixed[13].CLK
CHANNEL.clock => mixed[14].CLK
CHANNEL.clock => mixed[15].CLK
SAMPLE[0] => comb.DATAB
SAMPLE[1] => comb.DATAB
SAMPLE[2] => comb.DATAB
SAMPLE[3] => comb.DATAB
SAMPLE[4] => comb.DATAB
SAMPLE[5] => comb.DATAB
SAMPLE[6] => comb.DATAB
SAMPLE[7] => comb.DATAB
SAMPLE[8] => comb.DATAB
SAMPLE[9] => comb.DATAB
SAMPLE[10] => comb.DATAB
SAMPLE[11] => comb.DATAB
SAMPLE[12] => comb.DATAB
SAMPLE[13] => comb.DATAB
SAMPLE[14] => comb.DATAB
SAMPLE[15] => comb.DATAB
OUT[0] <= mixed[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= mixed[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= mixed[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= mixed[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= mixed[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= mixed[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= mixed[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= mixed[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= mixed[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= mixed[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= mixed[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= mixed[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= mixed[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= mixed[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= mixed[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= mixed[15].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Sintetizador_Interface:Sintetizador0|SyscallSynthControl:SSC1
MemWrite => always0.IN1
wMemAddress[0] => Equal0.IN31
wMemAddress[1] => Equal0.IN30
wMemAddress[2] => Equal0.IN29
wMemAddress[3] => Equal0.IN13
wMemAddress[4] => Equal0.IN12
wMemAddress[5] => Equal0.IN11
wMemAddress[6] => Equal0.IN10
wMemAddress[7] => Equal0.IN28
wMemAddress[8] => Equal0.IN9
wMemAddress[9] => Equal0.IN27
wMemAddress[10] => Equal0.IN26
wMemAddress[11] => Equal0.IN25
wMemAddress[12] => Equal0.IN24
wMemAddress[13] => Equal0.IN23
wMemAddress[14] => Equal0.IN22
wMemAddress[15] => Equal0.IN21
wMemAddress[16] => Equal0.IN20
wMemAddress[17] => Equal0.IN19
wMemAddress[18] => Equal0.IN18
wMemAddress[19] => Equal0.IN17
wMemAddress[20] => Equal0.IN16
wMemAddress[21] => Equal0.IN8
wMemAddress[22] => Equal0.IN15
wMemAddress[23] => Equal0.IN14
wMemAddress[24] => Equal0.IN7
wMemAddress[25] => Equal0.IN6
wMemAddress[26] => Equal0.IN5
wMemAddress[27] => Equal0.IN4
wMemAddress[28] => Equal0.IN3
wMemAddress[29] => Equal0.IN2
wMemAddress[30] => Equal0.IN1
wMemAddress[31] => Equal0.IN0
wMemWriteData[0] => iData[0].DATAIN
wMemWriteData[1] => iData[1].DATAIN
wMemWriteData[2] => iData[2].DATAIN
wMemWriteData[3] => iData[3].DATAIN
wMemWriteData[4] => iData[4].DATAIN
wMemWriteData[5] => iData[5].DATAIN
wMemWriteData[6] => iData[6].DATAIN
wMemWriteData[7] => iData[7].DATAIN
wMemWriteData[8] => iData[8].DATAIN
wMemWriteData[9] => iData[9].DATAIN
wMemWriteData[10] => iData[10].DATAIN
wMemWriteData[11] => iData[11].DATAIN
wMemWriteData[12] => iData[12].DATAIN
wMemWriteData[13] => iData[13].DATAIN
wMemWriteData[14] => iData[14].DATAIN
wMemWriteData[15] => iData[15].DATAIN
wMemWriteData[16] => iData[16].DATAIN
wMemWriteData[17] => iData[17].DATAIN
wMemWriteData[18] => iData[18].DATAIN
wMemWriteData[19] => iData[19].DATAIN
wMemWriteData[20] => iData[20].DATAIN
wMemWriteData[21] => iData[21].DATAIN
wMemWriteData[22] => iData[22].DATAIN
wMemWriteData[23] => iData[23].DATAIN
wMemWriteData[24] => iData[24].DATAIN
wMemWriteData[25] => iData[25].DATAIN
wMemWriteData[26] => iData[26].DATAIN
wMemWriteData[27] => iData[27].DATAIN
wMemWriteData[28] => iData[28].DATAIN
wMemWriteData[29] => iData[29].DATAIN
wMemWriteData[30] => iData[30].DATAIN
wMemWriteData[31] => iData[31].DATAIN
CLK => regRead.CLK
CLK => iData[0].CLK
CLK => iData[1].CLK
CLK => iData[2].CLK
CLK => iData[3].CLK
CLK => iData[4].CLK
CLK => iData[5].CLK
CLK => iData[6].CLK
CLK => iData[7].CLK
CLK => iData[8].CLK
CLK => iData[9].CLK
CLK => iData[10].CLK
CLK => iData[11].CLK
CLK => iData[12].CLK
CLK => iData[13].CLK
CLK => iData[14].CLK
CLK => iData[15].CLK
CLK => iData[16].CLK
CLK => iData[17].CLK
CLK => iData[18].CLK
CLK => iData[19].CLK
CLK => iData[20].CLK
CLK => iData[21].CLK
CLK => iData[22].CLK
CLK => iData[23].CLK
CLK => iData[24].CLK
CLK => iData[25].CLK
CLK => iData[26].CLK
CLK => iData[27].CLK
CLK => iData[28].CLK
CLK => iData[29].CLK
CLK => iData[30].CLK
CLK => iData[31].CLK
iSampleClock => regPlay.CLK
iSampleClock => oSynthInst[0]~reg0.CLK
iSampleClock => oSynthInst[1]~reg0.CLK
iSampleClock => oSynthInst[2]~reg0.CLK
iSampleClock => oSynthInst[3]~reg0.CLK
iSampleClock => oSynthVolume[0]~reg0.CLK
iSampleClock => oSynthVolume[1]~reg0.CLK
iSampleClock => oSynthVolume[2]~reg0.CLK
iSampleClock => oSynthVolume[3]~reg0.CLK
iSampleClock => oSynthVolume[4]~reg0.CLK
iSampleClock => oSynthVolume[5]~reg0.CLK
iSampleClock => oSynthVolume[6]~reg0.CLK
iSampleClock => oSynth[0]~reg0.CLK
iSampleClock => oSynth[1]~reg0.CLK
iSampleClock => oSynth[2]~reg0.CLK
iSampleClock => oSynth[3]~reg0.CLK
iSampleClock => oSynth[4]~reg0.CLK
iSampleClock => oSynth[5]~reg0.CLK
iSampleClock => oSynth[6]~reg0.CLK
iSampleClock => oSynth[7]~reg0.CLK
iSampleClock => melody[7].CLK
iSampleClock => melody[6].CLK
iSampleClock => melody[5].CLK
iSampleClock => melody[4].CLK
iSampleClock => melody[3].CLK
iSampleClock => melody[2].CLK
iSampleClock => melody[1].CLK
iSampleClock => melody[0].CLK
iSampleClock => counter[7][0].CLK
iSampleClock => counter[7][1].CLK
iSampleClock => counter[7][2].CLK
iSampleClock => counter[7][3].CLK
iSampleClock => counter[7][4].CLK
iSampleClock => counter[7][5].CLK
iSampleClock => counter[7][6].CLK
iSampleClock => counter[7][7].CLK
iSampleClock => counter[7][8].CLK
iSampleClock => counter[7][9].CLK
iSampleClock => counter[7][10].CLK
iSampleClock => counter[7][11].CLK
iSampleClock => counter[7][12].CLK
iSampleClock => counter[7][13].CLK
iSampleClock => counter[7][14].CLK
iSampleClock => counter[7][15].CLK
iSampleClock => counter[7][16].CLK
iSampleClock => counter[7][17].CLK
iSampleClock => counter[7][18].CLK
iSampleClock => counter[7][19].CLK
iSampleClock => counter[7][20].CLK
iSampleClock => counter[7][21].CLK
iSampleClock => counter[7][22].CLK
iSampleClock => counter[7][23].CLK
iSampleClock => counter[7][24].CLK
iSampleClock => counter[7][25].CLK
iSampleClock => counter[7][26].CLK
iSampleClock => counter[7][27].CLK
iSampleClock => counter[7][28].CLK
iSampleClock => counter[7][29].CLK
iSampleClock => counter[7][30].CLK
iSampleClock => counter[7][31].CLK
iSampleClock => counter[6][0].CLK
iSampleClock => counter[6][1].CLK
iSampleClock => counter[6][2].CLK
iSampleClock => counter[6][3].CLK
iSampleClock => counter[6][4].CLK
iSampleClock => counter[6][5].CLK
iSampleClock => counter[6][6].CLK
iSampleClock => counter[6][7].CLK
iSampleClock => counter[6][8].CLK
iSampleClock => counter[6][9].CLK
iSampleClock => counter[6][10].CLK
iSampleClock => counter[6][11].CLK
iSampleClock => counter[6][12].CLK
iSampleClock => counter[6][13].CLK
iSampleClock => counter[6][14].CLK
iSampleClock => counter[6][15].CLK
iSampleClock => counter[6][16].CLK
iSampleClock => counter[6][17].CLK
iSampleClock => counter[6][18].CLK
iSampleClock => counter[6][19].CLK
iSampleClock => counter[6][20].CLK
iSampleClock => counter[6][21].CLK
iSampleClock => counter[6][22].CLK
iSampleClock => counter[6][23].CLK
iSampleClock => counter[6][24].CLK
iSampleClock => counter[6][25].CLK
iSampleClock => counter[6][26].CLK
iSampleClock => counter[6][27].CLK
iSampleClock => counter[6][28].CLK
iSampleClock => counter[6][29].CLK
iSampleClock => counter[6][30].CLK
iSampleClock => counter[6][31].CLK
iSampleClock => counter[5][0].CLK
iSampleClock => counter[5][1].CLK
iSampleClock => counter[5][2].CLK
iSampleClock => counter[5][3].CLK
iSampleClock => counter[5][4].CLK
iSampleClock => counter[5][5].CLK
iSampleClock => counter[5][6].CLK
iSampleClock => counter[5][7].CLK
iSampleClock => counter[5][8].CLK
iSampleClock => counter[5][9].CLK
iSampleClock => counter[5][10].CLK
iSampleClock => counter[5][11].CLK
iSampleClock => counter[5][12].CLK
iSampleClock => counter[5][13].CLK
iSampleClock => counter[5][14].CLK
iSampleClock => counter[5][15].CLK
iSampleClock => counter[5][16].CLK
iSampleClock => counter[5][17].CLK
iSampleClock => counter[5][18].CLK
iSampleClock => counter[5][19].CLK
iSampleClock => counter[5][20].CLK
iSampleClock => counter[5][21].CLK
iSampleClock => counter[5][22].CLK
iSampleClock => counter[5][23].CLK
iSampleClock => counter[5][24].CLK
iSampleClock => counter[5][25].CLK
iSampleClock => counter[5][26].CLK
iSampleClock => counter[5][27].CLK
iSampleClock => counter[5][28].CLK
iSampleClock => counter[5][29].CLK
iSampleClock => counter[5][30].CLK
iSampleClock => counter[5][31].CLK
iSampleClock => counter[4][0].CLK
iSampleClock => counter[4][1].CLK
iSampleClock => counter[4][2].CLK
iSampleClock => counter[4][3].CLK
iSampleClock => counter[4][4].CLK
iSampleClock => counter[4][5].CLK
iSampleClock => counter[4][6].CLK
iSampleClock => counter[4][7].CLK
iSampleClock => counter[4][8].CLK
iSampleClock => counter[4][9].CLK
iSampleClock => counter[4][10].CLK
iSampleClock => counter[4][11].CLK
iSampleClock => counter[4][12].CLK
iSampleClock => counter[4][13].CLK
iSampleClock => counter[4][14].CLK
iSampleClock => counter[4][15].CLK
iSampleClock => counter[4][16].CLK
iSampleClock => counter[4][17].CLK
iSampleClock => counter[4][18].CLK
iSampleClock => counter[4][19].CLK
iSampleClock => counter[4][20].CLK
iSampleClock => counter[4][21].CLK
iSampleClock => counter[4][22].CLK
iSampleClock => counter[4][23].CLK
iSampleClock => counter[4][24].CLK
iSampleClock => counter[4][25].CLK
iSampleClock => counter[4][26].CLK
iSampleClock => counter[4][27].CLK
iSampleClock => counter[4][28].CLK
iSampleClock => counter[4][29].CLK
iSampleClock => counter[4][30].CLK
iSampleClock => counter[4][31].CLK
iSampleClock => counter[3][0].CLK
iSampleClock => counter[3][1].CLK
iSampleClock => counter[3][2].CLK
iSampleClock => counter[3][3].CLK
iSampleClock => counter[3][4].CLK
iSampleClock => counter[3][5].CLK
iSampleClock => counter[3][6].CLK
iSampleClock => counter[3][7].CLK
iSampleClock => counter[3][8].CLK
iSampleClock => counter[3][9].CLK
iSampleClock => counter[3][10].CLK
iSampleClock => counter[3][11].CLK
iSampleClock => counter[3][12].CLK
iSampleClock => counter[3][13].CLK
iSampleClock => counter[3][14].CLK
iSampleClock => counter[3][15].CLK
iSampleClock => counter[3][16].CLK
iSampleClock => counter[3][17].CLK
iSampleClock => counter[3][18].CLK
iSampleClock => counter[3][19].CLK
iSampleClock => counter[3][20].CLK
iSampleClock => counter[3][21].CLK
iSampleClock => counter[3][22].CLK
iSampleClock => counter[3][23].CLK
iSampleClock => counter[3][24].CLK
iSampleClock => counter[3][25].CLK
iSampleClock => counter[3][26].CLK
iSampleClock => counter[3][27].CLK
iSampleClock => counter[3][28].CLK
iSampleClock => counter[3][29].CLK
iSampleClock => counter[3][30].CLK
iSampleClock => counter[3][31].CLK
iSampleClock => counter[2][0].CLK
iSampleClock => counter[2][1].CLK
iSampleClock => counter[2][2].CLK
iSampleClock => counter[2][3].CLK
iSampleClock => counter[2][4].CLK
iSampleClock => counter[2][5].CLK
iSampleClock => counter[2][6].CLK
iSampleClock => counter[2][7].CLK
iSampleClock => counter[2][8].CLK
iSampleClock => counter[2][9].CLK
iSampleClock => counter[2][10].CLK
iSampleClock => counter[2][11].CLK
iSampleClock => counter[2][12].CLK
iSampleClock => counter[2][13].CLK
iSampleClock => counter[2][14].CLK
iSampleClock => counter[2][15].CLK
iSampleClock => counter[2][16].CLK
iSampleClock => counter[2][17].CLK
iSampleClock => counter[2][18].CLK
iSampleClock => counter[2][19].CLK
iSampleClock => counter[2][20].CLK
iSampleClock => counter[2][21].CLK
iSampleClock => counter[2][22].CLK
iSampleClock => counter[2][23].CLK
iSampleClock => counter[2][24].CLK
iSampleClock => counter[2][25].CLK
iSampleClock => counter[2][26].CLK
iSampleClock => counter[2][27].CLK
iSampleClock => counter[2][28].CLK
iSampleClock => counter[2][29].CLK
iSampleClock => counter[2][30].CLK
iSampleClock => counter[2][31].CLK
iSampleClock => counter[1][0].CLK
iSampleClock => counter[1][1].CLK
iSampleClock => counter[1][2].CLK
iSampleClock => counter[1][3].CLK
iSampleClock => counter[1][4].CLK
iSampleClock => counter[1][5].CLK
iSampleClock => counter[1][6].CLK
iSampleClock => counter[1][7].CLK
iSampleClock => counter[1][8].CLK
iSampleClock => counter[1][9].CLK
iSampleClock => counter[1][10].CLK
iSampleClock => counter[1][11].CLK
iSampleClock => counter[1][12].CLK
iSampleClock => counter[1][13].CLK
iSampleClock => counter[1][14].CLK
iSampleClock => counter[1][15].CLK
iSampleClock => counter[1][16].CLK
iSampleClock => counter[1][17].CLK
iSampleClock => counter[1][18].CLK
iSampleClock => counter[1][19].CLK
iSampleClock => counter[1][20].CLK
iSampleClock => counter[1][21].CLK
iSampleClock => counter[1][22].CLK
iSampleClock => counter[1][23].CLK
iSampleClock => counter[1][24].CLK
iSampleClock => counter[1][25].CLK
iSampleClock => counter[1][26].CLK
iSampleClock => counter[1][27].CLK
iSampleClock => counter[1][28].CLK
iSampleClock => counter[1][29].CLK
iSampleClock => counter[1][30].CLK
iSampleClock => counter[1][31].CLK
iSampleClock => counter[0][0].CLK
iSampleClock => counter[0][1].CLK
iSampleClock => counter[0][2].CLK
iSampleClock => counter[0][3].CLK
iSampleClock => counter[0][4].CLK
iSampleClock => counter[0][5].CLK
iSampleClock => counter[0][6].CLK
iSampleClock => counter[0][7].CLK
iSampleClock => counter[0][8].CLK
iSampleClock => counter[0][9].CLK
iSampleClock => counter[0][10].CLK
iSampleClock => counter[0][11].CLK
iSampleClock => counter[0][12].CLK
iSampleClock => counter[0][13].CLK
iSampleClock => counter[0][14].CLK
iSampleClock => counter[0][15].CLK
iSampleClock => counter[0][16].CLK
iSampleClock => counter[0][17].CLK
iSampleClock => counter[0][18].CLK
iSampleClock => counter[0][19].CLK
iSampleClock => counter[0][20].CLK
iSampleClock => counter[0][21].CLK
iSampleClock => counter[0][22].CLK
iSampleClock => counter[0][23].CLK
iSampleClock => counter[0][24].CLK
iSampleClock => counter[0][25].CLK
iSampleClock => counter[0][26].CLK
iSampleClock => counter[0][27].CLK
iSampleClock => counter[0][28].CLK
iSampleClock => counter[0][29].CLK
iSampleClock => counter[0][30].CLK
iSampleClock => counter[0][31].CLK
iSampleClock => pitch[7][0].CLK
iSampleClock => pitch[7][1].CLK
iSampleClock => pitch[7][2].CLK
iSampleClock => pitch[7][3].CLK
iSampleClock => pitch[7][4].CLK
iSampleClock => pitch[7][5].CLK
iSampleClock => pitch[7][6].CLK
iSampleClock => pitch[6][0].CLK
iSampleClock => pitch[6][1].CLK
iSampleClock => pitch[6][2].CLK
iSampleClock => pitch[6][3].CLK
iSampleClock => pitch[6][4].CLK
iSampleClock => pitch[6][5].CLK
iSampleClock => pitch[6][6].CLK
iSampleClock => pitch[5][0].CLK
iSampleClock => pitch[5][1].CLK
iSampleClock => pitch[5][2].CLK
iSampleClock => pitch[5][3].CLK
iSampleClock => pitch[5][4].CLK
iSampleClock => pitch[5][5].CLK
iSampleClock => pitch[5][6].CLK
iSampleClock => pitch[4][0].CLK
iSampleClock => pitch[4][1].CLK
iSampleClock => pitch[4][2].CLK
iSampleClock => pitch[4][3].CLK
iSampleClock => pitch[4][4].CLK
iSampleClock => pitch[4][5].CLK
iSampleClock => pitch[4][6].CLK
iSampleClock => pitch[3][0].CLK
iSampleClock => pitch[3][1].CLK
iSampleClock => pitch[3][2].CLK
iSampleClock => pitch[3][3].CLK
iSampleClock => pitch[3][4].CLK
iSampleClock => pitch[3][5].CLK
iSampleClock => pitch[3][6].CLK
iSampleClock => pitch[2][0].CLK
iSampleClock => pitch[2][1].CLK
iSampleClock => pitch[2][2].CLK
iSampleClock => pitch[2][3].CLK
iSampleClock => pitch[2][4].CLK
iSampleClock => pitch[2][5].CLK
iSampleClock => pitch[2][6].CLK
iSampleClock => pitch[1][0].CLK
iSampleClock => pitch[1][1].CLK
iSampleClock => pitch[1][2].CLK
iSampleClock => pitch[1][3].CLK
iSampleClock => pitch[1][4].CLK
iSampleClock => pitch[1][5].CLK
iSampleClock => pitch[1][6].CLK
iSampleClock => pitch[0][0].CLK
iSampleClock => pitch[0][1].CLK
iSampleClock => pitch[0][2].CLK
iSampleClock => pitch[0][3].CLK
iSampleClock => pitch[0][4].CLK
iSampleClock => pitch[0][5].CLK
iSampleClock => pitch[0][6].CLK
iSampleClock => occupied[7].CLK
iSampleClock => occupied[6].CLK
iSampleClock => occupied[5].CLK
iSampleClock => occupied[4].CLK
iSampleClock => occupied[3].CLK
iSampleClock => occupied[2].CLK
iSampleClock => occupied[1].CLK
iSampleClock => occupied[0].CLK
iSampleClock => Allocated.CLK
oSynthEnable <= oSynthEnable.DB_MAX_OUTPUT_PORT_TYPE
oSynthMelody <= oSynthMelody.DB_MAX_OUTPUT_PORT_TYPE
oSynth[0] <= oSynth[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[1] <= oSynth[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[2] <= oSynth[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[3] <= oSynth[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[4] <= oSynth[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[5] <= oSynth[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[6] <= oSynth[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynth[7] <= oSynth[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[0] <= oSynthVolume[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[1] <= oSynthVolume[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[2] <= oSynthVolume[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[3] <= oSynthVolume[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[4] <= oSynthVolume[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[5] <= oSynthVolume[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthVolume[6] <= oSynthVolume[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthInst[0] <= oSynthInst[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthInst[1] <= oSynthInst[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthInst[2] <= oSynthInst[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oSynthInst[3] <= oSynthInst[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|MousePS2_Interface:Mouse0
iCLK => received_data_en_contador_enable_xor2.CLK
iCLK => received_data_en_contador[0].CLK
iCLK => received_data_en_contador[1].CLK
iCLK => received_data_en_contador[2].CLK
iCLK => received_data_en_contador[3].CLK
iCLK => received_data_en_contador[4].CLK
iCLK => received_data_en_contador[5].CLK
iCLK => received_data_en_contador[6].CLK
iCLK => received_data_en_contador[7].CLK
iCLK => received_data_en_contador[8].CLK
iCLK => received_data_en_contador[9].CLK
iCLK => received_data_en_contador[10].CLK
iCLK => received_data_en_contador[11].CLK
iCLK => received_data_en_contador[12].CLK
iCLK => received_data_en_contador[13].CLK
iCLK => received_data_en_contador[14].CLK
iCLK => received_data_en_contador[15].CLK
iCLK => received_data_en_contador[16].CLK
iCLK => received_data_en_contador[17].CLK
iCLK => received_data_en_contador[18].CLK
iCLK => received_data_en_contador[19].CLK
iCLK => received_data_en_contador[20].CLK
iCLK => received_data_en_contador[21].CLK
iCLK => received_data_en_contador[22].CLK
iCLK => received_data_en_contador[23].CLK
iCLK => received_data_en_contador[24].CLK
iCLK => received_data_en_contador[25].CLK
iCLK => received_data_en_contador[26].CLK
iCLK => received_data_en_contador[27].CLK
iCLK => received_data_en_contador[28].CLK
iCLK => received_data_en_contador[29].CLK
iCLK => received_data_en_contador[30].CLK
iCLK => received_data_en_contador[31].CLK
iCLK_50 => mouse_hugo:mouse1.CLOCK_50
Reset => mouse_hugo:mouse1.reset
PS2_KBCLK <> mouse_hugo:mouse1.PS2_CLK
PS2_KBDAT <> mouse_hugo:mouse1.PS2_DAT
wReadEnable => wReadData[31].IN1
wWriteEnable => ~NO_FANOUT~
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal1.IN31
wAddress[1] => Equal1.IN30
wAddress[2] => Equal1.IN11
wAddress[3] => Equal1.IN29
wAddress[4] => Equal1.IN10
wAddress[5] => Equal1.IN28
wAddress[6] => Equal1.IN27
wAddress[7] => Equal1.IN26
wAddress[8] => Equal1.IN9
wAddress[9] => Equal1.IN25
wAddress[10] => Equal1.IN24
wAddress[11] => Equal1.IN23
wAddress[12] => Equal1.IN22
wAddress[13] => Equal1.IN21
wAddress[14] => Equal1.IN20
wAddress[15] => Equal1.IN19
wAddress[16] => Equal1.IN18
wAddress[17] => Equal1.IN17
wAddress[18] => Equal1.IN16
wAddress[19] => Equal1.IN15
wAddress[20] => Equal1.IN14
wAddress[21] => Equal1.IN8
wAddress[22] => Equal1.IN13
wAddress[23] => Equal1.IN12
wAddress[24] => Equal1.IN7
wAddress[25] => Equal1.IN6
wAddress[26] => Equal1.IN5
wAddress[27] => Equal1.IN4
wAddress[28] => Equal1.IN3
wAddress[29] => Equal1.IN2
wAddress[30] => Equal1.IN1
wAddress[31] => Equal1.IN0
wWriteData[0] => ~NO_FANOUT~
wWriteData[1] => ~NO_FANOUT~
wWriteData[2] => ~NO_FANOUT~
wWriteData[3] => ~NO_FANOUT~
wWriteData[4] => ~NO_FANOUT~
wWriteData[5] => ~NO_FANOUT~
wWriteData[6] => ~NO_FANOUT~
wWriteData[7] => ~NO_FANOUT~
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE
reg_mouse_keyboard <= <GND>
received_data_en_contador_enable <= received_data_en_contador_enable.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1
CLOCK_50 => CLOCK_50.IN1
reset => reset.IN1
PS2_CLK <> PS2_Controller:CONT_1.PS2_CLK
PS2_DAT <> PS2_Controller:CONT_1.PS2_DAT
received_data_history[0][0] <= received_data_history[0][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][1] <= received_data_history[0][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][2] <= received_data_history[0][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][3] <= received_data_history[0][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][4] <= received_data_history[0][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][5] <= received_data_history[0][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][6] <= received_data_history[0][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[0][7] <= received_data_history[0][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][0] <= received_data_history[1][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][1] <= received_data_history[1][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][2] <= received_data_history[1][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][3] <= received_data_history[1][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][4] <= received_data_history[1][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][5] <= received_data_history[1][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][6] <= received_data_history[1][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[1][7] <= received_data_history[1][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][0] <= received_data_history[2][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][1] <= received_data_history[2][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][2] <= received_data_history[2][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][3] <= received_data_history[2][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][4] <= received_data_history[2][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][5] <= received_data_history[2][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][6] <= received_data_history[2][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[2][7] <= received_data_history[2][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][0] <= received_data_history[3][0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][1] <= received_data_history[3][1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][2] <= received_data_history[3][2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][3] <= received_data_history[3][3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][4] <= received_data_history[3][4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][5] <= received_data_history[3][5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][6] <= received_data_history[3][6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_history[3][7] <= received_data_history[3][7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= PS2_Controller:CONT_1.received_data_en
command_auto <= send_command.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT
command_was_sent <= Altera_UP_PS2_Command_Out:PS2_Command_Out.command_was_sent
error_communication_timed_out <= Altera_UP_PS2_Command_Out:PS2_Command_Out.error_communication_timed_out
received_data[0] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[1] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[2] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[3] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[4] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[5] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[6] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data[7] <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data
received_data_en <= Altera_UP_PS2_Data_In:PS2_Data_In.received_data_en


|TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1
received_data[0] <= received_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[1] <= received_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[2] <= received_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[3] <= received_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[4] <= received_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[5] <= received_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[6] <= received_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data[7] <= received_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
received_data_en <= received_data_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|MousePS2_Interface:Mouse0|mouse_hugo:mouse1|PS2_Controller:CONT_1|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT
command_was_sent <= command_was_sent~reg0.DB_MAX_OUTPUT_PORT_TYPE
error_communication_timed_out <= error_communication_timed_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|IrDA_Interface:IrDA0
iCLK_50 => iCLK_50.IN1
iCLK => ~NO_FANOUT~
Reset => ~NO_FANOUT~
oIRDA_TXD <= <GND>
iIRDA_RXD => iIRDA_RXD.IN1
wReadEnable => oDATA_READY.OUTPUTSELECT
wReadEnable => wReadData[31].IN1
wWriteEnable => ~NO_FANOUT~
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal0.IN31
wAddress[0] => Equal1.IN31
wAddress[1] => Equal0.IN30
wAddress[1] => Equal1.IN30
wAddress[2] => Equal0.IN29
wAddress[2] => Equal1.IN11
wAddress[3] => Equal0.IN11
wAddress[3] => Equal1.IN29
wAddress[4] => Equal0.IN28
wAddress[4] => Equal1.IN28
wAddress[5] => Equal0.IN27
wAddress[5] => Equal1.IN27
wAddress[6] => Equal0.IN26
wAddress[6] => Equal1.IN26
wAddress[7] => Equal0.IN25
wAddress[7] => Equal1.IN25
wAddress[8] => Equal0.IN10
wAddress[8] => Equal1.IN10
wAddress[9] => Equal0.IN24
wAddress[9] => Equal1.IN24
wAddress[10] => Equal0.IN9
wAddress[10] => Equal1.IN9
wAddress[11] => Equal0.IN23
wAddress[11] => Equal1.IN23
wAddress[12] => Equal0.IN22
wAddress[12] => Equal1.IN22
wAddress[13] => Equal0.IN21
wAddress[13] => Equal1.IN21
wAddress[14] => Equal0.IN20
wAddress[14] => Equal1.IN20
wAddress[15] => Equal0.IN19
wAddress[15] => Equal1.IN19
wAddress[16] => Equal0.IN18
wAddress[16] => Equal1.IN18
wAddress[17] => Equal0.IN17
wAddress[17] => Equal1.IN17
wAddress[18] => Equal0.IN16
wAddress[18] => Equal1.IN16
wAddress[19] => Equal0.IN15
wAddress[19] => Equal1.IN15
wAddress[20] => Equal0.IN14
wAddress[20] => Equal1.IN14
wAddress[21] => Equal0.IN8
wAddress[21] => Equal1.IN8
wAddress[22] => Equal0.IN13
wAddress[22] => Equal1.IN13
wAddress[23] => Equal0.IN12
wAddress[23] => Equal1.IN12
wAddress[24] => Equal0.IN7
wAddress[24] => Equal1.IN7
wAddress[25] => Equal0.IN6
wAddress[25] => Equal1.IN6
wAddress[26] => Equal0.IN5
wAddress[26] => Equal1.IN5
wAddress[27] => Equal0.IN4
wAddress[27] => Equal1.IN4
wAddress[28] => Equal0.IN3
wAddress[28] => Equal1.IN3
wAddress[29] => Equal0.IN2
wAddress[29] => Equal1.IN2
wAddress[30] => Equal0.IN1
wAddress[30] => Equal1.IN1
wAddress[31] => Equal0.IN0
wAddress[31] => Equal1.IN0
wWriteData[0] => ~NO_FANOUT~
wWriteData[1] => ~NO_FANOUT~
wWriteData[2] => ~NO_FANOUT~
wWriteData[3] => ~NO_FANOUT~
wWriteData[4] => ~NO_FANOUT~
wWriteData[5] => ~NO_FANOUT~
wWriteData[6] => ~NO_FANOUT~
wWriteData[7] => ~NO_FANOUT~
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
oDATA_READY <= oDATA_READY.DB_MAX_OUTPUT_PORT_TYPE
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|IrDA_Interface:IrDA0|IrDA_receiver:IrDArx
iCLK => oDATA_READY~reg0.CLK
iCLK => oDATA[0]~reg0.CLK
iCLK => oDATA[1]~reg0.CLK
iCLK => oDATA[2]~reg0.CLK
iCLK => oDATA[3]~reg0.CLK
iCLK => oDATA[4]~reg0.CLK
iCLK => oDATA[5]~reg0.CLK
iCLK => oDATA[6]~reg0.CLK
iCLK => oDATA[7]~reg0.CLK
iCLK => oDATA[8]~reg0.CLK
iCLK => oDATA[9]~reg0.CLK
iCLK => oDATA[10]~reg0.CLK
iCLK => oDATA[11]~reg0.CLK
iCLK => oDATA[12]~reg0.CLK
iCLK => oDATA[13]~reg0.CLK
iCLK => oDATA[14]~reg0.CLK
iCLK => oDATA[15]~reg0.CLK
iCLK => oDATA[16]~reg0.CLK
iCLK => oDATA[17]~reg0.CLK
iCLK => oDATA[18]~reg0.CLK
iCLK => oDATA[19]~reg0.CLK
iCLK => oDATA[20]~reg0.CLK
iCLK => oDATA[21]~reg0.CLK
iCLK => oDATA[22]~reg0.CLK
iCLK => oDATA[23]~reg0.CLK
iCLK => oDATA[24]~reg0.CLK
iCLK => oDATA[25]~reg0.CLK
iCLK => oDATA[26]~reg0.CLK
iCLK => oDATA[27]~reg0.CLK
iCLK => oDATA[28]~reg0.CLK
iCLK => oDATA[29]~reg0.CLK
iCLK => oDATA[30]~reg0.CLK
iCLK => oDATA[31]~reg0.CLK
iCLK => data_buf[0].CLK
iCLK => data_buf[1].CLK
iCLK => data_buf[2].CLK
iCLK => data_buf[3].CLK
iCLK => data_buf[4].CLK
iCLK => data_buf[5].CLK
iCLK => data_buf[6].CLK
iCLK => data_buf[7].CLK
iCLK => data_buf[8].CLK
iCLK => data_buf[9].CLK
iCLK => data_buf[10].CLK
iCLK => data_buf[11].CLK
iCLK => data_buf[12].CLK
iCLK => data_buf[13].CLK
iCLK => data_buf[14].CLK
iCLK => data_buf[15].CLK
iCLK => data_buf[16].CLK
iCLK => data_buf[17].CLK
iCLK => data_buf[18].CLK
iCLK => data_buf[19].CLK
iCLK => data_buf[20].CLK
iCLK => data_buf[21].CLK
iCLK => data_buf[22].CLK
iCLK => data_buf[23].CLK
iCLK => data_buf[24].CLK
iCLK => data_buf[25].CLK
iCLK => data_buf[26].CLK
iCLK => data_buf[27].CLK
iCLK => data_buf[28].CLK
iCLK => data_buf[29].CLK
iCLK => data_buf[30].CLK
iCLK => data_buf[31].CLK
iCLK => data_ready.CLK
iCLK => data[0].CLK
iCLK => data[1].CLK
iCLK => data[2].CLK
iCLK => data[3].CLK
iCLK => data[4].CLK
iCLK => data[5].CLK
iCLK => data[6].CLK
iCLK => data[7].CLK
iCLK => data[8].CLK
iCLK => data[9].CLK
iCLK => data[10].CLK
iCLK => data[11].CLK
iCLK => data[12].CLK
iCLK => data[13].CLK
iCLK => data[14].CLK
iCLK => data[15].CLK
iCLK => data[16].CLK
iCLK => data[17].CLK
iCLK => data[18].CLK
iCLK => data[19].CLK
iCLK => data[20].CLK
iCLK => data[21].CLK
iCLK => data[22].CLK
iCLK => data[23].CLK
iCLK => data[24].CLK
iCLK => data[25].CLK
iCLK => data[26].CLK
iCLK => data[27].CLK
iCLK => data[28].CLK
iCLK => data[29].CLK
iCLK => data[30].CLK
iCLK => data[31].CLK
iCLK => bitcount[0].CLK
iCLK => bitcount[1].CLK
iCLK => bitcount[2].CLK
iCLK => bitcount[3].CLK
iCLK => bitcount[4].CLK
iCLK => bitcount[5].CLK
iCLK => data_count_flag.CLK
iCLK => data_count[0].CLK
iCLK => data_count[1].CLK
iCLK => data_count[2].CLK
iCLK => data_count[3].CLK
iCLK => data_count[4].CLK
iCLK => data_count[5].CLK
iCLK => data_count[6].CLK
iCLK => data_count[7].CLK
iCLK => data_count[8].CLK
iCLK => data_count[9].CLK
iCLK => data_count[10].CLK
iCLK => data_count[11].CLK
iCLK => data_count[12].CLK
iCLK => data_count[13].CLK
iCLK => data_count[14].CLK
iCLK => data_count[15].CLK
iCLK => data_count[16].CLK
iCLK => data_count[17].CLK
iCLK => state_count_flag.CLK
iCLK => state_count[0].CLK
iCLK => state_count[1].CLK
iCLK => state_count[2].CLK
iCLK => state_count[3].CLK
iCLK => state_count[4].CLK
iCLK => state_count[5].CLK
iCLK => state_count[6].CLK
iCLK => state_count[7].CLK
iCLK => state_count[8].CLK
iCLK => state_count[9].CLK
iCLK => state_count[10].CLK
iCLK => state_count[11].CLK
iCLK => state_count[12].CLK
iCLK => state_count[13].CLK
iCLK => state_count[14].CLK
iCLK => state_count[15].CLK
iCLK => state_count[16].CLK
iCLK => state_count[17].CLK
iCLK => idle_count_flag.CLK
iCLK => idle_count[0].CLK
iCLK => idle_count[1].CLK
iCLK => idle_count[2].CLK
iCLK => idle_count[3].CLK
iCLK => idle_count[4].CLK
iCLK => idle_count[5].CLK
iCLK => idle_count[6].CLK
iCLK => idle_count[7].CLK
iCLK => idle_count[8].CLK
iCLK => idle_count[9].CLK
iCLK => idle_count[10].CLK
iCLK => idle_count[11].CLK
iCLK => idle_count[12].CLK
iCLK => idle_count[13].CLK
iCLK => idle_count[14].CLK
iCLK => idle_count[15].CLK
iCLK => idle_count[16].CLK
iCLK => idle_count[17].CLK
iCLK => state~1.DATAIN
iRST_n => oDATA_READY~reg0.ACLR
iRST_n => oDATA[0]~reg0.ACLR
iRST_n => oDATA[1]~reg0.ACLR
iRST_n => oDATA[2]~reg0.ACLR
iRST_n => oDATA[3]~reg0.ACLR
iRST_n => oDATA[4]~reg0.ACLR
iRST_n => oDATA[5]~reg0.ACLR
iRST_n => oDATA[6]~reg0.ACLR
iRST_n => oDATA[7]~reg0.ACLR
iRST_n => oDATA[8]~reg0.ACLR
iRST_n => oDATA[9]~reg0.ACLR
iRST_n => oDATA[10]~reg0.ACLR
iRST_n => oDATA[11]~reg0.ACLR
iRST_n => oDATA[12]~reg0.ACLR
iRST_n => oDATA[13]~reg0.ACLR
iRST_n => oDATA[14]~reg0.ACLR
iRST_n => oDATA[15]~reg0.ACLR
iRST_n => oDATA[16]~reg0.ACLR
iRST_n => oDATA[17]~reg0.ACLR
iRST_n => oDATA[18]~reg0.ACLR
iRST_n => oDATA[19]~reg0.ACLR
iRST_n => oDATA[20]~reg0.ACLR
iRST_n => oDATA[21]~reg0.ACLR
iRST_n => oDATA[22]~reg0.ACLR
iRST_n => oDATA[23]~reg0.ACLR
iRST_n => oDATA[24]~reg0.ACLR
iRST_n => oDATA[25]~reg0.ACLR
iRST_n => oDATA[26]~reg0.ACLR
iRST_n => oDATA[27]~reg0.ACLR
iRST_n => oDATA[28]~reg0.ACLR
iRST_n => oDATA[29]~reg0.ACLR
iRST_n => oDATA[30]~reg0.ACLR
iRST_n => oDATA[31]~reg0.ACLR
iRST_n => idle_count[0].ACLR
iRST_n => idle_count[1].ACLR
iRST_n => idle_count[2].ACLR
iRST_n => idle_count[3].ACLR
iRST_n => idle_count[4].ACLR
iRST_n => idle_count[5].ACLR
iRST_n => idle_count[6].ACLR
iRST_n => idle_count[7].ACLR
iRST_n => idle_count[8].ACLR
iRST_n => idle_count[9].ACLR
iRST_n => idle_count[10].ACLR
iRST_n => idle_count[11].ACLR
iRST_n => idle_count[12].ACLR
iRST_n => idle_count[13].ACLR
iRST_n => idle_count[14].ACLR
iRST_n => idle_count[15].ACLR
iRST_n => idle_count[16].ACLR
iRST_n => idle_count[17].ACLR
iRST_n => idle_count_flag.ACLR
iRST_n => state_count[0].ACLR
iRST_n => state_count[1].ACLR
iRST_n => state_count[2].ACLR
iRST_n => state_count[3].ACLR
iRST_n => state_count[4].ACLR
iRST_n => state_count[5].ACLR
iRST_n => state_count[6].ACLR
iRST_n => state_count[7].ACLR
iRST_n => state_count[8].ACLR
iRST_n => state_count[9].ACLR
iRST_n => state_count[10].ACLR
iRST_n => state_count[11].ACLR
iRST_n => state_count[12].ACLR
iRST_n => state_count[13].ACLR
iRST_n => state_count[14].ACLR
iRST_n => state_count[15].ACLR
iRST_n => state_count[16].ACLR
iRST_n => state_count[17].ACLR
iRST_n => state_count_flag.ACLR
iRST_n => data_count[0].ACLR
iRST_n => data_count[1].ACLR
iRST_n => data_count[2].ACLR
iRST_n => data_count[3].ACLR
iRST_n => data_count[4].ACLR
iRST_n => data_count[5].ACLR
iRST_n => data_count[6].ACLR
iRST_n => data_count[7].ACLR
iRST_n => data_count[8].ACLR
iRST_n => data_count[9].ACLR
iRST_n => data_count[10].ACLR
iRST_n => data_count[11].ACLR
iRST_n => data_count[12].ACLR
iRST_n => data_count[13].ACLR
iRST_n => data_count[14].ACLR
iRST_n => data_count[15].ACLR
iRST_n => data_count[16].ACLR
iRST_n => data_count[17].ACLR
iRST_n => data_count_flag.ACLR
iRST_n => bitcount[0].ACLR
iRST_n => bitcount[1].ACLR
iRST_n => bitcount[2].ACLR
iRST_n => bitcount[3].ACLR
iRST_n => bitcount[4].ACLR
iRST_n => bitcount[5].ACLR
iRST_n => data[0].ACLR
iRST_n => data[1].ACLR
iRST_n => data[2].ACLR
iRST_n => data[3].ACLR
iRST_n => data[4].ACLR
iRST_n => data[5].ACLR
iRST_n => data[6].ACLR
iRST_n => data[7].ACLR
iRST_n => data[8].ACLR
iRST_n => data[9].ACLR
iRST_n => data[10].ACLR
iRST_n => data[11].ACLR
iRST_n => data[12].ACLR
iRST_n => data[13].ACLR
iRST_n => data[14].ACLR
iRST_n => data[15].ACLR
iRST_n => data[16].ACLR
iRST_n => data[17].ACLR
iRST_n => data[18].ACLR
iRST_n => data[19].ACLR
iRST_n => data[20].ACLR
iRST_n => data[21].ACLR
iRST_n => data[22].ACLR
iRST_n => data[23].ACLR
iRST_n => data[24].ACLR
iRST_n => data[25].ACLR
iRST_n => data[26].ACLR
iRST_n => data[27].ACLR
iRST_n => data[28].ACLR
iRST_n => data[29].ACLR
iRST_n => data[30].ACLR
iRST_n => data[31].ACLR
iRST_n => data_ready.ACLR
iRST_n => state~3.DATAIN
iRST_n => data_buf[31].ENA
iRST_n => data_buf[30].ENA
iRST_n => data_buf[29].ENA
iRST_n => data_buf[28].ENA
iRST_n => data_buf[27].ENA
iRST_n => data_buf[26].ENA
iRST_n => data_buf[25].ENA
iRST_n => data_buf[24].ENA
iRST_n => data_buf[23].ENA
iRST_n => data_buf[22].ENA
iRST_n => data_buf[21].ENA
iRST_n => data_buf[20].ENA
iRST_n => data_buf[19].ENA
iRST_n => data_buf[18].ENA
iRST_n => data_buf[17].ENA
iRST_n => data_buf[16].ENA
iRST_n => data_buf[15].ENA
iRST_n => data_buf[14].ENA
iRST_n => data_buf[13].ENA
iRST_n => data_buf[12].ENA
iRST_n => data_buf[11].ENA
iRST_n => data_buf[10].ENA
iRST_n => data_buf[9].ENA
iRST_n => data_buf[8].ENA
iRST_n => data_buf[7].ENA
iRST_n => data_buf[6].ENA
iRST_n => data_buf[5].ENA
iRST_n => data_buf[4].ENA
iRST_n => data_buf[3].ENA
iRST_n => data_buf[2].ENA
iRST_n => data_buf[1].ENA
iRST_n => data_buf[0].ENA
iIRDA => always3.IN0
iIRDA => always5.IN0
iIRDA => always1.IN0
oDATA_READY <= oDATA_READY~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[0] <= oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= oDATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[12] <= oDATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[13] <= oDATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[14] <= oDATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[15] <= oDATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[16] <= oDATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[17] <= oDATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[18] <= oDATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[19] <= oDATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[20] <= oDATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[21] <= oDATA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[22] <= oDATA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[23] <= oDATA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[24] <= oDATA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[25] <= oDATA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[26] <= oDATA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[27] <= oDATA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[28] <= oDATA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[29] <= oDATA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[30] <= oDATA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[31] <= oDATA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|IrDA_decoder:IrDA_decoder0
iCLK_50 => iCLK_50.IN1
iCLK => iCLK.IN1
Reset => Reset.IN1
iIRDA_RXD => iIRDA_RXD.IN1
wAddress[0] => Equal0.IN20
wAddress[1] => Equal0.IN19
wAddress[2] => Equal0.IN18
wAddress[3] => Equal0.IN17
wAddress[4] => Equal0.IN16
wAddress[5] => Equal0.IN15
wAddress[6] => Equal0.IN14
wAddress[7] => Equal0.IN13
wAddress[8] => Equal0.IN31
wAddress[9] => Equal0.IN12
wAddress[10] => Equal0.IN30
wAddress[11] => Equal0.IN11
wAddress[12] => Equal0.IN10
wAddress[13] => Equal0.IN9
wAddress[14] => Equal0.IN8
wAddress[15] => Equal0.IN7
wAddress[16] => Equal0.IN6
wAddress[17] => Equal0.IN5
wAddress[18] => Equal0.IN4
wAddress[19] => Equal0.IN3
wAddress[20] => Equal0.IN2
wAddress[21] => Equal0.IN29
wAddress[22] => Equal0.IN1
wAddress[23] => Equal0.IN0
wAddress[24] => Equal0.IN28
wAddress[25] => Equal0.IN27
wAddress[26] => Equal0.IN26
wAddress[27] => Equal0.IN25
wAddress[28] => Equal0.IN24
wAddress[29] => Equal0.IN23
wAddress[30] => Equal0.IN22
wAddress[31] => Equal0.IN21
oCode[0] <= oCode[0].DB_MAX_OUTPUT_PORT_TYPE
oCode[1] <= oCode[1].DB_MAX_OUTPUT_PORT_TYPE
oCode[2] <= oCode[2].DB_MAX_OUTPUT_PORT_TYPE
oCode[3] <= oCode[3].DB_MAX_OUTPUT_PORT_TYPE
oCode[4] <= oCode[4].DB_MAX_OUTPUT_PORT_TYPE
oCode[5] <= oCode[5].DB_MAX_OUTPUT_PORT_TYPE
oCode[6] <= oCode[6].DB_MAX_OUTPUT_PORT_TYPE
oCode[7] <= oCode[7].DB_MAX_OUTPUT_PORT_TYPE
oCode[8] <= oCode[8].DB_MAX_OUTPUT_PORT_TYPE
oCode[9] <= oCode[9].DB_MAX_OUTPUT_PORT_TYPE
oCode[10] <= oCode[10].DB_MAX_OUTPUT_PORT_TYPE
oCode[11] <= oCode[11].DB_MAX_OUTPUT_PORT_TYPE
oCode[12] <= oCode[12].DB_MAX_OUTPUT_PORT_TYPE
oCode[13] <= oCode[13].DB_MAX_OUTPUT_PORT_TYPE
oCode[14] <= oCode[14].DB_MAX_OUTPUT_PORT_TYPE
oCode[15] <= oCode[15].DB_MAX_OUTPUT_PORT_TYPE
oCode[16] <= oCode[16].DB_MAX_OUTPUT_PORT_TYPE
oCode[17] <= oCode[17].DB_MAX_OUTPUT_PORT_TYPE
oCode[18] <= oCode[18].DB_MAX_OUTPUT_PORT_TYPE
oCode[19] <= oCode[19].DB_MAX_OUTPUT_PORT_TYPE
oCode[20] <= oCode[20].DB_MAX_OUTPUT_PORT_TYPE
oCode[21] <= oCode[21].DB_MAX_OUTPUT_PORT_TYPE
oCode[22] <= oCode[22].DB_MAX_OUTPUT_PORT_TYPE
oCode[23] <= oCode[23].DB_MAX_OUTPUT_PORT_TYPE
oCode[24] <= oCode[24].DB_MAX_OUTPUT_PORT_TYPE
oCode[25] <= oCode[25].DB_MAX_OUTPUT_PORT_TYPE
oCode[26] <= oCode[26].DB_MAX_OUTPUT_PORT_TYPE
oCode[27] <= oCode[27].DB_MAX_OUTPUT_PORT_TYPE
oCode[28] <= oCode[28].DB_MAX_OUTPUT_PORT_TYPE
oCode[29] <= oCode[29].DB_MAX_OUTPUT_PORT_TYPE
oCode[30] <= oCode[30].DB_MAX_OUTPUT_PORT_TYPE
oCode[31] <= oCode[31].DB_MAX_OUTPUT_PORT_TYPE
wReadEnable => always3.IN1
iselect[0] => Decoder0.IN1
iselect[0] => Mux0.IN3
iselect[0] => Mux1.IN1
iselect[0] => Mux2.IN2
iselect[1] => Decoder0.IN0
iselect[1] => Mux0.IN2
iselect[1] => Mux1.IN0
iselect[1] => Mux2.IN1


|TopDE|IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda
iCLK_50 => iCLK_50.IN1
iCLK => ~NO_FANOUT~
Reset => ~NO_FANOUT~
oIRDA_TXD <= <GND>
iIRDA_RXD => iIRDA_RXD.IN1
wReadEnable => oDATA_READY.OUTPUTSELECT
wReadEnable => wReadData[31].IN1
wWriteEnable => ~NO_FANOUT~
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal0.IN31
wAddress[0] => Equal1.IN31
wAddress[1] => Equal0.IN30
wAddress[1] => Equal1.IN30
wAddress[2] => Equal0.IN29
wAddress[2] => Equal1.IN11
wAddress[3] => Equal0.IN11
wAddress[3] => Equal1.IN29
wAddress[4] => Equal0.IN28
wAddress[4] => Equal1.IN28
wAddress[5] => Equal0.IN27
wAddress[5] => Equal1.IN27
wAddress[6] => Equal0.IN26
wAddress[6] => Equal1.IN26
wAddress[7] => Equal0.IN25
wAddress[7] => Equal1.IN25
wAddress[8] => Equal0.IN10
wAddress[8] => Equal1.IN10
wAddress[9] => Equal0.IN24
wAddress[9] => Equal1.IN24
wAddress[10] => Equal0.IN9
wAddress[10] => Equal1.IN9
wAddress[11] => Equal0.IN23
wAddress[11] => Equal1.IN23
wAddress[12] => Equal0.IN22
wAddress[12] => Equal1.IN22
wAddress[13] => Equal0.IN21
wAddress[13] => Equal1.IN21
wAddress[14] => Equal0.IN20
wAddress[14] => Equal1.IN20
wAddress[15] => Equal0.IN19
wAddress[15] => Equal1.IN19
wAddress[16] => Equal0.IN18
wAddress[16] => Equal1.IN18
wAddress[17] => Equal0.IN17
wAddress[17] => Equal1.IN17
wAddress[18] => Equal0.IN16
wAddress[18] => Equal1.IN16
wAddress[19] => Equal0.IN15
wAddress[19] => Equal1.IN15
wAddress[20] => Equal0.IN14
wAddress[20] => Equal1.IN14
wAddress[21] => Equal0.IN8
wAddress[21] => Equal1.IN8
wAddress[22] => Equal0.IN13
wAddress[22] => Equal1.IN13
wAddress[23] => Equal0.IN12
wAddress[23] => Equal1.IN12
wAddress[24] => Equal0.IN7
wAddress[24] => Equal1.IN7
wAddress[25] => Equal0.IN6
wAddress[25] => Equal1.IN6
wAddress[26] => Equal0.IN5
wAddress[26] => Equal1.IN5
wAddress[27] => Equal0.IN4
wAddress[27] => Equal1.IN4
wAddress[28] => Equal0.IN3
wAddress[28] => Equal1.IN3
wAddress[29] => Equal0.IN2
wAddress[29] => Equal1.IN2
wAddress[30] => Equal0.IN1
wAddress[30] => Equal1.IN1
wAddress[31] => Equal0.IN0
wAddress[31] => Equal1.IN0
wWriteData[0] => ~NO_FANOUT~
wWriteData[1] => ~NO_FANOUT~
wWriteData[2] => ~NO_FANOUT~
wWriteData[3] => ~NO_FANOUT~
wWriteData[4] => ~NO_FANOUT~
wWriteData[5] => ~NO_FANOUT~
wWriteData[6] => ~NO_FANOUT~
wWriteData[7] => ~NO_FANOUT~
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
oDATA_READY <= oDATA_READY.DB_MAX_OUTPUT_PORT_TYPE
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|IrDA_decoder:IrDA_decoder0|IrDA_Interface:irda|IrDA_receiver:IrDArx
iCLK => oDATA_READY~reg0.CLK
iCLK => oDATA[0]~reg0.CLK
iCLK => oDATA[1]~reg0.CLK
iCLK => oDATA[2]~reg0.CLK
iCLK => oDATA[3]~reg0.CLK
iCLK => oDATA[4]~reg0.CLK
iCLK => oDATA[5]~reg0.CLK
iCLK => oDATA[6]~reg0.CLK
iCLK => oDATA[7]~reg0.CLK
iCLK => oDATA[8]~reg0.CLK
iCLK => oDATA[9]~reg0.CLK
iCLK => oDATA[10]~reg0.CLK
iCLK => oDATA[11]~reg0.CLK
iCLK => oDATA[12]~reg0.CLK
iCLK => oDATA[13]~reg0.CLK
iCLK => oDATA[14]~reg0.CLK
iCLK => oDATA[15]~reg0.CLK
iCLK => oDATA[16]~reg0.CLK
iCLK => oDATA[17]~reg0.CLK
iCLK => oDATA[18]~reg0.CLK
iCLK => oDATA[19]~reg0.CLK
iCLK => oDATA[20]~reg0.CLK
iCLK => oDATA[21]~reg0.CLK
iCLK => oDATA[22]~reg0.CLK
iCLK => oDATA[23]~reg0.CLK
iCLK => oDATA[24]~reg0.CLK
iCLK => oDATA[25]~reg0.CLK
iCLK => oDATA[26]~reg0.CLK
iCLK => oDATA[27]~reg0.CLK
iCLK => oDATA[28]~reg0.CLK
iCLK => oDATA[29]~reg0.CLK
iCLK => oDATA[30]~reg0.CLK
iCLK => oDATA[31]~reg0.CLK
iCLK => data_buf[0].CLK
iCLK => data_buf[1].CLK
iCLK => data_buf[2].CLK
iCLK => data_buf[3].CLK
iCLK => data_buf[4].CLK
iCLK => data_buf[5].CLK
iCLK => data_buf[6].CLK
iCLK => data_buf[7].CLK
iCLK => data_buf[8].CLK
iCLK => data_buf[9].CLK
iCLK => data_buf[10].CLK
iCLK => data_buf[11].CLK
iCLK => data_buf[12].CLK
iCLK => data_buf[13].CLK
iCLK => data_buf[14].CLK
iCLK => data_buf[15].CLK
iCLK => data_buf[16].CLK
iCLK => data_buf[17].CLK
iCLK => data_buf[18].CLK
iCLK => data_buf[19].CLK
iCLK => data_buf[20].CLK
iCLK => data_buf[21].CLK
iCLK => data_buf[22].CLK
iCLK => data_buf[23].CLK
iCLK => data_buf[24].CLK
iCLK => data_buf[25].CLK
iCLK => data_buf[26].CLK
iCLK => data_buf[27].CLK
iCLK => data_buf[28].CLK
iCLK => data_buf[29].CLK
iCLK => data_buf[30].CLK
iCLK => data_buf[31].CLK
iCLK => data_ready.CLK
iCLK => data[0].CLK
iCLK => data[1].CLK
iCLK => data[2].CLK
iCLK => data[3].CLK
iCLK => data[4].CLK
iCLK => data[5].CLK
iCLK => data[6].CLK
iCLK => data[7].CLK
iCLK => data[8].CLK
iCLK => data[9].CLK
iCLK => data[10].CLK
iCLK => data[11].CLK
iCLK => data[12].CLK
iCLK => data[13].CLK
iCLK => data[14].CLK
iCLK => data[15].CLK
iCLK => data[16].CLK
iCLK => data[17].CLK
iCLK => data[18].CLK
iCLK => data[19].CLK
iCLK => data[20].CLK
iCLK => data[21].CLK
iCLK => data[22].CLK
iCLK => data[23].CLK
iCLK => data[24].CLK
iCLK => data[25].CLK
iCLK => data[26].CLK
iCLK => data[27].CLK
iCLK => data[28].CLK
iCLK => data[29].CLK
iCLK => data[30].CLK
iCLK => data[31].CLK
iCLK => bitcount[0].CLK
iCLK => bitcount[1].CLK
iCLK => bitcount[2].CLK
iCLK => bitcount[3].CLK
iCLK => bitcount[4].CLK
iCLK => bitcount[5].CLK
iCLK => data_count_flag.CLK
iCLK => data_count[0].CLK
iCLK => data_count[1].CLK
iCLK => data_count[2].CLK
iCLK => data_count[3].CLK
iCLK => data_count[4].CLK
iCLK => data_count[5].CLK
iCLK => data_count[6].CLK
iCLK => data_count[7].CLK
iCLK => data_count[8].CLK
iCLK => data_count[9].CLK
iCLK => data_count[10].CLK
iCLK => data_count[11].CLK
iCLK => data_count[12].CLK
iCLK => data_count[13].CLK
iCLK => data_count[14].CLK
iCLK => data_count[15].CLK
iCLK => data_count[16].CLK
iCLK => data_count[17].CLK
iCLK => state_count_flag.CLK
iCLK => state_count[0].CLK
iCLK => state_count[1].CLK
iCLK => state_count[2].CLK
iCLK => state_count[3].CLK
iCLK => state_count[4].CLK
iCLK => state_count[5].CLK
iCLK => state_count[6].CLK
iCLK => state_count[7].CLK
iCLK => state_count[8].CLK
iCLK => state_count[9].CLK
iCLK => state_count[10].CLK
iCLK => state_count[11].CLK
iCLK => state_count[12].CLK
iCLK => state_count[13].CLK
iCLK => state_count[14].CLK
iCLK => state_count[15].CLK
iCLK => state_count[16].CLK
iCLK => state_count[17].CLK
iCLK => idle_count_flag.CLK
iCLK => idle_count[0].CLK
iCLK => idle_count[1].CLK
iCLK => idle_count[2].CLK
iCLK => idle_count[3].CLK
iCLK => idle_count[4].CLK
iCLK => idle_count[5].CLK
iCLK => idle_count[6].CLK
iCLK => idle_count[7].CLK
iCLK => idle_count[8].CLK
iCLK => idle_count[9].CLK
iCLK => idle_count[10].CLK
iCLK => idle_count[11].CLK
iCLK => idle_count[12].CLK
iCLK => idle_count[13].CLK
iCLK => idle_count[14].CLK
iCLK => idle_count[15].CLK
iCLK => idle_count[16].CLK
iCLK => idle_count[17].CLK
iCLK => state~1.DATAIN
iRST_n => oDATA_READY~reg0.ACLR
iRST_n => oDATA[0]~reg0.ACLR
iRST_n => oDATA[1]~reg0.ACLR
iRST_n => oDATA[2]~reg0.ACLR
iRST_n => oDATA[3]~reg0.ACLR
iRST_n => oDATA[4]~reg0.ACLR
iRST_n => oDATA[5]~reg0.ACLR
iRST_n => oDATA[6]~reg0.ACLR
iRST_n => oDATA[7]~reg0.ACLR
iRST_n => oDATA[8]~reg0.ACLR
iRST_n => oDATA[9]~reg0.ACLR
iRST_n => oDATA[10]~reg0.ACLR
iRST_n => oDATA[11]~reg0.ACLR
iRST_n => oDATA[12]~reg0.ACLR
iRST_n => oDATA[13]~reg0.ACLR
iRST_n => oDATA[14]~reg0.ACLR
iRST_n => oDATA[15]~reg0.ACLR
iRST_n => oDATA[16]~reg0.ACLR
iRST_n => oDATA[17]~reg0.ACLR
iRST_n => oDATA[18]~reg0.ACLR
iRST_n => oDATA[19]~reg0.ACLR
iRST_n => oDATA[20]~reg0.ACLR
iRST_n => oDATA[21]~reg0.ACLR
iRST_n => oDATA[22]~reg0.ACLR
iRST_n => oDATA[23]~reg0.ACLR
iRST_n => oDATA[24]~reg0.ACLR
iRST_n => oDATA[25]~reg0.ACLR
iRST_n => oDATA[26]~reg0.ACLR
iRST_n => oDATA[27]~reg0.ACLR
iRST_n => oDATA[28]~reg0.ACLR
iRST_n => oDATA[29]~reg0.ACLR
iRST_n => oDATA[30]~reg0.ACLR
iRST_n => oDATA[31]~reg0.ACLR
iRST_n => idle_count[0].ACLR
iRST_n => idle_count[1].ACLR
iRST_n => idle_count[2].ACLR
iRST_n => idle_count[3].ACLR
iRST_n => idle_count[4].ACLR
iRST_n => idle_count[5].ACLR
iRST_n => idle_count[6].ACLR
iRST_n => idle_count[7].ACLR
iRST_n => idle_count[8].ACLR
iRST_n => idle_count[9].ACLR
iRST_n => idle_count[10].ACLR
iRST_n => idle_count[11].ACLR
iRST_n => idle_count[12].ACLR
iRST_n => idle_count[13].ACLR
iRST_n => idle_count[14].ACLR
iRST_n => idle_count[15].ACLR
iRST_n => idle_count[16].ACLR
iRST_n => idle_count[17].ACLR
iRST_n => idle_count_flag.ACLR
iRST_n => state_count[0].ACLR
iRST_n => state_count[1].ACLR
iRST_n => state_count[2].ACLR
iRST_n => state_count[3].ACLR
iRST_n => state_count[4].ACLR
iRST_n => state_count[5].ACLR
iRST_n => state_count[6].ACLR
iRST_n => state_count[7].ACLR
iRST_n => state_count[8].ACLR
iRST_n => state_count[9].ACLR
iRST_n => state_count[10].ACLR
iRST_n => state_count[11].ACLR
iRST_n => state_count[12].ACLR
iRST_n => state_count[13].ACLR
iRST_n => state_count[14].ACLR
iRST_n => state_count[15].ACLR
iRST_n => state_count[16].ACLR
iRST_n => state_count[17].ACLR
iRST_n => state_count_flag.ACLR
iRST_n => data_count[0].ACLR
iRST_n => data_count[1].ACLR
iRST_n => data_count[2].ACLR
iRST_n => data_count[3].ACLR
iRST_n => data_count[4].ACLR
iRST_n => data_count[5].ACLR
iRST_n => data_count[6].ACLR
iRST_n => data_count[7].ACLR
iRST_n => data_count[8].ACLR
iRST_n => data_count[9].ACLR
iRST_n => data_count[10].ACLR
iRST_n => data_count[11].ACLR
iRST_n => data_count[12].ACLR
iRST_n => data_count[13].ACLR
iRST_n => data_count[14].ACLR
iRST_n => data_count[15].ACLR
iRST_n => data_count[16].ACLR
iRST_n => data_count[17].ACLR
iRST_n => data_count_flag.ACLR
iRST_n => bitcount[0].ACLR
iRST_n => bitcount[1].ACLR
iRST_n => bitcount[2].ACLR
iRST_n => bitcount[3].ACLR
iRST_n => bitcount[4].ACLR
iRST_n => bitcount[5].ACLR
iRST_n => data[0].ACLR
iRST_n => data[1].ACLR
iRST_n => data[2].ACLR
iRST_n => data[3].ACLR
iRST_n => data[4].ACLR
iRST_n => data[5].ACLR
iRST_n => data[6].ACLR
iRST_n => data[7].ACLR
iRST_n => data[8].ACLR
iRST_n => data[9].ACLR
iRST_n => data[10].ACLR
iRST_n => data[11].ACLR
iRST_n => data[12].ACLR
iRST_n => data[13].ACLR
iRST_n => data[14].ACLR
iRST_n => data[15].ACLR
iRST_n => data[16].ACLR
iRST_n => data[17].ACLR
iRST_n => data[18].ACLR
iRST_n => data[19].ACLR
iRST_n => data[20].ACLR
iRST_n => data[21].ACLR
iRST_n => data[22].ACLR
iRST_n => data[23].ACLR
iRST_n => data[24].ACLR
iRST_n => data[25].ACLR
iRST_n => data[26].ACLR
iRST_n => data[27].ACLR
iRST_n => data[28].ACLR
iRST_n => data[29].ACLR
iRST_n => data[30].ACLR
iRST_n => data[31].ACLR
iRST_n => data_ready.ACLR
iRST_n => state~3.DATAIN
iRST_n => data_buf[31].ENA
iRST_n => data_buf[30].ENA
iRST_n => data_buf[29].ENA
iRST_n => data_buf[28].ENA
iRST_n => data_buf[27].ENA
iRST_n => data_buf[26].ENA
iRST_n => data_buf[25].ENA
iRST_n => data_buf[24].ENA
iRST_n => data_buf[23].ENA
iRST_n => data_buf[22].ENA
iRST_n => data_buf[21].ENA
iRST_n => data_buf[20].ENA
iRST_n => data_buf[19].ENA
iRST_n => data_buf[18].ENA
iRST_n => data_buf[17].ENA
iRST_n => data_buf[16].ENA
iRST_n => data_buf[15].ENA
iRST_n => data_buf[14].ENA
iRST_n => data_buf[13].ENA
iRST_n => data_buf[12].ENA
iRST_n => data_buf[11].ENA
iRST_n => data_buf[10].ENA
iRST_n => data_buf[9].ENA
iRST_n => data_buf[8].ENA
iRST_n => data_buf[7].ENA
iRST_n => data_buf[6].ENA
iRST_n => data_buf[5].ENA
iRST_n => data_buf[4].ENA
iRST_n => data_buf[3].ENA
iRST_n => data_buf[2].ENA
iRST_n => data_buf[1].ENA
iRST_n => data_buf[0].ENA
iIRDA => always3.IN0
iIRDA => always5.IN0
iIRDA => always1.IN0
oDATA_READY <= oDATA_READY~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[0] <= oDATA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= oDATA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= oDATA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= oDATA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= oDATA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= oDATA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= oDATA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= oDATA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= oDATA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= oDATA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= oDATA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= oDATA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[12] <= oDATA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[13] <= oDATA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[14] <= oDATA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[15] <= oDATA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[16] <= oDATA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[17] <= oDATA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[18] <= oDATA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[19] <= oDATA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[20] <= oDATA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[21] <= oDATA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[22] <= oDATA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[23] <= oDATA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[24] <= oDATA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[25] <= oDATA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[26] <= oDATA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[27] <= oDATA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[28] <= oDATA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[29] <= oDATA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[30] <= oDATA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDATA[31] <= oDATA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|STOPWATCH_Interface:stopwatch0
iCLK_50 => iCLK_50.IN1
iCLK => reset_flag.CLK
wReadEnable => wReadData[31].IN1
wWriteEnable => reset_flag.OUTPUTSELECT
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal0.IN31
wAddress[1] => Equal0.IN30
wAddress[2] => Equal0.IN29
wAddress[3] => Equal0.IN28
wAddress[4] => Equal0.IN11
wAddress[5] => Equal0.IN27
wAddress[6] => Equal0.IN26
wAddress[7] => Equal0.IN25
wAddress[8] => Equal0.IN10
wAddress[9] => Equal0.IN24
wAddress[10] => Equal0.IN9
wAddress[11] => Equal0.IN23
wAddress[12] => Equal0.IN22
wAddress[13] => Equal0.IN21
wAddress[14] => Equal0.IN20
wAddress[15] => Equal0.IN19
wAddress[16] => Equal0.IN18
wAddress[17] => Equal0.IN17
wAddress[18] => Equal0.IN16
wAddress[19] => Equal0.IN15
wAddress[20] => Equal0.IN14
wAddress[21] => Equal0.IN8
wAddress[22] => Equal0.IN13
wAddress[23] => Equal0.IN12
wAddress[24] => Equal0.IN7
wAddress[25] => Equal0.IN6
wAddress[26] => Equal0.IN5
wAddress[27] => Equal0.IN4
wAddress[28] => Equal0.IN3
wAddress[29] => Equal0.IN2
wAddress[30] => Equal0.IN1
wAddress[31] => Equal0.IN0
wWriteData[0] => ~NO_FANOUT~
wWriteData[1] => ~NO_FANOUT~
wWriteData[2] => ~NO_FANOUT~
wWriteData[3] => ~NO_FANOUT~
wWriteData[4] => ~NO_FANOUT~
wWriteData[5] => ~NO_FANOUT~
wWriteData[6] => ~NO_FANOUT~
wWriteData[7] => ~NO_FANOUT~
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider
clk => new_freq~reg0.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
new_freq <= new_freq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TopDE|lfsr_interface:lfsr0
iCLK_50 => iCLK_50.IN1
wReadEnable => wReadData[31].IN1
wAddress[0] => Equal0.IN31
wAddress[1] => Equal0.IN30
wAddress[2] => Equal0.IN12
wAddress[3] => Equal0.IN29
wAddress[4] => Equal0.IN11
wAddress[5] => Equal0.IN28
wAddress[6] => Equal0.IN27
wAddress[7] => Equal0.IN26
wAddress[8] => Equal0.IN10
wAddress[9] => Equal0.IN25
wAddress[10] => Equal0.IN9
wAddress[11] => Equal0.IN24
wAddress[12] => Equal0.IN23
wAddress[13] => Equal0.IN22
wAddress[14] => Equal0.IN21
wAddress[15] => Equal0.IN20
wAddress[16] => Equal0.IN19
wAddress[17] => Equal0.IN18
wAddress[18] => Equal0.IN17
wAddress[19] => Equal0.IN16
wAddress[20] => Equal0.IN15
wAddress[21] => Equal0.IN8
wAddress[22] => Equal0.IN14
wAddress[23] => Equal0.IN13
wAddress[24] => Equal0.IN7
wAddress[25] => Equal0.IN6
wAddress[26] => Equal0.IN5
wAddress[27] => Equal0.IN4
wAddress[28] => Equal0.IN3
wAddress[29] => Equal0.IN2
wAddress[30] => Equal0.IN1
wAddress[31] => Equal0.IN0
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|lfsr_interface:lfsr0|lfsr_word:lfsr
out[0] <= out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out[32] <= out[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => out[0]~reg0.CLK
clk => out[1]~reg0.CLK
clk => out[2]~reg0.CLK
clk => out[3]~reg0.CLK
clk => out[4]~reg0.CLK
clk => out[5]~reg0.CLK
clk => out[6]~reg0.CLK
clk => out[7]~reg0.CLK
clk => out[8]~reg0.CLK
clk => out[9]~reg0.CLK
clk => out[10]~reg0.CLK
clk => out[11]~reg0.CLK
clk => out[12]~reg0.CLK
clk => out[13]~reg0.CLK
clk => out[14]~reg0.CLK
clk => out[15]~reg0.CLK
clk => out[16]~reg0.CLK
clk => out[17]~reg0.CLK
clk => out[18]~reg0.CLK
clk => out[19]~reg0.CLK
clk => out[20]~reg0.CLK
clk => out[21]~reg0.CLK
clk => out[22]~reg0.CLK
clk => out[23]~reg0.CLK
clk => out[24]~reg0.CLK
clk => out[25]~reg0.CLK
clk => out[26]~reg0.CLK
clk => out[27]~reg0.CLK
clk => out[28]~reg0.CLK
clk => out[29]~reg0.CLK
clk => out[30]~reg0.CLK
clk => out[31]~reg0.CLK
clk => out[32]~reg0.CLK


|TopDE|Break_Interface:break0
iCLK_50 => ~NO_FANOUT~
iCLK => oBreak~reg0.CLK
iKEY[0] => ~NO_FANOUT~
iKEY[1] => ~NO_FANOUT~
iKEY[2] => always1.IN0
iKEY[3] => ~NO_FANOUT~
Reset => always1.IN1
oBreak <= oBreak~reg0.DB_MAX_OUTPUT_PORT_TYPE
iPC[0] => Equal1.IN31
iPC[1] => Equal1.IN30
iPC[2] => Equal1.IN29
iPC[3] => Equal1.IN28
iPC[4] => Equal1.IN27
iPC[5] => Equal1.IN26
iPC[6] => Equal1.IN25
iPC[7] => Equal1.IN24
iPC[8] => Equal1.IN23
iPC[9] => Equal1.IN22
iPC[10] => Equal1.IN21
iPC[11] => Equal1.IN20
iPC[12] => Equal1.IN19
iPC[13] => Equal1.IN18
iPC[14] => Equal1.IN17
iPC[15] => Equal1.IN16
iPC[16] => Equal1.IN15
iPC[17] => Equal1.IN14
iPC[18] => Equal1.IN13
iPC[19] => Equal1.IN12
iPC[20] => Equal1.IN11
iPC[21] => Equal1.IN10
iPC[22] => Equal1.IN9
iPC[23] => Equal1.IN8
iPC[24] => Equal1.IN7
iPC[25] => Equal1.IN6
iPC[26] => Equal1.IN5
iPC[27] => Equal1.IN4
iPC[28] => Equal1.IN3
iPC[29] => Equal1.IN2
iPC[30] => Equal1.IN1
iPC[31] => Equal1.IN0
wReadEnable => wReadData[31].IN1
wWriteEnable => ~NO_FANOUT~
wByteEnable[0] => ~NO_FANOUT~
wByteEnable[1] => ~NO_FANOUT~
wByteEnable[2] => ~NO_FANOUT~
wByteEnable[3] => ~NO_FANOUT~
wAddress[0] => Equal0.IN31
wAddress[1] => Equal0.IN30
wAddress[2] => Equal0.IN29
wAddress[3] => Equal0.IN28
wAddress[4] => Equal0.IN27
wAddress[5] => Equal0.IN26
wAddress[6] => Equal0.IN25
wAddress[7] => Equal0.IN24
wAddress[8] => Equal0.IN23
wAddress[9] => Equal0.IN10
wAddress[10] => Equal0.IN9
wAddress[11] => Equal0.IN22
wAddress[12] => Equal0.IN21
wAddress[13] => Equal0.IN20
wAddress[14] => Equal0.IN19
wAddress[15] => Equal0.IN18
wAddress[16] => Equal0.IN17
wAddress[17] => Equal0.IN16
wAddress[18] => Equal0.IN15
wAddress[19] => Equal0.IN14
wAddress[20] => Equal0.IN13
wAddress[21] => Equal0.IN8
wAddress[22] => Equal0.IN12
wAddress[23] => Equal0.IN11
wAddress[24] => Equal0.IN7
wAddress[25] => Equal0.IN6
wAddress[26] => Equal0.IN5
wAddress[27] => Equal0.IN4
wAddress[28] => Equal0.IN3
wAddress[29] => Equal0.IN2
wAddress[30] => Equal0.IN1
wAddress[31] => Equal0.IN0
wWriteData[0] => ~NO_FANOUT~
wWriteData[1] => ~NO_FANOUT~
wWriteData[2] => ~NO_FANOUT~
wWriteData[3] => ~NO_FANOUT~
wWriteData[4] => ~NO_FANOUT~
wWriteData[5] => ~NO_FANOUT~
wWriteData[6] => ~NO_FANOUT~
wWriteData[7] => ~NO_FANOUT~
wWriteData[8] => ~NO_FANOUT~
wWriteData[9] => ~NO_FANOUT~
wWriteData[10] => ~NO_FANOUT~
wWriteData[11] => ~NO_FANOUT~
wWriteData[12] => ~NO_FANOUT~
wWriteData[13] => ~NO_FANOUT~
wWriteData[14] => ~NO_FANOUT~
wWriteData[15] => ~NO_FANOUT~
wWriteData[16] => ~NO_FANOUT~
wWriteData[17] => ~NO_FANOUT~
wWriteData[18] => ~NO_FANOUT~
wWriteData[19] => ~NO_FANOUT~
wWriteData[20] => ~NO_FANOUT~
wWriteData[21] => ~NO_FANOUT~
wWriteData[22] => ~NO_FANOUT~
wWriteData[23] => ~NO_FANOUT~
wWriteData[24] => ~NO_FANOUT~
wWriteData[25] => ~NO_FANOUT~
wWriteData[26] => ~NO_FANOUT~
wWriteData[27] => ~NO_FANOUT~
wWriteData[28] => ~NO_FANOUT~
wWriteData[29] => ~NO_FANOUT~
wWriteData[30] => ~NO_FANOUT~
wWriteData[31] => ~NO_FANOUT~
wReadData[0] <= wReadData[0].DB_MAX_OUTPUT_PORT_TYPE
wReadData[1] <= wReadData[1].DB_MAX_OUTPUT_PORT_TYPE
wReadData[2] <= wReadData[2].DB_MAX_OUTPUT_PORT_TYPE
wReadData[3] <= wReadData[3].DB_MAX_OUTPUT_PORT_TYPE
wReadData[4] <= wReadData[4].DB_MAX_OUTPUT_PORT_TYPE
wReadData[5] <= wReadData[5].DB_MAX_OUTPUT_PORT_TYPE
wReadData[6] <= wReadData[6].DB_MAX_OUTPUT_PORT_TYPE
wReadData[7] <= wReadData[7].DB_MAX_OUTPUT_PORT_TYPE
wReadData[8] <= wReadData[8].DB_MAX_OUTPUT_PORT_TYPE
wReadData[9] <= wReadData[9].DB_MAX_OUTPUT_PORT_TYPE
wReadData[10] <= wReadData[10].DB_MAX_OUTPUT_PORT_TYPE
wReadData[11] <= wReadData[11].DB_MAX_OUTPUT_PORT_TYPE
wReadData[12] <= wReadData[12].DB_MAX_OUTPUT_PORT_TYPE
wReadData[13] <= wReadData[13].DB_MAX_OUTPUT_PORT_TYPE
wReadData[14] <= wReadData[14].DB_MAX_OUTPUT_PORT_TYPE
wReadData[15] <= wReadData[15].DB_MAX_OUTPUT_PORT_TYPE
wReadData[16] <= wReadData[16].DB_MAX_OUTPUT_PORT_TYPE
wReadData[17] <= wReadData[17].DB_MAX_OUTPUT_PORT_TYPE
wReadData[18] <= wReadData[18].DB_MAX_OUTPUT_PORT_TYPE
wReadData[19] <= wReadData[19].DB_MAX_OUTPUT_PORT_TYPE
wReadData[20] <= wReadData[20].DB_MAX_OUTPUT_PORT_TYPE
wReadData[21] <= wReadData[21].DB_MAX_OUTPUT_PORT_TYPE
wReadData[22] <= wReadData[22].DB_MAX_OUTPUT_PORT_TYPE
wReadData[23] <= wReadData[23].DB_MAX_OUTPUT_PORT_TYPE
wReadData[24] <= wReadData[24].DB_MAX_OUTPUT_PORT_TYPE
wReadData[25] <= wReadData[25].DB_MAX_OUTPUT_PORT_TYPE
wReadData[26] <= wReadData[26].DB_MAX_OUTPUT_PORT_TYPE
wReadData[27] <= wReadData[27].DB_MAX_OUTPUT_PORT_TYPE
wReadData[28] <= wReadData[28].DB_MAX_OUTPUT_PORT_TYPE
wReadData[29] <= wReadData[29].DB_MAX_OUTPUT_PORT_TYPE
wReadData[30] <= wReadData[30].DB_MAX_OUTPUT_PORT_TYPE
wReadData[31] <= wReadData[31].DB_MAX_OUTPUT_PORT_TYPE


|TopDE|Break_Interface:break0|break_lpm_constant_kva:brk0
result[0] <= sld_mod_ram_rom:mgl_prim1.data_write
result[1] <= sld_mod_ram_rom:mgl_prim1.data_write
result[2] <= sld_mod_ram_rom:mgl_prim1.data_write
result[3] <= sld_mod_ram_rom:mgl_prim1.data_write
result[4] <= sld_mod_ram_rom:mgl_prim1.data_write
result[5] <= sld_mod_ram_rom:mgl_prim1.data_write
result[6] <= sld_mod_ram_rom:mgl_prim1.data_write
result[7] <= sld_mod_ram_rom:mgl_prim1.data_write
result[8] <= sld_mod_ram_rom:mgl_prim1.data_write
result[9] <= sld_mod_ram_rom:mgl_prim1.data_write
result[10] <= sld_mod_ram_rom:mgl_prim1.data_write
result[11] <= sld_mod_ram_rom:mgl_prim1.data_write
result[12] <= sld_mod_ram_rom:mgl_prim1.data_write
result[13] <= sld_mod_ram_rom:mgl_prim1.data_write
result[14] <= sld_mod_ram_rom:mgl_prim1.data_write
result[15] <= sld_mod_ram_rom:mgl_prim1.data_write
result[16] <= sld_mod_ram_rom:mgl_prim1.data_write
result[17] <= sld_mod_ram_rom:mgl_prim1.data_write
result[18] <= sld_mod_ram_rom:mgl_prim1.data_write
result[19] <= sld_mod_ram_rom:mgl_prim1.data_write
result[20] <= sld_mod_ram_rom:mgl_prim1.data_write
result[21] <= sld_mod_ram_rom:mgl_prim1.data_write
result[22] <= sld_mod_ram_rom:mgl_prim1.data_write
result[23] <= sld_mod_ram_rom:mgl_prim1.data_write
result[24] <= sld_mod_ram_rom:mgl_prim1.data_write
result[25] <= sld_mod_ram_rom:mgl_prim1.data_write
result[26] <= sld_mod_ram_rom:mgl_prim1.data_write
result[27] <= sld_mod_ram_rom:mgl_prim1.data_write
result[28] <= sld_mod_ram_rom:mgl_prim1.data_write
result[29] <= sld_mod_ram_rom:mgl_prim1.data_write
result[30] <= sld_mod_ram_rom:mgl_prim1.data_write
result[31] <= sld_mod_ram_rom:mgl_prim1.data_write


|TopDE|Break_Interface:break0|break_lpm_constant_kva:brk0|sld_mod_ram_rom:mgl_prim1
tck_usr <= <GND>
address[0] <= <GND>
enable_write <= <GND>
data_write[0] <= constant_update_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= constant_update_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= constant_update_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= constant_update_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= constant_update_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= constant_update_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= constant_update_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= constant_update_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= constant_update_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= constant_update_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= constant_update_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= constant_update_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= constant_update_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= constant_update_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= constant_update_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= constant_update_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= constant_update_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= constant_update_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= constant_update_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= constant_update_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= constant_update_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= constant_update_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= constant_update_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= constant_update_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= constant_update_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= constant_update_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= constant_update_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= constant_update_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= constant_update_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= constant_update_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= constant_update_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= constant_update_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ~NO_FANOUT~
data_read[1] => ~NO_FANOUT~
data_read[2] => ~NO_FANOUT~
data_read[3] => ~NO_FANOUT~
data_read[4] => ~NO_FANOUT~
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
data_read[8] => ~NO_FANOUT~
data_read[9] => ~NO_FANOUT~
data_read[10] => ~NO_FANOUT~
data_read[11] => ~NO_FANOUT~
data_read[12] => ~NO_FANOUT~
data_read[13] => ~NO_FANOUT~
data_read[14] => ~NO_FANOUT~
data_read[15] => ~NO_FANOUT~
data_read[16] => ~NO_FANOUT~
data_read[17] => ~NO_FANOUT~
data_read[18] => ~NO_FANOUT~
data_read[19] => ~NO_FANOUT~
data_read[20] => ~NO_FANOUT~
data_read[21] => ~NO_FANOUT~
data_read[22] => ~NO_FANOUT~
data_read[23] => ~NO_FANOUT~
data_read[24] => ~NO_FANOUT~
data_read[25] => ~NO_FANOUT~
data_read[26] => ~NO_FANOUT~
data_read[27] => ~NO_FANOUT~
data_read[28] => ~NO_FANOUT~
data_read[29] => ~NO_FANOUT~
data_read[30] => ~NO_FANOUT~
data_read[31] => ~NO_FANOUT~
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TopDE|Break_Interface:break0|break_lpm_constant_kva:brk0|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TopDE|Break_Interface:break0|break_lpm_constant_kva:brk0|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TopDE|Break_Interface:break0|break_lpm_constant_kva:brk0|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


