WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500046 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 20 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500047 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 20 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500047 (Simulation time: 0 hr 2 min 20 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 31572988 heartbeat IPC: 0.343963 cumulative IPC: 0.343963 (Simulation time: 0 hr 16 min 55 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 60418320 heartbeat IPC: 0.346677 cumulative IPC: 0.345315 (Simulation time: 0 hr 22 min 39 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 90169586 heartbeat IPC: 0.336121 cumulative IPC: 0.342195 (Simulation time: 0 hr 26 min 24 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 119166375 heartbeat IPC: 0.344866 cumulative IPC: 0.342859 (Simulation time: 0 hr 29 min 25 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 148182071 heartbeat IPC: 0.344642 cumulative IPC: 0.343214 (Simulation time: 0 hr 32 min 24 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 145682025 cumulative IPC: 0.343214 (Simulation time: 0 hr 32 min 24 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 145682025 (Simulation time: 0 hr 32 min 24 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/605.mcf_s-1536B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.343214 instructions: 50000003 cycles: 145682025
CPU 0 Branch Prediction Accuracy: 99.9696% MPKI: 0.04748 Average ROB Occupancy at Mispredict: 263.096
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04748
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    3648526  HIT:    1519750  MISS:    2128776
LLC LOAD         ACCESS:    1415662  HIT:     142870  MISS:    1272792
LLC RFO          ACCESS:      62122  HIT:      62114  MISS:          8
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:    1108971  HIT:    1108971  MISS:          0
LLC TRANSLATION  ACCESS:    1061771  HIT:     205795  MISS:     855976
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 489.655 cycles
cpu0_DTLB TOTAL       ACCESS:   12370220  HIT:    8647657  MISS:    3722563
cpu0_DTLB LOAD         ACCESS:   12370220  HIT:    8647657  MISS:    3722563
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 128.593 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   13518730  HIT:    7980239  MISS:    5538491
cpu0_L1D LOAD         ACCESS:    9999520  HIT:    5752400  MISS:    4247120
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    2218391  HIT:    2069565  MISS:     148826
cpu0_L1D TRANSLATION  ACCESS:    1300819  HIT:     158274  MISS:    1142545
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 204.955 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    4778194  HIT:    2238592  MISS:    2539602
cpu0_L2C LOAD         ACCESS:    2390287  HIT:     974625  MISS:    1415662
cpu0_L2C RFO          ACCESS:     144632  HIT:      82509  MISS:      62123
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:    1114777  HIT:    1114731  MISS:         46
cpu0_L2C TRANSLATION  ACCESS:    1128498  HIT:      66727  MISS:    1061771
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 431.322 cycles
cpu0_STLB TOTAL       ACCESS:    1312812  HIT:     191392  MISS:    1121420
cpu0_STLB LOAD         ACCESS:    1312812  HIT:     191392  MISS:    1121420
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 416.498 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      99521
  ROW_BUFFER_MISS:    2029251
 AVG DBUS CONGESTED CYCLE:    3.98004
 WQ ROW_BUFFER_HIT:       5858
  ROW_BUFFER_MISS:    1102309  FULL:          0

