%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/schematic_INV.tex
%%
%%  Purpose:        Schematic File for INV
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////

\begin{center}
    Schematic
    \begin{figure}[h] %\caption{Schematic}
        \begin{center}
            \begin{circuitdiagram}{12}{15}
            \pin{2}{2.5}{L}{A}  % pin A, n-channel
            \pin{2}{11.5}{L}{A} % pin A, p-channel
            \trans{nenh*}{6}{4}{R}{}{}  % nmos
            \trans{penh*}{6}{10}{R}{}{} % pmos
            \ground{8}{0.5}{D}  % ground below nmos
            \power{8}{13.5}{U}{}  % power above pmos
            \wire{8}{6}{8}{8}     % wire between nmos and pmos
            \wire{8}{12}{8}{14}     % wire between nmos and pmos
            \wire{18}{13}{18}{14}
            \wire{8}{7}{10}{7}    % wire before pin Z
            \junct{8}{7}
            \pin{11}{7}{R}{Z}  % pin Z
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
