#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Sep 19 11:02:44 2016
# Process ID: 3834450
# Log file: /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/lib/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/18545/lib/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/vivado/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/afs/ece/support/xilinx/xilinx.release/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5896.340 ; gain = 103.527 ; free physical = 11214 ; free virtual = 26870
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
open_bd_design {/afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/vivado/project_4/project_4.srcs/sources_1/bd/design_1/design_1.bd}
Successfully read diagram <design_1> from BD file </afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/vivado/project_4/project_4.srcs/sources_1/bd/design_1/design_1.bd>
generate_target all [get_files  /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/vivado/project_4/project_4.srcs/sources_1/bd/design_1/design_1.bd]
Verilog Output written to : /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/vivado/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/vivado/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
Wrote  : </afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/vivado/project_4/project_4.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [BD 41-1379] This design does not contain any processor.
Exporting to file /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/vivado/project_4/project_4.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/vivado/project_4/project_4.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /afs/ece.cmu.edu/usr/cmeredit/Private/class/18545/vivado/project_4/project_4.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
exit
INFO: [Common 17-206] Exiting Vivado at Mon Sep 19 11:57:19 2016...
