# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../LAB1.srcs/sources_1/new/KittCar_v2.vhd" \
"../../../../../lab0_real/lab0_real.srcs/sources_1/new/ShiftRegister_v0.vhd" \
"../../../../LAB1.srcs/sim_1/new/tb_KittCar_v2.vhd" \

# Do not sort compile order
nosort
