<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu9p-flgb2104-1-e</Part>
        <TopModelName>dct</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.152</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>160</Best-caseLatency>
            <Average-caseLatency>160</Average-caseLatency>
            <Worst-caseLatency>160</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.600 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>1.600 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>1.600 us</Worst-caseRealTimeLatency>
            <Interval-min>161</Interval-min>
            <Interval-max>161</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>112</DSP>
            <FF>5899</FF>
            <LUT>7226</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dct</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>dct</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dct</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dct</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dct</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dct</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>dct</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_dct_Pipeline_RD_Loop_Row_RD_Loop_Col_fu_92</InstName>
                    <ModuleName>dct_Pipeline_RD_Loop_Row_RD_Loop_Col</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>92</ID>
                    <BindInstances>add_ln103_fu_235_p2 add_ln103_1_fu_261_p2 add_ln105_fu_296_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_dct_2d_fu_114</InstName>
                    <ModuleName>dct_2d</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>114</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_dct_1d_fu_1354</InstName>
                            <ModuleName>dct_1d</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1354</ID>
                            <BindInstances>empty_fu_152_p2 tmp6517_fu_180_p2 add_ln63_fu_204_p2 mac_muladd_16s_14ns_29ns_29_4_0_U24 mul_mul_16s_14ns_29_4_0_U10 mac_muladd_16s_15s_29s_29_4_0_U25 mac_muladd_16s_15s_13ns_29_4_0_U26 ama_submuladd_16s_16s_12ns_29s_29_4_0_U14 ama_submuladd_16s_16s_12ns_29s_29_4_0_U14 tmp15_fu_220_p2 mul_mul_17s_13ns_29_4_0_U15 ama_submuladd_16s_16s_12ns_29s_29_4_0_U14 mac_muladd_16s_14ns_29ns_29_4_0_U24 mac_muladd_16s_15s_29s_29_4_0_U25 mac_muladd_16s_15s_13ns_29_4_0_U26 tmp19_fu_230_p2 tmp20_fu_240_p2 ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 tmp25_fu_246_p2 mac_muladd_18s_14ns_13ns_29_4_0_U16 mac_muladd_18s_14ns_13ns_29_4_0_U16 ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 mac_muladd_16s_14ns_29ns_29_4_0_U28 mul_mul_16s_15s_29_4_0_U11 mul_mul_16s_14ns_29_4_0_U17 mac_muladd_16s_15s_13ns_29_4_0_U29 ama_submuladd_16s_16s_13ns_29s_29_4_0_U18 ama_submuladd_16s_16s_13ns_29s_29_4_0_U18 tmp33_fu_275_p2 mac_muladd_17s_12ns_29s_29_4_0_U30 ama_submuladd_16s_16s_13ns_29s_29_4_0_U18 mac_muladd_16s_14ns_29ns_29_4_0_U28 mac_muladd_17s_12ns_29s_29_4_0_U30 mac_muladd_16s_15s_13ns_29_4_0_U29 tmp35_fu_281_p2 tmp36_fu_303_p2 mac_muladd_16s_15s_29ns_29_4_0_U31 mul_mul_16s_14ns_29_4_0_U12 mac_muladd_16s_15s_29s_29_4_0_U19 mac_muladd_16s_14ns_29s_29_4_0_U32 mul_mul_17s_12ns_29_4_0_U20 tmp43_fu_376_p2 mac_muladd_17s_13ns_13ns_29_4_0_U33 mac_muladd_16s_15s_29s_29_4_0_U19 mac_muladd_16s_15s_29ns_29_4_0_U31 mac_muladd_16s_14ns_29s_29_4_0_U32 mac_muladd_17s_13ns_13ns_29_4_0_U33 tmp47_fu_342_p2 tmp48_fu_352_p2 ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 mac_muladd_18s_13ns_13ns_29_4_0_U21 mac_muladd_18s_13ns_13ns_29_4_0_U21 ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 mac_muladd_16s_14ns_29ns_29_4_0_U35 mul_mul_16s_15s_29_4_0_U13 mac_muladd_16s_14ns_29s_29_4_0_U22 mul_mul_16s_15s_29_4_0_U23 mac_muladd_17s_13ns_29s_29_4_0_U36 mac_muladd_17s_12ns_13ns_29_4_0_U37 mac_muladd_16s_14ns_29s_29_4_0_U22 mac_muladd_16s_14ns_29ns_29_4_0_U35 mac_muladd_17s_13ns_29s_29_4_0_U36 mac_muladd_17s_12ns_13ns_29_4_0_U37</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dct_1d_fu_1374</InstName>
                            <ModuleName>dct_1d</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1374</ID>
                            <BindInstances>empty_fu_152_p2 tmp6517_fu_180_p2 add_ln63_fu_204_p2 mac_muladd_16s_14ns_29ns_29_4_0_U24 mul_mul_16s_14ns_29_4_0_U10 mac_muladd_16s_15s_29s_29_4_0_U25 mac_muladd_16s_15s_13ns_29_4_0_U26 ama_submuladd_16s_16s_12ns_29s_29_4_0_U14 ama_submuladd_16s_16s_12ns_29s_29_4_0_U14 tmp15_fu_220_p2 mul_mul_17s_13ns_29_4_0_U15 ama_submuladd_16s_16s_12ns_29s_29_4_0_U14 mac_muladd_16s_14ns_29ns_29_4_0_U24 mac_muladd_16s_15s_29s_29_4_0_U25 mac_muladd_16s_15s_13ns_29_4_0_U26 tmp19_fu_230_p2 tmp20_fu_240_p2 ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 tmp25_fu_246_p2 mac_muladd_18s_14ns_13ns_29_4_0_U16 mac_muladd_18s_14ns_13ns_29_4_0_U16 ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 mac_muladd_16s_14ns_29ns_29_4_0_U28 mul_mul_16s_15s_29_4_0_U11 mul_mul_16s_14ns_29_4_0_U17 mac_muladd_16s_15s_13ns_29_4_0_U29 ama_submuladd_16s_16s_13ns_29s_29_4_0_U18 ama_submuladd_16s_16s_13ns_29s_29_4_0_U18 tmp33_fu_275_p2 mac_muladd_17s_12ns_29s_29_4_0_U30 ama_submuladd_16s_16s_13ns_29s_29_4_0_U18 mac_muladd_16s_14ns_29ns_29_4_0_U28 mac_muladd_17s_12ns_29s_29_4_0_U30 mac_muladd_16s_15s_13ns_29_4_0_U29 tmp35_fu_281_p2 tmp36_fu_303_p2 mac_muladd_16s_15s_29ns_29_4_0_U31 mul_mul_16s_14ns_29_4_0_U12 mac_muladd_16s_15s_29s_29_4_0_U19 mac_muladd_16s_14ns_29s_29_4_0_U32 mul_mul_17s_12ns_29_4_0_U20 tmp43_fu_376_p2 mac_muladd_17s_13ns_13ns_29_4_0_U33 mac_muladd_16s_15s_29s_29_4_0_U19 mac_muladd_16s_15s_29ns_29_4_0_U31 mac_muladd_16s_14ns_29s_29_4_0_U32 mac_muladd_17s_13ns_13ns_29_4_0_U33 tmp47_fu_342_p2 tmp48_fu_352_p2 ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 mac_muladd_18s_13ns_13ns_29_4_0_U21 mac_muladd_18s_13ns_13ns_29_4_0_U21 ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 mac_muladd_16s_14ns_29ns_29_4_0_U35 mul_mul_16s_15s_29_4_0_U13 mac_muladd_16s_14ns_29s_29_4_0_U22 mul_mul_16s_15s_29_4_0_U23 mac_muladd_17s_13ns_29s_29_4_0_U36 mac_muladd_17s_12ns_13ns_29_4_0_U37 mac_muladd_16s_14ns_29s_29_4_0_U22 mac_muladd_16s_14ns_29ns_29_4_0_U35 mac_muladd_17s_13ns_29s_29_4_0_U36 mac_muladd_17s_12ns_13ns_29_4_0_U37</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dct_1d_fu_1394</InstName>
                            <ModuleName>dct_1d</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1394</ID>
                            <BindInstances>empty_fu_152_p2 tmp6517_fu_180_p2 add_ln63_fu_204_p2 mac_muladd_16s_14ns_29ns_29_4_0_U24 mul_mul_16s_14ns_29_4_0_U10 mac_muladd_16s_15s_29s_29_4_0_U25 mac_muladd_16s_15s_13ns_29_4_0_U26 ama_submuladd_16s_16s_12ns_29s_29_4_0_U14 ama_submuladd_16s_16s_12ns_29s_29_4_0_U14 tmp15_fu_220_p2 mul_mul_17s_13ns_29_4_0_U15 ama_submuladd_16s_16s_12ns_29s_29_4_0_U14 mac_muladd_16s_14ns_29ns_29_4_0_U24 mac_muladd_16s_15s_29s_29_4_0_U25 mac_muladd_16s_15s_13ns_29_4_0_U26 tmp19_fu_230_p2 tmp20_fu_240_p2 ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 tmp25_fu_246_p2 mac_muladd_18s_14ns_13ns_29_4_0_U16 mac_muladd_18s_14ns_13ns_29_4_0_U16 ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 mac_muladd_16s_14ns_29ns_29_4_0_U28 mul_mul_16s_15s_29_4_0_U11 mul_mul_16s_14ns_29_4_0_U17 mac_muladd_16s_15s_13ns_29_4_0_U29 ama_submuladd_16s_16s_13ns_29s_29_4_0_U18 ama_submuladd_16s_16s_13ns_29s_29_4_0_U18 tmp33_fu_275_p2 mac_muladd_17s_12ns_29s_29_4_0_U30 ama_submuladd_16s_16s_13ns_29s_29_4_0_U18 mac_muladd_16s_14ns_29ns_29_4_0_U28 mac_muladd_17s_12ns_29s_29_4_0_U30 mac_muladd_16s_15s_13ns_29_4_0_U29 tmp35_fu_281_p2 tmp36_fu_303_p2 mac_muladd_16s_15s_29ns_29_4_0_U31 mul_mul_16s_14ns_29_4_0_U12 mac_muladd_16s_15s_29s_29_4_0_U19 mac_muladd_16s_14ns_29s_29_4_0_U32 mul_mul_17s_12ns_29_4_0_U20 tmp43_fu_376_p2 mac_muladd_17s_13ns_13ns_29_4_0_U33 mac_muladd_16s_15s_29s_29_4_0_U19 mac_muladd_16s_15s_29ns_29_4_0_U31 mac_muladd_16s_14ns_29s_29_4_0_U32 mac_muladd_17s_13ns_13ns_29_4_0_U33 tmp47_fu_342_p2 tmp48_fu_352_p2 ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 mac_muladd_18s_13ns_13ns_29_4_0_U21 mac_muladd_18s_13ns_13ns_29_4_0_U21 ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 mac_muladd_16s_14ns_29ns_29_4_0_U35 mul_mul_16s_15s_29_4_0_U13 mac_muladd_16s_14ns_29s_29_4_0_U22 mul_mul_16s_15s_29_4_0_U23 mac_muladd_17s_13ns_29s_29_4_0_U36 mac_muladd_17s_12ns_13ns_29_4_0_U37 mac_muladd_16s_14ns_29s_29_4_0_U22 mac_muladd_16s_14ns_29ns_29_4_0_U35 mac_muladd_17s_13ns_29s_29_4_0_U36 mac_muladd_17s_12ns_13ns_29_4_0_U37</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_dct_1d_fu_1406</InstName>
                            <ModuleName>dct_1d</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1406</ID>
                            <BindInstances>empty_fu_152_p2 tmp6517_fu_180_p2 add_ln63_fu_204_p2 mac_muladd_16s_14ns_29ns_29_4_0_U24 mul_mul_16s_14ns_29_4_0_U10 mac_muladd_16s_15s_29s_29_4_0_U25 mac_muladd_16s_15s_13ns_29_4_0_U26 ama_submuladd_16s_16s_12ns_29s_29_4_0_U14 ama_submuladd_16s_16s_12ns_29s_29_4_0_U14 tmp15_fu_220_p2 mul_mul_17s_13ns_29_4_0_U15 ama_submuladd_16s_16s_12ns_29s_29_4_0_U14 mac_muladd_16s_14ns_29ns_29_4_0_U24 mac_muladd_16s_15s_29s_29_4_0_U25 mac_muladd_16s_15s_13ns_29_4_0_U26 tmp19_fu_230_p2 tmp20_fu_240_p2 ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 tmp25_fu_246_p2 mac_muladd_18s_14ns_13ns_29_4_0_U16 mac_muladd_18s_14ns_13ns_29_4_0_U16 ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27 mac_muladd_16s_14ns_29ns_29_4_0_U28 mul_mul_16s_15s_29_4_0_U11 mul_mul_16s_14ns_29_4_0_U17 mac_muladd_16s_15s_13ns_29_4_0_U29 ama_submuladd_16s_16s_13ns_29s_29_4_0_U18 ama_submuladd_16s_16s_13ns_29s_29_4_0_U18 tmp33_fu_275_p2 mac_muladd_17s_12ns_29s_29_4_0_U30 ama_submuladd_16s_16s_13ns_29s_29_4_0_U18 mac_muladd_16s_14ns_29ns_29_4_0_U28 mac_muladd_17s_12ns_29s_29_4_0_U30 mac_muladd_16s_15s_13ns_29_4_0_U29 tmp35_fu_281_p2 tmp36_fu_303_p2 mac_muladd_16s_15s_29ns_29_4_0_U31 mul_mul_16s_14ns_29_4_0_U12 mac_muladd_16s_15s_29s_29_4_0_U19 mac_muladd_16s_14ns_29s_29_4_0_U32 mul_mul_17s_12ns_29_4_0_U20 tmp43_fu_376_p2 mac_muladd_17s_13ns_13ns_29_4_0_U33 mac_muladd_16s_15s_29s_29_4_0_U19 mac_muladd_16s_15s_29ns_29_4_0_U31 mac_muladd_16s_14ns_29s_29_4_0_U32 mac_muladd_17s_13ns_13ns_29_4_0_U33 tmp47_fu_342_p2 tmp48_fu_352_p2 ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 mac_muladd_18s_13ns_13ns_29_4_0_U21 mac_muladd_18s_13ns_13ns_29_4_0_U21 ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34 mac_muladd_16s_14ns_29ns_29_4_0_U35 mul_mul_16s_15s_29_4_0_U13 mac_muladd_16s_14ns_29s_29_4_0_U22 mul_mul_16s_15s_29_4_0_U23 mac_muladd_17s_13ns_29s_29_4_0_U36 mac_muladd_17s_12ns_13ns_29_4_0_U37 mac_muladd_16s_14ns_29s_29_4_0_U22 mac_muladd_16s_14ns_29ns_29_4_0_U35 mac_muladd_17s_13ns_29s_29_4_0_U36 mac_muladd_17s_12ns_13ns_29_4_0_U37</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>grp_dct_Pipeline_WR_Loop_Row_WR_Loop_Col_fu_134</InstName>
                    <ModuleName>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>134</ID>
                    <BindInstances>add_ln115_fu_215_p2 add_ln115_1_fu_241_p2 add_ln117_fu_291_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>buf_2d_in_U buf_2d_in_1_U buf_2d_in_2_U buf_2d_in_3_U buf_2d_in_4_U buf_2d_in_5_U buf_2d_in_6_U buf_2d_in_7_U buf_2d_out_0_U buf_2d_out_1_U buf_2d_out_2_U buf_2d_out_3_U buf_2d_out_4_U buf_2d_out_5_U buf_2d_out_6_U buf_2d_out_7_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>dct_Pipeline_RD_Loop_Row_RD_Loop_Col</Name>
            <Loops>
                <RD_Loop_Row_RD_Loop_Col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.293</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <RD_Loop_Row_RD_Loop_Col>
                        <Name>RD_Loop_Row_RD_Loop_Col</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </RD_Loop_Row_RD_Loop_Col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>140</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RD_Loop_Row_RD_Loop_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_fu_235_p2" SOURCE="dct.cpp:103" URAM="0" VARIABLE="add_ln103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RD_Loop_Row_RD_Loop_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln103_1_fu_261_p2" SOURCE="dct.cpp:103" URAM="0" VARIABLE="add_ln103_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="RD_Loop_Row_RD_Loop_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_296_p2" SOURCE="dct.cpp:105" URAM="0" VARIABLE="add_ln105"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dct_1d</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.152</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>779</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>957</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_152_p2" SOURCE="dct.cpp:61" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp6517_fu_180_p2" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp6517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_204_p2" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29ns_29_4_0_U24" SOURCE="dct.cpp:51" URAM="0" VARIABLE="mul_ln51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_14ns_29_4_0_U10" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_0_U25" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_0_U26" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_16s_16s_12ns_29s_29_4_0_U14" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_16s_16s_12ns_29s_29_4_0_U14" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp15_fu_220_p2" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_13ns_29_4_0_U15" SOURCE="dct.cpp:63" URAM="0" VARIABLE="mul_ln63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_16s_16s_12ns_29s_29_4_0_U14" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29ns_29_4_0_U24" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_0_U25" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_0_U26" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp19_fu_230_p2" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp20_fu_240_p2" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp25_fu_246_p2" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_14ns_13ns_29_4_0_U16" SOURCE="dct.cpp:63" URAM="0" VARIABLE="mul_ln63_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_14ns_13ns_29_4_0_U16" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_addmuladd_18s_16s_13ns_29ns_29_4_0_U27" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29ns_29_4_0_U28" SOURCE="dct.cpp:51" URAM="0" VARIABLE="mul_ln51_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_15s_29_4_0_U11" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_14ns_29_4_0_U17" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_0_U29" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_16s_16s_13ns_29s_29_4_0_U18" SOURCE="dct.cpp:51" URAM="0" VARIABLE="tmp30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_16s_16s_13ns_29s_29_4_0_U18" SOURCE="dct.cpp:51" URAM="0" VARIABLE="tmp31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp33_fu_275_p2" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_12ns_29s_29_4_0_U30" SOURCE="dct.cpp:63" URAM="0" VARIABLE="mul_ln63_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_16s_16s_13ns_29s_29_4_0_U18" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29ns_29_4_0_U28" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_12ns_29s_29_4_0_U30" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_13ns_29_4_0_U29" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp35_fu_281_p2" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp36_fu_303_p2" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29ns_29_4_0_U31" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_14ns_29_4_0_U12" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_0_U19" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29s_29_4_0_U32" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_17s_12ns_29_4_0_U20" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp43_fu_376_p2" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_13ns_13ns_29_4_0_U33" SOURCE="dct.cpp:63" URAM="0" VARIABLE="mul_ln63_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29s_29_4_0_U19" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_15s_29ns_29_4_0_U31" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29s_29_4_0_U32" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_13ns_13ns_29_4_0_U33" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="tmp47_fu_342_p2" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="tmp48_fu_352_p2" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_18s_13ns_13ns_29_4_0_U21" SOURCE="dct.cpp:63" URAM="0" VARIABLE="mul_ln63_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_18s_13ns_13ns_29_4_0_U21" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="ama_submuladd_18s_16s_14ns_29ns_29_4_0_U34" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29ns_29_4_0_U35" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_15s_29_4_0_U13" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29s_29_4_0_U22" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16s_15s_29_4_0_U23" SOURCE="dct.cpp:61" URAM="0" VARIABLE="mul_ln61_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_13ns_29s_29_4_0_U36" SOURCE="dct.cpp:61" URAM="0" VARIABLE="tmp59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_17s_12ns_13ns_29_4_0_U37" SOURCE="dct.cpp:63" URAM="0" VARIABLE="mul_ln63_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29s_29_4_0_U22" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_16s_14ns_29ns_29_4_0_U35" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_13ns_29s_29_4_0_U36" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_17s_12ns_13ns_29_4_0_U37" SOURCE="dct.cpp:63" URAM="0" VARIABLE="add_ln63_28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dct_2d</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4</TargetInitiationInterval>
                    <EstimatedClockPeriod>3.152</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineDepth>23</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>112</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>5302</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5922</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dct_Pipeline_WR_Loop_Row_WR_Loop_Col</Name>
            <Loops>
                <WR_Loop_Row_WR_Loop_Col/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <WR_Loop_Row_WR_Loop_Col>
                        <Name>WR_Loop_Row_WR_Loop_Col</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </WR_Loop_Row_WR_Loop_Col>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>28</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>186</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WR_Loop_Row_WR_Loop_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_fu_215_p2" SOURCE="dct.cpp:115" URAM="0" VARIABLE="add_ln115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WR_Loop_Row_WR_Loop_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln115_1_fu_241_p2" SOURCE="dct.cpp:115" URAM="0" VARIABLE="add_ln115_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="WR_Loop_Row_WR_Loop_Col" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_291_p2" SOURCE="dct.cpp:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>dct</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.152</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>160</Best-caseLatency>
                    <Average-caseLatency>160</Average-caseLatency>
                    <Worst-caseLatency>160</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.600 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.600 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.600 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>161</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>112</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>5899</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>7226</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_2d_in_U" SOURCE="dct.cpp:124" URAM="0" VARIABLE="buf_2d_in"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_2d_in_1_U" SOURCE="dct.cpp:124" URAM="0" VARIABLE="buf_2d_in_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_2d_in_2_U" SOURCE="dct.cpp:124" URAM="0" VARIABLE="buf_2d_in_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_2d_in_3_U" SOURCE="dct.cpp:124" URAM="0" VARIABLE="buf_2d_in_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_2d_in_4_U" SOURCE="dct.cpp:124" URAM="0" VARIABLE="buf_2d_in_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_2d_in_5_U" SOURCE="dct.cpp:124" URAM="0" VARIABLE="buf_2d_in_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_2d_in_6_U" SOURCE="dct.cpp:124" URAM="0" VARIABLE="buf_2d_in_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_2d_in_7_U" SOURCE="dct.cpp:124" URAM="0" VARIABLE="buf_2d_in_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf_2d_out_0_U" SOURCE="" URAM="0" VARIABLE="buf_2d_out_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf_2d_out_1_U" SOURCE="" URAM="0" VARIABLE="buf_2d_out_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf_2d_out_2_U" SOURCE="" URAM="0" VARIABLE="buf_2d_out_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf_2d_out_3_U" SOURCE="" URAM="0" VARIABLE="buf_2d_out_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf_2d_out_4_U" SOURCE="" URAM="0" VARIABLE="buf_2d_out_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf_2d_out_5_U" SOURCE="" URAM="0" VARIABLE="buf_2d_out_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf_2d_out_6_U" SOURCE="" URAM="0" VARIABLE="buf_2d_out_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="buf_2d_out_7_U" SOURCE="" URAM="0" VARIABLE="buf_2d_out_7"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="input_r_address0" name="input_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce0" name="input_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q0" name="input_r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="short*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="output_r_address0" name="output_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce0" name="output_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_we0" name="output_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d0" name="output_r_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="output_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_r_address0">6, , </column>
                    <column name="input_r_q0">16, , </column>
                    <column name="output_r_address0">6, , </column>
                    <column name="output_r_d0">16, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, short*</column>
                    <column name="output">out, short*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_r_address0, port, offset, </column>
                    <column name="input">input_r_ce0, port, , </column>
                    <column name="input">input_r_q0, port, , </column>
                    <column name="output">output_r_address0, port, offset, </column>
                    <column name="output">output_r_ce0, port, , </column>
                    <column name="output">output_r_we0, port, , </column>
                    <column name="output">output_r_d0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="dct_prj/solution3/directives.tcl:7" status="valid" parentFunction="dct_2d" variable="" isDirective="1" options="II=4"/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="dct_2d" options="dim=1 type=cyclic factor=2 variable=row_outbuf" pragmaLocId="dct.cpp:0:1" srcPragmaType="pipeline" srcPragmaLoc="dct_prj/solution3/directives.tcl:7" srcPragmaSource="directive" srcIsDirective="1" variable="row_outbuf" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="dct_2d" options="dim=2 type=complete  variable=row_outbuf" pragmaLocId="dct.cpp:0:2" srcPragmaType="pipeline" srcPragmaLoc="dct_prj/solution3/directives.tcl:7" srcPragmaSource="directive" srcIsDirective="1" variable="row_outbuf" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="dct_2d" options="dim=1 type=cyclic factor=2 variable=col_inbuf" pragmaLocId="dct.cpp:0:3" srcPragmaType="pipeline" srcPragmaLoc="dct_prj/solution3/directives.tcl:7" srcPragmaSource="directive" srcIsDirective="1" variable="col_inbuf" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="dct_2d" options="dim=2 type=complete  variable=col_inbuf" pragmaLocId="dct.cpp:0:4" srcPragmaType="pipeline" srcPragmaLoc="dct_prj/solution3/directives.tcl:7" srcPragmaSource="directive" srcIsDirective="1" variable="col_inbuf" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="dct_2d" options="dim=1 type=cyclic factor=2 variable=col_outbuf" pragmaLocId="dct.cpp:0:5" srcPragmaType="pipeline" srcPragmaLoc="dct_prj/solution3/directives.tcl:7" srcPragmaSource="directive" srcIsDirective="1" variable="col_outbuf" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="dct_2d" options="dim=2 type=complete  variable=col_outbuf" pragmaLocId="dct.cpp:0:6" srcPragmaType="pipeline" srcPragmaLoc="dct_prj/solution3/directives.tcl:7" srcPragmaSource="directive" srcIsDirective="1" variable="col_outbuf" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="dct" options="dim=2 type=complete  variable=buf_2d_in" pragmaLocId="dct.cpp:0:7" srcPragmaType="pipeline" srcPragmaLoc="dct_prj/solution3/directives.tcl:7" srcPragmaSource="directive" srcIsDirective="1" variable="buf_2d_in" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="dct" options="dim=2 type=complete  variable=buf_2d_out" pragmaLocId="dct.cpp:0:8" srcPragmaType="pipeline" srcPragmaLoc="dct_prj/solution3/directives.tcl:7" srcPragmaSource="directive" srcIsDirective="1" variable="buf_2d_out" varLoc=""/>
    </AutoPragmaReport>
</profile>

