<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
</td></tr><tr><td>
BUF_fi_pulse_gen/enabled(0) <= ((fi_pulse_gen/enabled(0) AND NOT fi_pulse_gen/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(7) AND fi_pulse_gen/match_cache(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/enabled(0) AND NOT fi_pulse_gen/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/Mcompar_enabled_0_cmp_le0000_CARRY_IN(6)/fi_pulse_gen/Mcompar_enabled_0_cmp_le0000_CARRY_IN(6)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/enabled(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(7) AND fi_pulse_gen/match_cache(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/Mcompar_enabled_0_cmp_le0000_CARRY_IN(6)/fi_pulse_gen/Mcompar_enabled_0_cmp_le0000_CARRY_IN(6)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/enabled(0) AND NOT fi_pulse_gen/counter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/counter(1) AND NOT fi_pulse_gen/counter(5) AND NOT fi_pulse_gen/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/counter(2) AND NOT fi_pulse_gen/counter(3) AND NOT fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/counter(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/enabled(0) AND NOT fi_pulse_gen/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/enabled(0) AND NOT fi_pulse_gen/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/counter(7) AND fi_pulse_gen/match_cache(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/enabled(0) AND NOT fi_pulse_gen/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/Mcompar_enabled_0_cmp_le0000_CARRY_IN(6)/fi_pulse_gen/Mcompar_enabled_0_cmp_le0000_CARRY_IN(6)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/enabled(0) AND NOT fi_pulse_gen/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/Mcompar_enabled_0_cmp_le0000_CARRY_IN(6)/fi_pulse_gen/Mcompar_enabled_0_cmp_le0000_CARRY_IN(6)_D2));
</td></tr><tr><td>
FDCPE_fi_pulse: FDCPE port map (fi_pulse,fi_pulse_D,clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_D <= ((timing_pulse AND NOT fi_pulse AND enable)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT timing_pulse AND NOT BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT enable AND NOT BUF_fi_pulse_gen/enabled(0)));
</td></tr><tr><td>
</td></tr><tr><td>
fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)/fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)_D2 <= ((fi_pulse_gen/counter(0) AND fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/counter(2) AND NOT fi_pulse_gen/match_cache(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(0) AND fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache(2) AND NOT fi_pulse_gen/match_cache(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache(1) AND NOT fi_pulse_gen/match_cache(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(1) AND fi_pulse_gen/counter(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache(1) AND NOT fi_pulse_gen/match_cache(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(0) AND fi_pulse_gen/counter(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache(1) AND NOT fi_pulse_gen/match_cache(0)));
</td></tr><tr><td>
</td></tr><tr><td>
fi_pulse_gen/Mcompar_enabled_0_cmp_le0000_CARRY_IN(6)/fi_pulse_gen/Mcompar_enabled_0_cmp_le0000_CARRY_IN(6)_D2 <= ((NOT fi_pulse_gen/counter(3) AND NOT fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(3) AND fi_pulse_gen/match_cache(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(3) AND fi_pulse_gen/match_cache(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(4) AND fi_pulse_gen/match_cache(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)/fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(3) AND fi_pulse_gen/match_cache(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)/fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/match_cache(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(4) AND fi_pulse_gen/match_cache(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)/fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(5) AND NOT fi_pulse_gen/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(3) AND fi_pulse_gen/match_cache(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(5) AND NOT fi_pulse_gen/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)/fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(5) AND NOT fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)/fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(3) AND fi_pulse_gen/match_cache(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)/fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(3) AND NOT fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)/fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(5) AND NOT fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache(4) AND fi_pulse_gen/match_cache(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(5) AND NOT fi_pulse_gen/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/counter(4) AND fi_pulse_gen/match_cache(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(5) AND NOT fi_pulse_gen/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)/fi_pulse_gen/Mcompar_counter_cmp_gt0000_CARRY_IN(3)_D2));
</td></tr><tr><td>
FDCPE_fi_pulse_gen/counter0: FDCPE port map (fi_pulse_gen/counter(0),fi_pulse_gen/counter_D(0),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/counter_D(0) <= ((
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(0) AND NOT timing_pulse AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(0) AND NOT enable AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(0) AND timing_pulse AND enable));
</td></tr><tr><td>
FTCPE_fi_pulse_gen/counter1: FTCPE port map (fi_pulse_gen/counter(1),fi_pulse_gen/counter_T(1),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/counter_T(1) <= ((NOT fi_pulse_gen/counter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (timing_pulse AND enable));
</td></tr><tr><td>
FTCPE_fi_pulse_gen/counter2: FTCPE port map (fi_pulse_gen/counter(2),fi_pulse_gen/counter_T(2),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/counter_T(2) <= ((NOT fi_pulse_gen/counter(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (timing_pulse AND enable));
</td></tr><tr><td>
FTCPE_fi_pulse_gen/counter3: FTCPE port map (fi_pulse_gen/counter(3),fi_pulse_gen/counter_T(3),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/counter_T(3) <= ((NOT fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT fi_pulse_gen/counter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (timing_pulse AND enable));
</td></tr><tr><td>
FTCPE_fi_pulse_gen/counter4: FTCPE port map (fi_pulse_gen/counter(4),fi_pulse_gen/counter_T(4),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/counter_T(4) <= ((NOT timing_pulse AND fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(4) AND NOT enable AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(0) AND fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT timing_pulse AND fi_pulse_gen/counter(2) AND fi_pulse_gen/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(0) AND fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/counter(2) AND fi_pulse_gen/counter(3) AND NOT enable AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0)));
</td></tr><tr><td>
FTCPE_fi_pulse_gen/counter5: FTCPE port map (fi_pulse_gen/counter(5),fi_pulse_gen/counter_T(5),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/counter_T(5) <= ((fi_pulse_gen/counter(5) AND NOT timing_pulse AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(5) AND NOT enable AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(0) AND fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT timing_pulse AND fi_pulse_gen/counter(2) AND fi_pulse_gen/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/counter(4) AND BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(0) AND fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/counter(2) AND fi_pulse_gen/counter(3) AND fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT enable AND BUF_fi_pulse_gen/enabled(0)));
</td></tr><tr><td>
FTCPE_fi_pulse_gen/counter6: FTCPE port map (fi_pulse_gen/counter(6),fi_pulse_gen/counter_T(6),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/counter_T(6) <= ((fi_pulse_gen/counter(6) AND NOT timing_pulse AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(6) AND NOT enable AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(0) AND fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/counter(5) AND NOT timing_pulse AND fi_pulse_gen/counter(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/counter(3) AND fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(0) AND fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/counter(5) AND fi_pulse_gen/counter(2) AND fi_pulse_gen/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/counter(4) AND NOT enable AND BUF_fi_pulse_gen/enabled(0)));
</td></tr><tr><td>
FTCPE_fi_pulse_gen/counter7: FTCPE port map (fi_pulse_gen/counter(7),fi_pulse_gen/counter_T(7),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/counter_T(7) <= ((NOT timing_pulse AND fi_pulse_gen/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(7) AND NOT enable AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(0) AND fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/counter(5) AND fi_pulse_gen/counter(6) AND NOT timing_pulse AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/counter(2) AND fi_pulse_gen/counter(3) AND fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/counter(0) AND fi_pulse_gen/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/counter(5) AND fi_pulse_gen/counter(6) AND fi_pulse_gen/counter(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/counter(3) AND fi_pulse_gen/counter(4) AND NOT enable AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	BUF_fi_pulse_gen/enabled(0)));
</td></tr><tr><td>
FDCPE_fi_pulse_gen/enabled0: FDCPE port map (fi_pulse_gen/enabled(0),BUF_fi_pulse_gen/enabled(0),clk,'0',fi_pulse_gen/enabled_PRE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/enabled_PRE(0) <= (timing_pulse AND enable);
</td></tr><tr><td>
FDCPE_fi_pulse_gen/match_cache0: FDCPE port map (fi_pulse_gen/match_cache(0),fi_pulse_gen/match_cache_D(0),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/match_cache_D(0) <= ((fi_pulse_gen/match_cache(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (spi/out_data(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2));
</td></tr><tr><td>
FDCPE_fi_pulse_gen/match_cache1: FDCPE port map (fi_pulse_gen/match_cache(1),fi_pulse_gen/match_cache_D(1),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/match_cache_D(1) <= ((fi_pulse_gen/match_cache(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (spi/out_data(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2));
</td></tr><tr><td>
FDCPE_fi_pulse_gen/match_cache2: FDCPE port map (fi_pulse_gen/match_cache(2),fi_pulse_gen/match_cache_D(2),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/match_cache_D(2) <= ((fi_pulse_gen/match_cache(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (spi/out_data(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2));
</td></tr><tr><td>
FDCPE_fi_pulse_gen/match_cache3: FDCPE port map (fi_pulse_gen/match_cache(3),fi_pulse_gen/match_cache_D(3),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/match_cache_D(3) <= ((fi_pulse_gen/match_cache(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (spi/out_data(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2));
</td></tr><tr><td>
FDCPE_fi_pulse_gen/match_cache4: FDCPE port map (fi_pulse_gen/match_cache(4),fi_pulse_gen/match_cache_D(4),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/match_cache_D(4) <= ((fi_pulse_gen/match_cache(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (spi/out_data(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2));
</td></tr><tr><td>
FDCPE_fi_pulse_gen/match_cache5: FDCPE port map (fi_pulse_gen/match_cache(5),fi_pulse_gen/match_cache_D(5),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/match_cache_D(5) <= ((fi_pulse_gen/match_cache(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (spi/out_data(5) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2));
</td></tr><tr><td>
FDCPE_fi_pulse_gen/match_cache6: FDCPE port map (fi_pulse_gen/match_cache(6),fi_pulse_gen/match_cache_D(6),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/match_cache_D(6) <= ((fi_pulse_gen/match_cache(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (spi/out_data(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2));
</td></tr><tr><td>
FDCPE_fi_pulse_gen/match_cache7: FDCPE port map (fi_pulse_gen/match_cache(7),fi_pulse_gen/match_cache_D(7),clk,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;fi_pulse_gen/match_cache_D(7) <= ((fi_pulse_gen/match_cache(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (spi/out_data(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2));
</td></tr><tr><td>
</td></tr><tr><td>
fi_pulse_gen/match_cache_and0000/fi_pulse_gen/match_cache_and0000_D2 <= ((fi_pulse_gen/enabled(0) AND NOT fi_pulse_gen/counter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/counter(1) AND NOT fi_pulse_gen/counter(5) AND NOT fi_pulse_gen/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT timing_pulse AND NOT fi_pulse_gen/counter(2) AND NOT fi_pulse_gen/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/counter(4) AND NOT fi_pulse_gen/counter(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (fi_pulse_gen/enabled(0) AND NOT fi_pulse_gen/counter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/counter(1) AND NOT fi_pulse_gen/counter(5) AND NOT fi_pulse_gen/counter(6) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/counter(2) AND NOT fi_pulse_gen/counter(3) AND NOT fi_pulse_gen/counter(4) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT fi_pulse_gen/counter(7) AND NOT enable));
</td></tr><tr><td>
</td></tr><tr><td>
iac_out(0) <= (iac_pulse AND st/phase(0) AND NOT st/phase(1));
</td></tr><tr><td>
</td></tr><tr><td>
iac_out(1) <= (iac_pulse AND st/phase(0) AND st/phase(1));
</td></tr><tr><td>
</td></tr><tr><td>
iac_out(2) <= (iac_pulse AND st/phase(0) AND st/phase(1));
</td></tr><tr><td>
</td></tr><tr><td>
iac_out(3) <= (iac_pulse AND st/phase(0) AND NOT st/phase(1));
</td></tr><tr><td>
</td></tr><tr><td>
iac_out(4) <= (iac_pulse AND NOT st/phase(0) AND NOT st/phase(1));
</td></tr><tr><td>
</td></tr><tr><td>
iac_out(5) <= (iac_pulse AND NOT st/phase(0) AND st/phase(1));
</td></tr><tr><td>
</td></tr><tr><td>
iac_out(6) <= (iac_pulse AND NOT st/phase(0) AND st/phase(1));
</td></tr><tr><td>
</td></tr><tr><td>
iac_out(7) <= (iac_pulse AND NOT st/phase(0) AND NOT st/phase(1));
</td></tr><tr><td>
FDCPE_miso: FDCPE port map (miso_I,miso,NOT sck,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;miso <= ((spi/first(0) AND time_stamp(7))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT spi/first(0) AND spi/reg(6)));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;miso <= miso_I when miso_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;miso_OE <= NOT ssel;
</td></tr><tr><td>
FDCPE_spi/first0: FDCPE port map (spi/first(0),'0',NOT sck,'0',ssel,spi/first(0));
</td></tr><tr><td>
FDCPE_spi/mosi_cache: FDCPE port map (spi/mosi_cache,mosi,sck,'0','0',NOT ssel);
</td></tr><tr><td>
FDCPE_spi/out_data0: FDCPE port map (spi/out_data(0),spi/mosi_cache,ssel,'0','0');
</td></tr><tr><td>
FDCPE_spi/out_data1: FDCPE port map (spi/out_data(1),spi/reg(0),ssel,'0','0');
</td></tr><tr><td>
FDCPE_spi/out_data2: FDCPE port map (spi/out_data(2),spi/reg(1),ssel,'0','0');
</td></tr><tr><td>
FDCPE_spi/out_data3: FDCPE port map (spi/out_data(3),spi/reg(2),ssel,'0','0');
</td></tr><tr><td>
FDCPE_spi/out_data4: FDCPE port map (spi/out_data(4),spi/reg(3),ssel,'0','0');
</td></tr><tr><td>
FDCPE_spi/out_data5: FDCPE port map (spi/out_data(5),spi/reg(4),ssel,'0','0');
</td></tr><tr><td>
FDCPE_spi/out_data6: FDCPE port map (spi/out_data(6),spi/reg(5),ssel,'0','0');
</td></tr><tr><td>
FDCPE_spi/out_data7: FDCPE port map (spi/out_data(7),spi/reg(6),ssel,'0','0');
</td></tr><tr><td>
FDCPE_spi/reg0: FDCPE port map (spi/reg(0),spi/reg_D(0),NOT sck,'0','0',NOT ssel);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;spi/reg_D(0) <= ((spi/first(0) AND time_stamp(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT spi/first(0) AND spi/mosi_cache));
</td></tr><tr><td>
FDCPE_spi/reg1: FDCPE port map (spi/reg(1),spi/reg_D(1),NOT sck,'0','0',NOT ssel);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;spi/reg_D(1) <= ((spi/first(0) AND time_stamp(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT spi/first(0) AND spi/reg(0)));
</td></tr><tr><td>
FDCPE_spi/reg2: FDCPE port map (spi/reg(2),spi/reg_D(2),NOT sck,'0','0',NOT ssel);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;spi/reg_D(2) <= ((spi/first(0) AND time_stamp(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT spi/first(0) AND spi/reg(1)));
</td></tr><tr><td>
FDCPE_spi/reg3: FDCPE port map (spi/reg(3),spi/reg_D(3),NOT sck,'0','0',NOT ssel);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;spi/reg_D(3) <= ((spi/first(0) AND time_stamp(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT spi/first(0) AND spi/reg(2)));
</td></tr><tr><td>
FDCPE_spi/reg4: FDCPE port map (spi/reg(4),spi/reg_D(4),NOT sck,'0','0',NOT ssel);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;spi/reg_D(4) <= ((spi/first(0) AND time_stamp(4))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT spi/first(0) AND spi/reg(3)));
</td></tr><tr><td>
FDCPE_spi/reg5: FDCPE port map (spi/reg(5),spi/reg_D(5),NOT sck,'0','0',NOT ssel);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;spi/reg_D(5) <= ((spi/first(0) AND time_stamp(5))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT spi/first(0) AND spi/reg(4)));
</td></tr><tr><td>
FDCPE_spi/reg6: FDCPE port map (spi/reg(6),spi/reg_D(6),NOT sck,'0','0',NOT ssel);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;spi/reg_D(6) <= ((spi/first(0) AND time_stamp(6))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT spi/first(0) AND spi/reg(5)));
</td></tr><tr><td>
FTCPE_st/phase0: FTCPE port map (st/phase(0),'1',NOT iac_pulse,'0','0');
</td></tr><tr><td>
FTCPE_st/phase1: FTCPE port map (st/phase(1),st/phase_T(1),NOT iac_pulse,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;st/phase_T(1) <= ((st/phase(0) AND NOT iac_clockwise)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT st/phase(0) AND iac_clockwise));
</td></tr><tr><td>
FTCPE_sw/counter0: FTCPE port map (sw/counter(0),sw/counter_T(0),clk,'0','0',NOT timing_pulse);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw/counter_T(0) <= ((sw/counter(0) AND sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/state_FSM_FFd1 AND NOT sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(8) AND sw/counter(1) AND sw/counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3));
</td></tr><tr><td>
FTCPE_sw/counter1: FTCPE port map (sw/counter(1),sw/counter_T(1),clk,'0','0',NOT timing_pulse);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw/counter_T(1) <= ((sw/counter(1) AND sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd2 AND NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(8) AND sw/counter(1) AND sw/counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3));
</td></tr><tr><td>
FTCPE_sw/counter2: FTCPE port map (sw/counter(2),sw/counter_T(2),clk,'0','0',NOT timing_pulse);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw/counter_T(2) <= ((sw/counter(2) AND sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/state_FSM_FFd1 AND NOT sw/state_FSM_FFd2 AND NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(8) AND sw/counter(1) AND sw/counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3));
</td></tr><tr><td>
FTCPE_sw/counter3: FTCPE port map (sw/counter(3),sw/counter_T(3),clk,'0','0',NOT timing_pulse);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw/counter_T(3) <= ((sw/counter(3) AND sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/state_FSM_FFd1 AND NOT sw/state_FSM_FFd2 AND NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(8) AND sw/counter(1) AND sw/counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3));
</td></tr><tr><td>
FTCPE_sw/counter4: FTCPE port map (sw/counter(4),sw/counter_T(4),clk,'0','0',NOT timing_pulse);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw/counter_T(4) <= ((sw/counter(4) AND sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(1) AND sw/state_FSM_FFd1 AND NOT sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(8) AND sw/counter(1) AND sw/counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3));
</td></tr><tr><td>
FTCPE_sw/counter5: FTCPE port map (sw/counter(5),sw/counter_T(5),clk,'0','0',NOT timing_pulse);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw/counter_T(5) <= ((sw/counter(5) AND sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(1) AND sw/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd2 AND NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(8) AND sw/counter(1) AND sw/counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3));
</td></tr><tr><td>
FTCPE_sw/counter6: FTCPE port map (sw/counter(6),sw/counter_T(6),clk,'0','0',NOT timing_pulse);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw/counter_T(6) <= ((sw/counter(6) AND sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/state_FSM_FFd1 AND NOT sw/state_FSM_FFd2 AND NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(8) AND sw/counter(1) AND sw/counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3));
</td></tr><tr><td>
FTCPE_sw/counter7: FTCPE port map (sw/counter(7),sw/counter_T(7),clk,'0','0',NOT timing_pulse);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw/counter_T(7) <= ((sw/counter(7) AND sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/state_FSM_FFd1 AND NOT sw/state_FSM_FFd2 AND NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(8) AND sw/counter(1) AND sw/counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3));
</td></tr><tr><td>
FTCPE_sw/counter8: FTCPE port map (sw/counter(8),sw/counter_T(8),clk,'0','0',NOT timing_pulse);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw/counter_T(8) <= ((sw/counter(8) AND sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(8) AND sw/counter(1) AND sw/counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(1) AND sw/state_FSM_FFd1 AND NOT sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3));
</td></tr><tr><td>
FTCPE_sw/counter9: FTCPE port map (sw/counter(9),sw/counter_T(9),clk,'0','0',NOT timing_pulse);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw/counter_T(9) <= ((sw/counter(9) AND sw/state_FSM_FFd2 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(8) AND sw/counter(1) AND sw/counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(8) AND sw/counter(1) AND sw/state_FSM_FFd1 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd2 AND NOT sw/state_FSM_FFd3));
</td></tr><tr><td>
FDCPE_sw/state_FSM_FFd1: FDCPE port map (sw/state_FSM_FFd1,sw/state_FSM_FFd1_D,clk,timing_pulse,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;sw/state_FSM_FFd1_D <= ((NOT sw/state_FSM_FFd1 AND NOT sw/state_FSM_FFd2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (sw/counter(0) AND sw/counter(2) AND sw/counter(3) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(4) AND sw/counter(5) AND sw/counter(6) AND sw/counter(7) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	sw/counter(8) AND sw/counter(1) AND sw/counter(9) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT sw/state_FSM_FFd2));
</td></tr><tr><td>
FDCPE_sw/state_FSM_FFd2: FDCPE port map (sw/state_FSM_FFd2,sw/state_FSM_FFd3,clk,timing_pulse,'0');
</td></tr><tr><td>
FDCPE_sw/state_FSM_FFd3: FDCPE port map (sw/state_FSM_FFd3,'0',clk,'0',timing_pulse);
</td></tr><tr><td>
FDCPE_time_stamp0: FDCPE port map (time_stamp(0),sw/counter(2),clk,'0','0',time_stamp_CE(0));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;time_stamp_CE(0) <= (NOT timing_pulse AND sw/state_FSM_FFd3);
</td></tr><tr><td>
FDCPE_time_stamp1: FDCPE port map (time_stamp(1),sw/counter(3),clk,'0','0',time_stamp_CE(1));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;time_stamp_CE(1) <= (NOT timing_pulse AND sw/state_FSM_FFd3);
</td></tr><tr><td>
FDCPE_time_stamp2: FDCPE port map (time_stamp(2),sw/counter(4),clk,'0','0',time_stamp_CE(2));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;time_stamp_CE(2) <= (NOT timing_pulse AND sw/state_FSM_FFd3);
</td></tr><tr><td>
FDCPE_time_stamp3: FDCPE port map (time_stamp(3),sw/counter(5),clk,'0','0',time_stamp_CE(3));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;time_stamp_CE(3) <= (NOT timing_pulse AND sw/state_FSM_FFd3);
</td></tr><tr><td>
FDCPE_time_stamp4: FDCPE port map (time_stamp(4),sw/counter(6),clk,'0','0',time_stamp_CE(4));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;time_stamp_CE(4) <= (NOT timing_pulse AND sw/state_FSM_FFd3);
</td></tr><tr><td>
FDCPE_time_stamp5: FDCPE port map (time_stamp(5),sw/counter(7),clk,'0','0',time_stamp_CE(5));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;time_stamp_CE(5) <= (NOT timing_pulse AND sw/state_FSM_FFd3);
</td></tr><tr><td>
FDCPE_time_stamp6: FDCPE port map (time_stamp(6),sw/counter(8),clk,'0','0',time_stamp_CE(6));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;time_stamp_CE(6) <= (NOT timing_pulse AND sw/state_FSM_FFd3);
</td></tr><tr><td>
FDCPE_time_stamp7: FDCPE port map (time_stamp(7),sw/counter(9),clk,'0','0',time_stamp_CE(7));
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;time_stamp_CE(7) <= (NOT timing_pulse AND sw/state_FSM_FFd3);
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
