TimeQuest Timing Analyzer report for sdr_test
Thu Aug 24 20:04:09 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 14. Slow 1200mV 85C Model Setup: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'
 15. Slow 1200mV 85C Model Setup: 'SYS_25MCLK'
 16. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Hold: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Hold: 'SYS_25MCLK'
 20. Slow 1200mV 85C Model Hold: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'
 21. Slow 1200mV 85C Model Recovery: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 22. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'SYS_25MCLK'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 45. Slow 1200mV 0C Model Setup: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'
 46. Slow 1200mV 0C Model Setup: 'SYS_25MCLK'
 47. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Hold: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 49. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 50. Slow 1200mV 0C Model Hold: 'SYS_25MCLK'
 51. Slow 1200mV 0C Model Hold: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'
 52. Slow 1200mV 0C Model Recovery: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 53. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 55. Slow 1200mV 0C Model Removal: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'SYS_25MCLK'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Output Enable Times
 65. Minimum Output Enable Times
 66. Output Disable Times
 67. Minimum Output Disable Times
 68. Slow 1200mV 0C Model Metastability Report
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 75. Fast 1200mV 0C Model Setup: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'
 76. Fast 1200mV 0C Model Setup: 'SYS_25MCLK'
 77. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Hold: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 79. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 80. Fast 1200mV 0C Model Hold: 'SYS_25MCLK'
 81. Fast 1200mV 0C Model Hold: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'
 82. Fast 1200mV 0C Model Recovery: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 83. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 85. Fast 1200mV 0C Model Removal: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'SYS_25MCLK'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Output Enable Times
 95. Minimum Output Enable Times
 96. Output Disable Times
 97. Minimum Output Disable Times
 98. Fast 1200mV 0C Model Metastability Report
 99. Multicorner Timing Analysis Summary
100. Setup Times
101. Hold Times
102. Clock to Output Times
103. Minimum Clock to Output Times
104. Board Trace Model Assignments
105. Input Transition Times
106. Signal Integrity Metrics (Slow 1200mv 0c Model)
107. Signal Integrity Metrics (Slow 1200mv 85c Model)
108. Signal Integrity Metrics (Fast 1200mv 0c Model)
109. Setup Transfers
110. Hold Transfers
111. Recovery Transfers
112. Removal Transfers
113. Report TCCS
114. Report RSKM
115. Unconstrained Paths
116. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; sdr_test                                           ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; sdr_test.sdc  ; OK     ; Thu Aug 24 20:04:06 2017 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------+-----------+---------+-----------+---------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+
; Clock Name                                                                                               ; Type      ; Period  ; Frequency ; Rise    ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master     ; Source                                                                 ; Targets                                                                  ;
+----------------------------------------------------------------------------------------------------------+-----------+---------+-----------+---------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+
; altera_reserved_tck                                                                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000   ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                        ; { altera_reserved_tck }                                                  ;
; SYS_25MCLK                                                                                               ; Base      ; 40.000  ; 25.0 MHz  ; 0.000   ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;            ;                                                                        ; { clk }                                                                  ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Generated ; 40.000  ; 25.0 MHz  ; 0.000   ; 20.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; SYS_25MCLK ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0] ; { uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] } ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Generated ; 40.000  ; 25.0 MHz  ; -10.000 ; 10.000 ; 50.00      ; 1         ; 1           ; -90.0 ;        ;           ;            ; false    ; SYS_25MCLK ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0] ; { uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] } ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; -7.000  ; 13.000 ; 50.00      ; 1         ; 1           ; -63.0 ;        ;           ;            ; false    ; SYS_25MCLK ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0] ; { uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[2] } ;
+----------------------------------------------------------------------------------------------------------+-----------+---------+-----------+---------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+------------+------------------------------------------------------------------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                       ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 56.3 MHz    ; 56.3 MHz        ; altera_reserved_tck                                                                                      ;                                                               ;
; 109.99 MHz  ; 109.99 MHz      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;                                                               ;
; 1064.96 MHz ; 250.0 MHz       ; SYS_25MCLK                                                                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                               ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.561  ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 26.213 ; 0.000         ;
; SYS_25MCLK                                                                                               ; 39.061 ; 0.000         ;
; altera_reserved_tck                                                                                      ; 41.119 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.359  ; 0.000         ;
; altera_reserved_tck                                                                                      ; 0.452  ; 0.000         ;
; SYS_25MCLK                                                                                               ; 0.500  ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 10.641 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                                                            ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 34.107 ; 0.000         ;
; altera_reserved_tck                                                                                      ; 48.173 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                                                            ;
+----------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                                                      ; 1.127 ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 5.021 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 19.718 ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 19.720 ; 0.000         ;
; SYS_25MCLK                                                                                               ; 19.758 ; 0.000         ;
; altera_reserved_tck                                                                                      ; 49.400 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                                      ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 8.561  ; array:array|dat[1]                                                                                                             ; datagene:uut_datagene|wrf_dinr[1]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.164     ; 1.296      ;
; 8.761  ; array:array|dat[8]                                                                                                             ; datagene:uut_datagene|wrf_dinr[8]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 1.093      ;
; 8.788  ; array:array|dat[2]                                                                                                             ; datagene:uut_datagene|wrf_dinr[2]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 1.066      ;
; 8.788  ; array:array|dat[12]                                                                                                            ; datagene:uut_datagene|wrf_dinr[12]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 1.066      ;
; 8.825  ; array:array|dat[9]                                                                                                             ; datagene:uut_datagene|wrf_dinr[9]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 1.029      ;
; 8.960  ; array:array|dat[0]                                                                                                             ; datagene:uut_datagene|wrf_dinr[0]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 0.894      ;
; 8.960  ; array:array|dat[13]                                                                                                            ; datagene:uut_datagene|wrf_dinr[13]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 0.894      ;
; 8.961  ; array:array|dat[4]                                                                                                             ; datagene:uut_datagene|wrf_dinr[4]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 0.893      ;
; 8.961  ; array:array|dat[14]                                                                                                            ; datagene:uut_datagene|wrf_dinr[14]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 0.893      ;
; 8.970  ; array:array|dat[7]                                                                                                             ; datagene:uut_datagene|wrf_dinr[7]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 0.884      ;
; 8.972  ; array:array|dat[6]                                                                                                             ; datagene:uut_datagene|wrf_dinr[6]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 0.882      ;
; 8.972  ; array:array|dat[10]                                                                                                            ; datagene:uut_datagene|wrf_dinr[10]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 0.882      ;
; 8.973  ; array:array|dat[3]                                                                                                             ; datagene:uut_datagene|wrf_dinr[3]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 0.881      ;
; 8.973  ; array:array|dat[11]                                                                                                            ; datagene:uut_datagene|wrf_dinr[11]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 0.881      ;
; 8.973  ; array:array|dat[15]                                                                                                            ; datagene:uut_datagene|wrf_dinr[15]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 0.881      ;
; 8.974  ; array:array|dat[5]                                                                                                             ; datagene:uut_datagene|wrf_dinr[5]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.167     ; 0.880      ;
; 30.908 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[6] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.078     ; 9.035      ;
; 30.952 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[1] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 8.982      ;
; 31.019 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[0] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 8.915      ;
; 31.024 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[0] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.086     ; 8.911      ;
; 31.082 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[3] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.086     ; 8.853      ;
; 31.097 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[1] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.086     ; 8.838      ;
; 31.099 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[3] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 8.835      ;
; 31.165 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[2] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 8.769      ;
; 31.276 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[4] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 8.658      ;
; 31.289 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[5] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 8.645      ;
; 31.331 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[2] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.086     ; 8.604      ;
; 31.385 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[5] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.086     ; 8.550      ;
; 31.458 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[7] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.078     ; 8.485      ;
; 31.484 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[4] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.086     ; 8.451      ;
; 31.593 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[7] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.088     ; 8.340      ;
; 31.718 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[3] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 8.216      ;
; 31.753 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[8] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.078     ; 8.190      ;
; 31.819 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[0] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 8.140      ;
; 31.891 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[1] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 8.043      ;
; 31.895 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.093     ; 8.033      ;
; 31.897 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[1] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 8.062      ;
; 31.959 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[2] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 8.000      ;
; 31.963 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[0] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 7.971      ;
; 31.999 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.093     ; 7.929      ;
; 32.028 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[6] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.086     ; 7.907      ;
; 32.034 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[4]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.113     ; 7.874      ;
; 32.034 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[2]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.113     ; 7.874      ;
; 32.043 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[3] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 7.916      ;
; 32.068 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[2] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 7.866      ;
; 32.077 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[4] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 7.882      ;
; 32.112 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[3]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.089     ; 7.820      ;
; 32.112 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[0]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.089     ; 7.820      ;
; 32.134 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[5] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 7.825      ;
; 32.138 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[4]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.113     ; 7.770      ;
; 32.138 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[2]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.113     ; 7.770      ;
; 32.156 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[5] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 7.778      ;
; 32.216 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[3]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.089     ; 7.716      ;
; 32.216 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[0]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.089     ; 7.716      ;
; 32.218 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[4] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 7.716      ;
; 32.248 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 7.686      ;
; 32.258 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 7.676      ;
; 32.263 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.093     ; 7.665      ;
; 32.291 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.125     ; 7.605      ;
; 32.292 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.125     ; 7.604      ;
; 32.294 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.125     ; 7.602      ;
; 32.295 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.125     ; 7.601      ;
; 32.296 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.125     ; 7.600      ;
; 32.296 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.125     ; 7.600      ;
; 32.298 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.125     ; 7.598      ;
; 32.300 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.125     ; 7.596      ;
; 32.361 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.534      ;
; 32.362 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.533      ;
; 32.364 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.531      ;
; 32.364 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.531      ;
; 32.365 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.530      ;
; 32.365 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.530      ;
; 32.367 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.093     ; 7.561      ;
; 32.368 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.527      ;
; 32.369 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.526      ;
; 32.375 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.113     ; 7.533      ;
; 32.376 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.113     ; 7.532      ;
; 32.378 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.113     ; 7.530      ;
; 32.380 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.113     ; 7.528      ;
; 32.394 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.501      ;
; 32.395 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.500      ;
; 32.458 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 7.476      ;
; 32.462 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[6] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.081     ; 7.478      ;
; 32.478 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[6]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.094     ; 7.449      ;
; 32.482 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.125     ; 7.414      ;
; 32.483 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.125     ; 7.413      ;
; 32.485 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.125     ; 7.411      ;
; 32.487 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.125     ; 7.409      ;
; 32.514 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity5a[2] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.093     ; 7.414      ;
; 32.514 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[8]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.093     ; 7.414      ;
; 32.514 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[5]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.093     ; 7.414      ;
; 32.514 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[9]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.093     ; 7.414      ;
; 32.514 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[7]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.093     ; 7.414      ;
; 32.532 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.089     ; 7.400      ;
; 32.547 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[8] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.088     ; 7.386      ;
; 32.550 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.087     ; 7.384      ;
; 32.552 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.343      ;
; 32.553 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.342      ;
; 32.554 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.341      ;
; 32.555 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.126     ; 7.340      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                       ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node             ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 26.213 ; datagene:uut_datagene|indexx[3] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.611      ;
; 26.213 ; datagene:uut_datagene|indexx[3] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.611      ;
; 26.216 ; datagene:uut_datagene|indexx[3] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.608      ;
; 26.216 ; datagene:uut_datagene|indexx[3] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.608      ;
; 26.217 ; datagene:uut_datagene|indexx[3] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.607      ;
; 26.230 ; datagene:uut_datagene|indexx[3] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.594      ;
; 26.233 ; datagene:uut_datagene|indexx[3] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.591      ;
; 26.242 ; datagene:uut_datagene|indexx[1] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.582      ;
; 26.242 ; datagene:uut_datagene|indexx[1] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.582      ;
; 26.245 ; datagene:uut_datagene|indexx[1] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.579      ;
; 26.245 ; datagene:uut_datagene|indexx[1] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.579      ;
; 26.246 ; datagene:uut_datagene|indexx[1] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.578      ;
; 26.259 ; datagene:uut_datagene|indexx[1] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.565      ;
; 26.262 ; datagene:uut_datagene|indexx[1] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.562      ;
; 26.444 ; datagene:uut_datagene|indexx[4] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.380      ;
; 26.444 ; datagene:uut_datagene|indexx[4] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.380      ;
; 26.447 ; datagene:uut_datagene|indexx[4] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.377      ;
; 26.447 ; datagene:uut_datagene|indexx[4] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.377      ;
; 26.448 ; datagene:uut_datagene|indexx[4] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.376      ;
; 26.455 ; datagene:uut_datagene|indexx[4] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.369      ;
; 26.461 ; datagene:uut_datagene|indexx[4] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 3.363      ;
; 26.639 ; datagene:uut_datagene|indexx[3] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.193     ; 3.189      ;
; 26.639 ; datagene:uut_datagene|indexx[3] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.193     ; 3.189      ;
; 26.668 ; datagene:uut_datagene|indexx[1] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.193     ; 3.160      ;
; 26.668 ; datagene:uut_datagene|indexx[1] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.193     ; 3.160      ;
; 26.870 ; datagene:uut_datagene|indexx[4] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.193     ; 2.958      ;
; 26.870 ; datagene:uut_datagene|indexx[4] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.193     ; 2.958      ;
; 26.933 ; datagene:uut_datagene|indexx[0] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.889      ;
; 26.933 ; datagene:uut_datagene|indexx[0] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.889      ;
; 26.936 ; datagene:uut_datagene|indexx[0] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.886      ;
; 26.936 ; datagene:uut_datagene|indexx[0] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.886      ;
; 26.937 ; datagene:uut_datagene|indexx[0] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.885      ;
; 26.950 ; datagene:uut_datagene|indexx[0] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.872      ;
; 26.953 ; datagene:uut_datagene|indexx[0] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.869      ;
; 26.994 ; datagene:uut_datagene|indexx[2] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 2.830      ;
; 26.994 ; datagene:uut_datagene|indexx[2] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 2.830      ;
; 26.997 ; datagene:uut_datagene|indexx[2] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 2.827      ;
; 26.997 ; datagene:uut_datagene|indexx[2] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 2.827      ;
; 26.998 ; datagene:uut_datagene|indexx[2] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 2.826      ;
; 27.011 ; datagene:uut_datagene|indexx[2] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 2.813      ;
; 27.014 ; datagene:uut_datagene|indexx[2] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.197     ; 2.810      ;
; 27.160 ; datagene:uut_datagene|indexx[4] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.667      ;
; 27.226 ; datagene:uut_datagene|indexx[2] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.601      ;
; 27.243 ; datagene:uut_datagene|indexx[3] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.584      ;
; 27.248 ; datagene:uut_datagene|indexx[0] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.196     ; 2.577      ;
; 27.251 ; datagene:uut_datagene|indexx[2] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.576      ;
; 27.270 ; datagene:uut_datagene|indexx[3] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.557      ;
; 27.277 ; datagene:uut_datagene|indexx[0] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.195     ; 2.549      ;
; 27.338 ; datagene:uut_datagene|indexx[0] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.195     ; 2.488      ;
; 27.386 ; datagene:uut_datagene|indexx[0] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.196     ; 2.439      ;
; 27.392 ; datagene:uut_datagene|indexx[2] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.193     ; 2.436      ;
; 27.408 ; datagene:uut_datagene|indexx[4] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.419      ;
; 27.415 ; datagene:uut_datagene|indexx[2] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.412      ;
; 27.430 ; datagene:uut_datagene|indexx[2] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.193     ; 2.398      ;
; 27.467 ; datagene:uut_datagene|indexx[3] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.360      ;
; 27.501 ; datagene:uut_datagene|indexx[1] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.326      ;
; 27.522 ; datagene:uut_datagene|indexx[1] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.305      ;
; 27.586 ; datagene:uut_datagene|indexx[0] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.196     ; 2.239      ;
; 27.608 ; datagene:uut_datagene|arwrite   ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.214      ;
; 27.608 ; datagene:uut_datagene|arwrite   ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.214      ;
; 27.608 ; datagene:uut_datagene|arwrite   ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.214      ;
; 27.608 ; datagene:uut_datagene|arwrite   ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.214      ;
; 27.608 ; datagene:uut_datagene|arwrite   ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.214      ;
; 27.608 ; datagene:uut_datagene|arwrite   ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.214      ;
; 27.608 ; datagene:uut_datagene|arwrite   ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.199     ; 2.214      ;
; 27.625 ; datagene:uut_datagene|indexx[3] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.202      ;
; 27.689 ; datagene:uut_datagene|arwrite   ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.196     ; 2.136      ;
; 27.689 ; datagene:uut_datagene|arwrite   ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.196     ; 2.136      ;
; 27.689 ; datagene:uut_datagene|arwrite   ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.196     ; 2.136      ;
; 27.689 ; datagene:uut_datagene|arwrite   ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.196     ; 2.136      ;
; 27.689 ; datagene:uut_datagene|arwrite   ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.196     ; 2.136      ;
; 27.689 ; datagene:uut_datagene|arwrite   ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.196     ; 2.136      ;
; 27.705 ; datagene:uut_datagene|indexx[4] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.122      ;
; 27.720 ; datagene:uut_datagene|indexx[1] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 2.107      ;
; 27.806 ; datagene:uut_datagene|indexx[0] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.196     ; 2.019      ;
; 27.930 ; datagene:uut_datagene|indexx[4] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 1.897      ;
; 27.930 ; datagene:uut_datagene|indexx[4] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 1.897      ;
; 27.947 ; datagene:uut_datagene|arwrite   ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.195     ; 1.879      ;
; 27.947 ; datagene:uut_datagene|arwrite   ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.195     ; 1.879      ;
; 27.947 ; datagene:uut_datagene|arwrite   ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.195     ; 1.879      ;
; 28.007 ; datagene:uut_datagene|indexx[2] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 1.820      ;
; 28.009 ; datagene:uut_datagene|indexx[2] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 1.818      ;
; 28.014 ; datagene:uut_datagene|indexx[3] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 1.813      ;
; 28.072 ; datagene:uut_datagene|indexx[3] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 1.755      ;
; 28.107 ; datagene:uut_datagene|indexx[1] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 1.720      ;
; 28.116 ; datagene:uut_datagene|indexx[3] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.193     ; 1.712      ;
; 28.160 ; datagene:uut_datagene|indexx[2] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.193     ; 1.668      ;
; 28.275 ; datagene:uut_datagene|indexx[1] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 1.552      ;
; 28.277 ; datagene:uut_datagene|indexx[0] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.195     ; 1.549      ;
; 28.288 ; datagene:uut_datagene|indexx[1] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 1.539      ;
; 28.295 ; datagene:uut_datagene|indexx[1] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.193     ; 1.533      ;
; 28.325 ; datagene:uut_datagene|indexx[4] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 1.502      ;
; 28.357 ; datagene:uut_datagene|indexx[0] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.196     ; 1.468      ;
; 28.361 ; datagene:uut_datagene|indexx[0] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.196     ; 1.464      ;
; 28.388 ; datagene:uut_datagene|indexx[2] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.194     ; 1.439      ;
; 28.729 ; datagene:uut_datagene|indexx[4] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.193     ; 1.099      ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SYS_25MCLK'                                                                                                ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 39.061 ; sys_ctrl:uut_sysctrl|rst_r1 ; sys_ctrl:uut_sysctrl|rst_r2 ; SYS_25MCLK   ; SYS_25MCLK  ; 40.000       ; -0.081     ; 0.879      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.119 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 9.135      ;
; 41.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 8.950      ;
; 41.381 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 8.865      ;
; 41.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 8.581      ;
; 42.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 8.200      ;
; 42.103 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.242      ; 8.160      ;
; 42.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 8.135      ;
; 42.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 7.979      ;
; 43.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 7.003      ;
; 43.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 6.584      ;
; 43.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 6.576      ;
; 44.075 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 6.171      ;
; 44.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 6.103      ;
; 44.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 6.025      ;
; 44.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 6.020      ;
; 44.261 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.227      ; 5.987      ;
; 44.606 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.220      ; 5.635      ;
; 44.704 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.219      ; 5.536      ;
; 44.748 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 5.507      ;
; 45.692 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 4.550      ;
; 45.741 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.506      ;
; 45.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 4.268      ;
; 46.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 4.174      ;
; 46.579 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.668      ;
; 46.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.470      ;
; 47.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.230      ; 3.082      ;
; 47.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.982      ;
; 49.361 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.234      ; 0.894      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.184      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.184      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.184      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.184      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.184      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.184      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.184      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.184      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.184      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.184      ;
; 92.746 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 7.184      ;
; 92.870 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 7.083      ;
; 92.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.000      ;
; 92.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.000      ;
; 92.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.000      ;
; 92.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.000      ;
; 92.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.000      ;
; 92.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.000      ;
; 92.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.000      ;
; 92.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.000      ;
; 92.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.000      ;
; 92.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.000      ;
; 92.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.000      ;
; 93.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.913      ;
; 93.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.913      ;
; 93.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.913      ;
; 93.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.913      ;
; 93.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.913      ;
; 93.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.913      ;
; 93.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.913      ;
; 93.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.913      ;
; 93.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.913      ;
; 93.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.913      ;
; 93.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.913      ;
; 93.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.929      ;
; 93.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.929      ;
; 93.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.929      ;
; 93.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.898      ;
; 93.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.842      ;
; 93.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.842      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.841      ;
; 93.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 6.813      ;
; 93.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.745      ;
; 93.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.745      ;
; 93.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 6.745      ;
; 93.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.754      ;
; 93.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.754      ;
; 93.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.641      ;
; 93.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.641      ;
; 93.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.641      ;
; 93.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.641      ;
; 93.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.641      ;
; 93.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.641      ;
; 93.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.641      ;
; 93.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.641      ;
; 93.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.641      ;
; 93.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.641      ;
; 93.281 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 6.641      ;
; 93.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.593      ;
; 93.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.593      ;
; 93.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.593      ;
; 93.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.593      ;
; 93.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.593      ;
; 93.351 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.593      ;
; 93.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.592      ;
; 93.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.592      ;
; 93.352 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.592      ;
; 93.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.591      ;
; 93.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.591      ;
; 93.353 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.591      ;
; 93.354 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.590      ;
; 93.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 6.569      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                   ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.359 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.476      ; 1.089      ;
; 0.372 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.476      ; 1.102      ;
; 0.447 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[5]                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_address_reg0 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.472      ; 1.173      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[6]                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_address_reg0 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.472      ; 1.178      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a6                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a6                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a5                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a5                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a3                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a3                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a4                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a4                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a5                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a5                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a2                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a1                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                        ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a2                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a1                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a3                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a3                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a4                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a4                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a5                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a5                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_en                                                                                                                  ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_en                                                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[0]                                                                                                                 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[0]                                                                                                              ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                                                                                                                 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                                                                                                              ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[1]                                                                                                                 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[1]                                                                                                              ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[2]                                                                                                                 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[2]                                                                                                              ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; datagene:uut_datagene|wr_done                                                                                                                                ; datagene:uut_datagene|wr_done                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; datagene:uut_datagene|addr[0]                                                                                                                                ; datagene:uut_datagene|addr[0]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; datagene:uut_datagene|addr[7]                                                                                                                                ; datagene:uut_datagene|addr[7]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; datagene:uut_datagene|addr[8]                                                                                                                                ; datagene:uut_datagene|addr[8]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; datagene:uut_datagene|addr[9]                                                                                                                                ; datagene:uut_datagene|addr[9]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; datagene:uut_datagene|addr[10]                                                                                                                               ; datagene:uut_datagene|addr[10]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; datagene:uut_datagene|addr[11]                                                                                                                               ; datagene:uut_datagene|addr[11]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; datagene:uut_datagene|addr[12]                                                                                                                               ; datagene:uut_datagene|addr[12]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; datagene:uut_datagene|addr[13]                                                                                                                               ; datagene:uut_datagene|addr[13]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; datagene:uut_datagene|delay[0]                                                                                                                               ; datagene:uut_datagene|delay[0]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a5                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a5                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a6                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a6                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|wrf_wrreqr                                                                                                                             ; datagene:uut_datagene|wrf_wrreqr                                                                                                                          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|addr[14]                                                                                                                               ; datagene:uut_datagene|addr[14]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|addr[1]                                                                                                                                ; datagene:uut_datagene|addr[1]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|addr[2]                                                                                                                                ; datagene:uut_datagene|addr[2]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|addr[3]                                                                                                                                ; datagene:uut_datagene|addr[3]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|addr[4]                                                                                                                                ; datagene:uut_datagene|addr[4]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|addr[5]                                                                                                                                ; datagene:uut_datagene|addr[5]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|addr[6]                                                                                                                                ; datagene:uut_datagene|addr[6]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|addr[15]                                                                                                                               ; datagene:uut_datagene|addr[15]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|addr[16]                                                                                                                               ; datagene:uut_datagene|addr[16]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|addr[17]                                                                                                                               ; datagene:uut_datagene|addr[17]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|addr[18]                                                                                                                               ; datagene:uut_datagene|addr[18]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; datagene:uut_datagene|cntwr[0]                                                                                                                               ; datagene:uut_datagene|cntwr[0]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; datagene:uut_datagene|indexx[0]                                                                                                                              ; datagene:uut_datagene|indexx[0]                                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.481 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[6] ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[6]                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.774      ;
; 0.484 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity5a[0]                 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity4                      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity8a[0]                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity7                      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.487 ; datagene:uut_datagene|wrf_dinr[6]                                                                                                                            ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.510      ; 1.251      ;
; 0.491 ; datagene:uut_datagene|wrf_dinr[8]                                                                                                                            ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.510      ; 1.255      ;
; 0.491 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[7] ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[7]                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.082      ; 0.785      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.776      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.779      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.785      ;
; 0.492 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.786      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.786      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.797      ;
; 0.505 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.799      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[140] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[2]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.803      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SYS_25MCLK'                                                                                                ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.500 ; sys_ctrl:uut_sysctrl|rst_r1 ; sys_ctrl:uut_sysctrl|rst_r2 ; SYS_25MCLK   ; SYS_25MCLK  ; 0.000        ; 0.081      ; 0.793      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                        ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node             ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 10.641 ; datagene:uut_datagene|indexx[4] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.166      ; 1.019      ;
; 10.973 ; datagene:uut_datagene|indexx[2] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.350      ;
; 10.995 ; datagene:uut_datagene|indexx[0] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.163      ; 1.370      ;
; 11.000 ; datagene:uut_datagene|indexx[0] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.163      ; 1.375      ;
; 11.002 ; datagene:uut_datagene|indexx[4] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 1.376      ;
; 11.003 ; datagene:uut_datagene|indexx[4] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 1.377      ;
; 11.003 ; datagene:uut_datagene|indexx[4] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 1.377      ;
; 11.004 ; datagene:uut_datagene|indexx[4] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 1.378      ;
; 11.004 ; datagene:uut_datagene|indexx[4] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 1.378      ;
; 11.004 ; datagene:uut_datagene|indexx[4] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 1.378      ;
; 11.005 ; datagene:uut_datagene|indexx[4] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 1.379      ;
; 11.028 ; datagene:uut_datagene|indexx[4] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.405      ;
; 11.040 ; datagene:uut_datagene|indexx[4] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.166      ; 1.418      ;
; 11.040 ; datagene:uut_datagene|indexx[4] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.166      ; 1.418      ;
; 11.046 ; datagene:uut_datagene|indexx[0] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.164      ; 1.422      ;
; 11.071 ; datagene:uut_datagene|indexx[1] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.448      ;
; 11.075 ; datagene:uut_datagene|indexx[1] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.452      ;
; 11.099 ; datagene:uut_datagene|indexx[1] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.166      ; 1.477      ;
; 11.118 ; datagene:uut_datagene|indexx[3] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.495      ;
; 11.120 ; datagene:uut_datagene|indexx[3] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.497      ;
; 11.122 ; datagene:uut_datagene|indexx[3] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.499      ;
; 11.161 ; datagene:uut_datagene|indexx[2] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.166      ; 1.539      ;
; 11.161 ; datagene:uut_datagene|indexx[3] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.166      ; 1.539      ;
; 11.233 ; datagene:uut_datagene|indexx[1] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.610      ;
; 11.246 ; datagene:uut_datagene|indexx[3] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.623      ;
; 11.254 ; datagene:uut_datagene|indexx[2] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.631      ;
; 11.256 ; datagene:uut_datagene|indexx[2] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.633      ;
; 11.278 ; datagene:uut_datagene|indexx[3] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.655      ;
; 11.289 ; datagene:uut_datagene|indexx[0] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.163      ; 1.664      ;
; 11.320 ; datagene:uut_datagene|indexx[4] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.697      ;
; 11.321 ; datagene:uut_datagene|indexx[2] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.698      ;
; 11.325 ; datagene:uut_datagene|indexx[4] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.702      ;
; 11.440 ; datagene:uut_datagene|indexx[4] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.817      ;
; 11.440 ; datagene:uut_datagene|indexx[4] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.817      ;
; 11.522 ; datagene:uut_datagene|arwrite   ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.164      ; 1.898      ;
; 11.522 ; datagene:uut_datagene|arwrite   ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.164      ; 1.898      ;
; 11.522 ; datagene:uut_datagene|arwrite   ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.164      ; 1.898      ;
; 11.536 ; datagene:uut_datagene|indexx[3] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.166      ; 1.914      ;
; 11.560 ; datagene:uut_datagene|indexx[3] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.166      ; 1.938      ;
; 11.589 ; datagene:uut_datagene|indexx[3] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 1.963      ;
; 11.589 ; datagene:uut_datagene|indexx[3] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 1.963      ;
; 11.593 ; datagene:uut_datagene|indexx[3] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 1.967      ;
; 11.602 ; datagene:uut_datagene|indexx[1] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 1.979      ;
; 11.607 ; datagene:uut_datagene|indexx[3] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 1.981      ;
; 11.649 ; datagene:uut_datagene|indexx[0] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.163      ; 2.024      ;
; 11.653 ; datagene:uut_datagene|indexx[0] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.163      ; 2.028      ;
; 11.672 ; datagene:uut_datagene|indexx[4] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 2.049      ;
; 11.706 ; datagene:uut_datagene|indexx[1] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 2.083      ;
; 11.711 ; datagene:uut_datagene|indexx[2] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.166      ; 2.089      ;
; 11.711 ; datagene:uut_datagene|indexx[2] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.166      ; 2.089      ;
; 11.714 ; datagene:uut_datagene|indexx[1] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 2.091      ;
; 11.729 ; datagene:uut_datagene|arwrite   ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.163      ; 2.104      ;
; 11.729 ; datagene:uut_datagene|arwrite   ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.163      ; 2.104      ;
; 11.729 ; datagene:uut_datagene|arwrite   ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.163      ; 2.104      ;
; 11.729 ; datagene:uut_datagene|arwrite   ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.163      ; 2.104      ;
; 11.729 ; datagene:uut_datagene|arwrite   ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.163      ; 2.104      ;
; 11.729 ; datagene:uut_datagene|arwrite   ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.163      ; 2.104      ;
; 11.739 ; datagene:uut_datagene|indexx[2] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.113      ;
; 11.751 ; datagene:uut_datagene|indexx[3] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.125      ;
; 11.758 ; datagene:uut_datagene|indexx[2] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.132      ;
; 11.759 ; datagene:uut_datagene|indexx[3] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.133      ;
; 11.764 ; datagene:uut_datagene|indexx[3] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 2.141      ;
; 11.769 ; datagene:uut_datagene|indexx[3] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.143      ;
; 11.791 ; datagene:uut_datagene|indexx[2] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.165      ;
; 11.809 ; datagene:uut_datagene|indexx[2] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 2.186      ;
; 11.822 ; datagene:uut_datagene|arwrite   ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.194      ;
; 11.822 ; datagene:uut_datagene|arwrite   ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.194      ;
; 11.822 ; datagene:uut_datagene|arwrite   ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.194      ;
; 11.822 ; datagene:uut_datagene|arwrite   ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.194      ;
; 11.822 ; datagene:uut_datagene|arwrite   ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.194      ;
; 11.822 ; datagene:uut_datagene|arwrite   ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.194      ;
; 11.822 ; datagene:uut_datagene|arwrite   ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.194      ;
; 11.828 ; datagene:uut_datagene|indexx[0] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.163      ; 2.203      ;
; 11.854 ; datagene:uut_datagene|indexx[0] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.164      ; 2.230      ;
; 11.854 ; datagene:uut_datagene|indexx[0] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.164      ; 2.230      ;
; 11.880 ; datagene:uut_datagene|indexx[2] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.254      ;
; 11.903 ; datagene:uut_datagene|indexx[2] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.277      ;
; 11.910 ; datagene:uut_datagene|indexx[2] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.284      ;
; 11.921 ; datagene:uut_datagene|indexx[2] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.295      ;
; 11.922 ; datagene:uut_datagene|indexx[2] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.165      ; 2.299      ;
; 11.946 ; datagene:uut_datagene|indexx[1] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.166      ; 2.324      ;
; 11.969 ; datagene:uut_datagene|indexx[0] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.341      ;
; 11.976 ; datagene:uut_datagene|indexx[0] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.348      ;
; 11.989 ; datagene:uut_datagene|indexx[0] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.361      ;
; 11.992 ; datagene:uut_datagene|indexx[0] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.364      ;
; 11.996 ; datagene:uut_datagene|indexx[1] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.370      ;
; 12.000 ; datagene:uut_datagene|indexx[1] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.374      ;
; 12.008 ; datagene:uut_datagene|indexx[1] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.166      ; 2.386      ;
; 12.019 ; datagene:uut_datagene|indexx[1] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.393      ;
; 12.051 ; datagene:uut_datagene|indexx[1] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.425      ;
; 12.143 ; datagene:uut_datagene|indexx[0] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.515      ;
; 12.156 ; datagene:uut_datagene|indexx[0] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.528      ;
; 12.162 ; datagene:uut_datagene|indexx[0] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.160      ; 2.534      ;
; 12.169 ; datagene:uut_datagene|indexx[1] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.543      ;
; 12.179 ; datagene:uut_datagene|indexx[1] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.553      ;
; 12.188 ; datagene:uut_datagene|indexx[1] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.162      ; 2.562      ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                ;
+--------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                         ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.070     ; 5.844      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.070     ; 5.844      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[2]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[3]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[4]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[5]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[6]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[7]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[8]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[9]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[10]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[11]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[12]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[13]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[14]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00001 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|sdr_rdackr1                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.845      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.070     ; 5.844      ;
; 34.107 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.070     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[7]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.071     ; 5.842      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.071     ; 5.842      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.071     ; 5.842      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.071     ; 5.842      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[3]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.071     ; 5.842      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.071     ; 5.842      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.071     ; 5.842      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.071     ; 5.842      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.070     ; 5.843      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.070     ; 5.843      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.070     ; 5.843      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.070     ; 5.843      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.070     ; 5.843      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.070     ; 5.843      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.844      ;
; 34.108 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|dqm                                      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.071     ; 5.842      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_en                     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.082     ; 5.830      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.100     ; 5.812      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.100     ; 5.812      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.100     ; 5.812      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.100     ; 5.812      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[0]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[1]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[2]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[3]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[4]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[5]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[6]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[7]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[8]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[9]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[10]         ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[11]         ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[12]         ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.098     ; 5.814      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|clk_bps_r       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.099     ; 5.813      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[0]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.082     ; 5.830      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[1]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.082     ; 5.830      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[2]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.082     ; 5.830      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.082     ; 5.830      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.074     ; 5.838      ;
; 34.109 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|rs232_tx_r                ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.083     ; 5.829      ;
; 34.110 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.101     ; 5.810      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.850      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.850      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.850      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.057     ; 5.851      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.057     ; 5.851      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.057     ; 5.851      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01101 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.057     ; 5.851      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01011 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.057     ; 5.851      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.057     ; 5.851      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00111 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.057     ; 5.851      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.057     ; 5.851      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00101 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.057     ; 5.851      ;
; 34.113 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00011 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.057     ; 5.851      ;
; 34.114 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[0]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.845      ;
; 34.114 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.845      ;
; 34.114 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[1]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.845      ;
; 34.114 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[2]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.845      ;
; 34.114 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[3]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.845      ;
; 34.114 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[4]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.845      ;
+--------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 2.081      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.005      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.005      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.005      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.005      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.014      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.014      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.014      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.014      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.014      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.014      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.014      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.014      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 5.014      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.005      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.005      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.005      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.005      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.005      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.005      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.005      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.005      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.003      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.016      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.016      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.016      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.016      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.016      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.016      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.016      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.016      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 5.016      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.015      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.015      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.015      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.015      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.015      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.015      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.015      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.015      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.015      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.008      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.008      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.008      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.008      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.008      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.008      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.009      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.009      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[110] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.009      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.009      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.009      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[113] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.009      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.009      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.009      ;
; 94.932 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[116] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.009      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.988      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.988      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.988      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.988      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.988      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.988      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.988      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.988      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.989      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.989      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.989      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.989      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.989      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.989      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.989      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.989      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.006      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.006      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 5.003      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 5.002      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.006      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 5.006      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.007      ;
; 94.933 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 5.007      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.421      ;
; 1.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.668      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.726      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.726      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.726      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.726      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.726      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.726      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.726      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.726      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.726      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.726      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.726      ;
; 1.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.726      ;
; 1.769 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.054      ;
; 2.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.361      ;
; 2.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.361      ;
; 2.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.361      ;
; 2.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.361      ;
; 2.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.361      ;
; 2.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.361      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 2.098 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.387      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 4.688      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.677      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.677      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.677      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.677      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.677      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.677      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 4.676      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 4.676      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 4.676      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 4.676      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 4.676      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 4.676      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 4.676      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 4.676      ;
; 4.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 4.676      ;
; 4.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.678      ;
; 4.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.678      ;
; 4.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.678      ;
; 4.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.678      ;
; 4.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.678      ;
; 4.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.678      ;
; 4.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.678      ;
; 4.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.678      ;
; 4.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 4.678      ;
; 4.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.672      ;
; 4.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.672      ;
; 4.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.672      ;
; 4.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.695      ;
; 4.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.695      ;
; 4.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 4.695      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.711      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 4.711      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
; 4.417 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 4.712      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                ;
+-------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                         ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 5.021 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.078      ; 5.311      ;
; 5.022 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 5.314      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.105      ; 5.348      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.105      ; 5.348      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.105      ; 5.348      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.105      ; 5.348      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.031 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.349      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.105      ; 5.349      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[7]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.103      ; 5.347      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.103      ; 5.347      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.103      ; 5.347      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.103      ; 5.347      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[3]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.103      ; 5.347      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.103      ; 5.347      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.103      ; 5.347      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.103      ; 5.347      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.104      ; 5.348      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.104      ; 5.348      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.105      ; 5.349      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[2]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[3]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[4]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[5]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[6]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[7]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[8]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[9]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[10]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[11]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[12]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[13]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[14]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00001 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|sdr_rdackr1                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.106      ; 5.350      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.105      ; 5.349      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.105      ; 5.349      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|dqm                                      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.104      ; 5.348      ;
; 5.032 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|rs232_tx_r                ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.091      ; 5.335      ;
; 5.033 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.100      ; 5.345      ;
; 5.034 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_en                     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 5.338      ;
; 5.034 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[0]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 5.338      ;
; 5.034 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[1]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 5.338      ;
; 5.034 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[2]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 5.338      ;
; 5.034 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 5.338      ;
; 5.036 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 5.322      ;
; 5.036 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 5.322      ;
; 5.036 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 5.322      ;
; 5.036 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 5.322      ;
; 5.036 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|clk_bps_r       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.075      ; 5.323      ;
; 5.036 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 5.320      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|wrf_wrreqr                                ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.061      ; 5.310      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|wr_done                                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 5.311      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[14]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.061      ; 5.310      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[0]                                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 5.311      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[1]                                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[2]                                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[3]                                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[4]                                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[5]                                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[6]                                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.060      ; 5.309      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[7]                                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 5.311      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[8]                                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 5.311      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[9]                                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 5.311      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[10]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 5.311      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[11]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 5.311      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[12]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 5.311      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[13]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.062      ; 5.311      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[15]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.061      ; 5.310      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[16]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.061      ; 5.310      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[17]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.061      ; 5.310      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|addr[18]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.061      ; 5.310      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|cntwr[5]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.061      ; 5.310      ;
; 5.037 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|cntwr[4]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.061      ; 5.310      ;
+-------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                    ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                      ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity7                         ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity8a[0]                 ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity8a[2]                 ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[0]                                                  ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[1]                                                  ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[2]                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[1]                                                                                                                                ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[2]                                                                                                                                ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[3]                                                                                                                                ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[4]                                                                                                                                ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[5]                                                                                                                                ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[6]                                                                                                                                ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|cntwr[0]                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|cntwr[1]                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|cntwr[2]                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|cntwr[3]                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|cntwr[4]                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|cntwr[5]                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|wrf_wrreqr                                                                                                                             ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                      ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[3]                                                  ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[4]                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[0]                                                                                                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[10]                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[11]                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[12]                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[13]                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[14]                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[15]                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[16]                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[17]                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[18]                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[7]                                                                                                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[8]                                                                                                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[9]                                                                                                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|sdr_rdackr2                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|wr_done                                                                                                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                                  ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                                  ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[0]                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[1]                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[2]                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[3]                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[4]                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[5]                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[7]                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[8]                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                                                               ;
; 19.721 ; 19.941       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[0]                                                                                                                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|sdr_rdackr1                                                                                                                            ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                      ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity5a[2]                 ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[5]                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[7]                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[8]                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[9]                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[6]                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[0]                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[1]                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[2]                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[3]                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[4]                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[5]                               ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[5]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[7]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[8]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[9]                                                  ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[3] ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.722 ; 19.942       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[0]                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                          ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                    ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[0]                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[10]                                                                        ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[11]                                                                        ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[12]                                                                        ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[13]                                                                        ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[14]                                                                        ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[15]                                                                        ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[1]                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[2]                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[3]                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[4]                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[5]                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[6]                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[7]                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[8]                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[9]                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[0]                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[10]                                                                        ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[11]                                                                        ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[12]                                                                        ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[13]                                                                        ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[14]                                                                        ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[15]                                                                        ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[1]                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[2]                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[3]                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[4]                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[5]                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[6]                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[7]                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[8]                                                                         ;
; 19.870 ; 20.058       ; 0.188          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[9]                                                                         ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[0]|clk                                                                           ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[10]|clk                                                                          ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[11]|clk                                                                          ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[12]|clk                                                                          ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[13]|clk                                                                          ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[14]|clk                                                                          ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[15]|clk                                                                          ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[1]|clk                                                                           ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[2]|clk                                                                           ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[3]|clk                                                                           ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[4]|clk                                                                           ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[5]|clk                                                                           ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[6]|clk                                                                           ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[7]|clk                                                                           ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[8]|clk                                                                           ;
; 19.989 ; 19.989       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[9]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[0]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[10]|clk                                                                          ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[11]|clk                                                                          ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[12]|clk                                                                          ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[13]|clk                                                                          ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[14]|clk                                                                          ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[15]|clk                                                                          ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[1]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[2]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[3]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[4]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[5]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[6]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[7]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[8]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[9]|clk                                                                           ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 20.031 ; 20.031       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[0]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[10]                                                                        ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[11]                                                                        ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[12]                                                                        ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[13]                                                                        ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[14]                                                                        ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[15]                                                                        ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[1]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[2]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[3]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[4]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[5]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[6]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[7]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[8]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[9]                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SYS_25MCLK'                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+
; 19.758 ; 19.946       ; 0.188          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r1                                                    ;
; 19.758 ; 19.946       ; 0.188          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r2                                                    ;
; 19.834 ; 20.054       ; 0.220          ; High Pulse Width ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r1                                                    ;
; 19.834 ; 20.054       ; 0.220          ; High Pulse Width ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r2                                                    ;
; 19.872 ; 19.872       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.872 ; 19.872       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.872 ; 19.872       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.872 ; 19.872       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.897 ; 19.897       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|rst_r1|clk                                                         ;
; 19.897 ; 19.897       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|rst_r2|clk                                                         ;
; 19.905 ; 19.905       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; clk~input|o                                                                    ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 19.918 ; 19.918       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 19.928 ; 19.928       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; clk~input|i                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; clk~input|i                                                                    ;
; 20.071 ; 20.071       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.081 ; 20.081       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 20.081 ; 20.081       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 20.095 ; 20.095       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; clk~input|o                                                                    ;
; 20.102 ; 20.102       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|rst_r1|clk                                                         ;
; 20.102 ; 20.102       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|rst_r2|clk                                                         ;
; 20.127 ; 20.127       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.127 ; 20.127       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.127 ; 20.127       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.127 ; 20.127       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; SYS_25MCLK ; Rise       ; clk                                                                            ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r1                                                    ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r2                                                    ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.400 ; 49.635       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a20~portb_address_reg0                                                         ;
; 49.401 ; 49.636       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a56~portb_address_reg0                                                         ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a12~portb_address_reg0                                                         ;
; 49.402 ; 49.637       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a24~portb_address_reg0                                                         ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a28~portb_address_reg0                                                         ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a48~portb_address_reg0                                                         ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a4~portb_address_reg0                                                          ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a60~portb_address_reg0                                                         ;
; 49.404 ; 49.639       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a8~portb_address_reg0                                                          ;
; 49.405 ; 49.640       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a16~portb_address_reg0                                                         ;
; 49.406 ; 49.641       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.406 ; 49.641       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a40~portb_address_reg0                                                         ;
; 49.406 ; 49.641       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a44~portb_address_reg0                                                         ;
; 49.406 ; 49.641       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a52~portb_address_reg0                                                         ;
; 49.407 ; 49.642       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a32~portb_address_reg0                                                         ;
; 49.469 ; 49.689       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[178] ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[179] ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[180] ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[181] ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[182] ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[33]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[34]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[35]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]            ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]           ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]            ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]            ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]            ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]            ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]            ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]            ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]            ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]            ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]            ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]     ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                               ;
; 49.526 ; 49.714       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                               ;
; 49.527 ; 49.715       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                  ;
; 49.527 ; 49.715       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ;
; 49.527 ; 49.715       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ;
; 49.527 ; 49.715       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ;
; 49.527 ; 49.715       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ;
; 49.527 ; 49.715       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.477 ; 1.643 ; Rise       ; altera_reserved_tck                                                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.783 ; 6.841 ; Rise       ; altera_reserved_tck                                                                                      ;
; sdram_data[*]       ; SYS_25MCLK          ; 5.399 ; 5.617 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; 4.919 ; 5.184 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; 4.878 ; 5.164 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; 5.073 ; 5.295 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; 4.821 ; 5.082 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; 5.052 ; 5.340 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; 4.816 ; 5.077 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; 5.180 ; 5.386 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; 5.399 ; 5.617 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.539  ; 1.419  ; Rise       ; altera_reserved_tck                                                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.906 ; -1.028 ; Rise       ; altera_reserved_tck                                                                                      ;
; sdram_data[*]       ; SYS_25MCLK          ; -4.019 ; -4.257 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; -4.117 ; -4.358 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; -4.078 ; -4.339 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; -4.265 ; -4.464 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; -4.024 ; -4.260 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; -4.262 ; -4.537 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; -4.019 ; -4.257 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; -4.368 ; -4.553 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; -4.595 ; -4.802 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.185 ; 13.869 ; Fall       ; altera_reserved_tck                                                                                      ;
; clk_100m            ; SYS_25MCLK          ; 1.468  ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rdf_use[*]          ; SYS_25MCLK          ; 8.543  ; 8.255  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[0]         ; SYS_25MCLK          ; 6.158  ; 6.010  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[1]         ; SYS_25MCLK          ; 7.553  ; 7.268  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[2]         ; SYS_25MCLK          ; 6.781  ; 6.583  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[3]         ; SYS_25MCLK          ; 7.359  ; 7.176  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[4]         ; SYS_25MCLK          ; 7.561  ; 7.327  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[5]         ; SYS_25MCLK          ; 7.097  ; 6.897  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[6]         ; SYS_25MCLK          ; 8.505  ; 8.150  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[7]         ; SYS_25MCLK          ; 8.543  ; 8.255  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[8]         ; SYS_25MCLK          ; 7.682  ; 7.543  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rs232_tx            ; SYS_25MCLK          ; 5.622  ; 5.626  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_addr[*]       ; SYS_25MCLK          ; 7.551  ; 7.599  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[0]      ; SYS_25MCLK          ; 5.545  ; 5.738  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[1]      ; SYS_25MCLK          ; 7.551  ; 7.599  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[2]      ; SYS_25MCLK          ; 5.809  ; 6.021  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[3]      ; SYS_25MCLK          ; 5.662  ; 5.852  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[4]      ; SYS_25MCLK          ; 4.722  ; 4.792  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[5]      ; SYS_25MCLK          ; 5.568  ; 5.768  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[6]      ; SYS_25MCLK          ; 5.255  ; 5.399  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[7]      ; SYS_25MCLK          ; 5.281  ; 5.421  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[8]      ; SYS_25MCLK          ; 5.506  ; 5.725  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[9]      ; SYS_25MCLK          ; 5.135  ; 5.289  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[10]     ; SYS_25MCLK          ; 4.939  ; 5.071  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[11]     ; SYS_25MCLK          ; 5.139  ; 5.292  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ba[*]         ; SYS_25MCLK          ; 5.145  ; 5.322  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[0]        ; SYS_25MCLK          ; 5.145  ; 5.322  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[1]        ; SYS_25MCLK          ; 4.726  ; 4.805  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cas_n         ; SYS_25MCLK          ; 4.919  ; 5.035  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cke           ; SYS_25MCLK          ; 5.454  ; 5.295  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cs_n          ; SYS_25MCLK          ; 5.917  ; 6.081  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_data[*]       ; SYS_25MCLK          ; 6.835  ; 6.523  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; 5.479  ; 5.386  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; 5.963  ; 5.725  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; 6.172  ; 5.963  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; 5.748  ; 5.590  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; 6.151  ; 5.927  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; 5.668  ; 5.476  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; 5.350  ; 5.244  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; 6.419  ; 6.139  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]      ; SYS_25MCLK          ; 6.835  ; 6.523  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]      ; SYS_25MCLK          ; 5.764  ; 5.722  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10]     ; SYS_25MCLK          ; 6.276  ; 6.151  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11]     ; SYS_25MCLK          ; 6.781  ; 6.482  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12]     ; SYS_25MCLK          ; 6.299  ; 6.128  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13]     ; SYS_25MCLK          ; 6.153  ; 5.973  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14]     ; SYS_25MCLK          ; 6.277  ; 6.074  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15]     ; SYS_25MCLK          ; 5.731  ; 5.534  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ldqm          ; SYS_25MCLK          ; 5.475  ; 5.687  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ras_n         ; SYS_25MCLK          ; 6.243  ; 6.305  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_udqm          ; SYS_25MCLK          ; 5.228  ; 5.290  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_we_n          ; SYS_25MCLK          ; 4.943  ; 5.057  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; tx_start            ; SYS_25MCLK          ; 10.718 ; 10.498 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; wrf_use[*]          ; SYS_25MCLK          ; 8.348  ; 8.025  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[0]         ; SYS_25MCLK          ; 6.121  ; 5.916  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[1]         ; SYS_25MCLK          ; 6.446  ; 6.264  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[2]         ; SYS_25MCLK          ; 7.117  ; 6.912  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[3]         ; SYS_25MCLK          ; 6.276  ; 6.127  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[4]         ; SYS_25MCLK          ; 7.419  ; 7.114  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[5]         ; SYS_25MCLK          ; 6.419  ; 6.268  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[6]         ; SYS_25MCLK          ; 6.829  ; 6.655  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[7]         ; SYS_25MCLK          ; 7.217  ; 7.001  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[8]         ; SYS_25MCLK          ; 8.348  ; 8.025  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; clk_100m            ; SYS_25MCLK          ;        ; 1.519  ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_clk           ; SYS_25MCLK          ; -4.203 ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
; sdram_clk           ; SYS_25MCLK          ;        ; -4.200 ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.816 ; 11.496 ; Fall       ; altera_reserved_tck                                                                                      ;
; clk_100m            ; SYS_25MCLK          ; 1.030  ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rdf_use[*]          ; SYS_25MCLK          ; 5.159  ; 5.008  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[0]         ; SYS_25MCLK          ; 5.449  ; 5.259  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[1]         ; SYS_25MCLK          ; 5.889  ; 5.666  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[2]         ; SYS_25MCLK          ; 5.159  ; 5.008  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[3]         ; SYS_25MCLK          ; 5.761  ; 5.618  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[4]         ; SYS_25MCLK          ; 5.770  ; 5.590  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[5]         ; SYS_25MCLK          ; 5.172  ; 5.031  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[6]         ; SYS_25MCLK          ; 6.519  ; 6.229  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[7]         ; SYS_25MCLK          ; 6.259  ; 6.030  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[8]         ; SYS_25MCLK          ; 5.375  ; 5.181  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rs232_tx            ; SYS_25MCLK          ; 5.007  ; 5.012  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_addr[*]       ; SYS_25MCLK          ; 4.143  ; 4.213  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[0]      ; SYS_25MCLK          ; 4.932  ; 5.119  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[1]      ; SYS_25MCLK          ; 6.917  ; 6.961  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[2]      ; SYS_25MCLK          ; 5.185  ; 5.389  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[3]      ; SYS_25MCLK          ; 5.045  ; 5.229  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[4]      ; SYS_25MCLK          ; 4.143  ; 4.213  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[5]      ; SYS_25MCLK          ; 4.955  ; 5.149  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[6]      ; SYS_25MCLK          ; 4.655  ; 4.795  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[7]      ; SYS_25MCLK          ; 4.680  ; 4.817  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[8]      ; SYS_25MCLK          ; 4.895  ; 5.107  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[9]      ; SYS_25MCLK          ; 4.540  ; 4.689  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[10]     ; SYS_25MCLK          ; 4.351  ; 4.479  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[11]     ; SYS_25MCLK          ; 4.542  ; 4.691  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ba[*]         ; SYS_25MCLK          ; 4.147  ; 4.225  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[0]        ; SYS_25MCLK          ; 4.549  ; 4.721  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[1]        ; SYS_25MCLK          ; 4.147  ; 4.225  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cas_n         ; SYS_25MCLK          ; 4.327  ; 4.440  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cke           ; SYS_25MCLK          ; 4.846  ; 4.692  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cs_n          ; SYS_25MCLK          ; 5.289  ; 5.449  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_data[*]       ; SYS_25MCLK          ; 4.747  ; 4.644  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; 4.871  ; 4.779  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; 5.335  ; 5.105  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; 5.536  ; 5.334  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; 5.129  ; 4.976  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; 5.516  ; 5.300  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; 5.052  ; 4.867  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; 4.747  ; 4.644  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; 5.773  ; 5.503  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]      ; SYS_25MCLK          ; 6.173  ; 5.872  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]      ; SYS_25MCLK          ; 5.144  ; 5.102  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10]     ; SYS_25MCLK          ; 5.636  ; 5.514  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11]     ; SYS_25MCLK          ; 6.120  ; 5.832  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12]     ; SYS_25MCLK          ; 5.657  ; 5.491  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13]     ; SYS_25MCLK          ; 5.516  ; 5.343  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14]     ; SYS_25MCLK          ; 5.636  ; 5.440  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15]     ; SYS_25MCLK          ; 5.112  ; 4.921  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ldqm          ; SYS_25MCLK          ; 4.866  ; 5.072  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ras_n         ; SYS_25MCLK          ; 5.656  ; 5.714  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_udqm          ; SYS_25MCLK          ; 4.628  ; 4.688  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_we_n          ; SYS_25MCLK          ; 4.351  ; 4.462  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; tx_start            ; SYS_25MCLK          ; 7.715  ; 7.474  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; wrf_use[*]          ; SYS_25MCLK          ; 4.678  ; 4.551  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[0]         ; SYS_25MCLK          ; 5.341  ; 5.150  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[1]         ; SYS_25MCLK          ; 4.933  ; 4.791  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[2]         ; SYS_25MCLK          ; 5.705  ; 5.474  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[3]         ; SYS_25MCLK          ; 4.690  ; 4.598  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[4]         ; SYS_25MCLK          ; 5.695  ; 5.426  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[5]         ; SYS_25MCLK          ; 4.678  ; 4.551  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[6]         ; SYS_25MCLK          ; 4.992  ; 4.841  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[7]         ; SYS_25MCLK          ; 5.254  ; 5.077  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[8]         ; SYS_25MCLK          ; 6.612  ; 6.350  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; clk_100m            ; SYS_25MCLK          ;        ; 1.080  ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_clk           ; SYS_25MCLK          ; -4.699 ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
; sdram_clk           ; SYS_25MCLK          ;        ; -4.696 ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; sdram_data[*]   ; SYS_25MCLK ; 6.266 ; 6.171 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]  ; SYS_25MCLK ; 6.266 ; 6.171 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]  ; SYS_25MCLK ; 6.266 ; 6.171 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]  ; SYS_25MCLK ; 6.266 ; 6.171 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]  ; SYS_25MCLK ; 6.266 ; 6.171 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]  ; SYS_25MCLK ; 6.281 ; 6.186 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]  ; SYS_25MCLK ; 6.281 ; 6.186 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]  ; SYS_25MCLK ; 6.266 ; 6.171 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]  ; SYS_25MCLK ; 6.266 ; 6.171 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]  ; SYS_25MCLK ; 6.885 ; 6.790 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]  ; SYS_25MCLK ; 7.479 ; 7.384 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10] ; SYS_25MCLK ; 7.479 ; 7.384 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11] ; SYS_25MCLK ; 7.493 ; 7.398 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12] ; SYS_25MCLK ; 7.493 ; 7.398 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13] ; SYS_25MCLK ; 7.493 ; 7.398 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14] ; SYS_25MCLK ; 7.532 ; 7.437 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15] ; SYS_25MCLK ; 8.286 ; 8.191 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; sdram_data[*]   ; SYS_25MCLK ; 5.641 ; 5.546 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]  ; SYS_25MCLK ; 5.641 ; 5.546 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]  ; SYS_25MCLK ; 5.641 ; 5.546 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]  ; SYS_25MCLK ; 5.641 ; 5.546 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]  ; SYS_25MCLK ; 5.641 ; 5.546 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]  ; SYS_25MCLK ; 5.655 ; 5.560 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]  ; SYS_25MCLK ; 5.655 ; 5.560 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]  ; SYS_25MCLK ; 5.641 ; 5.546 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]  ; SYS_25MCLK ; 5.641 ; 5.546 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]  ; SYS_25MCLK ; 6.235 ; 6.140 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]  ; SYS_25MCLK ; 6.805 ; 6.710 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10] ; SYS_25MCLK ; 6.805 ; 6.710 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11] ; SYS_25MCLK ; 6.818 ; 6.723 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12] ; SYS_25MCLK ; 6.818 ; 6.723 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13] ; SYS_25MCLK ; 6.818 ; 6.723 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14] ; SYS_25MCLK ; 6.856 ; 6.761 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15] ; SYS_25MCLK ; 7.580 ; 7.485 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; sdram_data[*]   ; SYS_25MCLK ; 6.022     ; 6.117     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]  ; SYS_25MCLK ; 6.026     ; 6.121     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]  ; SYS_25MCLK ; 6.026     ; 6.121     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]  ; SYS_25MCLK ; 6.026     ; 6.121     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]  ; SYS_25MCLK ; 6.026     ; 6.121     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]  ; SYS_25MCLK ; 6.022     ; 6.117     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]  ; SYS_25MCLK ; 6.022     ; 6.117     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]  ; SYS_25MCLK ; 6.026     ; 6.121     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]  ; SYS_25MCLK ; 6.026     ; 6.121     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]  ; SYS_25MCLK ; 6.527     ; 6.622     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]  ; SYS_25MCLK ; 7.042     ; 7.137     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10] ; SYS_25MCLK ; 7.042     ; 7.137     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11] ; SYS_25MCLK ; 7.057     ; 7.152     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12] ; SYS_25MCLK ; 7.057     ; 7.152     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13] ; SYS_25MCLK ; 7.057     ; 7.152     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14] ; SYS_25MCLK ; 7.094     ; 7.189     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15] ; SYS_25MCLK ; 7.792     ; 7.887     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; sdram_data[*]   ; SYS_25MCLK ; 5.403     ; 5.498     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]  ; SYS_25MCLK ; 5.406     ; 5.501     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]  ; SYS_25MCLK ; 5.406     ; 5.501     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]  ; SYS_25MCLK ; 5.406     ; 5.501     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]  ; SYS_25MCLK ; 5.406     ; 5.501     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]  ; SYS_25MCLK ; 5.403     ; 5.498     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]  ; SYS_25MCLK ; 5.403     ; 5.498     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]  ; SYS_25MCLK ; 5.407     ; 5.502     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]  ; SYS_25MCLK ; 5.407     ; 5.502     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]  ; SYS_25MCLK ; 5.887     ; 5.982     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]  ; SYS_25MCLK ; 6.382     ; 6.477     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10] ; SYS_25MCLK ; 6.382     ; 6.477     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11] ; SYS_25MCLK ; 6.396     ; 6.491     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12] ; SYS_25MCLK ; 6.396     ; 6.491     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13] ; SYS_25MCLK ; 6.396     ; 6.491     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14] ; SYS_25MCLK ; 6.432     ; 6.527     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15] ; SYS_25MCLK ; 7.102     ; 7.197     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 60.1 MHz    ; 60.1 MHz        ; altera_reserved_tck                                                                                      ;                                                               ;
; 117.33 MHz  ; 117.33 MHz      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;                                                               ;
; 1184.83 MHz ; 250.0 MHz       ; SYS_25MCLK                                                                                               ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.642  ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 26.453 ; 0.000         ;
; SYS_25MCLK                                                                                               ; 39.156 ; 0.000         ;
; altera_reserved_tck                                                                                      ; 41.681 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.344  ; 0.000         ;
; altera_reserved_tck                                                                                      ; 0.400  ; 0.000         ;
; SYS_25MCLK                                                                                               ; 0.469  ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 10.579 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                                             ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 34.451 ; 0.000         ;
; altera_reserved_tck                                                                                      ; 48.470 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                                             ;
+----------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                                                      ; 1.028 ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 4.512 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 19.718 ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 19.719 ; 0.000         ;
; SYS_25MCLK                                                                                               ; 19.769 ; 0.000         ;
; altera_reserved_tck                                                                                      ; 49.250 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                                      ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 8.642  ; array:array|dat[1]                                                                                                             ; datagene:uut_datagene|wrf_dinr[1]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.144     ; 1.236      ;
; 8.871  ; array:array|dat[8]                                                                                                             ; datagene:uut_datagene|wrf_dinr[8]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 1.004      ;
; 8.908  ; array:array|dat[2]                                                                                                             ; datagene:uut_datagene|wrf_dinr[2]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.967      ;
; 8.909  ; array:array|dat[12]                                                                                                            ; datagene:uut_datagene|wrf_dinr[12]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.966      ;
; 8.934  ; array:array|dat[9]                                                                                                             ; datagene:uut_datagene|wrf_dinr[9]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.941      ;
; 9.061  ; array:array|dat[0]                                                                                                             ; datagene:uut_datagene|wrf_dinr[0]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.814      ;
; 9.061  ; array:array|dat[13]                                                                                                            ; datagene:uut_datagene|wrf_dinr[13]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.814      ;
; 9.062  ; array:array|dat[4]                                                                                                             ; datagene:uut_datagene|wrf_dinr[4]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.813      ;
; 9.062  ; array:array|dat[14]                                                                                                            ; datagene:uut_datagene|wrf_dinr[14]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.813      ;
; 9.077  ; array:array|dat[7]                                                                                                             ; datagene:uut_datagene|wrf_dinr[7]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.798      ;
; 9.079  ; array:array|dat[10]                                                                                                            ; datagene:uut_datagene|wrf_dinr[10]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.796      ;
; 9.080  ; array:array|dat[3]                                                                                                             ; datagene:uut_datagene|wrf_dinr[3]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.795      ;
; 9.080  ; array:array|dat[6]                                                                                                             ; datagene:uut_datagene|wrf_dinr[6]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.795      ;
; 9.080  ; array:array|dat[11]                                                                                                            ; datagene:uut_datagene|wrf_dinr[11]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.795      ;
; 9.080  ; array:array|dat[15]                                                                                                            ; datagene:uut_datagene|wrf_dinr[15]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.795      ;
; 9.081  ; array:array|dat[5]                                                                                                             ; datagene:uut_datagene|wrf_dinr[5]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.147     ; 0.794      ;
; 31.477 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[6] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.068     ; 8.477      ;
; 31.582 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[1] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.076     ; 8.364      ;
; 31.667 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[0] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.076     ; 8.279      ;
; 31.705 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[0] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.075     ; 8.242      ;
; 31.709 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[3] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.076     ; 8.237      ;
; 31.756 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[3] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.075     ; 8.191      ;
; 31.769 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[1] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.075     ; 8.178      ;
; 31.789 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[2] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.076     ; 8.157      ;
; 31.863 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[4] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.076     ; 8.083      ;
; 31.886 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[5] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.076     ; 8.060      ;
; 31.975 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[2] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.075     ; 7.972      ;
; 32.017 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[5] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.075     ; 7.930      ;
; 32.095 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[7] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.068     ; 7.859      ;
; 32.107 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[4] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.075     ; 7.840      ;
; 32.143 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[7] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.077     ; 7.802      ;
; 32.249 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[8] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.068     ; 7.705      ;
; 32.255 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.085     ; 7.682      ;
; 32.295 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[3] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.077     ; 7.650      ;
; 32.381 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[4]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.103     ; 7.538      ;
; 32.381 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[2]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.103     ; 7.538      ;
; 32.385 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[0] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.053     ; 7.584      ;
; 32.404 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[1] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.053     ; 7.565      ;
; 32.449 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[1] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.077     ; 7.496      ;
; 32.456 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[3]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.080     ; 7.486      ;
; 32.456 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[0]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.080     ; 7.486      ;
; 32.468 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[0] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.077     ; 7.477      ;
; 32.487 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.085     ; 7.450      ;
; 32.506 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[2] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.053     ; 7.463      ;
; 32.530 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[3] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.053     ; 7.439      ;
; 32.546 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[2] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.077     ; 7.399      ;
; 32.592 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.085     ; 7.345      ;
; 32.597 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[5] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.053     ; 7.372      ;
; 32.604 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[6] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.075     ; 7.343      ;
; 32.609 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[4] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.053     ; 7.360      ;
; 32.613 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[4]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.103     ; 7.306      ;
; 32.613 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[2]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.103     ; 7.306      ;
; 32.655 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.079     ; 7.288      ;
; 32.663 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.079     ; 7.280      ;
; 32.675 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[4] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.077     ; 7.270      ;
; 32.681 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[5] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.077     ; 7.264      ;
; 32.688 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[3]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.080     ; 7.254      ;
; 32.688 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[0]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.080     ; 7.254      ;
; 32.807 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.115     ; 7.100      ;
; 32.809 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.115     ; 7.098      ;
; 32.809 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[6]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.086     ; 7.127      ;
; 32.811 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.115     ; 7.096      ;
; 32.812 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.115     ; 7.095      ;
; 32.824 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.085     ; 7.113      ;
; 32.827 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.115     ; 7.080      ;
; 32.829 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.115     ; 7.078      ;
; 32.832 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.103     ; 7.087      ;
; 32.832 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.079     ; 7.111      ;
; 32.833 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.103     ; 7.086      ;
; 32.834 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.103     ; 7.085      ;
; 32.836 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.103     ; 7.083      ;
; 32.841 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity5a[2] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.085     ; 7.096      ;
; 32.841 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[8]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.085     ; 7.096      ;
; 32.841 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[5]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.085     ; 7.096      ;
; 32.841 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[9]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.085     ; 7.096      ;
; 32.841 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[7]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.085     ; 7.096      ;
; 32.851 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[6] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.071     ; 7.100      ;
; 32.852 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.080     ; 7.090      ;
; 32.892 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.079     ; 7.051      ;
; 32.900 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.114     ; 7.008      ;
; 32.901 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.114     ; 7.007      ;
; 32.902 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.114     ; 7.006      ;
; 32.904 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.114     ; 7.004      ;
; 32.904 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.114     ; 7.004      ;
; 32.905 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.114     ; 7.003      ;
; 32.906 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.114     ; 7.002      ;
; 32.908 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.114     ; 7.000      ;
; 32.938 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.079     ; 7.005      ;
; 32.941 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.116     ; 6.965      ;
; 32.943 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.116     ; 6.963      ;
; 32.945 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.116     ; 6.961      ;
; 32.946 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.079     ; 6.997      ;
; 32.947 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.116     ; 6.959      ;
; 32.957 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.079     ; 6.986      ;
; 32.984 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.079     ; 6.959      ;
; 32.992 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.079     ; 6.951      ;
; 32.992 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.085     ; 6.945      ;
; 32.994 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.085     ; 6.943      ;
; 32.994 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[8] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.077     ; 6.951      ;
; 33.001 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.115     ; 6.906      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                        ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node             ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 26.453 ; datagene:uut_datagene|indexx[3] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.395      ;
; 26.453 ; datagene:uut_datagene|indexx[3] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.395      ;
; 26.456 ; datagene:uut_datagene|indexx[3] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.392      ;
; 26.456 ; datagene:uut_datagene|indexx[3] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.392      ;
; 26.458 ; datagene:uut_datagene|indexx[3] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.390      ;
; 26.465 ; datagene:uut_datagene|indexx[1] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.383      ;
; 26.465 ; datagene:uut_datagene|indexx[1] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.383      ;
; 26.467 ; datagene:uut_datagene|indexx[3] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.381      ;
; 26.468 ; datagene:uut_datagene|indexx[1] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.380      ;
; 26.468 ; datagene:uut_datagene|indexx[1] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.380      ;
; 26.470 ; datagene:uut_datagene|indexx[1] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.378      ;
; 26.477 ; datagene:uut_datagene|indexx[3] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.371      ;
; 26.479 ; datagene:uut_datagene|indexx[1] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.369      ;
; 26.489 ; datagene:uut_datagene|indexx[1] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.359      ;
; 26.619 ; datagene:uut_datagene|indexx[4] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.229      ;
; 26.619 ; datagene:uut_datagene|indexx[4] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.229      ;
; 26.622 ; datagene:uut_datagene|indexx[4] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.226      ;
; 26.622 ; datagene:uut_datagene|indexx[4] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.226      ;
; 26.624 ; datagene:uut_datagene|indexx[4] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.224      ;
; 26.633 ; datagene:uut_datagene|indexx[4] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.215      ;
; 26.643 ; datagene:uut_datagene|indexx[4] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 3.205      ;
; 26.862 ; datagene:uut_datagene|indexx[3] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.170     ; 2.990      ;
; 26.862 ; datagene:uut_datagene|indexx[3] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.170     ; 2.990      ;
; 26.874 ; datagene:uut_datagene|indexx[1] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.170     ; 2.978      ;
; 26.874 ; datagene:uut_datagene|indexx[1] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.170     ; 2.978      ;
; 27.028 ; datagene:uut_datagene|indexx[4] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.170     ; 2.824      ;
; 27.028 ; datagene:uut_datagene|indexx[4] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.170     ; 2.824      ;
; 27.153 ; datagene:uut_datagene|indexx[0] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.693      ;
; 27.153 ; datagene:uut_datagene|indexx[0] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.693      ;
; 27.153 ; datagene:uut_datagene|indexx[0] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.693      ;
; 27.156 ; datagene:uut_datagene|indexx[0] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.690      ;
; 27.156 ; datagene:uut_datagene|indexx[0] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.690      ;
; 27.167 ; datagene:uut_datagene|indexx[0] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.679      ;
; 27.177 ; datagene:uut_datagene|indexx[0] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.669      ;
; 27.206 ; datagene:uut_datagene|indexx[2] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 2.642      ;
; 27.206 ; datagene:uut_datagene|indexx[2] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 2.642      ;
; 27.209 ; datagene:uut_datagene|indexx[2] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 2.639      ;
; 27.209 ; datagene:uut_datagene|indexx[2] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 2.639      ;
; 27.211 ; datagene:uut_datagene|indexx[2] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 2.637      ;
; 27.220 ; datagene:uut_datagene|indexx[2] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 2.628      ;
; 27.230 ; datagene:uut_datagene|indexx[2] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.174     ; 2.618      ;
; 27.354 ; datagene:uut_datagene|indexx[4] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 2.497      ;
; 27.398 ; datagene:uut_datagene|indexx[0] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.173     ; 2.451      ;
; 27.403 ; datagene:uut_datagene|indexx[2] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 2.448      ;
; 27.419 ; datagene:uut_datagene|indexx[0] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.172     ; 2.431      ;
; 27.423 ; datagene:uut_datagene|indexx[2] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 2.428      ;
; 27.456 ; datagene:uut_datagene|indexx[3] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 2.395      ;
; 27.470 ; datagene:uut_datagene|indexx[0] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.172     ; 2.380      ;
; 27.496 ; datagene:uut_datagene|indexx[3] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 2.355      ;
; 27.518 ; datagene:uut_datagene|indexx[0] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.173     ; 2.331      ;
; 27.541 ; datagene:uut_datagene|indexx[2] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 2.310      ;
; 27.560 ; datagene:uut_datagene|indexx[4] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 2.291      ;
; 27.635 ; datagene:uut_datagene|indexx[2] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.170     ; 2.217      ;
; 27.653 ; datagene:uut_datagene|indexx[3] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 2.198      ;
; 27.677 ; datagene:uut_datagene|indexx[1] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 2.174      ;
; 27.694 ; datagene:uut_datagene|indexx[1] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 2.157      ;
; 27.695 ; datagene:uut_datagene|indexx[2] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.170     ; 2.157      ;
; 27.734 ; datagene:uut_datagene|arwrite   ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.112      ;
; 27.734 ; datagene:uut_datagene|arwrite   ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.112      ;
; 27.734 ; datagene:uut_datagene|arwrite   ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.112      ;
; 27.734 ; datagene:uut_datagene|arwrite   ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.112      ;
; 27.734 ; datagene:uut_datagene|arwrite   ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.112      ;
; 27.734 ; datagene:uut_datagene|arwrite   ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.112      ;
; 27.734 ; datagene:uut_datagene|arwrite   ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.176     ; 2.112      ;
; 27.742 ; datagene:uut_datagene|indexx[3] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 2.109      ;
; 27.747 ; datagene:uut_datagene|indexx[0] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.173     ; 2.102      ;
; 27.803 ; datagene:uut_datagene|indexx[4] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 2.048      ;
; 27.816 ; datagene:uut_datagene|arwrite   ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.173     ; 2.033      ;
; 27.816 ; datagene:uut_datagene|arwrite   ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.173     ; 2.033      ;
; 27.816 ; datagene:uut_datagene|arwrite   ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.173     ; 2.033      ;
; 27.816 ; datagene:uut_datagene|arwrite   ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.173     ; 2.033      ;
; 27.816 ; datagene:uut_datagene|arwrite   ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.173     ; 2.033      ;
; 27.816 ; datagene:uut_datagene|arwrite   ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.173     ; 2.033      ;
; 27.853 ; datagene:uut_datagene|indexx[1] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 1.998      ;
; 27.928 ; datagene:uut_datagene|indexx[0] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.173     ; 1.921      ;
; 28.035 ; datagene:uut_datagene|indexx[4] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 1.816      ;
; 28.035 ; datagene:uut_datagene|indexx[4] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 1.816      ;
; 28.069 ; datagene:uut_datagene|arwrite   ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.172     ; 1.781      ;
; 28.069 ; datagene:uut_datagene|arwrite   ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.172     ; 1.781      ;
; 28.069 ; datagene:uut_datagene|arwrite   ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.172     ; 1.781      ;
; 28.128 ; datagene:uut_datagene|indexx[2] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 1.723      ;
; 28.152 ; datagene:uut_datagene|indexx[2] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 1.699      ;
; 28.179 ; datagene:uut_datagene|indexx[3] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 1.672      ;
; 28.184 ; datagene:uut_datagene|indexx[3] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 1.667      ;
; 28.210 ; datagene:uut_datagene|indexx[1] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 1.641      ;
; 28.231 ; datagene:uut_datagene|indexx[3] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.170     ; 1.621      ;
; 28.265 ; datagene:uut_datagene|indexx[2] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.170     ; 1.587      ;
; 28.370 ; datagene:uut_datagene|indexx[0] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.172     ; 1.480      ;
; 28.381 ; datagene:uut_datagene|indexx[1] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 1.470      ;
; 28.389 ; datagene:uut_datagene|indexx[1] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 1.462      ;
; 28.403 ; datagene:uut_datagene|indexx[4] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 1.448      ;
; 28.412 ; datagene:uut_datagene|indexx[1] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.170     ; 1.440      ;
; 28.440 ; datagene:uut_datagene|indexx[0] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.173     ; 1.409      ;
; 28.444 ; datagene:uut_datagene|indexx[0] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.173     ; 1.405      ;
; 28.464 ; datagene:uut_datagene|indexx[2] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.171     ; 1.387      ;
; 28.830 ; datagene:uut_datagene|indexx[4] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.170     ; 1.022      ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SYS_25MCLK'                                                                                                 ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 39.156 ; sys_ctrl:uut_sysctrl|rst_r1 ; sys_ctrl:uut_sysctrl|rst_r2 ; SYS_25MCLK   ; SYS_25MCLK  ; 40.000       ; -0.073     ; 0.793      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.681 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.370      ; 8.711      ;
; 41.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 8.449      ;
; 41.954 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 8.428      ;
; 42.208 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 8.175      ;
; 42.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 7.830      ;
; 42.593 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.379      ; 7.808      ;
; 42.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 7.771      ;
; 42.823 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 7.567      ;
; 43.723 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 6.667      ;
; 44.148 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 6.236      ;
; 44.246 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 6.144      ;
; 44.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 5.861      ;
; 44.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.367      ; 5.795      ;
; 44.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 5.728      ;
; 44.703 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 5.681      ;
; 44.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 5.636      ;
; 45.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 5.341      ;
; 45.126 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 5.252      ;
; 45.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.371      ; 5.231      ;
; 46.077 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 4.305      ;
; 46.140 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.364      ; 4.246      ;
; 46.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.370      ; 3.897      ;
; 46.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 3.813      ;
; 46.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 3.411      ;
; 47.156 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 3.234      ;
; 47.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.368      ; 2.918      ;
; 47.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 2.814      ;
; 49.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.371      ; 0.813      ;
; 93.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.776      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.671      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.671      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.671      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.671      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.671      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.671      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.671      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.671      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.671      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.671      ;
; 93.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 6.671      ;
; 93.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.594      ;
; 93.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.594      ;
; 93.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.594      ;
; 93.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.594      ;
; 93.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.594      ;
; 93.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.594      ;
; 93.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.594      ;
; 93.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.594      ;
; 93.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.594      ;
; 93.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.594      ;
; 93.337 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 6.594      ;
; 93.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.551      ;
; 93.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.551      ;
; 93.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.550      ;
; 93.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.514      ;
; 93.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.493      ;
; 93.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.489      ;
; 93.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.489      ;
; 93.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 6.488      ;
; 93.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.471      ;
; 93.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 6.471      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.421      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.421      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.421      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.421      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.421      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.421      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.421      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.421      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.421      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.421      ;
; 93.511 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.421      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.266      ;
; 93.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.266      ;
; 93.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 6.265      ;
; 93.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.252      ;
; 93.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.252      ;
; 93.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.252      ;
; 93.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.252      ;
; 93.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.252      ;
; 93.695 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.252      ;
; 93.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.251      ;
; 93.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.251      ;
; 93.696 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.251      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.250      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.250      ;
; 93.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.250      ;
; 93.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.249      ;
; 93.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.240      ;
; 93.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.209      ;
; 93.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 6.209      ;
; 93.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.173      ;
; 93.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.173      ;
; 93.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.173      ;
; 93.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.173      ;
; 93.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.173      ;
; 93.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.173      ;
; 93.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.173      ;
; 93.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.173      ;
; 93.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.173      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                   ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.344 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.420      ; 0.994      ;
; 0.356 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.420      ; 1.006      ;
; 0.400 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a2                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a1                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a3                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a3                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a4                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a4                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a5                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a5                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                        ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_en                                                                                                                  ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_en                                                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[0]                                                                                                                 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[0]                                                                                                              ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                                                                                                                 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                                                                                                              ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[1]                                                                                                                 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[1]                                                                                                              ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[2]                                                                                                                 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[2]                                                                                                              ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a6                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a6                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a5                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a5                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a3                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a3                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a4                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a4                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a5                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a5                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a2                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a1                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a5                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a5                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a6                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a6                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|wrf_wrreqr                                                                                                                             ; datagene:uut_datagene|wrf_wrreqr                                                                                                                          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|wr_done                                                                                                                                ; datagene:uut_datagene|wr_done                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[14]                                                                                                                               ; datagene:uut_datagene|addr[14]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[0]                                                                                                                                ; datagene:uut_datagene|addr[0]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[7]                                                                                                                                ; datagene:uut_datagene|addr[7]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[8]                                                                                                                                ; datagene:uut_datagene|addr[8]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[9]                                                                                                                                ; datagene:uut_datagene|addr[9]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[10]                                                                                                                               ; datagene:uut_datagene|addr[10]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[11]                                                                                                                               ; datagene:uut_datagene|addr[11]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[12]                                                                                                                               ; datagene:uut_datagene|addr[12]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[13]                                                                                                                               ; datagene:uut_datagene|addr[13]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[15]                                                                                                                               ; datagene:uut_datagene|addr[15]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[16]                                                                                                                               ; datagene:uut_datagene|addr[16]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[17]                                                                                                                               ; datagene:uut_datagene|addr[17]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|addr[18]                                                                                                                               ; datagene:uut_datagene|addr[18]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|cntwr[0]                                                                                                                               ; datagene:uut_datagene|cntwr[0]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; datagene:uut_datagene|delay[0]                                                                                                                               ; datagene:uut_datagene|delay[0]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; datagene:uut_datagene|addr[1]                                                                                                                                ; datagene:uut_datagene|addr[1]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; datagene:uut_datagene|addr[2]                                                                                                                                ; datagene:uut_datagene|addr[2]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; datagene:uut_datagene|addr[3]                                                                                                                                ; datagene:uut_datagene|addr[3]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; datagene:uut_datagene|addr[4]                                                                                                                                ; datagene:uut_datagene|addr[4]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; datagene:uut_datagene|addr[5]                                                                                                                                ; datagene:uut_datagene|addr[5]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; datagene:uut_datagene|addr[6]                                                                                                                                ; datagene:uut_datagene|addr[6]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.416 ; datagene:uut_datagene|indexx[0]                                                                                                                              ; datagene:uut_datagene|indexx[0]                                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.422 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[5]                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_address_reg0 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.417      ; 1.069      ;
; 0.429 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[6]                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_address_reg0 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.417      ; 1.076      ;
; 0.445 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[6] ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[6]                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.713      ;
; 0.447 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity5a[0]                 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity4                      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.716      ;
; 0.449 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity8a[0]                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity7                      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.453 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[7] ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[7]                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.074      ; 0.722      ;
; 0.464 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[5] ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[5]                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.072      ; 0.731      ;
; 0.464 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[8] ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[8]                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.073      ; 0.732      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.715      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.718      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.724      ;
; 0.455 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.723      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.725      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.476 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[69]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[112] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[111] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SYS_25MCLK'                                                                                                 ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.469 ; sys_ctrl:uut_sysctrl|rst_r1 ; sys_ctrl:uut_sysctrl|rst_r2 ; SYS_25MCLK   ; SYS_25MCLK  ; 0.000        ; 0.073      ; 0.737      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                         ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node             ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 10.579 ; datagene:uut_datagene|indexx[4] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.146      ; 0.920      ;
; 10.869 ; datagene:uut_datagene|indexx[2] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.209      ;
; 10.879 ; datagene:uut_datagene|indexx[0] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.144      ; 1.218      ;
; 10.883 ; datagene:uut_datagene|indexx[0] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.144      ; 1.222      ;
; 10.903 ; datagene:uut_datagene|indexx[4] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.240      ;
; 10.903 ; datagene:uut_datagene|indexx[4] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.240      ;
; 10.904 ; datagene:uut_datagene|indexx[4] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.241      ;
; 10.905 ; datagene:uut_datagene|indexx[4] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.242      ;
; 10.905 ; datagene:uut_datagene|indexx[4] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.242      ;
; 10.905 ; datagene:uut_datagene|indexx[4] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.242      ;
; 10.906 ; datagene:uut_datagene|indexx[4] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.243      ;
; 10.913 ; datagene:uut_datagene|indexx[4] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.253      ;
; 10.932 ; datagene:uut_datagene|indexx[4] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.146      ; 1.273      ;
; 10.932 ; datagene:uut_datagene|indexx[4] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.146      ; 1.273      ;
; 10.938 ; datagene:uut_datagene|indexx[0] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.278      ;
; 10.959 ; datagene:uut_datagene|indexx[1] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.299      ;
; 10.963 ; datagene:uut_datagene|indexx[1] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.303      ;
; 11.008 ; datagene:uut_datagene|indexx[3] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.348      ;
; 11.009 ; datagene:uut_datagene|indexx[3] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.349      ;
; 11.009 ; datagene:uut_datagene|indexx[3] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.349      ;
; 11.019 ; datagene:uut_datagene|indexx[1] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.146      ; 1.360      ;
; 11.033 ; datagene:uut_datagene|indexx[3] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.146      ; 1.374      ;
; 11.038 ; datagene:uut_datagene|indexx[2] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.146      ; 1.379      ;
; 11.099 ; datagene:uut_datagene|indexx[1] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.439      ;
; 11.100 ; datagene:uut_datagene|indexx[3] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.440      ;
; 11.116 ; datagene:uut_datagene|indexx[2] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.456      ;
; 11.119 ; datagene:uut_datagene|indexx[2] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.459      ;
; 11.143 ; datagene:uut_datagene|indexx[0] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.144      ; 1.482      ;
; 11.153 ; datagene:uut_datagene|indexx[3] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.493      ;
; 11.171 ; datagene:uut_datagene|indexx[4] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.511      ;
; 11.178 ; datagene:uut_datagene|indexx[4] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.518      ;
; 11.211 ; datagene:uut_datagene|indexx[2] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.551      ;
; 11.314 ; datagene:uut_datagene|indexx[4] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.654      ;
; 11.314 ; datagene:uut_datagene|indexx[4] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.654      ;
; 11.392 ; datagene:uut_datagene|arwrite   ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.144      ; 1.731      ;
; 11.392 ; datagene:uut_datagene|arwrite   ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.144      ; 1.731      ;
; 11.392 ; datagene:uut_datagene|arwrite   ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.144      ; 1.731      ;
; 11.403 ; datagene:uut_datagene|indexx[3] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.146      ; 1.744      ;
; 11.423 ; datagene:uut_datagene|indexx[3] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.146      ; 1.764      ;
; 11.453 ; datagene:uut_datagene|indexx[3] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.790      ;
; 11.453 ; datagene:uut_datagene|indexx[3] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.790      ;
; 11.454 ; datagene:uut_datagene|indexx[3] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.791      ;
; 11.455 ; datagene:uut_datagene|indexx[1] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.795      ;
; 11.468 ; datagene:uut_datagene|indexx[0] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.144      ; 1.807      ;
; 11.475 ; datagene:uut_datagene|indexx[3] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.812      ;
; 11.491 ; datagene:uut_datagene|indexx[4] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.831      ;
; 11.500 ; datagene:uut_datagene|indexx[0] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.144      ; 1.839      ;
; 11.525 ; datagene:uut_datagene|indexx[2] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.146      ; 1.866      ;
; 11.525 ; datagene:uut_datagene|indexx[2] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.146      ; 1.866      ;
; 11.554 ; datagene:uut_datagene|indexx[1] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.894      ;
; 11.555 ; datagene:uut_datagene|indexx[1] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.895      ;
; 11.572 ; datagene:uut_datagene|arwrite   ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.143      ; 1.910      ;
; 11.572 ; datagene:uut_datagene|arwrite   ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.143      ; 1.910      ;
; 11.572 ; datagene:uut_datagene|arwrite   ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.143      ; 1.910      ;
; 11.572 ; datagene:uut_datagene|arwrite   ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.143      ; 1.910      ;
; 11.572 ; datagene:uut_datagene|arwrite   ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.143      ; 1.910      ;
; 11.572 ; datagene:uut_datagene|arwrite   ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.143      ; 1.910      ;
; 11.594 ; datagene:uut_datagene|indexx[3] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.931      ;
; 11.595 ; datagene:uut_datagene|indexx[3] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.935      ;
; 11.597 ; datagene:uut_datagene|indexx[3] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.934      ;
; 11.604 ; datagene:uut_datagene|indexx[2] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.941      ;
; 11.607 ; datagene:uut_datagene|indexx[3] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.944      ;
; 11.611 ; datagene:uut_datagene|indexx[2] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.951      ;
; 11.616 ; datagene:uut_datagene|indexx[2] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 1.953      ;
; 11.619 ; datagene:uut_datagene|indexx[0] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.144      ; 1.958      ;
; 11.634 ; datagene:uut_datagene|indexx[0] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.974      ;
; 11.634 ; datagene:uut_datagene|indexx[0] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 1.974      ;
; 11.657 ; datagene:uut_datagene|arwrite   ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.140      ; 1.992      ;
; 11.657 ; datagene:uut_datagene|arwrite   ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.140      ; 1.992      ;
; 11.657 ; datagene:uut_datagene|arwrite   ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.140      ; 1.992      ;
; 11.657 ; datagene:uut_datagene|arwrite   ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.140      ; 1.992      ;
; 11.657 ; datagene:uut_datagene|arwrite   ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.140      ; 1.992      ;
; 11.657 ; datagene:uut_datagene|arwrite   ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.140      ; 1.992      ;
; 11.657 ; datagene:uut_datagene|arwrite   ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.140      ; 1.992      ;
; 11.664 ; datagene:uut_datagene|indexx[2] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 2.001      ;
; 11.742 ; datagene:uut_datagene|indexx[2] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 2.079      ;
; 11.744 ; datagene:uut_datagene|indexx[2] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 2.081      ;
; 11.748 ; datagene:uut_datagene|indexx[0] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.141      ; 2.084      ;
; 11.750 ; datagene:uut_datagene|indexx[2] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 2.087      ;
; 11.753 ; datagene:uut_datagene|indexx[0] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.141      ; 2.089      ;
; 11.754 ; datagene:uut_datagene|indexx[2] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.145      ; 2.094      ;
; 11.760 ; datagene:uut_datagene|indexx[2] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 2.097      ;
; 11.770 ; datagene:uut_datagene|indexx[1] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.146      ; 2.111      ;
; 11.770 ; datagene:uut_datagene|indexx[0] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.141      ; 2.106      ;
; 11.790 ; datagene:uut_datagene|indexx[1] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.146      ; 2.131      ;
; 11.815 ; datagene:uut_datagene|indexx[1] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 2.152      ;
; 11.823 ; datagene:uut_datagene|indexx[1] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 2.160      ;
; 11.838 ; datagene:uut_datagene|indexx[1] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 2.175      ;
; 11.844 ; datagene:uut_datagene|indexx[1] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 2.181      ;
; 11.856 ; datagene:uut_datagene|indexx[0] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.141      ; 2.192      ;
; 11.900 ; datagene:uut_datagene|indexx[0] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.141      ; 2.236      ;
; 11.909 ; datagene:uut_datagene|indexx[0] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.141      ; 2.245      ;
; 11.914 ; datagene:uut_datagene|indexx[0] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.141      ; 2.250      ;
; 11.960 ; datagene:uut_datagene|indexx[1] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 2.297      ;
; 11.976 ; datagene:uut_datagene|indexx[1] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 2.313      ;
; 12.044 ; datagene:uut_datagene|indexx[1] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.142      ; 2.381      ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                 ;
+--------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                         ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.508      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[7]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.065     ; 5.506      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.065     ; 5.506      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.065     ; 5.506      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.065     ; 5.506      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[3]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.065     ; 5.506      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.065     ; 5.506      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.065     ; 5.506      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.065     ; 5.506      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.064     ; 5.507      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.064     ; 5.507      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.508      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.508      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.508      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.508      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.508      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.508      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.508      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.508      ;
; 34.451 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_en                     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.076     ; 5.494      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.507      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.507      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.092     ; 5.478      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.092     ; 5.478      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.092     ; 5.478      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.092     ; 5.478      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.507      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 5.507      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[2]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[3]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[4]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[5]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[6]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[7]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[8]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[9]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[10]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[11]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[12]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[13]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[14]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00001 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|sdr_rdackr1                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.062     ; 5.508      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|clk_bps_r       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.091     ; 5.479      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[0]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.076     ; 5.494      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[1]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.076     ; 5.494      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[2]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.076     ; 5.494      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.076     ; 5.494      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.069     ; 5.501      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|dqm                                      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.064     ; 5.506      ;
; 34.452 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|rs232_tx_r                ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.077     ; 5.493      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[0]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[1]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[2]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[3]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[4]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[5]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[6]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[7]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[8]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[9]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[10]         ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[11]         ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[12]         ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.090     ; 5.479      ;
; 34.453 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.093     ; 5.476      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.053     ; 5.513      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[0]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[1]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[2]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[3]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[4]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[5]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[6]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[7]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[8]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[9]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[10]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[11]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[12]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[13]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.052     ; 5.514      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[14]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[15]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.058     ; 5.508      ;
; 34.456 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.053     ; 5.513      ;
+--------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.370      ; 1.922      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.687      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.687      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.687      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.687      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.687      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.687      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.687      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.687      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 4.687      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.689      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.689      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.689      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.689      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.689      ;
; 95.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.689      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.665      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.665      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.665      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.665      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.665      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.665      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.665      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.665      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[28]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[32]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[34]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[40]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.677      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.680      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.680      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.680      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.680      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.680      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.680      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.680      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.679      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.680      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.680      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.689      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.689      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.689      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.689      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.689      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.689      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.689      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.689      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 4.689      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.688      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.688      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.688      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.688      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.688      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.688      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.688      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.688      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.067     ; 4.688      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.661      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.661      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.661      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.661      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.661      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.661      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.682      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.682      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.682      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.682      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.682      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.682      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.682      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.682      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 4.682      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
; 95.267 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.681      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.296      ;
; 1.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.534      ;
; 1.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.553      ;
; 1.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.064      ; 1.845      ;
; 1.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.131      ;
; 1.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.131      ;
; 1.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.131      ;
; 1.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.131      ;
; 1.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.131      ;
; 1.869 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.131      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.151      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 4.219      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 4.203      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 4.203      ;
; 3.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 4.203      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.211      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.211      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.211      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.211      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.211      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.211      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.211      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.211      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 4.211      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 4.210      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 4.210      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 4.210      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 4.210      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 4.210      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.054      ; 4.210      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.209      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.209      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.209      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.209      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.209      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.209      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.209      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.209      ;
; 3.961 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.053      ; 4.209      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.236      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.236      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.236      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.236      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.236      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.236      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.236      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.236      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.236      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.236      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.236      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 4.236      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 4.237      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 4.237      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 4.239      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 4.239      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 4.239      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 4.239      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 4.239      ;
; 3.970 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 4.239      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                 ;
+-------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                         ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 4.512 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.068      ; 4.775      ;
; 4.513 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.065      ; 4.773      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[7]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 4.805      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 4.805      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 4.805      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 4.805      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[3]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 4.805      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 4.805      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 4.805      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 4.805      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.806      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.806      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.806      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.806      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.807      ;
; 4.518 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|dqm                                      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 4.805      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.807      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_en                     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 4.794      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 4.806      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.092      ; 4.806      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.807      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[2]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[3]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[4]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[5]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[6]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[7]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[8]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[9]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[10]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[11]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[12]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[13]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[14]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00001 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|sdr_rdackr1                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.808      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.807      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.807      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[0]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 4.794      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[1]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 4.794      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[2]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 4.794      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.080      ; 4.794      ;
; 4.519 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|rs232_tx_r                ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.079      ; 4.793      ;
; 4.520 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.087      ; 4.802      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.811      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[13]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.064      ; 4.781      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.064      ; 4.781      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.064      ; 4.781      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.064      ; 4.781      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.811      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.094      ; 4.811      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10011 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01101 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01011 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01001 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00111 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00101 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[10]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.810      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[9]        ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.810      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[8]        ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.810      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[7]        ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.810      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[6]        ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.810      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[4]        ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.810      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[0]        ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.810      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[1]        ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.810      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[2]        ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.810      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[3]        ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.810      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[5]        ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.093      ; 4.810      ;
; 4.522 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00011 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.095      ; 4.812      ;
+-------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                    ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[10]                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[11]                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[4]                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[6]                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[7]                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[8]                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[9]                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[0]                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[12]                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[13]                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[14]                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[15]                                                                        ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[1]                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[2]                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[3]                                                                         ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[5]                                                                         ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[0]                                                                         ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[12]                                                                        ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[13]                                                                        ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[14]                                                                        ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[15]                                                                        ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[1]                                                                         ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[2]                                                                         ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[3]                                                                         ;
; 19.877 ; 20.061       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[5]                                                                         ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[10]                                                                        ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[11]                                                                        ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[4]                                                                         ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[6]                                                                         ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[7]                                                                         ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[8]                                                                         ;
; 19.879 ; 20.063       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[9]                                                                         ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 19.967 ; 19.967       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[10]|clk                                                                          ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[11]|clk                                                                          ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[4]|clk                                                                           ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[6]|clk                                                                           ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[7]|clk                                                                           ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[8]|clk                                                                           ;
; 19.988 ; 19.988       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[9]|clk                                                                           ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[0]|clk                                                                           ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[12]|clk                                                                          ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[13]|clk                                                                          ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[14]|clk                                                                          ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[15]|clk                                                                          ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[1]|clk                                                                           ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[2]|clk                                                                           ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[3]|clk                                                                           ;
; 19.990 ; 19.990       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[5]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[0]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[12]|clk                                                                          ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[13]|clk                                                                          ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[14]|clk                                                                          ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[15]|clk                                                                          ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[1]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[2]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[3]|clk                                                                           ;
; 20.010 ; 20.010       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[5]|clk                                                                           ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[10]|clk                                                                          ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[11]|clk                                                                          ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[4]|clk                                                                           ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[6]|clk                                                                           ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[7]|clk                                                                           ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[8]|clk                                                                           ;
; 20.012 ; 20.012       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[9]|clk                                                                           ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 20.032 ; 20.032       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[0]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[10]                                                                        ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[11]                                                                        ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[12]                                                                        ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[13]                                                                        ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[14]                                                                        ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[15]                                                                        ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[1]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[2]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[3]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[4]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[5]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[6]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[7]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[8]                                                                         ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[9]                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                    ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity7                         ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity8a[0]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity8a[2]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[7]                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[8]                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[0]                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[1]                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[2]                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                      ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity5a[2]                 ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[5]                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[6]                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[7]                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[8]                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[9]                                          ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[6]                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[7]                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[8]                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[8]                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[5]                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[6]                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[7]                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[8]                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[9]                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                    ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                     ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00011                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00101                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00111                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01001                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01011                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01101                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10011                                                                                              ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                   ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                        ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                               ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                  ;
; 19.719 ; 19.935       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                                  ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[0]                                                                                                                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[10]                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[11]                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[12]                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[13]                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[14]                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[15]                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[16]                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[17]                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[18]                                                                                                                               ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[7]                                                                                                                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[8]                                                                                                                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[9]                                                                                                                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|sdr_rdackr2                                                                                                                            ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|wr_done                                                                                                                                ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                      ;
; 19.720 ; 19.936       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SYS_25MCLK'                                                                                                               ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+
; 19.769 ; 19.953       ; 0.184          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r1                                                    ;
; 19.769 ; 19.953       ; 0.184          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r2                                                    ;
; 19.829 ; 20.045       ; 0.216          ; High Pulse Width ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r1                                                    ;
; 19.829 ; 20.045       ; 0.216          ; High Pulse Width ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r2                                                    ;
; 19.870 ; 19.870       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.870 ; 19.870       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.870 ; 19.870       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.870 ; 19.870       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.901 ; 19.901       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|rst_r1|clk                                                         ;
; 19.901 ; 19.901       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|rst_r2|clk                                                         ;
; 19.919 ; 19.919       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; clk~input|o                                                                    ;
; 19.923 ; 19.923       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 19.923 ; 19.923       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 19.935 ; 19.935       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; clk~input|i                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; clk~input|i                                                                    ;
; 20.064 ; 20.064       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.077 ; 20.077       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 20.077 ; 20.077       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 20.081 ; 20.081       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; clk~input|o                                                                    ;
; 20.098 ; 20.098       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|rst_r1|clk                                                         ;
; 20.098 ; 20.098       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|rst_r2|clk                                                         ;
; 20.130 ; 20.130       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.130 ; 20.130       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.130 ; 20.130       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.130 ; 20.130       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; SYS_25MCLK ; Rise       ; clk                                                                            ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r1                                                    ;
; 37.513 ; 40.000       ; 2.487          ; Min Period       ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r2                                                    ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a16~portb_address_reg0                                                                       ;
; 49.250 ; 49.480       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a4~portb_address_reg0                                                                        ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a12~portb_address_reg0                                                                       ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a20~portb_address_reg0                                                                       ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a48~portb_address_reg0                                                                       ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a52~portb_address_reg0                                                                       ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a56~portb_address_reg0                                                                       ;
; 49.251 ; 49.481       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a60~portb_address_reg0                                                                       ;
; 49.252 ; 49.482       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a24~portb_address_reg0                                                                       ;
; 49.252 ; 49.482       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a28~portb_address_reg0                                                                       ;
; 49.252 ; 49.482       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a32~portb_address_reg0                                                                       ;
; 49.252 ; 49.482       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a36~portb_address_reg0                                                                       ;
; 49.252 ; 49.482       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a44~portb_address_reg0                                                                       ;
; 49.252 ; 49.482       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a8~portb_address_reg0                                                                        ;
; 49.253 ; 49.483       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a0~portb_address_reg0                                                                        ;
; 49.253 ; 49.483       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a40~portb_address_reg0                                                                       ;
; 49.344 ; 49.560       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                                                 ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                  ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                  ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                              ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]               ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]               ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143]               ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]               ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]               ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[146]               ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[147]               ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[148]               ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[149]               ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[0] ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[1] ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[2] ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[3] ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[4] ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jgi:auto_generated|counter_reg_bit[5] ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]                          ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10]                         ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]                          ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]                          ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]                          ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]                          ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]                          ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]                          ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]                          ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]                          ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]                          ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[0]                ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[1]                ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[2]                ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[3]                ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated|counter_reg_bit[4]                ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                   ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                              ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                              ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                              ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                              ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                              ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                              ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                             ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                              ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                              ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                              ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                              ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                          ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                          ;
; 49.387 ; 49.571       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.587 ; 1.743 ; Rise       ; altera_reserved_tck                                                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.715 ; 6.746 ; Rise       ; altera_reserved_tck                                                                                      ;
; sdram_data[*]       ; SYS_25MCLK          ; 4.763 ; 4.833 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; 4.305 ; 4.420 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; 4.261 ; 4.402 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; 4.474 ; 4.507 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; 4.218 ; 4.327 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; 4.420 ; 4.581 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; 4.217 ; 4.323 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; 4.562 ; 4.603 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; 4.763 ; 4.833 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.292  ; 1.124  ; Rise       ; altera_reserved_tck                                                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.068 ; -1.276 ; Rise       ; altera_reserved_tck                                                                                      ;
; sdram_data[*]       ; SYS_25MCLK          ; -3.507 ; -3.599 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; -3.590 ; -3.691 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; -3.548 ; -3.674 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; -3.753 ; -3.775 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; -3.508 ; -3.602 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; -3.718 ; -3.872 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; -3.507 ; -3.599 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; -3.838 ; -3.868 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; -4.046 ; -4.114 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 12.312 ; 12.953 ; Fall       ; altera_reserved_tck                                                                                      ;
; clk_100m            ; SYS_25MCLK          ; 1.434  ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rdf_use[*]          ; SYS_25MCLK          ; 8.058  ; 7.647  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[0]         ; SYS_25MCLK          ; 5.755  ; 5.548  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[1]         ; SYS_25MCLK          ; 7.034  ; 6.629  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[2]         ; SYS_25MCLK          ; 6.339  ; 6.088  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[3]         ; SYS_25MCLK          ; 6.831  ; 6.543  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[4]         ; SYS_25MCLK          ; 7.082  ; 6.732  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[5]         ; SYS_25MCLK          ; 6.550  ; 6.299  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[6]         ; SYS_25MCLK          ; 8.058  ; 7.560  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[7]         ; SYS_25MCLK          ; 8.032  ; 7.647  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[8]         ; SYS_25MCLK          ; 7.217  ; 7.009  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rs232_tx            ; SYS_25MCLK          ; 5.186  ; 5.268  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_addr[*]       ; SYS_25MCLK          ; 6.817  ; 7.078  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[0]      ; SYS_25MCLK          ; 5.090  ; 5.419  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[1]      ; SYS_25MCLK          ; 6.817  ; 7.078  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[2]      ; SYS_25MCLK          ; 5.302  ; 5.730  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[3]      ; SYS_25MCLK          ; 5.202  ; 5.521  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[4]      ; SYS_25MCLK          ; 4.366  ; 4.485  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[5]      ; SYS_25MCLK          ; 5.114  ; 5.417  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[6]      ; SYS_25MCLK          ; 4.836  ; 5.068  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[7]      ; SYS_25MCLK          ; 4.863  ; 5.083  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[8]      ; SYS_25MCLK          ; 5.069  ; 5.379  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[9]      ; SYS_25MCLK          ; 4.726  ; 4.981  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[10]     ; SYS_25MCLK          ; 4.561  ; 4.753  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[11]     ; SYS_25MCLK          ; 4.704  ; 5.013  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ba[*]         ; SYS_25MCLK          ; 4.729  ; 5.010  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[0]        ; SYS_25MCLK          ; 4.729  ; 5.010  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[1]        ; SYS_25MCLK          ; 4.363  ; 4.499  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cas_n         ; SYS_25MCLK          ; 4.537  ; 4.731  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cke           ; SYS_25MCLK          ; 5.139  ; 4.855  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cs_n          ; SYS_25MCLK          ; 5.419  ; 5.752  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_data[*]       ; SYS_25MCLK          ; 6.467  ; 5.968  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; 5.190  ; 4.917  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; 5.671  ; 5.232  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; 5.852  ; 5.451  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; 5.461  ; 5.093  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; 5.849  ; 5.414  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; 5.404  ; 4.999  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; 5.085  ; 4.785  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; 6.128  ; 5.607  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]      ; SYS_25MCLK          ; 6.467  ; 5.968  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]      ; SYS_25MCLK          ; 5.443  ; 5.235  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10]     ; SYS_25MCLK          ; 5.950  ; 5.620  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11]     ; SYS_25MCLK          ; 6.422  ; 5.920  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12]     ; SYS_25MCLK          ; 5.958  ; 5.604  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13]     ; SYS_25MCLK          ; 5.834  ; 5.450  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14]     ; SYS_25MCLK          ; 5.942  ; 5.550  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15]     ; SYS_25MCLK          ; 5.417  ; 5.061  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ldqm          ; SYS_25MCLK          ; 5.039  ; 5.364  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ras_n         ; SYS_25MCLK          ; 5.641  ; 5.864  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_udqm          ; SYS_25MCLK          ; 4.799  ; 4.984  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_we_n          ; SYS_25MCLK          ; 4.564  ; 4.757  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; tx_start            ; SYS_25MCLK          ; 10.075 ; 9.704  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; wrf_use[*]          ; SYS_25MCLK          ; 7.758  ; 7.290  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[0]         ; SYS_25MCLK          ; 5.693  ; 5.490  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[1]         ; SYS_25MCLK          ; 5.960  ; 5.742  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[2]         ; SYS_25MCLK          ; 6.635  ; 6.311  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[3]         ; SYS_25MCLK          ; 5.780  ; 5.616  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[4]         ; SYS_25MCLK          ; 6.875  ; 6.487  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[5]         ; SYS_25MCLK          ; 5.901  ; 5.735  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[6]         ; SYS_25MCLK          ; 6.292  ; 6.076  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[7]         ; SYS_25MCLK          ; 6.678  ; 6.389  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[8]         ; SYS_25MCLK          ; 7.758  ; 7.290  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; clk_100m            ; SYS_25MCLK          ;        ; 1.486  ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_clk           ; SYS_25MCLK          ; -4.377 ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
; sdram_clk           ; SYS_25MCLK          ;        ; -4.387 ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 9.994  ; 10.629 ; Fall       ; altera_reserved_tck                                                                                      ;
; clk_100m            ; SYS_25MCLK          ; 1.029  ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rdf_use[*]          ; SYS_25MCLK          ; 4.836  ; 4.642  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[0]         ; SYS_25MCLK          ; 5.112  ; 4.823  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[1]         ; SYS_25MCLK          ; 5.551  ; 5.218  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[2]         ; SYS_25MCLK          ; 4.836  ; 4.642  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[3]         ; SYS_25MCLK          ; 5.415  ; 5.141  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[4]         ; SYS_25MCLK          ; 5.433  ; 5.146  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[5]         ; SYS_25MCLK          ; 4.845  ; 4.656  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[6]         ; SYS_25MCLK          ; 6.150  ; 5.732  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[7]         ; SYS_25MCLK          ; 5.875  ; 5.547  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[8]         ; SYS_25MCLK          ; 5.010  ; 4.759  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rs232_tx            ; SYS_25MCLK          ; 4.621  ; 4.701  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_addr[*]       ; SYS_25MCLK          ; 3.834  ; 3.949  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[0]      ; SYS_25MCLK          ; 4.528  ; 4.845  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[1]      ; SYS_25MCLK          ; 6.236  ; 6.486  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[2]      ; SYS_25MCLK          ; 4.732  ; 5.144  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[3]      ; SYS_25MCLK          ; 4.637  ; 4.944  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[4]      ; SYS_25MCLK          ; 3.834  ; 3.949  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[5]      ; SYS_25MCLK          ; 4.553  ; 4.844  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[6]      ; SYS_25MCLK          ; 4.285  ; 4.509  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[7]      ; SYS_25MCLK          ; 4.312  ; 4.523  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[8]      ; SYS_25MCLK          ; 4.509  ; 4.807  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[9]      ; SYS_25MCLK          ; 4.180  ; 4.425  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[10]     ; SYS_25MCLK          ; 4.021  ; 4.206  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[11]     ; SYS_25MCLK          ; 4.158  ; 4.457  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ba[*]         ; SYS_25MCLK          ; 3.831  ; 3.963  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[0]        ; SYS_25MCLK          ; 4.183  ; 4.453  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[1]        ; SYS_25MCLK          ; 3.831  ; 3.963  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cas_n         ; SYS_25MCLK          ; 3.996  ; 4.183  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cke           ; SYS_25MCLK          ; 4.579  ; 4.303  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cs_n          ; SYS_25MCLK          ; 4.845  ; 5.166  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_data[*]       ; SYS_25MCLK          ; 4.528  ; 4.237  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; 4.628  ; 4.363  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; 5.090  ; 4.665  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; 5.263  ; 4.875  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; 4.888  ; 4.532  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; 5.261  ; 4.840  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; 4.834  ; 4.442  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; 4.528  ; 4.237  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; 5.529  ; 5.026  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]      ; SYS_25MCLK          ; 5.855  ; 5.373  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]      ; SYS_25MCLK          ; 4.871  ; 4.668  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10]     ; SYS_25MCLK          ; 5.357  ; 5.038  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11]     ; SYS_25MCLK          ; 5.810  ; 5.326  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12]     ; SYS_25MCLK          ; 5.365  ; 5.022  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13]     ; SYS_25MCLK          ; 5.245  ; 4.874  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14]     ; SYS_25MCLK          ; 5.349  ; 4.971  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15]     ; SYS_25MCLK          ; 4.845  ; 4.501  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ldqm          ; SYS_25MCLK          ; 4.481  ; 4.794  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ras_n         ; SYS_25MCLK          ; 5.104  ; 5.318  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_udqm          ; SYS_25MCLK          ; 4.250  ; 4.431  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_we_n          ; SYS_25MCLK          ; 4.023  ; 4.209  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; tx_start            ; SYS_25MCLK          ; 7.269  ; 6.854  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; wrf_use[*]          ; SYS_25MCLK          ; 4.345  ; 4.190  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[0]         ; SYS_25MCLK          ; 5.006  ; 4.730  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[1]         ; SYS_25MCLK          ; 4.615  ; 4.409  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[2]         ; SYS_25MCLK          ; 5.332  ; 5.011  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[3]         ; SYS_25MCLK          ; 4.395  ; 4.254  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[4]         ; SYS_25MCLK          ; 5.333  ; 4.969  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[5]         ; SYS_25MCLK          ; 4.345  ; 4.190  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[6]         ; SYS_25MCLK          ; 4.649  ; 4.451  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[7]         ; SYS_25MCLK          ; 4.941  ; 4.667  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[8]         ; SYS_25MCLK          ; 6.238  ; 5.797  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; clk_100m            ; SYS_25MCLK          ;        ; 1.079  ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_clk           ; SYS_25MCLK          ; -4.833 ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
; sdram_clk           ; SYS_25MCLK          ;        ; -4.841 ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; sdram_data[*]   ; SYS_25MCLK ; 5.920 ; 5.801 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]  ; SYS_25MCLK ; 5.920 ; 5.801 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]  ; SYS_25MCLK ; 5.920 ; 5.801 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]  ; SYS_25MCLK ; 5.920 ; 5.801 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]  ; SYS_25MCLK ; 5.920 ; 5.801 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]  ; SYS_25MCLK ; 5.935 ; 5.816 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]  ; SYS_25MCLK ; 5.935 ; 5.816 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]  ; SYS_25MCLK ; 5.920 ; 5.801 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]  ; SYS_25MCLK ; 5.920 ; 5.801 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]  ; SYS_25MCLK ; 6.491 ; 6.372 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]  ; SYS_25MCLK ; 7.071 ; 6.952 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10] ; SYS_25MCLK ; 7.071 ; 6.952 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11] ; SYS_25MCLK ; 7.085 ; 6.966 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12] ; SYS_25MCLK ; 7.085 ; 6.966 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13] ; SYS_25MCLK ; 7.085 ; 6.966 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14] ; SYS_25MCLK ; 7.125 ; 7.006 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15] ; SYS_25MCLK ; 7.848 ; 7.729 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; sdram_data[*]   ; SYS_25MCLK ; 5.359 ; 5.240 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]  ; SYS_25MCLK ; 5.359 ; 5.240 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]  ; SYS_25MCLK ; 5.359 ; 5.240 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]  ; SYS_25MCLK ; 5.359 ; 5.240 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]  ; SYS_25MCLK ; 5.359 ; 5.240 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]  ; SYS_25MCLK ; 5.373 ; 5.254 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]  ; SYS_25MCLK ; 5.373 ; 5.254 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]  ; SYS_25MCLK ; 5.359 ; 5.240 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]  ; SYS_25MCLK ; 5.359 ; 5.240 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]  ; SYS_25MCLK ; 5.907 ; 5.788 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]  ; SYS_25MCLK ; 6.464 ; 6.345 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10] ; SYS_25MCLK ; 6.464 ; 6.345 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11] ; SYS_25MCLK ; 6.477 ; 6.358 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12] ; SYS_25MCLK ; 6.477 ; 6.358 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13] ; SYS_25MCLK ; 6.477 ; 6.358 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14] ; SYS_25MCLK ; 6.516 ; 6.397 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15] ; SYS_25MCLK ; 7.210 ; 7.091 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; sdram_data[*]   ; SYS_25MCLK ; 5.479     ; 5.598     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]  ; SYS_25MCLK ; 5.487     ; 5.606     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]  ; SYS_25MCLK ; 5.487     ; 5.606     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]  ; SYS_25MCLK ; 5.487     ; 5.606     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]  ; SYS_25MCLK ; 5.487     ; 5.606     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]  ; SYS_25MCLK ; 5.479     ; 5.598     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]  ; SYS_25MCLK ; 5.479     ; 5.598     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]  ; SYS_25MCLK ; 5.487     ; 5.606     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]  ; SYS_25MCLK ; 5.487     ; 5.606     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]  ; SYS_25MCLK ; 5.946     ; 6.065     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]  ; SYS_25MCLK ; 6.400     ; 6.519     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10] ; SYS_25MCLK ; 6.400     ; 6.519     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11] ; SYS_25MCLK ; 6.416     ; 6.535     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12] ; SYS_25MCLK ; 6.416     ; 6.535     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13] ; SYS_25MCLK ; 6.416     ; 6.535     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14] ; SYS_25MCLK ; 6.450     ; 6.569     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15] ; SYS_25MCLK ; 7.081     ; 7.200     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; sdram_data[*]   ; SYS_25MCLK ; 4.931     ; 5.050     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]  ; SYS_25MCLK ; 4.938     ; 5.057     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]  ; SYS_25MCLK ; 4.938     ; 5.057     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]  ; SYS_25MCLK ; 4.938     ; 5.057     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]  ; SYS_25MCLK ; 4.938     ; 5.057     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]  ; SYS_25MCLK ; 4.931     ; 5.050     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]  ; SYS_25MCLK ; 4.931     ; 5.050     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]  ; SYS_25MCLK ; 4.939     ; 5.058     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]  ; SYS_25MCLK ; 4.939     ; 5.058     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]  ; SYS_25MCLK ; 5.379     ; 5.498     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]  ; SYS_25MCLK ; 5.815     ; 5.934     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10] ; SYS_25MCLK ; 5.815     ; 5.934     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11] ; SYS_25MCLK ; 5.830     ; 5.949     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12] ; SYS_25MCLK ; 5.830     ; 5.949     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13] ; SYS_25MCLK ; 5.830     ; 5.949     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14] ; SYS_25MCLK ; 5.863     ; 5.982     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15] ; SYS_25MCLK ; 6.468     ; 6.587     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 9.374  ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 28.397 ; 0.000         ;
; SYS_25MCLK                                                                                               ; 39.599 ; 0.000         ;
; altera_reserved_tck                                                                                      ; 46.301 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.118  ; 0.000         ;
; altera_reserved_tck                                                                                      ; 0.186  ; 0.000         ;
; SYS_25MCLK                                                                                               ; 0.192  ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 10.238 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                                             ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 37.225 ; 0.000         ;
; altera_reserved_tck                                                                                      ; 49.452 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                                             ;
+----------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                                                                      ; 0.493 ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 2.259 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                  ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+
; SYS_25MCLK                                                                                               ; 19.324 ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 19.735 ; 0.000         ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 19.798 ; 0.000         ;
; altera_reserved_tck                                                                                      ; 49.341 ; 0.000         ;
+----------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                                      ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 9.374  ; array:array|dat[1]                                                                                                             ; datagene:uut_datagene|wrf_dinr[1]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.076     ; 0.557      ;
; 9.482  ; array:array|dat[2]                                                                                                             ; datagene:uut_datagene|wrf_dinr[2]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.078     ; 0.447      ;
; 9.484  ; array:array|dat[12]                                                                                                            ; datagene:uut_datagene|wrf_dinr[12]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.078     ; 0.445      ;
; 9.488  ; array:array|dat[8]                                                                                                             ; datagene:uut_datagene|wrf_dinr[8]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.079     ; 0.440      ;
; 9.509  ; array:array|dat[9]                                                                                                             ; datagene:uut_datagene|wrf_dinr[9]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.079     ; 0.419      ;
; 9.552  ; array:array|dat[7]                                                                                                             ; datagene:uut_datagene|wrf_dinr[7]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.079     ; 0.376      ;
; 9.554  ; array:array|dat[10]                                                                                                            ; datagene:uut_datagene|wrf_dinr[10]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.079     ; 0.374      ;
; 9.555  ; array:array|dat[6]                                                                                                             ; datagene:uut_datagene|wrf_dinr[6]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.079     ; 0.373      ;
; 9.556  ; array:array|dat[11]                                                                                                            ; datagene:uut_datagene|wrf_dinr[11]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.079     ; 0.372      ;
; 9.556  ; array:array|dat[15]                                                                                                            ; datagene:uut_datagene|wrf_dinr[15]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.078     ; 0.373      ;
; 9.557  ; array:array|dat[3]                                                                                                             ; datagene:uut_datagene|wrf_dinr[3]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.078     ; 0.372      ;
; 9.557  ; array:array|dat[5]                                                                                                             ; datagene:uut_datagene|wrf_dinr[5]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.078     ; 0.372      ;
; 9.559  ; array:array|dat[13]                                                                                                            ; datagene:uut_datagene|wrf_dinr[13]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.078     ; 0.370      ;
; 9.560  ; array:array|dat[0]                                                                                                             ; datagene:uut_datagene|wrf_dinr[0]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.078     ; 0.369      ;
; 9.560  ; array:array|dat[4]                                                                                                             ; datagene:uut_datagene|wrf_dinr[4]                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.079     ; 0.368      ;
; 9.561  ; array:array|dat[14]                                                                                                            ; datagene:uut_datagene|wrf_dinr[14]                                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10.000       ; -0.078     ; 0.368      ;
; 35.979 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[6] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.034     ; 3.994      ;
; 36.041 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[0] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.038     ; 3.928      ;
; 36.084 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[0] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.037     ; 3.886      ;
; 36.105 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[3] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.037     ; 3.865      ;
; 36.108 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[1] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.038     ; 3.861      ;
; 36.111 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[2] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.038     ; 3.858      ;
; 36.116 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[1] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.037     ; 3.854      ;
; 36.166 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[4] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.038     ; 3.803      ;
; 36.175 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[3] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.038     ; 3.794      ;
; 36.217 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[7] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.034     ; 3.756      ;
; 36.231 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[2] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.037     ; 3.739      ;
; 36.249 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[5] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.037     ; 3.721      ;
; 36.258 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[5] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.038     ; 3.711      ;
; 36.297 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[4] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.037     ; 3.673      ;
; 36.329 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[8] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.034     ; 3.644      ;
; 36.377 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[7] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.039     ; 3.591      ;
; 36.384 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[3] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.036     ; 3.587      ;
; 36.417 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.047     ; 3.543      ;
; 36.431 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[0] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.022     ; 3.554      ;
; 36.462 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[1] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.036     ; 3.509      ;
; 36.470 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[6] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.037     ; 3.500      ;
; 36.472 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[4]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.056     ; 3.479      ;
; 36.472 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[2]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.056     ; 3.479      ;
; 36.495 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[2] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.022     ; 3.490      ;
; 36.507 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[3]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.043     ; 3.457      ;
; 36.507 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[0]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.043     ; 3.457      ;
; 36.510 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[0] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.036     ; 3.461      ;
; 36.513 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[1] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.022     ; 3.472      ;
; 36.547 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.066     ; 3.394      ;
; 36.552 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[4] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.022     ; 3.433      ;
; 36.556 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.066     ; 3.385      ;
; 36.558 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.047     ; 3.402      ;
; 36.567 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.066     ; 3.374      ;
; 36.567 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[2] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.036     ; 3.404      ;
; 36.569 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.066     ; 3.372      ;
; 36.569 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.066     ; 3.372      ;
; 36.571 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.066     ; 3.370      ;
; 36.581 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[3] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.022     ; 3.404      ;
; 36.587 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.047     ; 3.373      ;
; 36.591 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[5] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.036     ; 3.380      ;
; 36.595 ; datagene:uut_datagene|wr_done                                                                                                  ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.018     ; 3.394      ;
; 36.612 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.056     ; 3.339      ;
; 36.613 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.056     ; 3.338      ;
; 36.613 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[4]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.056     ; 3.338      ;
; 36.613 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[2]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.056     ; 3.338      ;
; 36.614 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.056     ; 3.337      ;
; 36.616 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.056     ; 3.335      ;
; 36.632 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[5] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.022     ; 3.353      ;
; 36.638 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.066     ; 3.303      ;
; 36.639 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 3.305      ;
; 36.639 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_bwp|dffe11a[4] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.036     ; 3.332      ;
; 36.642 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 3.302      ;
; 36.648 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 3.296      ;
; 36.648 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[3]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.043     ; 3.316      ;
; 36.648 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[0]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.043     ; 3.316      ;
; 36.650 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.041     ; 3.316      ;
; 36.651 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 3.293      ;
; 36.652 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.041     ; 3.314      ;
; 36.663 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 3.281      ;
; 36.669 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 3.275      ;
; 36.672 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 3.272      ;
; 36.674 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.043     ; 3.290      ;
; 36.678 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.063     ; 3.266      ;
; 36.680 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.266      ;
; 36.680 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.266      ;
; 36.681 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.265      ;
; 36.681 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.265      ;
; 36.682 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.264      ;
; 36.683 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.263      ;
; 36.683 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.263      ;
; 36.684 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[6]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 3.275      ;
; 36.685 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.261      ;
; 36.703 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[6] ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.030     ; 3.274      ;
; 36.705 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity5a[2] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.047     ; 3.255      ;
; 36.705 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[8]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.047     ; 3.255      ;
; 36.705 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[5]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.047     ; 3.255      ;
; 36.705 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[9]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.047     ; 3.255      ;
; 36.705 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[7]                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.047     ; 3.255      ;
; 36.705 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.241      ;
; 36.706 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.240      ;
; 36.707 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.239      ;
; 36.709 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.237      ;
; 36.711 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.235      ;
; 36.712 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.061     ; 3.234      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                        ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node             ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 28.397 ; datagene:uut_datagene|indexx[3] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.513      ;
; 28.397 ; datagene:uut_datagene|indexx[3] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.513      ;
; 28.400 ; datagene:uut_datagene|indexx[3] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.510      ;
; 28.401 ; datagene:uut_datagene|indexx[3] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.509      ;
; 28.407 ; datagene:uut_datagene|indexx[4] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.503      ;
; 28.407 ; datagene:uut_datagene|indexx[4] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.503      ;
; 28.410 ; datagene:uut_datagene|indexx[4] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.500      ;
; 28.411 ; datagene:uut_datagene|indexx[4] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.499      ;
; 28.412 ; datagene:uut_datagene|indexx[3] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.498      ;
; 28.415 ; datagene:uut_datagene|indexx[1] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.495      ;
; 28.415 ; datagene:uut_datagene|indexx[1] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.495      ;
; 28.416 ; datagene:uut_datagene|indexx[3] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.494      ;
; 28.418 ; datagene:uut_datagene|indexx[3] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.492      ;
; 28.418 ; datagene:uut_datagene|indexx[1] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.492      ;
; 28.419 ; datagene:uut_datagene|indexx[1] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.491      ;
; 28.422 ; datagene:uut_datagene|indexx[4] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.488      ;
; 28.426 ; datagene:uut_datagene|indexx[4] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.484      ;
; 28.428 ; datagene:uut_datagene|indexx[4] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.482      ;
; 28.430 ; datagene:uut_datagene|indexx[1] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.480      ;
; 28.434 ; datagene:uut_datagene|indexx[1] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.476      ;
; 28.436 ; datagene:uut_datagene|indexx[1] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.474      ;
; 28.624 ; datagene:uut_datagene|indexx[3] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.093     ; 1.290      ;
; 28.625 ; datagene:uut_datagene|indexx[3] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.093     ; 1.289      ;
; 28.634 ; datagene:uut_datagene|indexx[4] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.093     ; 1.280      ;
; 28.635 ; datagene:uut_datagene|indexx[4] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.093     ; 1.279      ;
; 28.642 ; datagene:uut_datagene|indexx[1] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.093     ; 1.272      ;
; 28.643 ; datagene:uut_datagene|indexx[1] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.093     ; 1.271      ;
; 28.683 ; datagene:uut_datagene|indexx[0] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.098     ; 1.226      ;
; 28.688 ; datagene:uut_datagene|indexx[0] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.098     ; 1.221      ;
; 28.696 ; datagene:uut_datagene|indexx[0] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.098     ; 1.213      ;
; 28.696 ; datagene:uut_datagene|indexx[0] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.098     ; 1.213      ;
; 28.700 ; datagene:uut_datagene|indexx[0] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.098     ; 1.209      ;
; 28.701 ; datagene:uut_datagene|indexx[0] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.098     ; 1.208      ;
; 28.705 ; datagene:uut_datagene|indexx[0] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.098     ; 1.204      ;
; 28.726 ; datagene:uut_datagene|indexx[2] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.184      ;
; 28.726 ; datagene:uut_datagene|indexx[2] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.184      ;
; 28.729 ; datagene:uut_datagene|indexx[2] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.181      ;
; 28.730 ; datagene:uut_datagene|indexx[2] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.180      ;
; 28.740 ; datagene:uut_datagene|indexx[2] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.170      ;
; 28.741 ; datagene:uut_datagene|indexx[2] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.169      ;
; 28.743 ; datagene:uut_datagene|indexx[2] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.097     ; 1.167      ;
; 28.761 ; datagene:uut_datagene|indexx[3] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 1.152      ;
; 28.765 ; datagene:uut_datagene|indexx[0] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.095     ; 1.147      ;
; 28.776 ; datagene:uut_datagene|indexx[4] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 1.137      ;
; 28.782 ; datagene:uut_datagene|indexx[2] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 1.131      ;
; 28.784 ; datagene:uut_datagene|indexx[3] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 1.129      ;
; 28.802 ; datagene:uut_datagene|indexx[2] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 1.111      ;
; 28.805 ; datagene:uut_datagene|indexx[0] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 1.108      ;
; 28.821 ; datagene:uut_datagene|indexx[0] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 1.092      ;
; 28.826 ; datagene:uut_datagene|indexx[0] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.095     ; 1.086      ;
; 28.841 ; datagene:uut_datagene|indexx[2] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.093     ; 1.073      ;
; 28.844 ; datagene:uut_datagene|indexx[2] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 1.069      ;
; 28.847 ; datagene:uut_datagene|indexx[4] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 1.066      ;
; 28.859 ; datagene:uut_datagene|indexx[2] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.093     ; 1.055      ;
; 28.873 ; datagene:uut_datagene|indexx[3] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 1.040      ;
; 28.888 ; datagene:uut_datagene|indexx[1] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 1.025      ;
; 28.903 ; datagene:uut_datagene|indexx[1] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 1.010      ;
; 28.908 ; datagene:uut_datagene|indexx[0] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.095     ; 1.004      ;
; 28.945 ; datagene:uut_datagene|indexx[3] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.968      ;
; 28.956 ; datagene:uut_datagene|arwrite   ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.099     ; 0.952      ;
; 28.956 ; datagene:uut_datagene|arwrite   ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.099     ; 0.952      ;
; 28.956 ; datagene:uut_datagene|arwrite   ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.099     ; 0.952      ;
; 28.956 ; datagene:uut_datagene|arwrite   ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.099     ; 0.952      ;
; 28.956 ; datagene:uut_datagene|arwrite   ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.099     ; 0.952      ;
; 28.956 ; datagene:uut_datagene|arwrite   ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.099     ; 0.952      ;
; 28.956 ; datagene:uut_datagene|arwrite   ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.099     ; 0.952      ;
; 28.993 ; datagene:uut_datagene|indexx[4] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.920      ;
; 28.997 ; datagene:uut_datagene|indexx[1] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.916      ;
; 29.006 ; datagene:uut_datagene|arwrite   ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.096     ; 0.905      ;
; 29.006 ; datagene:uut_datagene|arwrite   ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.096     ; 0.905      ;
; 29.006 ; datagene:uut_datagene|arwrite   ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.096     ; 0.905      ;
; 29.006 ; datagene:uut_datagene|arwrite   ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.096     ; 0.905      ;
; 29.006 ; datagene:uut_datagene|arwrite   ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.096     ; 0.905      ;
; 29.006 ; datagene:uut_datagene|arwrite   ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.096     ; 0.905      ;
; 29.036 ; datagene:uut_datagene|indexx[0] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.095     ; 0.876      ;
; 29.095 ; datagene:uut_datagene|indexx[2] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.818      ;
; 29.097 ; datagene:uut_datagene|indexx[2] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.816      ;
; 29.098 ; datagene:uut_datagene|indexx[3] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.815      ;
; 29.110 ; datagene:uut_datagene|indexx[4] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.803      ;
; 29.110 ; datagene:uut_datagene|indexx[4] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.803      ;
; 29.116 ; datagene:uut_datagene|arwrite   ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.095     ; 0.796      ;
; 29.116 ; datagene:uut_datagene|arwrite   ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.095     ; 0.796      ;
; 29.116 ; datagene:uut_datagene|arwrite   ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.095     ; 0.796      ;
; 29.130 ; datagene:uut_datagene|indexx[3] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.783      ;
; 29.152 ; datagene:uut_datagene|indexx[1] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.761      ;
; 29.158 ; datagene:uut_datagene|indexx[3] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.093     ; 0.756      ;
; 29.196 ; datagene:uut_datagene|indexx[2] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.093     ; 0.718      ;
; 29.228 ; datagene:uut_datagene|indexx[1] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.685      ;
; 29.240 ; datagene:uut_datagene|indexx[0] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.673      ;
; 29.244 ; datagene:uut_datagene|indexx[4] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.669      ;
; 29.249 ; datagene:uut_datagene|indexx[1] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.664      ;
; 29.253 ; datagene:uut_datagene|indexx[0] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.095     ; 0.659      ;
; 29.258 ; datagene:uut_datagene|indexx[0] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.095     ; 0.654      ;
; 29.270 ; datagene:uut_datagene|indexx[2] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.094     ; 0.643      ;
; 29.287 ; datagene:uut_datagene|indexx[1] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.093     ; 0.627      ;
; 29.441 ; datagene:uut_datagene|indexx[4] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 30.000       ; -0.093     ; 0.473      ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SYS_25MCLK'                                                                                                 ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 39.599 ; sys_ctrl:uut_sysctrl|rst_r1 ; sys_ctrl:uut_sysctrl|rst_r2 ; SYS_25MCLK   ; SYS_25MCLK  ; 40.000       ; -0.037     ; 0.371      ;
+--------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                   ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 4.096      ;
; 46.436 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.382      ; 3.953      ;
; 46.480 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.381      ; 3.908      ;
; 46.555 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.382      ; 3.834      ;
; 46.714 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 3.684      ;
; 46.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.394      ; 3.631      ;
; 46.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 3.602      ;
; 46.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 3.595      ;
; 47.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 3.124      ;
; 47.515 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.382      ; 2.874      ;
; 47.541 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 2.857      ;
; 47.650 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.387      ; 2.744      ;
; 47.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 2.697      ;
; 47.733 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.380      ; 2.654      ;
; 47.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 2.655      ;
; 47.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 2.596      ;
; 47.930 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.381      ; 2.458      ;
; 47.937 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.380      ; 2.450      ;
; 47.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 2.450      ;
; 48.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.383      ; 2.130      ;
; 48.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.382      ; 2.006      ;
; 48.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 1.935      ;
; 48.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 1.904      ;
; 48.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.383      ; 1.586      ;
; 48.887 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 1.511      ;
; 49.046 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 1.352      ;
; 49.084 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.383      ; 1.306      ;
; 50.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.391      ; 0.369      ;
; 96.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.201      ;
; 96.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.201      ;
; 96.772 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.200      ;
; 96.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.163      ;
; 96.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.163      ;
; 96.810 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.162      ;
; 96.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.168      ;
; 96.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.125      ;
; 96.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.125      ;
; 96.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.125      ;
; 96.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.125      ;
; 96.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.125      ;
; 96.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.125      ;
; 96.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.125      ;
; 96.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.125      ;
; 96.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.125      ;
; 96.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.125      ;
; 96.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 3.125      ;
; 96.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.086      ;
; 96.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.086      ;
; 96.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.086      ;
; 96.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.086      ;
; 96.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.086      ;
; 96.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.086      ;
; 96.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.086      ;
; 96.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.086      ;
; 96.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.086      ;
; 96.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.086      ;
; 96.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.086      ;
; 96.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.045      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.044      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.044      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.044      ;
; 96.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.044      ;
; 96.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.043      ;
; 96.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.043      ;
; 96.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.043      ;
; 96.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.042      ;
; 96.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.042      ;
; 96.947 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.025      ;
; 96.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.022      ;
; 96.958 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 3.022      ;
; 96.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.007      ;
; 96.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.007      ;
; 96.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.007      ;
; 96.965 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.007      ;
; 96.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.006      ;
; 96.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.006      ;
; 96.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.006      ;
; 96.966 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.006      ;
; 96.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.005      ;
; 96.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.005      ;
; 96.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.005      ;
; 96.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.004      ;
; 96.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 3.004      ;
; 96.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.985      ;
; 96.978 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.985      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.984      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.982      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.982      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.982      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.982      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.982      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.982      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.982      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.982      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.982      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.982      ;
; 96.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_g9j:auto_generated|counter_reg_bit[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.982      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                   ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.118 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.218      ; 0.440      ;
; 0.121 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.218      ; 0.443      ;
; 0.161 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[5]                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_address_reg0 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.218      ; 0.483      ;
; 0.163 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[6]                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_address_reg0 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.182 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|wrptr_g[7]                                                  ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_address_reg0 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.218      ; 0.504      ;
; 0.183 ; datagene:uut_datagene|wrf_dinr[6]                                                                                                                            ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.240      ; 0.527      ;
; 0.185 ; datagene:uut_datagene|wrf_dinr[11]                                                                                                                           ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.240      ; 0.529      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a2                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a1                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a3                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a3                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a4                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a4                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a5                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a5                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a6                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a6                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a5                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a5                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                                                               ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                    ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a3                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a3                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a4                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a4                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a5                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a5                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a0                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a2                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a1                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                        ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; datagene:uut_datagene|delay[0]                                                                                                                               ; datagene:uut_datagene|delay[0]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                              ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100                                                                                           ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_en                                                                                                                  ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_en                                                                                                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[0]                                                                                                                 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[0]                                                                                                              ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                                                                                                                 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                                                                                                              ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[1]                                                                                                                 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[1]                                                                                                              ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[2]                                                                                                                 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[2]                                                                                                              ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                      ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a3                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a5                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a5                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a4                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a6                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a6                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a7                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a9                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a8                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                      ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|wrf_wrreqr                                                                                                                             ; datagene:uut_datagene|wrf_wrreqr                                                                                                                          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|wr_done                                                                                                                                ; datagene:uut_datagene|wr_done                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[14]                                                                                                                               ; datagene:uut_datagene|addr[14]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[0]                                                                                                                                ; datagene:uut_datagene|addr[0]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[1]                                                                                                                                ; datagene:uut_datagene|addr[1]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[2]                                                                                                                                ; datagene:uut_datagene|addr[2]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[3]                                                                                                                                ; datagene:uut_datagene|addr[3]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[4]                                                                                                                                ; datagene:uut_datagene|addr[4]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[5]                                                                                                                                ; datagene:uut_datagene|addr[5]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[6]                                                                                                                                ; datagene:uut_datagene|addr[6]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[7]                                                                                                                                ; datagene:uut_datagene|addr[7]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[8]                                                                                                                                ; datagene:uut_datagene|addr[8]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[9]                                                                                                                                ; datagene:uut_datagene|addr[9]                                                                                                                             ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[10]                                                                                                                               ; datagene:uut_datagene|addr[10]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[11]                                                                                                                               ; datagene:uut_datagene|addr[11]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[12]                                                                                                                               ; datagene:uut_datagene|addr[12]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[13]                                                                                                                               ; datagene:uut_datagene|addr[13]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[15]                                                                                                                               ; datagene:uut_datagene|addr[15]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[16]                                                                                                                               ; datagene:uut_datagene|addr[16]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[17]                                                                                                                               ; datagene:uut_datagene|addr[17]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|addr[18]                                                                                                                               ; datagene:uut_datagene|addr[18]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; datagene:uut_datagene|cntwr[0]                                                                                                                               ; datagene:uut_datagene|cntwr[0]                                                                                                                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; datagene:uut_datagene|wrf_dinr[8]                                                                                                                            ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.240      ; 0.534      ;
; 0.192 ; datagene:uut_datagene|wrf_dinr[10]                                                                                                                           ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.240      ; 0.536      ;
; 0.193 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity5a[0]                 ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|parity4                      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[6] ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|dffpipe_909:ws_brp|dffe11a[6]                            ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 0.313      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[12]                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[25]                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[24]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[32]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[106] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[105] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[121] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[120] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[124] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[123] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[31]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[30]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[71]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[70]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[126] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[139] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[138] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SYS_25MCLK'                                                                                                 ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+
; 0.192 ; sys_ctrl:uut_sysctrl|rst_r1 ; sys_ctrl:uut_sysctrl|rst_r2 ; SYS_25MCLK   ; SYS_25MCLK  ; 0.000        ; 0.037      ; 0.313      ;
+-------+-----------------------------+-----------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                                                                                         ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node             ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 10.238 ; datagene:uut_datagene|indexx[4] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.078      ; 0.400      ;
; 10.369 ; datagene:uut_datagene|indexx[2] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.530      ;
; 10.382 ; datagene:uut_datagene|indexx[0] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.075      ; 0.541      ;
; 10.386 ; datagene:uut_datagene|indexx[0] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.075      ; 0.545      ;
; 10.393 ; datagene:uut_datagene|indexx[4] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.554      ;
; 10.393 ; datagene:uut_datagene|indexx[4] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.551      ;
; 10.393 ; datagene:uut_datagene|indexx[4] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.551      ;
; 10.393 ; datagene:uut_datagene|indexx[4] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.551      ;
; 10.394 ; datagene:uut_datagene|indexx[4] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.552      ;
; 10.395 ; datagene:uut_datagene|indexx[4] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.553      ;
; 10.395 ; datagene:uut_datagene|indexx[4] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.553      ;
; 10.395 ; datagene:uut_datagene|indexx[4] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.553      ;
; 10.402 ; datagene:uut_datagene|indexx[4] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.078      ; 0.564      ;
; 10.402 ; datagene:uut_datagene|indexx[4] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.078      ; 0.564      ;
; 10.404 ; datagene:uut_datagene|indexx[0] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.076      ; 0.564      ;
; 10.409 ; datagene:uut_datagene|indexx[1] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.078      ; 0.571      ;
; 10.417 ; datagene:uut_datagene|indexx[1] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.578      ;
; 10.420 ; datagene:uut_datagene|indexx[1] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.581      ;
; 10.441 ; datagene:uut_datagene|indexx[3] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.602      ;
; 10.441 ; datagene:uut_datagene|indexx[3] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.602      ;
; 10.443 ; datagene:uut_datagene|indexx[3] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.604      ;
; 10.451 ; datagene:uut_datagene|indexx[3] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.078      ; 0.613      ;
; 10.464 ; datagene:uut_datagene|indexx[2] ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.078      ; 0.626      ;
; 10.487 ; datagene:uut_datagene|indexx[2] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.648      ;
; 10.489 ; datagene:uut_datagene|indexx[2] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.650      ;
; 10.490 ; datagene:uut_datagene|indexx[3] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.651      ;
; 10.490 ; datagene:uut_datagene|indexx[1] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.651      ;
; 10.495 ; datagene:uut_datagene|indexx[0] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.075      ; 0.654      ;
; 10.508 ; datagene:uut_datagene|indexx[3] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.669      ;
; 10.511 ; datagene:uut_datagene|indexx[2] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.672      ;
; 10.514 ; datagene:uut_datagene|indexx[4] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.675      ;
; 10.515 ; datagene:uut_datagene|indexx[4] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.676      ;
; 10.551 ; datagene:uut_datagene|indexx[4] ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.712      ;
; 10.551 ; datagene:uut_datagene|indexx[4] ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.712      ;
; 10.624 ; datagene:uut_datagene|arwrite   ; array:array|dat[5]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.075      ; 0.783      ;
; 10.624 ; datagene:uut_datagene|arwrite   ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.075      ; 0.783      ;
; 10.624 ; datagene:uut_datagene|arwrite   ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.075      ; 0.783      ;
; 10.635 ; datagene:uut_datagene|indexx[3] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.078      ; 0.797      ;
; 10.638 ; datagene:uut_datagene|indexx[1] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.799      ;
; 10.643 ; datagene:uut_datagene|indexx[0] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.075      ; 0.802      ;
; 10.650 ; datagene:uut_datagene|indexx[3] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.078      ; 0.812      ;
; 10.652 ; datagene:uut_datagene|indexx[4] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.813      ;
; 10.660 ; datagene:uut_datagene|indexx[3] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.818      ;
; 10.663 ; datagene:uut_datagene|indexx[3] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.821      ;
; 10.665 ; datagene:uut_datagene|indexx[0] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.075      ; 0.824      ;
; 10.665 ; datagene:uut_datagene|indexx[3] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.823      ;
; 10.668 ; datagene:uut_datagene|indexx[2] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.078      ; 0.830      ;
; 10.669 ; datagene:uut_datagene|indexx[2] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.078      ; 0.831      ;
; 10.670 ; datagene:uut_datagene|indexx[1] ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.831      ;
; 10.677 ; datagene:uut_datagene|indexx[3] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.835      ;
; 10.677 ; datagene:uut_datagene|indexx[1] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.838      ;
; 10.700 ; datagene:uut_datagene|indexx[2] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.861      ;
; 10.702 ; datagene:uut_datagene|indexx[3] ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.863      ;
; 10.709 ; datagene:uut_datagene|indexx[2] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.867      ;
; 10.717 ; datagene:uut_datagene|indexx[0] ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.075      ; 0.876      ;
; 10.719 ; datagene:uut_datagene|arwrite   ; array:array|dat[0]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.877      ;
; 10.719 ; datagene:uut_datagene|arwrite   ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.877      ;
; 10.719 ; datagene:uut_datagene|arwrite   ; array:array|dat[2]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.877      ;
; 10.719 ; datagene:uut_datagene|arwrite   ; array:array|dat[3]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.877      ;
; 10.719 ; datagene:uut_datagene|arwrite   ; array:array|dat[12] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.877      ;
; 10.719 ; datagene:uut_datagene|arwrite   ; array:array|dat[15] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.877      ;
; 10.720 ; datagene:uut_datagene|indexx[2] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.878      ;
; 10.726 ; datagene:uut_datagene|indexx[3] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.884      ;
; 10.734 ; datagene:uut_datagene|indexx[0] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.076      ; 0.894      ;
; 10.735 ; datagene:uut_datagene|indexx[0] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.076      ; 0.895      ;
; 10.740 ; datagene:uut_datagene|indexx[3] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.898      ;
; 10.745 ; datagene:uut_datagene|indexx[2] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.903      ;
; 10.747 ; datagene:uut_datagene|indexx[3] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.905      ;
; 10.753 ; datagene:uut_datagene|arwrite   ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.071      ; 0.908      ;
; 10.753 ; datagene:uut_datagene|arwrite   ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.071      ; 0.908      ;
; 10.753 ; datagene:uut_datagene|arwrite   ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.071      ; 0.908      ;
; 10.753 ; datagene:uut_datagene|arwrite   ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.071      ; 0.908      ;
; 10.753 ; datagene:uut_datagene|arwrite   ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.071      ; 0.908      ;
; 10.753 ; datagene:uut_datagene|arwrite   ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.071      ; 0.908      ;
; 10.753 ; datagene:uut_datagene|arwrite   ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.071      ; 0.908      ;
; 10.757 ; datagene:uut_datagene|indexx[2] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.915      ;
; 10.771 ; datagene:uut_datagene|indexx[2] ; array:array|dat[1]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.077      ; 0.932      ;
; 10.772 ; datagene:uut_datagene|indexx[1] ; array:array|dat[13] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.078      ; 0.934      ;
; 10.781 ; datagene:uut_datagene|indexx[0] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.072      ; 0.937      ;
; 10.782 ; datagene:uut_datagene|indexx[2] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.940      ;
; 10.788 ; datagene:uut_datagene|indexx[1] ; array:array|dat[14] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.078      ; 0.950      ;
; 10.788 ; datagene:uut_datagene|indexx[0] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.072      ; 0.944      ;
; 10.789 ; datagene:uut_datagene|indexx[1] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.947      ;
; 10.794 ; datagene:uut_datagene|indexx[2] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.952      ;
; 10.795 ; datagene:uut_datagene|indexx[0] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.072      ; 0.951      ;
; 10.799 ; datagene:uut_datagene|indexx[1] ; array:array|dat[7]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.957      ;
; 10.803 ; datagene:uut_datagene|indexx[1] ; array:array|dat[6]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.961      ;
; 10.808 ; datagene:uut_datagene|indexx[1] ; array:array|dat[4]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.966      ;
; 10.832 ; datagene:uut_datagene|indexx[2] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 0.990      ;
; 10.837 ; datagene:uut_datagene|indexx[0] ; array:array|dat[8]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.072      ; 0.993      ;
; 10.855 ; datagene:uut_datagene|indexx[1] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 1.013      ;
; 10.856 ; datagene:uut_datagene|indexx[0] ; array:array|dat[9]  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.072      ; 1.012      ;
; 10.873 ; datagene:uut_datagene|indexx[0] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.072      ; 1.029      ;
; 10.875 ; datagene:uut_datagene|indexx[0] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.072      ; 1.031      ;
; 10.876 ; datagene:uut_datagene|indexx[1] ; array:array|dat[11] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 1.034      ;
; 10.912 ; datagene:uut_datagene|indexx[1] ; array:array|dat[10] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; -10.000      ; 0.074      ; 1.070      ;
+--------+---------------------------------+---------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                 ;
+--------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                                         ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.032     ; 2.750      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.032     ; 2.750      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[2]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[3]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[4]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[5]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[6]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[7]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[8]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[9]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[10]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[11]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[12]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[13]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[14]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00001 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|sdr_rdackr1                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.751      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.032     ; 2.750      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.032     ; 2.750      ;
; 37.225 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|dqm                                      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.033     ; 2.749      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_en                     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.043     ; 2.738      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[7]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.033     ; 2.748      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.033     ; 2.748      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.033     ; 2.748      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.033     ; 2.748      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[3]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.033     ; 2.748      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.033     ; 2.748      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.033     ; 2.748      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.033     ; 2.748      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.032     ; 2.749      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.032     ; 2.749      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.032     ; 2.749      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.032     ; 2.749      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.050     ; 2.731      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.050     ; 2.731      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.050     ; 2.731      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.050     ; 2.731      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.032     ; 2.749      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.032     ; 2.749      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.031     ; 2.750      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[0]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[1]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[2]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[3]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[4]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[5]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[6]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[7]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[8]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[9]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[10]         ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[11]         ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[12]         ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.048     ; 2.733      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|clk_bps_r       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.049     ; 2.732      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[0]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.043     ; 2.738      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[1]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.043     ; 2.738      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[2]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.043     ; 2.738      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.043     ; 2.738      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.052     ; 2.729      ;
; 37.226 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.035     ; 2.746      ;
; 37.227 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|rs232_tx_r                ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.044     ; 2.736      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.027     ; 2.751      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[13]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1010  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.027     ; 2.751      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|sdram_ref_req      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.027     ; 2.751      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10010 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10011 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10000 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10001 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01110 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01111 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01100 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01101 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01010 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01011 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01000 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.01001 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00110 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00111 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
; 37.229 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00100 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 40.000       ; -0.026     ; 2.752      ;
+--------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.390      ; 0.945      ;
; 97.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.376      ;
; 97.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.376      ;
; 97.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.376      ;
; 97.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.376      ;
; 97.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.376      ;
; 97.603 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.376      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.360      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.360      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.360      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.360      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.360      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.360      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.360      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.360      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.365      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.365      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.365      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.365      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.374      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.374      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.374      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.374      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.374      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.374      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.374      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.374      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 2.374      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.365      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.365      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.365      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.365      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.365      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.365      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.365      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.365      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.366      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.366      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.362      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.376      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.376      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.376      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.376      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.376      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.376      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.376      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.376      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.027     ; 2.376      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.375      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.375      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.375      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.375      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.375      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.375      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.375      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.375      ;
; 97.604 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 2.375      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.358      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.358      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.358      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.358      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.358      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.358      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.358      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 2.358      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.366      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 2.366      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 2.367      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.371      ;
; 97.605 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.031     ; 2.371      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.614      ;
; 0.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.698      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.707      ;
; 0.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.707      ;
; 0.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.866      ;
; 0.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.012      ;
; 0.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.012      ;
; 0.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.012      ;
; 0.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.012      ;
; 0.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.012      ;
; 0.899 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.012      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 0.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 1.017      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 2.085      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.081      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.081      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.081      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.081      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.081      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.081      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.075      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.075      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[167] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.024      ; 2.075      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.080      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.080      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.080      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.080      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.080      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.080      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.080      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.080      ;
; 1.967 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 2.080      ;
; 1.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[72]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.082      ;
; 1.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[73]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.082      ;
; 1.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[74]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.082      ;
; 1.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[75]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.082      ;
; 1.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[76]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.082      ;
; 1.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.082      ;
; 1.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.082      ;
; 1.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[79]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.082      ;
; 1.968 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[80]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 2.082      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.093      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.093      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.093      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.093      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.093      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.093      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.093      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.093      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.093      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.093      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.093      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 2.093      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.098      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.098      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.098      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.098      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.098      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.098      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 2.098      ;
; 1.973 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 2.096      ;
+-------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                                                                 ;
+-------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                                                         ; Launch Clock                                                                                             ; Latch Clock                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 2.259 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.029      ; 2.372      ;
; 2.260 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.031      ; 2.375      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[7]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 2.393      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[6]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 2.393      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[5]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 2.393      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[4]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 2.393      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[3]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 2.393      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[2]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 2.393      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[1]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 2.393      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dout[0]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 2.393      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 2.394      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 2.394      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 2.394      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 2.394      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 2.394      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 2.394      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0010  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0111  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0011  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0100  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0101  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.261 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0110  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.395      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0000  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 2.395      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_en                     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 2.383      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.031      ; 2.377      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.031      ; 2.377      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.031      ; 2.377      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.031      ; 2.377      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1011  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 2.395      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10100 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[1]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[2]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[3]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[4]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[5]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[6]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[7]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[8]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[9]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[10]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[11]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[12]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[13]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[14]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_200us[0]       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00000 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00001 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.00010 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|init_state_r.10101 ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; datagene:uut_datagene|sdr_rdackr1                               ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.050      ; 2.396      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1000  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 2.395      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.1001  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.049      ; 2.395      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[0]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[1]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[2]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[3]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[4]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[5]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[6]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[7]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[8]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[9]          ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[10]         ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[11]         ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|cnt[12]         ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.032      ; 2.378      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[0]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 2.383      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[1]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 2.383      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[2]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 2.383      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|num[3]                    ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.037      ; 2.383      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr1                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.028      ; 2.374      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|tx_enr2                   ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.045      ; 2.391      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|dqm                                      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.048      ; 2.394      ;
; 2.262 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_tx:uut_tx|rs232_tx_r                ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.036      ; 2.382      ;
; 2.263 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; uart_ctrl:uut_uartctrl|uart_speed_select:uut_ss|clk_bps_r       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.031      ; 2.378      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_ctrl:module_001|work_state_r.0001  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.046      ; 2.395      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[0]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_dlink       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[1]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[2]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[3]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[4]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[5]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[6]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[7]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[8]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[9]      ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[10]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[11]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[12]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[13]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.047      ; 2.396      ;
; 2.265 ; sys_ctrl:uut_sysctrl|sysrst_nr2 ; sdram_top:uut_sdramtop|sdram_wr_data:module_003|sdr_din[14]     ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000        ; 0.043      ; 2.392      ;
+-------+---------------------------------+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SYS_25MCLK'                                                                                                               ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r1                                                    ;
; 19.324 ; 19.508       ; 0.184          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r2                                                    ;
; 19.483 ; 19.483       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.483 ; 19.483       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]           ;
; 19.483 ; 19.483       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[2]           ;
; 19.483 ; 19.483       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.504 ; 19.504       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|rst_r1|clk                                                         ;
; 19.504 ; 19.504       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|rst_r2|clk                                                         ;
; 19.508 ; 19.508       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; clk~input|o                                                                    ;
; 19.510 ; 19.510       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.527 ; 19.527       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 19.527 ; 19.527       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; clk~input|i                                                                    ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; SYS_25MCLK ; Rise       ; clk~input|i                                                                    ;
; 20.273 ; 20.489       ; 0.216          ; High Pulse Width ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r1                                                    ;
; 20.273 ; 20.489       ; 0.216          ; High Pulse Width ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r2                                                    ;
; 20.473 ; 20.473       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; clk~inputclkctrl|inclk[0]                                                      ;
; 20.473 ; 20.473       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; clk~inputclkctrl|outclk                                                        ;
; 20.490 ; 20.490       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.492 ; 20.492       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; clk~input|o                                                                    ;
; 20.495 ; 20.495       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|rst_r1|clk                                                         ;
; 20.495 ; 20.495       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|rst_r2|clk                                                         ;
; 20.517 ; 20.517       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.517 ; 20.517       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]           ;
; 20.517 ; 20.517       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[2]           ;
; 20.517 ; 20.517       ; 0.000          ; High Pulse Width ; SYS_25MCLK ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; SYS_25MCLK ; Rise       ; clk                                                                            ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r1                                                    ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; SYS_25MCLK ; Rise       ; sys_ctrl:uut_sysctrl|rst_r2                                                    ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                    ; Clock Edge ; Target                                                                                                                                                       ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_we_reg          ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_address_reg0    ;
; 19.735 ; 19.965       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_we_reg          ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[0]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[1]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[2]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[3]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[4]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[5]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[6]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[7]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~portb_address_reg0    ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[0]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[10]                            ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[11]                            ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[12]                            ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[13]                            ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[14]                            ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[15]                            ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[1]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[2]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[3]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[4]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[5]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[6]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[7]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[8]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[9]                             ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~porta_datain_reg0     ;
; 19.737 ; 19.967       ; 0.230          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|ram_block9a0~portb_address_reg0    ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[14]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[15]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[16]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[17]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|addr[18]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[0]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[10]                                                                                                                              ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[11]                                                                                                                              ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[12]                                                                                                                              ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[13]                                                                                                                              ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[14]                                                                                                                              ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[15]                                                                                                                              ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[1]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[2]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[3]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[4]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[5]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[6]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[7]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[8]                                                                                                                               ;
; 19.797 ; 20.013       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|delay[9]                                                                                                                               ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; datagene:uut_datagene|indexx[0]                                                                                                                              ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[0]                             ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[1]                             ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[2]                             ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[3]                             ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[4]                             ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[5]                             ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[6]                             ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[7]                             ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[0]                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[1]                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[2]                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[3]                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[4]                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|delayed_wrptr_g[6]                                          ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[1]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[2]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[3]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[4]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|rdfifo:uut_rdfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|rdptr_g[6]                                                  ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a6                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a7                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a8                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|counter3a9                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_3p6:rdptr_g1p|sub_parity5a[2]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a0                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a1                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|counter6a2                      ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|parity7                         ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity8a[0]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|a_graycounter_v6c:wrptr_g1p|sub_parity8a[2]                 ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[0] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[1] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[2] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[4] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[5] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[6] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[7] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[8] ;
; 19.797 ; 19.981       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|alt_synch_pipe_fv7:ws_dgrp|dffpipe_a09:dffpipe12|dffe13a[9] ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[0]                             ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[10]                            ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[11]                            ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[12]                            ;
; 19.797 ; 20.027       ; 0.230          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; Rise       ; sdfifo_ctrl:uut_sdffifoctrl|wrfifo:uut_wrfifo|dcfifo:dcfifo_component|dcfifo_sel1:auto_generated|altsyncram_2s21:fifo_ram|q_b[13]                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]'                                                                                                                           ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                                                    ; Clock Edge ; Target                                                                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[0]                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[10]                                                                        ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[11]                                                                        ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[12]                                                                        ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[13]                                                                        ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[14]                                                                        ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[15]                                                                        ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[1]                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[2]                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[3]                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[4]                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[5]                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[6]                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[7]                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[8]                                                                         ;
; 19.798 ; 20.014       ; 0.216          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[9]                                                                         ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[0]                                                                         ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[10]                                                                        ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[11]                                                                        ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[12]                                                                        ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[13]                                                                        ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[14]                                                                        ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[15]                                                                        ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[1]                                                                         ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[2]                                                                         ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[3]                                                                         ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[4]                                                                         ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[5]                                                                         ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[6]                                                                         ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[7]                                                                         ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[8]                                                                         ;
; 19.799 ; 19.983       ; 0.184          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[9]                                                                         ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[0]|clk                                                                           ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[10]|clk                                                                          ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[11]|clk                                                                          ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[12]|clk                                                                          ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[13]|clk                                                                          ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[14]|clk                                                                          ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[15]|clk                                                                          ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[1]|clk                                                                           ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[2]|clk                                                                           ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[3]|clk                                                                           ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[4]|clk                                                                           ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[5]|clk                                                                           ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[6]|clk                                                                           ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[7]|clk                                                                           ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[8]|clk                                                                           ;
; 19.979 ; 19.979       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[9]|clk                                                                           ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 19.998 ; 19.998       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 20.002 ; 20.002       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 20.002 ; 20.002       ; 0.000          ; Low Pulse Width  ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[0]|clk                                                                           ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[10]|clk                                                                          ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[11]|clk                                                                          ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[12]|clk                                                                          ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[13]|clk                                                                          ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[14]|clk                                                                          ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[15]|clk                                                                          ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[1]|clk                                                                           ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[2]|clk                                                                           ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[3]|clk                                                                           ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[4]|clk                                                                           ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[5]|clk                                                                           ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[6]|clk                                                                           ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[7]|clk                                                                           ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[8]|clk                                                                           ;
; 20.020 ; 20.020       ; 0.000          ; High Pulse Width ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array|dat[9]|clk                                                                           ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[0]                                                                         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[10]                                                                        ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[11]                                                                        ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[12]                                                                        ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[13]                                                                        ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[14]                                                                        ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[15]                                                                        ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[1]                                                                         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[2]                                                                         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[3]                                                                         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[4]                                                                         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[5]                                                                         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[6]                                                                         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[7]                                                                         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[8]                                                                         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; Rise       ; array:array|dat[9]                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.341 ; 49.571       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a16~portb_address_reg0                                                        ;
; 49.341 ; 49.571       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a40~portb_address_reg0                                                        ;
; 49.341 ; 49.571       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a4~portb_address_reg0                                                         ;
; 49.341 ; 49.571       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a8~portb_address_reg0                                                         ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a12~portb_address_reg0                                                        ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a20~portb_address_reg0                                                        ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a24~portb_address_reg0                                                        ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a32~portb_address_reg0                                                        ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a36~portb_address_reg0                                                        ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a44~portb_address_reg0                                                        ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a48~portb_address_reg0                                                        ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a52~portb_address_reg0                                                        ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a56~portb_address_reg0                                                        ;
; 49.342 ; 49.572       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a60~portb_address_reg0                                                        ;
; 49.343 ; 49.573       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a0~portb_address_reg0                                                         ;
; 49.343 ; 49.573       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0s14:auto_generated|ram_block1a28~portb_address_reg0                                                        ;
; 49.358 ; 49.574       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                   ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                                   ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]                                                                                                   ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                                   ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]                                                                                                   ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]                                                                                                   ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]                                                                                                   ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]                                                                                                   ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                   ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                   ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                             ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                               ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                              ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                               ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                               ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                               ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                               ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                               ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                               ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                               ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                               ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                               ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                            ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                           ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                           ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                           ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                           ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                           ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                           ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                            ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                            ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                            ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                            ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.369 ; 0.840 ; Rise       ; altera_reserved_tck                                                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 2.549 ; 3.013 ; Rise       ; altera_reserved_tck                                                                                      ;
; sdram_data[*]       ; SYS_25MCLK          ; 2.566 ; 3.277 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; 2.368 ; 3.091 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; 2.364 ; 3.078 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; 2.420 ; 3.134 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; 2.329 ; 3.035 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; 2.430 ; 3.132 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; 2.334 ; 3.036 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; 2.485 ; 3.205 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; 2.566 ; 3.277 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.949  ; 0.522  ; Rise       ; altera_reserved_tck                                                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.122 ; -0.519 ; Rise       ; altera_reserved_tck                                                                                      ;
; sdram_data[*]       ; SYS_25MCLK          ; -1.962 ; -2.654 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; -2.000 ; -2.708 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; -1.996 ; -2.696 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; -2.049 ; -2.750 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; -1.962 ; -2.654 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; -2.065 ; -2.760 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; -1.968 ; -2.657 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; -2.113 ; -2.818 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; -2.195 ; -2.899 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.482  ; 6.843  ; Fall       ; altera_reserved_tck                                                                                      ;
; clk_100m            ; SYS_25MCLK          ; 0.696  ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rdf_use[*]          ; SYS_25MCLK          ; 3.745  ; 3.923  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[0]         ; SYS_25MCLK          ; 2.724  ; 2.837  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[1]         ; SYS_25MCLK          ; 3.323  ; 3.445  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[2]         ; SYS_25MCLK          ; 2.982  ; 3.091  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[3]         ; SYS_25MCLK          ; 3.248  ; 3.358  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[4]         ; SYS_25MCLK          ; 3.289  ; 3.434  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[5]         ; SYS_25MCLK          ; 3.146  ; 3.232  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[6]         ; SYS_25MCLK          ; 3.745  ; 3.923  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[7]         ; SYS_25MCLK          ; 3.652  ; 3.801  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[8]         ; SYS_25MCLK          ; 3.427  ; 3.510  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rs232_tx            ; SYS_25MCLK          ; 2.762  ; 2.576  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_addr[*]       ; SYS_25MCLK          ; 3.912  ; 3.694  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[0]      ; SYS_25MCLK          ; 2.637  ; 2.483  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[1]      ; SYS_25MCLK          ; 3.912  ; 3.694  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[2]      ; SYS_25MCLK          ; 2.789  ; 2.638  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[3]      ; SYS_25MCLK          ; 2.718  ; 2.552  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[4]      ; SYS_25MCLK          ; 2.242  ; 2.136  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[5]      ; SYS_25MCLK          ; 2.659  ; 2.517  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[6]      ; SYS_25MCLK          ; 2.513  ; 2.380  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[7]      ; SYS_25MCLK          ; 2.536  ; 2.401  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[8]      ; SYS_25MCLK          ; 2.656  ; 2.528  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[9]      ; SYS_25MCLK          ; 2.449  ; 2.335  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[10]     ; SYS_25MCLK          ; 2.358  ; 2.248  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[11]     ; SYS_25MCLK          ; 2.436  ; 2.334  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ba[*]         ; SYS_25MCLK          ; 2.447  ; 2.334  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[0]        ; SYS_25MCLK          ; 2.447  ; 2.334  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[1]        ; SYS_25MCLK          ; 2.234  ; 2.133  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cas_n         ; SYS_25MCLK          ; 2.338  ; 2.229  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cke           ; SYS_25MCLK          ; 2.433  ; 2.552  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cs_n          ; SYS_25MCLK          ; 2.828  ; 2.661  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_data[*]       ; SYS_25MCLK          ; 3.020  ; 3.202  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; 2.429  ; 2.567  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; 2.623  ; 2.766  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; 2.712  ; 2.878  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; 2.537  ; 2.668  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; 2.707  ; 2.865  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; 2.478  ; 2.610  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; 2.374  ; 2.496  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; 2.820  ; 2.989  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]      ; SYS_25MCLK          ; 3.020  ; 3.202  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]      ; SYS_25MCLK          ; 2.587  ; 2.762  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10]     ; SYS_25MCLK          ; 2.788  ; 2.982  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11]     ; SYS_25MCLK          ; 2.981  ; 3.160  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12]     ; SYS_25MCLK          ; 2.808  ; 2.987  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13]     ; SYS_25MCLK          ; 2.717  ; 2.877  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14]     ; SYS_25MCLK          ; 2.774  ; 2.953  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15]     ; SYS_25MCLK          ; 2.527  ; 2.656  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ldqm          ; SYS_25MCLK          ; 2.638  ; 2.502  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ras_n         ; SYS_25MCLK          ; 3.224  ; 3.088  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_udqm          ; SYS_25MCLK          ; 2.518  ; 2.384  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_we_n          ; SYS_25MCLK          ; 2.360  ; 2.251  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; tx_start            ; SYS_25MCLK          ; 4.813  ; 5.108  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; wrf_use[*]          ; SYS_25MCLK          ; 3.674  ; 3.805  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[0]         ; SYS_25MCLK          ; 2.733  ; 2.778  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[1]         ; SYS_25MCLK          ; 2.858  ; 2.916  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[2]         ; SYS_25MCLK          ; 3.138  ; 3.257  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[3]         ; SYS_25MCLK          ; 2.793  ; 2.837  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[4]         ; SYS_25MCLK          ; 3.236  ; 3.327  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[5]         ; SYS_25MCLK          ; 2.855  ; 2.898  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[6]         ; SYS_25MCLK          ; 3.023  ; 3.084  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[7]         ; SYS_25MCLK          ; 3.199  ; 3.278  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[8]         ; SYS_25MCLK          ; 3.674  ; 3.805  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; clk_100m            ; SYS_25MCLK          ;        ; 0.728  ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_clk           ; SYS_25MCLK          ; -5.694 ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
; sdram_clk           ; SYS_25MCLK          ;        ; -5.623 ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.295  ; 5.659  ; Fall       ; altera_reserved_tck                                                                                      ;
; clk_100m            ; SYS_25MCLK          ; 0.490  ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rdf_use[*]          ; SYS_25MCLK          ; 2.255  ; 2.348  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[0]         ; SYS_25MCLK          ; 2.349  ; 2.455  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[1]         ; SYS_25MCLK          ; 2.563  ; 2.696  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[2]         ; SYS_25MCLK          ; 2.255  ; 2.348  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[3]         ; SYS_25MCLK          ; 2.493  ; 2.614  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[4]         ; SYS_25MCLK          ; 2.486  ; 2.617  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[5]         ; SYS_25MCLK          ; 2.263  ; 2.361  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[6]         ; SYS_25MCLK          ; 2.814  ; 2.974  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[7]         ; SYS_25MCLK          ; 2.703  ; 2.848  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[8]         ; SYS_25MCLK          ; 2.334  ; 2.422  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rs232_tx            ; SYS_25MCLK          ; 2.468  ; 2.289  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_addr[*]       ; SYS_25MCLK          ; 1.969  ; 1.867  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[0]      ; SYS_25MCLK          ; 2.347  ; 2.198  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[1]      ; SYS_25MCLK          ; 3.611  ; 3.399  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[2]      ; SYS_25MCLK          ; 2.497  ; 2.351  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[3]      ; SYS_25MCLK          ; 2.426  ; 2.266  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[4]      ; SYS_25MCLK          ; 1.969  ; 1.867  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[5]      ; SYS_25MCLK          ; 2.369  ; 2.232  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[6]      ; SYS_25MCLK          ; 2.228  ; 2.101  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[7]      ; SYS_25MCLK          ; 2.251  ; 2.121  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[8]      ; SYS_25MCLK          ; 2.365  ; 2.242  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[9]      ; SYS_25MCLK          ; 2.168  ; 2.057  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[10]     ; SYS_25MCLK          ; 2.080  ; 1.974  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[11]     ; SYS_25MCLK          ; 2.159  ; 2.060  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ba[*]         ; SYS_25MCLK          ; 1.961  ; 1.863  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[0]        ; SYS_25MCLK          ; 2.165  ; 2.056  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[1]        ; SYS_25MCLK          ; 1.961  ; 1.863  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cas_n         ; SYS_25MCLK          ; 2.062  ; 1.957  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cke           ; SYS_25MCLK          ; 2.156  ; 2.271  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cs_n          ; SYS_25MCLK          ; 2.531  ; 2.370  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_data[*]       ; SYS_25MCLK          ; 2.099  ; 2.216  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; 2.151  ; 2.284  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; 2.337  ; 2.475  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; 2.422  ; 2.582  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; 2.255  ; 2.381  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; 2.419  ; 2.570  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; 2.199  ; 2.326  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; 2.099  ; 2.216  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; 2.527  ; 2.690  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]      ; SYS_25MCLK          ; 2.719  ; 2.894  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]      ; SYS_25MCLK          ; 2.302  ; 2.471  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10]     ; SYS_25MCLK          ; 2.495  ; 2.682  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11]     ; SYS_25MCLK          ; 2.681  ; 2.853  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12]     ; SYS_25MCLK          ; 2.514  ; 2.686  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13]     ; SYS_25MCLK          ; 2.428  ; 2.582  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14]     ; SYS_25MCLK          ; 2.482  ; 2.654  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15]     ; SYS_25MCLK          ; 2.244  ; 2.369  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ldqm          ; SYS_25MCLK          ; 2.349  ; 2.218  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ras_n         ; SYS_25MCLK          ; 2.951  ; 2.819  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_udqm          ; SYS_25MCLK          ; 2.238  ; 2.108  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_we_n          ; SYS_25MCLK          ; 2.084  ; 1.979  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; tx_start            ; SYS_25MCLK          ; 3.432  ; 3.754  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; wrf_use[*]          ; SYS_25MCLK          ; 2.009  ; 2.066  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[0]         ; SYS_25MCLK          ; 2.309  ; 2.398  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[1]         ; SYS_25MCLK          ; 2.130  ; 2.201  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[2]         ; SYS_25MCLK          ; 2.433  ; 2.535  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[3]         ; SYS_25MCLK          ; 2.036  ; 2.094  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[4]         ; SYS_25MCLK          ; 2.414  ; 2.514  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[5]         ; SYS_25MCLK          ; 2.009  ; 2.066  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[6]         ; SYS_25MCLK          ; 2.147  ; 2.220  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[7]         ; SYS_25MCLK          ; 2.261  ; 2.352  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[8]         ; SYS_25MCLK          ; 2.842  ; 2.990  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; clk_100m            ; SYS_25MCLK          ;        ; 0.522  ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_clk           ; SYS_25MCLK          ; -5.923 ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
; sdram_clk           ; SYS_25MCLK          ;        ; -5.854 ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                                                  ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; sdram_data[*]   ; SYS_25MCLK ; 2.789 ; 2.784 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]  ; SYS_25MCLK ; 2.789 ; 2.784 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]  ; SYS_25MCLK ; 2.789 ; 2.784 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]  ; SYS_25MCLK ; 2.789 ; 2.784 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]  ; SYS_25MCLK ; 2.789 ; 2.784 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]  ; SYS_25MCLK ; 2.790 ; 2.785 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]  ; SYS_25MCLK ; 2.790 ; 2.785 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]  ; SYS_25MCLK ; 2.789 ; 2.784 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]  ; SYS_25MCLK ; 2.789 ; 2.784 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]  ; SYS_25MCLK ; 3.059 ; 3.054 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]  ; SYS_25MCLK ; 3.288 ; 3.283 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10] ; SYS_25MCLK ; 3.288 ; 3.283 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11] ; SYS_25MCLK ; 3.300 ; 3.295 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12] ; SYS_25MCLK ; 3.300 ; 3.295 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13] ; SYS_25MCLK ; 3.300 ; 3.295 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14] ; SYS_25MCLK ; 3.318 ; 3.313 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15] ; SYS_25MCLK ; 3.649 ; 3.644 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; sdram_data[*]   ; SYS_25MCLK ; 2.503 ; 2.498 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]  ; SYS_25MCLK ; 2.503 ; 2.498 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]  ; SYS_25MCLK ; 2.503 ; 2.498 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]  ; SYS_25MCLK ; 2.503 ; 2.498 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]  ; SYS_25MCLK ; 2.503 ; 2.498 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]  ; SYS_25MCLK ; 2.503 ; 2.498 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]  ; SYS_25MCLK ; 2.503 ; 2.498 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]  ; SYS_25MCLK ; 2.503 ; 2.498 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]  ; SYS_25MCLK ; 2.503 ; 2.498 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]  ; SYS_25MCLK ; 2.762 ; 2.757 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]  ; SYS_25MCLK ; 2.982 ; 2.977 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10] ; SYS_25MCLK ; 2.982 ; 2.977 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11] ; SYS_25MCLK ; 2.993 ; 2.988 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12] ; SYS_25MCLK ; 2.993 ; 2.988 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13] ; SYS_25MCLK ; 2.993 ; 2.988 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14] ; SYS_25MCLK ; 3.010 ; 3.005 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15] ; SYS_25MCLK ; 3.328 ; 3.323 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+-----------------+------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                                                         ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; sdram_data[*]   ; SYS_25MCLK ; 2.934     ; 2.939     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]  ; SYS_25MCLK ; 2.943     ; 2.948     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]  ; SYS_25MCLK ; 2.943     ; 2.948     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]  ; SYS_25MCLK ; 2.943     ; 2.948     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]  ; SYS_25MCLK ; 2.943     ; 2.948     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]  ; SYS_25MCLK ; 2.934     ; 2.939     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]  ; SYS_25MCLK ; 2.934     ; 2.939     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]  ; SYS_25MCLK ; 2.944     ; 2.949     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]  ; SYS_25MCLK ; 2.944     ; 2.949     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]  ; SYS_25MCLK ; 3.221     ; 3.226     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]  ; SYS_25MCLK ; 3.472     ; 3.477     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10] ; SYS_25MCLK ; 3.472     ; 3.477     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11] ; SYS_25MCLK ; 3.486     ; 3.491     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12] ; SYS_25MCLK ; 3.486     ; 3.491     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13] ; SYS_25MCLK ; 3.486     ; 3.491     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14] ; SYS_25MCLK ; 3.509     ; 3.514     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15] ; SYS_25MCLK ; 3.877     ; 3.882     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                                                 ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                                                          ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+
; sdram_data[*]   ; SYS_25MCLK ; 2.641     ; 2.646     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]  ; SYS_25MCLK ; 2.650     ; 2.655     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]  ; SYS_25MCLK ; 2.650     ; 2.655     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]  ; SYS_25MCLK ; 2.650     ; 2.655     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]  ; SYS_25MCLK ; 2.650     ; 2.655     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]  ; SYS_25MCLK ; 2.641     ; 2.646     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]  ; SYS_25MCLK ; 2.641     ; 2.646     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]  ; SYS_25MCLK ; 2.651     ; 2.656     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]  ; SYS_25MCLK ; 2.651     ; 2.656     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]  ; SYS_25MCLK ; 2.917     ; 2.922     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]  ; SYS_25MCLK ; 3.158     ; 3.163     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10] ; SYS_25MCLK ; 3.158     ; 3.163     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11] ; SYS_25MCLK ; 3.171     ; 3.176     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12] ; SYS_25MCLK ; 3.171     ; 3.176     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13] ; SYS_25MCLK ; 3.171     ; 3.176     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14] ; SYS_25MCLK ; 3.193     ; 3.198     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15] ; SYS_25MCLK ; 3.547     ; 3.552     ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+-----------------+------------+-----------+-----------+------------+----------------------------------------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                                                                     ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                                                                          ; 8.561  ; 0.118  ; 34.107   ; 0.493   ; 19.324              ;
;  SYS_25MCLK                                                                                               ; 39.061 ; 0.192  ; N/A      ; N/A     ; 19.324              ;
;  altera_reserved_tck                                                                                      ; 41.119 ; 0.186  ; 48.173   ; 0.493   ; 49.250              ;
;  sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 8.561  ; 0.118  ; 34.107   ; 2.259   ; 19.718              ;
;  sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 26.213 ; 10.238 ; N/A      ; N/A     ; 19.718              ;
; Design-wide TNS                                                                                           ; 0.0    ; 0.0    ; 0.0      ; 0.0     ; 0.0                 ;
;  SYS_25MCLK                                                                                               ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                                                      ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 0.000  ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
;  sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.587 ; 1.743 ; Rise       ; altera_reserved_tck                                                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 6.783 ; 6.841 ; Rise       ; altera_reserved_tck                                                                                      ;
; sdram_data[*]       ; SYS_25MCLK          ; 5.399 ; 5.617 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; 4.919 ; 5.184 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; 4.878 ; 5.164 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; 5.073 ; 5.295 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; 4.821 ; 5.082 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; 5.052 ; 5.340 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; 4.816 ; 5.077 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; 5.180 ; 5.386 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; 5.399 ; 5.617 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.539  ; 1.419  ; Rise       ; altera_reserved_tck                                                                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.122 ; -0.519 ; Rise       ; altera_reserved_tck                                                                                      ;
; sdram_data[*]       ; SYS_25MCLK          ; -1.962 ; -2.654 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; -2.000 ; -2.708 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; -1.996 ; -2.696 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; -2.049 ; -2.750 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; -1.962 ; -2.654 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; -2.065 ; -2.760 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; -1.968 ; -2.657 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; -2.113 ; -2.818 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; -2.195 ; -2.899 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.185 ; 13.869 ; Fall       ; altera_reserved_tck                                                                                      ;
; clk_100m            ; SYS_25MCLK          ; 1.468  ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rdf_use[*]          ; SYS_25MCLK          ; 8.543  ; 8.255  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[0]         ; SYS_25MCLK          ; 6.158  ; 6.010  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[1]         ; SYS_25MCLK          ; 7.553  ; 7.268  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[2]         ; SYS_25MCLK          ; 6.781  ; 6.583  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[3]         ; SYS_25MCLK          ; 7.359  ; 7.176  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[4]         ; SYS_25MCLK          ; 7.561  ; 7.327  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[5]         ; SYS_25MCLK          ; 7.097  ; 6.897  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[6]         ; SYS_25MCLK          ; 8.505  ; 8.150  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[7]         ; SYS_25MCLK          ; 8.543  ; 8.255  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[8]         ; SYS_25MCLK          ; 7.682  ; 7.543  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rs232_tx            ; SYS_25MCLK          ; 5.622  ; 5.626  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_addr[*]       ; SYS_25MCLK          ; 7.551  ; 7.599  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[0]      ; SYS_25MCLK          ; 5.545  ; 5.738  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[1]      ; SYS_25MCLK          ; 7.551  ; 7.599  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[2]      ; SYS_25MCLK          ; 5.809  ; 6.021  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[3]      ; SYS_25MCLK          ; 5.662  ; 5.852  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[4]      ; SYS_25MCLK          ; 4.722  ; 4.792  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[5]      ; SYS_25MCLK          ; 5.568  ; 5.768  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[6]      ; SYS_25MCLK          ; 5.255  ; 5.399  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[7]      ; SYS_25MCLK          ; 5.281  ; 5.421  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[8]      ; SYS_25MCLK          ; 5.506  ; 5.725  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[9]      ; SYS_25MCLK          ; 5.135  ; 5.289  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[10]     ; SYS_25MCLK          ; 4.939  ; 5.071  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[11]     ; SYS_25MCLK          ; 5.139  ; 5.292  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ba[*]         ; SYS_25MCLK          ; 5.145  ; 5.322  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[0]        ; SYS_25MCLK          ; 5.145  ; 5.322  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[1]        ; SYS_25MCLK          ; 4.726  ; 4.805  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cas_n         ; SYS_25MCLK          ; 4.919  ; 5.035  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cke           ; SYS_25MCLK          ; 5.454  ; 5.295  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cs_n          ; SYS_25MCLK          ; 5.917  ; 6.081  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_data[*]       ; SYS_25MCLK          ; 6.835  ; 6.523  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; 5.479  ; 5.386  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; 5.963  ; 5.725  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; 6.172  ; 5.963  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; 5.748  ; 5.590  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; 6.151  ; 5.927  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; 5.668  ; 5.476  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; 5.350  ; 5.244  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; 6.419  ; 6.139  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]      ; SYS_25MCLK          ; 6.835  ; 6.523  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]      ; SYS_25MCLK          ; 5.764  ; 5.722  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10]     ; SYS_25MCLK          ; 6.276  ; 6.151  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11]     ; SYS_25MCLK          ; 6.781  ; 6.482  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12]     ; SYS_25MCLK          ; 6.299  ; 6.128  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13]     ; SYS_25MCLK          ; 6.153  ; 5.973  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14]     ; SYS_25MCLK          ; 6.277  ; 6.074  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15]     ; SYS_25MCLK          ; 5.731  ; 5.534  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ldqm          ; SYS_25MCLK          ; 5.475  ; 5.687  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ras_n         ; SYS_25MCLK          ; 6.243  ; 6.305  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_udqm          ; SYS_25MCLK          ; 5.228  ; 5.290  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_we_n          ; SYS_25MCLK          ; 4.943  ; 5.057  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; tx_start            ; SYS_25MCLK          ; 10.718 ; 10.498 ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; wrf_use[*]          ; SYS_25MCLK          ; 8.348  ; 8.025  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[0]         ; SYS_25MCLK          ; 6.121  ; 5.916  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[1]         ; SYS_25MCLK          ; 6.446  ; 6.264  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[2]         ; SYS_25MCLK          ; 7.117  ; 6.912  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[3]         ; SYS_25MCLK          ; 6.276  ; 6.127  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[4]         ; SYS_25MCLK          ; 7.419  ; 7.114  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[5]         ; SYS_25MCLK          ; 6.419  ; 6.268  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[6]         ; SYS_25MCLK          ; 6.829  ; 6.655  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[7]         ; SYS_25MCLK          ; 7.217  ; 7.001  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[8]         ; SYS_25MCLK          ; 8.348  ; 8.025  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; clk_100m            ; SYS_25MCLK          ;        ; 1.519  ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_clk           ; SYS_25MCLK          ; -4.203 ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
; sdram_clk           ; SYS_25MCLK          ;        ; -4.200 ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.295  ; 5.659  ; Fall       ; altera_reserved_tck                                                                                      ;
; clk_100m            ; SYS_25MCLK          ; 0.490  ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rdf_use[*]          ; SYS_25MCLK          ; 2.255  ; 2.348  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[0]         ; SYS_25MCLK          ; 2.349  ; 2.455  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[1]         ; SYS_25MCLK          ; 2.563  ; 2.696  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[2]         ; SYS_25MCLK          ; 2.255  ; 2.348  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[3]         ; SYS_25MCLK          ; 2.493  ; 2.614  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[4]         ; SYS_25MCLK          ; 2.486  ; 2.617  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[5]         ; SYS_25MCLK          ; 2.263  ; 2.361  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[6]         ; SYS_25MCLK          ; 2.814  ; 2.974  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[7]         ; SYS_25MCLK          ; 2.703  ; 2.848  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  rdf_use[8]         ; SYS_25MCLK          ; 2.334  ; 2.422  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; rs232_tx            ; SYS_25MCLK          ; 2.468  ; 2.289  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_addr[*]       ; SYS_25MCLK          ; 1.969  ; 1.867  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[0]      ; SYS_25MCLK          ; 2.347  ; 2.198  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[1]      ; SYS_25MCLK          ; 3.611  ; 3.399  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[2]      ; SYS_25MCLK          ; 2.497  ; 2.351  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[3]      ; SYS_25MCLK          ; 2.426  ; 2.266  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[4]      ; SYS_25MCLK          ; 1.969  ; 1.867  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[5]      ; SYS_25MCLK          ; 2.369  ; 2.232  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[6]      ; SYS_25MCLK          ; 2.228  ; 2.101  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[7]      ; SYS_25MCLK          ; 2.251  ; 2.121  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[8]      ; SYS_25MCLK          ; 2.365  ; 2.242  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[9]      ; SYS_25MCLK          ; 2.168  ; 2.057  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[10]     ; SYS_25MCLK          ; 2.080  ; 1.974  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_addr[11]     ; SYS_25MCLK          ; 2.159  ; 2.060  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ba[*]         ; SYS_25MCLK          ; 1.961  ; 1.863  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[0]        ; SYS_25MCLK          ; 2.165  ; 2.056  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_ba[1]        ; SYS_25MCLK          ; 1.961  ; 1.863  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cas_n         ; SYS_25MCLK          ; 2.062  ; 1.957  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cke           ; SYS_25MCLK          ; 2.156  ; 2.271  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_cs_n          ; SYS_25MCLK          ; 2.531  ; 2.370  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_data[*]       ; SYS_25MCLK          ; 2.099  ; 2.216  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[0]      ; SYS_25MCLK          ; 2.151  ; 2.284  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[1]      ; SYS_25MCLK          ; 2.337  ; 2.475  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[2]      ; SYS_25MCLK          ; 2.422  ; 2.582  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[3]      ; SYS_25MCLK          ; 2.255  ; 2.381  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[4]      ; SYS_25MCLK          ; 2.419  ; 2.570  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[5]      ; SYS_25MCLK          ; 2.199  ; 2.326  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[6]      ; SYS_25MCLK          ; 2.099  ; 2.216  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[7]      ; SYS_25MCLK          ; 2.527  ; 2.690  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[8]      ; SYS_25MCLK          ; 2.719  ; 2.894  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[9]      ; SYS_25MCLK          ; 2.302  ; 2.471  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[10]     ; SYS_25MCLK          ; 2.495  ; 2.682  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[11]     ; SYS_25MCLK          ; 2.681  ; 2.853  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[12]     ; SYS_25MCLK          ; 2.514  ; 2.686  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[13]     ; SYS_25MCLK          ; 2.428  ; 2.582  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[14]     ; SYS_25MCLK          ; 2.482  ; 2.654  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  sdram_data[15]     ; SYS_25MCLK          ; 2.244  ; 2.369  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ldqm          ; SYS_25MCLK          ; 2.349  ; 2.218  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_ras_n         ; SYS_25MCLK          ; 2.951  ; 2.819  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_udqm          ; SYS_25MCLK          ; 2.238  ; 2.108  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_we_n          ; SYS_25MCLK          ; 2.084  ; 1.979  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; tx_start            ; SYS_25MCLK          ; 3.432  ; 3.754  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; wrf_use[*]          ; SYS_25MCLK          ; 2.009  ; 2.066  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[0]         ; SYS_25MCLK          ; 2.309  ; 2.398  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[1]         ; SYS_25MCLK          ; 2.130  ; 2.201  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[2]         ; SYS_25MCLK          ; 2.433  ; 2.535  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[3]         ; SYS_25MCLK          ; 2.036  ; 2.094  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[4]         ; SYS_25MCLK          ; 2.414  ; 2.514  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[5]         ; SYS_25MCLK          ; 2.009  ; 2.066  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[6]         ; SYS_25MCLK          ; 2.147  ; 2.220  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[7]         ; SYS_25MCLK          ; 2.261  ; 2.352  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
;  wrf_use[8]         ; SYS_25MCLK          ; 2.842  ; 2.990  ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; clk_100m            ; SYS_25MCLK          ;        ; 0.522  ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; sdram_clk           ; SYS_25MCLK          ; -5.923 ;        ; Rise       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
; sdram_clk           ; SYS_25MCLK          ;        ; -5.854 ; Fall       ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; clk_100m            ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk           ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke           ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n         ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n         ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]         ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]         ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10]      ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11]      ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12]      ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_udqm          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ldqm          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rs232_tx            ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx_start            ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrf_use[0]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrf_use[1]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrf_use[2]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrf_use[3]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrf_use[4]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrf_use[5]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrf_use[6]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrf_use[7]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; wrf_use[8]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rdf_use[0]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rdf_use[1]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rdf_use[2]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rdf_use[3]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rdf_use[4]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rdf_use[5]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rdf_use[6]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rdf_use[7]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rdf_use[8]          ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10]      ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11]      ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12]      ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13]      ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14]      ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15]      ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.0-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_data[0]           ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[1]           ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[2]           ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[3]           ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[4]           ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[5]           ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[6]           ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[7]           ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[8]           ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[9]           ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[10]          ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[11]          ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[12]          ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[13]          ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[14]          ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; sdram_data[15]          ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; clk                     ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; rst_n                   ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; altera_reserved_tms     ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; altera_reserved_tck     ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; altera_reserved_tdi     ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
; ~ALTERA_DATA0~          ; 3.0-V LVTTL  ; 2400 ps         ; 2400 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_100m            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 3.66e-09 V                   ; 2.86 V              ; -0.0565 V           ; 0.124 V                              ; 0.073 V                              ; 2.76e-10 s                  ; 3.43e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 3.66e-09 V                  ; 2.86 V             ; -0.0565 V          ; 0.124 V                             ; 0.073 V                             ; 2.76e-10 s                 ; 3.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.44e-09 V                   ; 2.87 V              ; -0.0498 V           ; 0.118 V                              ; 0.061 V                              ; 2.75e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.8 V                       ; 2.44e-09 V                  ; 2.87 V             ; -0.0498 V          ; 0.118 V                             ; 0.061 V                             ; 2.75e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; sdram_cke           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n         ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.81 V              ; -0.00656 V          ; 0.228 V                              ; 0.124 V                              ; 3.05e-09 s                  ; 2.76e-09 s                  ; No                         ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.81 V             ; -0.00656 V         ; 0.228 V                             ; 0.124 V                             ; 3.05e-09 s                 ; 2.76e-09 s                 ; No                        ; Yes                       ;
; sdram_cas_n         ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.88 V              ; -0.0703 V           ; 0.295 V                              ; 0.115 V                              ; 3.08e-10 s                  ; 3.92e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.88 V             ; -0.0703 V          ; 0.295 V                             ; 0.115 V                             ; 3.08e-10 s                 ; 3.92e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.88 V              ; -0.0703 V           ; 0.295 V                              ; 0.115 V                              ; 3.08e-10 s                  ; 3.92e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.88 V             ; -0.0703 V          ; 0.295 V                             ; 0.115 V                             ; 3.08e-10 s                 ; 3.92e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]         ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]         ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[1]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.81 V              ; -0.00696 V          ; 0.231 V                              ; 0.126 V                              ; 3.06e-09 s                  ; 2.77e-09 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.81 V             ; -0.00696 V         ; 0.231 V                             ; 0.126 V                             ; 3.06e-09 s                 ; 2.77e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[2]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[11]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_udqm          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ldqm          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; rs232_tx            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; tx_start            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; wrf_use[0]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; wrf_use[1]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; wrf_use[2]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; wrf_use[3]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; wrf_use[4]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; wrf_use[5]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; wrf_use[6]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; wrf_use[7]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; wrf_use[8]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; rdf_use[0]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; rdf_use[1]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; rdf_use[2]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; rdf_use[3]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; rdf_use[4]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; rdf_use[5]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; rdf_use[6]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; rdf_use[7]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; rdf_use[8]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.31e-09 V                   ; 2.88 V              ; -0.0693 V           ; 0.135 V                              ; 0.127 V                              ; 4.28e-10 s                  ; 4.03e-10 s                  ; No                         ; Yes                        ; 2.8 V                       ; 4.31e-09 V                  ; 2.88 V             ; -0.0693 V          ; 0.135 V                             ; 0.127 V                             ; 4.28e-10 s                 ; 4.03e-10 s                 ; No                        ; Yes                       ;
; sdram_data[0]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.98e-09 V                   ; 2.87 V              ; -0.0503 V           ; 0.248 V                              ; 0.099 V                              ; 4.97e-10 s                  ; 5.65e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.98e-09 V                  ; 2.87 V             ; -0.0503 V          ; 0.248 V                             ; 0.099 V                             ; 4.97e-10 s                 ; 5.65e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.74e-08 V                   ; 2.81 V              ; -0.00797 V          ; 0.068 V                              ; 0.121 V                              ; 8.08e-10 s                  ; 1.73e-09 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.74e-08 V                  ; 2.81 V             ; -0.00797 V         ; 0.068 V                             ; 0.121 V                             ; 8.08e-10 s                 ; 1.73e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.16e-09 V                   ; 2.87 V              ; -0.0594 V           ; 0.152 V                              ; 0.127 V                              ; 2.79e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.16e-09 V                  ; 2.87 V             ; -0.0594 V          ; 0.152 V                             ; 0.127 V                             ; 2.79e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 3.9e-09 V                    ; 2.85 V              ; -0.0255 V           ; 0.277 V                              ; 0.064 V                              ; 5.4e-10 s                   ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 3.9e-09 V                   ; 2.85 V             ; -0.0255 V          ; 0.277 V                             ; 0.064 V                             ; 5.4e-10 s                  ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_100m            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 3.47e-07 V                   ; 2.83 V              ; -0.0487 V           ; 0.064 V                              ; 0.114 V                              ; 3.24e-10 s                  ; 4.17e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 3.47e-07 V                  ; 2.83 V             ; -0.0487 V          ; 0.064 V                             ; 0.114 V                             ; 3.24e-10 s                 ; 4.17e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.34e-07 V                   ; 2.83 V              ; -0.0478 V           ; 0.164 V                              ; 0.106 V                              ; 3.13e-10 s                  ; 4.06e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.34e-07 V                  ; 2.83 V             ; -0.0478 V          ; 0.164 V                             ; 0.106 V                             ; 3.13e-10 s                 ; 4.06e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.81 V              ; -0.0039 V           ; 0.207 V                              ; 0.085 V                              ; 3.59e-09 s                  ; 3.42e-09 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.81 V             ; -0.0039 V          ; 0.207 V                             ; 0.085 V                             ; 3.59e-09 s                 ; 3.42e-09 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.85 V              ; -0.048 V            ; 0.144 V                              ; 0.197 V                              ; 4.55e-10 s                  ; 4.48e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.85 V             ; -0.048 V           ; 0.144 V                             ; 0.197 V                             ; 4.55e-10 s                 ; 4.48e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.85 V              ; -0.048 V            ; 0.144 V                              ; 0.197 V                              ; 4.55e-10 s                  ; 4.48e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.85 V             ; -0.048 V           ; 0.144 V                             ; 0.197 V                             ; 4.55e-10 s                 ; 4.48e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.81 V              ; -0.00387 V          ; 0.212 V                              ; 0.087 V                              ; 3.59e-09 s                  ; 3.44e-09 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.81 V             ; -0.00387 V         ; 0.212 V                             ; 0.087 V                             ; 3.59e-09 s                 ; 3.44e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_udqm          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ldqm          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rs232_tx            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; tx_start            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; wrf_use[0]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; wrf_use[1]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; wrf_use[2]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; wrf_use[3]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; wrf_use[4]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; wrf_use[5]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; wrf_use[6]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; wrf_use[7]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; wrf_use[8]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rdf_use[0]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rdf_use[1]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rdf_use[2]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rdf_use[3]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rdf_use[4]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rdf_use[5]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rdf_use[6]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rdf_use[7]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; rdf_use[8]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 4.24e-07 V                   ; 2.84 V              ; -0.0451 V           ; 0.162 V                              ; 0.211 V                              ; 4.63e-10 s                  ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 4.24e-07 V                  ; 2.84 V             ; -0.0451 V          ; 0.162 V                             ; 0.211 V                             ; 4.63e-10 s                 ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.86e-07 V                   ; 2.84 V              ; -0.0364 V           ; 0.159 V                              ; 0.193 V                              ; 6.71e-10 s                  ; 6.41e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.86e-07 V                  ; 2.84 V             ; -0.0364 V          ; 0.159 V                             ; 0.193 V                             ; 6.71e-10 s                 ; 6.41e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 1.65e-06 V                   ; 2.8 V               ; 1.65e-06 V          ; 0.037 V                              ; 0.072 V                              ; 9.74e-10 s                  ; 2.25e-09 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 1.65e-06 V                  ; 2.8 V              ; 1.65e-06 V         ; 0.037 V                             ; 0.072 V                             ; 9.74e-10 s                 ; 2.25e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 2.02e-07 V                   ; 2.84 V              ; -0.047 V            ; 0.076 V                              ; 0.073 V                              ; 3.37e-10 s                  ; 3.69e-10 s                  ; Yes                        ; Yes                        ; 2.8 V                       ; 2.02e-07 V                  ; 2.84 V             ; -0.047 V           ; 0.076 V                             ; 0.073 V                             ; 3.37e-10 s                 ; 3.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 2.8 V                        ; 3.6e-07 V                    ; 2.82 V              ; -0.018 V            ; 0.191 V                              ; 0.067 V                              ; 7.08e-10 s                  ; 8.2e-10 s                   ; Yes                        ; Yes                        ; 2.8 V                       ; 3.6e-07 V                   ; 2.82 V             ; -0.018 V           ; 0.191 V                             ; 0.067 V                             ; 7.08e-10 s                 ; 8.2e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; clk_100m            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 7e-08 V                      ; 3.36 V              ; -0.12 V             ; 0.428 V                              ; 0.204 V                              ; 1.49e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.15 V                      ; 7e-08 V                     ; 3.36 V             ; -0.12 V            ; 0.428 V                             ; 0.204 V                             ; 1.49e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; sdram_clk           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 4.7e-08 V                    ; 3.37 V              ; -0.116 V            ; 0.415 V                              ; 0.183 V                              ; 1.42e-10 s                  ; 2.26e-10 s                  ; No                         ; Yes                        ; 3.15 V                      ; 4.7e-08 V                   ; 3.37 V             ; -0.116 V           ; 0.415 V                             ; 0.183 V                             ; 1.42e-10 s                 ; 2.26e-10 s                 ; No                        ; Yes                       ;
; sdram_cke           ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_cs_n          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_ras_n         ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.17 V              ; -0.0141 V           ; 0.269 V                              ; 0.247 V                              ; 2.4e-09 s                   ; 2.29e-09 s                  ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.17 V             ; -0.0141 V          ; 0.269 V                             ; 0.247 V                             ; 2.4e-09 s                  ; 2.29e-09 s                 ; No                        ; Yes                       ;
; sdram_cas_n         ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.104 V            ; 0.19 V                               ; 0.28 V                               ; 2.71e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.104 V           ; 0.19 V                              ; 0.28 V                              ; 2.71e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.104 V            ; 0.19 V                               ; 0.28 V                               ; 2.71e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.104 V           ; 0.19 V                              ; 0.28 V                              ; 2.71e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_ba[1]         ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[0]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[1]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.17 V              ; -0.0153 V           ; 0.272 V                              ; 0.249 V                              ; 2.4e-09 s                   ; 2.3e-09 s                   ; No                         ; Yes                        ; 3.15 V                      ; 8.45e-08 V                  ; 3.17 V             ; -0.0153 V          ; 0.272 V                             ; 0.249 V                             ; 2.4e-09 s                  ; 2.3e-09 s                  ; No                        ; Yes                       ;
; sdram_addr[2]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_addr[3]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[4]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[5]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[6]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[7]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[8]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[9]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[10]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_addr[11]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_addr[12]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_udqm          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_ldqm          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; rs232_tx            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; tx_start            ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; wrf_use[0]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; wrf_use[1]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; wrf_use[2]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; wrf_use[3]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; wrf_use[4]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; wrf_use[5]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; wrf_use[6]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; wrf_use[7]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; wrf_use[8]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; rdf_use[0]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; rdf_use[1]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; rdf_use[2]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; rdf_use[3]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; rdf_use[4]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; rdf_use[5]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; rdf_use[6]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; rdf_use[7]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; rdf_use[8]          ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 8.45e-08 V                   ; 3.25 V              ; -0.113 V            ; 0.202 V                              ; 0.316 V                              ; 2.75e-10 s                  ; 2.69e-10 s                  ; Yes                        ; No                         ; 3.15 V                      ; 8.45e-08 V                  ; 3.25 V             ; -0.113 V           ; 0.202 V                             ; 0.316 V                             ; 2.75e-10 s                 ; 2.69e-10 s                 ; Yes                       ; No                        ;
; sdram_data[0]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[1]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[2]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[3]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[4]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[5]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[6]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[7]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[8]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[9]       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[10]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[11]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[12]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[13]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[14]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; sdram_data[15]      ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 5.7e-08 V                    ; 3.25 V              ; -0.0588 V           ; 0.186 V                              ; 0.146 V                              ; 4.53e-10 s                  ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.15 V                      ; 5.7e-08 V                   ; 3.25 V             ; -0.0588 V          ; 0.186 V                             ; 0.146 V                             ; 4.53e-10 s                 ; 4.2e-10 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 3.25e-07 V                   ; 3.2 V               ; -0.0189 V           ; 0.178 V                              ; 0.257 V                              ; 6.35e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.15 V                      ; 3.25e-07 V                  ; 3.2 V              ; -0.0189 V          ; 0.178 V                             ; 0.257 V                             ; 6.35e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 4.11e-08 V                   ; 3.34 V              ; -0.15 V             ; 0.223 V                              ; 0.183 V                              ; 2.79e-10 s                  ; 2.07e-10 s                  ; No                         ; Yes                        ; 3.15 V                      ; 4.11e-08 V                  ; 3.34 V             ; -0.15 V            ; 0.223 V                             ; 0.183 V                             ; 2.79e-10 s                 ; 2.07e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.0-V LVTTL  ; 0 s                 ; 0 s                 ; 3.15 V                       ; 7.2e-08 V                    ; 3.22 V              ; -0.0352 V           ; 0.186 V                              ; 0.082 V                              ; 4.66e-10 s                  ; 5e-10 s                     ; No                         ; Yes                        ; 3.15 V                      ; 7.2e-08 V                   ; 3.22 V             ; -0.0352 V          ; 0.186 V                             ; 0.082 V                             ; 4.66e-10 s                 ; 5e-10 s                    ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                                      ; altera_reserved_tck                                                                                      ; 6774     ; 0        ; 84       ; 0        ;
; SYS_25MCLK                                                                                               ; SYS_25MCLK                                                                                               ; 1        ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10650    ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 16       ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 151      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                                      ; altera_reserved_tck                                                                                      ; 6774     ; 0        ; 84       ; 0        ;
; SYS_25MCLK                                                                                               ; SYS_25MCLK                                                                                               ; 1        ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 10650    ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 16       ; 0        ; 0        ; 0        ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] ; 151      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                                      ; altera_reserved_tck                                                                                      ; 359      ; 0        ; 1        ; 0        ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 204      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                               ; To Clock                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                                                      ; altera_reserved_tck                                                                                      ; 359      ; 0        ; 1        ; 0        ;
; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; 204      ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 73    ; 73   ;
; Unconstrained Output Ports      ; 60    ; 60   ;
; Unconstrained Output Port Paths ; 256   ; 256  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Aug 24 20:04:05 2017
Info: Command: quartus_sta sdr_test -c sdr_test
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_sel1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_a09:dffpipe12|dffe13a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'sdr_test.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]} {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]} -phase -90.00 -duty_cycle 50.00 -name {sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1]} {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|inclk[0]} -phase -63.00 -duty_cycle 50.00 -name {sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2]} {uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[2]}
Warning (332174): Ignored filter at sdr_test.sdc(67): sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0 could not be matched with a clock
Warning (332049): Ignored set_input_delay at sdr_test.sdc(67): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[0]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(68): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[0]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(69): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[10]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(70): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[10]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(71): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[11]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(72): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[11]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(73): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[12]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(74): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[12]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(75): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[13]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(76): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[13]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(77): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[14]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(78): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[14]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(79): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[15]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(80): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[15]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(81): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[1]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(82): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[1]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(83): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[2]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(84): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[2]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(85): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[3]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(86): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[3]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(87): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[4]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(88): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[4]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(89): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[5]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(90): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[5]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(91): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[6]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(92): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[6]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(93): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[7]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(94): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[7]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(95): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[8]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(96): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[8]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(97): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  4.500 [get_ports {sdram_data[9]}]
Warning (332049): Ignored set_input_delay at sdr_test.sdc(98): Argument -clock is an empty collection
    Info (332050): set_input_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -2.000 [get_ports {sdram_data[9]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(105): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_addr[0]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(106): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_addr[0]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(107): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_addr[10]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(108): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_addr[10]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(109): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_addr[11]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(110): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_addr[11]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(111): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_addr[1]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(112): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_addr[1]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(113): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_addr[2]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(114): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_addr[2]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(115): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_addr[3]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(116): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_addr[3]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(117): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_addr[4]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(118): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_addr[4]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(119): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_addr[5]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(120): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_addr[5]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(121): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_addr[6]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(122): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_addr[6]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(123): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_addr[7]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(124): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_addr[7]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(125): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_addr[8]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(126): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_addr[8]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(127): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_addr[9]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(128): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_addr[9]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(129): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_ba[0]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(130): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_ba[0]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(131): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_ba[1]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(132): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_ba[1]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(133): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_cas_n}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(134): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_cas_n}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(135): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_cke}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(136): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_cke}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(137): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_cs_n}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(138): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_cs_n}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(139): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[0]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(140): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[0]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(141): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[10]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(142): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[10]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(143): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[11]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(144): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[11]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(145): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[12]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(146): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[12]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(147): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[13]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(148): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[13]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(149): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[14]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(150): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[14]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(151): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[15]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(152): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[15]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(153): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[1]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(154): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[1]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(155): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[2]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(156): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[2]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(157): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[3]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(158): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[3]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(159): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[4]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(160): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[4]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(161): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[5]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(162): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[5]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(163): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[6]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(164): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[6]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(165): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[7]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(166): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[7]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(167): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[8]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(168): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[8]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(169): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_data[9]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(170): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_data[9]}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(171): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_ras_n}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(172): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_ras_n}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(173): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -max -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  1.500 [get_ports {sdram_we_n}]
Warning (332049): Ignored set_output_delay at sdr_test.sdc(174): Argument -clock is an empty collection
    Info (332050): set_output_delay -add_delay -min -clock [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -0.750 [get_ports {sdram_we_n}]
Warning (332174): Ignored filter at sdr_test.sdc(194): sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1 could not be matched with a clock
Warning (332049): Ignored set_multicycle_path at sdr_test.sdc(194): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -setup -end -from  [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1}]  -to  [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}] 2
Warning (332049): Ignored set_multicycle_path at sdr_test.sdc(194): Argument <to> is an empty collection
Warning (332049): Ignored set_multicycle_path at sdr_test.sdc(195): Argument <from> is an empty collection
    Info (332050): set_multicycle_path -setup -end -from  [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_extclk0}]  -to  [get_clocks {sys_ctrl:uut_sysctrl|PLL_ctrl:uut_PLL_ctrl|altpll:altpll_component|_clk1}] 2
Warning (332049): Ignored set_multicycle_path at sdr_test.sdc(195): Argument <to> is an empty collection
Warning (332060): Node: sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] with master clock period: 40.000 found on PLL node: uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] with master clock period: 40.000 found on PLL node: uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] with master clock period: 40.000 found on PLL node: uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From SYS_25MCLK (Rise) to SYS_25MCLK (Rise) (setup and hold)
    Critical Warning (332169): From sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) to sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] (Rise) to sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) to sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.561               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    26.213               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    39.061               0.000 SYS_25MCLK 
    Info (332119):    41.119               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.359               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.452               0.000 altera_reserved_tck 
    Info (332119):     0.500               0.000 SYS_25MCLK 
    Info (332119):    10.641               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] 
Info (332146): Worst-case recovery slack is 34.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    34.107               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    48.173               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.127
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.127               0.000 altera_reserved_tck 
    Info (332119):     5.021               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
Info (332146): Worst-case minimum pulse width slack is 19.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.718               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    19.720               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    19.758               0.000 SYS_25MCLK 
    Info (332119):    49.400               0.000 altera_reserved_tck 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] with master clock period: 40.000 found on PLL node: uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] with master clock period: 40.000 found on PLL node: uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] with master clock period: 40.000 found on PLL node: uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From SYS_25MCLK (Rise) to SYS_25MCLK (Rise) (setup and hold)
    Critical Warning (332169): From sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) to sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] (Rise) to sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) to sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 8.642
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.642               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    26.453               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    39.156               0.000 SYS_25MCLK 
    Info (332119):    41.681               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.344
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.344               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.400               0.000 altera_reserved_tck 
    Info (332119):     0.469               0.000 SYS_25MCLK 
    Info (332119):    10.579               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] 
Info (332146): Worst-case recovery slack is 34.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    34.451               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    48.470               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.028
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.028               0.000 altera_reserved_tck 
    Info (332119):     4.512               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
Info (332146): Worst-case minimum pulse width slack is 19.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.718               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    19.719               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    19.769               0.000 SYS_25MCLK 
    Info (332119):    49.250               0.000 altera_reserved_tck 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: sdram_top:uut_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3] was determined to be a clock but was found without an associated clock assignment.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] with master clock period: 40.000 found on PLL node: uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] with master clock period: 40.000 found on PLL node: uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 20.000
    Warning (332056): Clock: sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[2] with master clock period: 40.000 found on PLL node: uut_sysctrl|uut_PLL_ctrl|altpll_component|auto_generated|pll1|clk[2] does not match the master clock period requirement: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From SYS_25MCLK (Rise) to SYS_25MCLK (Rise) (setup and hold)
    Critical Warning (332169): From sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) to sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] (Rise) to sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (Rise) to sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 9.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.374               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    28.397               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    39.599               0.000 SYS_25MCLK 
    Info (332119):    46.301               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.118
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.118               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.192               0.000 SYS_25MCLK 
    Info (332119):    10.238               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] 
Info (332146): Worst-case recovery slack is 37.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.225               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    49.452               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.493               0.000 altera_reserved_tck 
    Info (332119):     2.259               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
Info (332146): Worst-case minimum pulse width slack is 19.324
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    19.324               0.000 SYS_25MCLK 
    Info (332119):    19.735               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] 
    Info (332119):    19.798               0.000 sys_ctrl:uut_sysctrl|PLL:uut_PLL_ctrl|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[1] 
    Info (332119):    49.341               0.000 altera_reserved_tck 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 144 warnings
    Info: Peak virtual memory: 624 megabytes
    Info: Processing ended: Thu Aug 24 20:04:09 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


