INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andi/GIT/Embedded-Systems/Embedded-Systems-Labs/andi_sevenseg/andi_sevenseg.srcs/sources_1/new/Vend_Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Vend_Main
WARNING: [VRFC 10-986] literal value truncated to fit in 1 bits [C:/Users/Andi/GIT/Embedded-Systems/Embedded-Systems-Labs/andi_sevenseg/andi_sevenseg.srcs/sources_1/new/Vend_Main.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Andi/GIT/Embedded-Systems/Embedded-Systems-Labs/andi_sevenseg/andi_sevenseg.srcs/sim_1/new/tb_Vend_Main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_Vend_Main
