// Seed: 2288811747
module module_0 (
    output tri  id_0,
    input  wire id_1
);
  wire id_3;
  assign id_0 = -1'd0;
  assign id_0 = 1;
  id_4(
      .id_0(1), .id_1(""), .id_2(1'b0 & 1'd0), .id_3(1'b0)
  );
  assign id_0 = ~-1;
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    output logic id_3,
    output supply1 id_4,
    output wand id_5
);
  assign id_4 = id_0;
  initial id_3 <= 1 - 1;
  module_0 modCall_1 (
      id_4,
      id_0
  );
  assign id_4 = id_2;
  assign id_4 = id_2;
endmodule
