abccmd read_verilog ./CAD_testdata/case10/1.v
abccmd strash
abccmd append ./CAD_testdata/case10/2.v
abccmd write_aiger ./CAD_testdata/case10/merge.aig

read design -aig ./CAD_testdata/case10/merge.aig
blast ntk
set system vrf
satv bm
q -f
