ENOMEM	,	V_57
nouveau_irq_unregister	,	F_20
uint64_t	,	T_2
channel	,	V_22
NV03_PFIFO_CACHE1_PUSH1	,	V_42
nv50_fifo_init	,	F_15
vinst	,	V_21
NV40_PFIFO_CACHE1_METHOD	,	F_36
upper_32_bits	,	F_29
put	,	V_73
nv50_vm_flush_engine	,	F_40
dev_priv	,	V_4
nouveau_gpuobj	,	V_10
drm_device	,	V_1
NV_DEBUG	,	F_2
nv50_fifo_create_context	,	F_22
dev	,	V_2
enable	,	V_40
nv50_fifo_channel_enable	,	F_5
id	,	V_49
cache	,	V_53
nouveau_fifo_engine	,	V_6
ib_base	,	V_47
bits	,	V_62
nv50_fifo_init_context_table	,	F_12
nv_wr32	,	F_4
NV_PMC_ENABLE_PFIFO	,	V_31
ramfc	,	V_18
pmc_e	,	V_30
NVOBJ_FLAG_ZERO_FREE	,	V_52
context_switch_lock	,	V_58
PAGE_SIZE	,	V_56
nv50_fifo_load_context	,	F_34
channel_id	,	V_65
cur	,	V_11
NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G84	,	V_29
nv50_fifo_takedown	,	F_19
flags	,	V_48
"ch%d\n"	,	L_2
nv50_fifo_init_reset	,	F_8
NV03_PFIFO_INTR_EN_0	,	V_35
NV50_USER	,	F_26
get	,	V_72
NV50_PFIFO_CTX_TABLE_INSTANCE_MASK_G80	,	V_28
instmem	,	V_19
pfifo	,	V_7
nv50_fifo_playlist_update	,	F_1
"error creating playlist 0: %d\n"	,	L_3
cnt	,	V_68
i	,	V_12
uint32_t	,	T_1
chid	,	V_71
"Inactive channel on PFIFO: %d\n"	,	L_5
NV50_PFIFO_CTX_TABLE__SIZE	,	V_36
EINVAL	,	V_74
nv04_fifo_isr	,	V_33
disable	,	V_66
inst	,	V_25
chan	,	V_24
"\n"	,	L_1
just_reset	,	V_38
ib_max	,	V_64
NV50_PFIFO_CTX_TABLE_CHANNEL_ENABLED	,	V_27
nv50_fifo_init_regs	,	F_14
nv50_fifo_channel_disable	,	F_7
nv50_fifo_init_regs__nv	,	F_13
nv50_fifo_init_intr	,	F_10
cinst	,	V_60
lower_32_bits	,	F_28
nv_rd32	,	F_9
NV03_PFIFO_INTR_0	,	V_34
pdev	,	V_55
nouveau_irq_register	,	F_11
ib_offset	,	V_44
NV50_PFIFO_CACHE1_PUSH1_CHID_MASK	,	V_43
NV40_PFIFO_CACHE1_DATA	,	F_37
nouveau_channel	,	V_23
ret	,	V_37
nouveau_gpuobj_new	,	F_16
NVOBJ_FLAG_ZERO_ALLOC	,	V_39
cur_playlist	,	V_15
ioremap	,	F_24
"error creating playlist 1: %d\n"	,	L_4
pci_resource_start	,	F_25
spin_unlock_irqrestore	,	F_31
NV_ERROR	,	F_17
channels	,	V_16
spin_lock_irqsave	,	F_27
NV50_PFIFO_CTX_TABLE	,	F_6
nouveau_gpuobj_ref	,	F_18
ramin	,	V_50
NV03_PFIFO_CACHE1_GET	,	V_70
iounmap	,	F_33
nr	,	V_13
nv50_fifo_unload_context	,	F_38
reassign	,	V_41
nv_ro32	,	F_35
drm_nouveau_private	,	V_3
NV03_PMC_ENABLE	,	V_32
playlist	,	V_14
flush	,	V_20
engine	,	V_8
drm_order	,	F_30
pushbuf_base	,	V_45
nv50_fifo_tlb_flush	,	F_39
ramht	,	V_61
fifo	,	V_9
nv50_fifo_channel_id	,	F_21
nv50_fifo_destroy_context	,	F_32
chipset	,	V_26
pinst	,	V_51
ptr	,	V_17
gpuobj	,	V_63
dev_private	,	V_5
nouveau_gpuobj_new_fake	,	F_23
unload_context	,	V_67
nv_wo32	,	F_3
NV03_PFIFO_CACHE1_PUT	,	V_69
dma	,	V_46
user	,	V_54
pushbuf	,	V_59
