<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Running on the FPGA &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/news class=nav-link>News</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Running on the FPGA</h1><p>In this final step, we want to test the debug functionality on an FPGA board.
The debug system will use the UART connection at 12 MBaud to communicate with
the debug system.</p><h2 id=run-the-pre-built-fpga-demo:d5407b76a51174fceb545bed7aa1d4ed>Run the pre-built FPGA demo</h2><p>The files you may need:</p><ul><li><a href=https://github.com/lowRISC/lowrisc-chip/releases/download/minion-v0.4-rc1/chip_top.bit>chip_top.bit</a>:
The tagpipe/minion/debug enabled FPGA bitstream</li><li><a href=https://github.com/lowRISC/lowrisc-chip/releases/download/minion-v0.4-rc1/boot.bin>boot.bin</a>:
Linux, Busybox and Berkley bootloader (BBL) packaged in one image.</li></ul><p>Download and write the bitstream</p><pre><code>curl -L https://github.com/lowRISC/lowrisc-chip/releases/download/minion-v0.4-rc1/chip_top.bit &gt; nexys4ddr_fpga.bit
curl -L https://github.com/lowRISC/lowrisc-chip/releases/download/minion-v0.4-rc1/boot.bin &gt; boot.bin
</code></pre><p>Optional: It is helpful to check the integrity of the kernel before we load it</p><pre><code>md5sum boot.bin &gt; boot.md5
</code></pre><p>Convert the bitstream to quad-spi memory format</p><pre><code>vivado -mode batch -source $TOP/fpga/common/script/cfgmem.tcl -tclargs &quot;xc7a100t_0&quot; nexys4ddr_fpga.bit
</code></pre><p>Burn the quad-spi memory (Ensure the MODE switch is set to QSPI)</p><pre><code>vivado -mode batch -source $TOP/fpga/common/script/program_cfgmem.tcl -tclargs &quot;xc7a100t_0&quot; nexys4ddr_fpga.bit.mcs
</code></pre><p>There are three ways to boot a RISC-V Linux. For the first two cases, we need to open the debug daemon to load programs and connect to the UART console. First check the available serial ports:</p><pre><code>ls -l /dev/*USB*
</code></pre><p>which should result in a response similar to:</p><pre><code>crw-rw---- 1 root dialout 188, 1 Apr 14 16:32 /dev/ttyUSB1
</code></pre><p>In this case the device is user and group only access, so you need to be a member of the group dialout to use it.</p><pre><code>opensocdebugd uart device=/dev/ttyUSB1 speed=12000000 &amp;
</code></pre><h4 id=directly-load-linux-to-ddr-ram:d5407b76a51174fceb545bed7aa1d4ed>Directly load Linux to DDR RAM</h4><p>The pre-built FPGA bitstream has a selftest program as the 1st stage bootloader
(in an on-chip BRAM) which just jumps to DDR RAM if switch(0) is high (on the right). We need to load the Linux
image to the DDR RAM.</p><pre><code>osd-cli
osd&gt; reset -halt
osd&gt; terminal 2
osd&gt; mem loadelf boot.bin 3
osd&gt; start
</code></pre><p>The terminal should again boot Linux. To update the image simply
perform the same action again. If you have a VGA display connected, you will see all output in both places (apart from Berkley boot loader messages).</p><h4 id=load-linux-from-sd-card:d5407b76a51174fceb545bed7aa1d4ed>Load Linux from SD card</h4><p>Other than manually loading a Linux to the DDR RAM using the debugger, we can use the selftest program to load Linux from SD, if switch(1) is high (second from right).</p><p>Note: make sure the Linux image <code>boot.bin</code> and <code>boot.md5</code> is copied to SD beforehand. With most systems this may be done with the file manager or similar GUI program.</p><pre><code>osd-cli
osd&gt; terminal 2
osd&gt; reset
</code></pre><p>You should be able to see the boot program copy the boot.bin from SD to DDR RAM and then boot it.</p><h4 id=connect-a-usb-keyboard-and-vga-compatible-lcd-display:d5407b76a51174fceb545bed7aa1d4ed>Connect a USB-keyboard and VGA compatible LCD display</h4><p>This method does not require a separate PC, once the bitstream has been burned to quad-spi flash. Note that the keyboard needs to be a PS/2 keyboard with USB interface to work with the Digilent board. For further information consult the Digilent documentation. It is advisable to power-cycle (i.e. turn it off and on again) after burning the QSPI flash and/or connecting these peripherals. After power-up, if all switches are off, you should see the following menu:</p><pre><code> selftest&gt;
</code></pre><p>Available commands are a single character and the most commonly encountered ones are:</p><pre><code> 'B' - boot the default kernel (default command is switch(0) is high)
 'P' - read and check kernel integrity but do not actually boot
 'D' - directory of available files
 'f' - display contents of a text file
 'J' - just jump to a pre-loaded Linux kernel (default command is switch(1) is high)
 'T' - test the SDRAM
</code></pre><p>Obscure commands, just for development are:</p><pre><code> 'c' - display the SD-card response
 'd' - display the device memory map
 'C' - set the SD-card clock divider ratio
 'F' - boot from quad-SPI flash (not working in this release)
 'h' - display a SD-card disk sector
 'i' - send the legacy SD-card initialisation sequence
 'I' - send the linux compatible SD-card initialisation sequence
 'l' - set the LEDs to a hex pattern
 'm' - try to mount the MSDOS file system on the SD-card
 'M' - detect memory size with a walking ones pattern
 'q' - quit (as if there was anywhere to quit to)
 'r' - read an address range from Rocket memory
 'R' - read an address range from Minion memory
 's' - send a verbose command to the SD-card
 'S' - print the stack pointer location
 't' - control the SD-card timeout period
 'u' - try to unmount the MSDOS file system on the SD-card
 'W' - write an address in Minion memory
</code></pre><h2 id=run-a-standalone-fpga-demo-no-debugger-support:d5407b76a51174fceb545bed7aa1d4ed>Run a standalone FPGA demo (no debugger support)</h2><p>We still keep the option to build a fully standalone implementation that does not rely on a debugger.</p><p>You need to download two files:</p><ul><li><a href=https://github.com/lowRISC/lowrisc-chip/releases/download/minion-v0.4-rc1/nexys4ddr_fpga_standalone.bit>nexys4ddr_fpga_standalone.bit</a>:
FPGA bitstream</li><li><a href=https://github.com/lowRISC/lowrisc-chip/releases/download/minion-v0.4-rc1/boot.bin>boot.bin</a>:
Linux, Busybox and bootloader packaged in one image.</li></ul><p>Download and write the bitstream:</p><pre><code>curl -L https://github.com/lowRISC/lowrisc-chip/releases/download/minion-v0.4-rc1/nexys4ddr_fpga_standalone.bit &gt; fpga.bit
curl -L https://github.com/lowRISC/lowrisc-chip/releases/download/minion-v0.4-rc1/boot.bin &gt; boot.bin
</code></pre><p>Now copy both binary files to the SD card and configure the Nexys4-DDR boot option to SD card (JP1 to USB/SD). Power up the FPGA board and open a terminal:</p><pre><code>microcom -p /dev/ttyUSB0 -s 115200
</code></pre><p>You should be able to see that Linux boots from SD card.</p><p>A script is provided to load your SD card without manually downloading the binary files:</p><pre><code>$TOP/fpga/board/nexys4_ddr/preload_image.sh /PATH/TO/SD/
</code></pre><p>You can also write the bitstream to FPGA by JTAG (JP1 to JTAG)</p><pre><code>vivado -mode batch -source $TOP/fpga/common/script/program.tcl -tclargs &quot;xc7a100t_0&quot; fpga.bit
</code></pre><h2 id=mount-an-sd-card-inside-risc-v-linux:d5407b76a51174fceb545bed7aa1d4ed>Mount an SD card inside RISC-V Linux</h2><p>To discover whether an SD is recognized by the kernel:</p><pre><code>cat /proc/partitions
</code></pre><p>If an SD card is formated in FAT32 and inserted (hot insertion not supported in this kernel), it should look like:</p><pre><code> 179        0    7707648 mmcblk0
 179        1    7706624 mmcblk0p1
</code></pre><p>The first two device nodes, and first mount point are pre-created for you. If you created further partitions manually, create the device node as follows:</p><pre><code>mkdir /mnt2
mkdir /mnt3
mknod /dev/mmcblk0p2 b 179 2
mknod /dev/mmcblk0p3 b 179 3 #etc..
</code></pre><p>To mount a DOS file system from this card:</p><pre><code>mount /dev/mmcblk0p1 /mnt
</code></pre><p>After you finished with the SD card, remember to unmount it.</p><pre><code>umount /mnt
</code></pre><p>To mount a manually created ext2 chroot partition from this card:</p><pre><code>mount /dev/mmcblk0p2 /mnt
mount -t proc none /mnt/proc
chroot /mnt
</code></pre><p>After you finished with the chroot partition, remember to unmount it.</p><pre><code>exit
umount /mnt/proc
umount /mnt
</code></pre><h2 id=build-your-own-bitstream-and-images:d5407b76a51174fceb545bed7aa1d4ed>Build your own bitstream and images</h2><h3 id=generate-the-bitstream:d5407b76a51174fceb545bed7aa1d4ed>Generate the bitstream</h3><h4 id=fpga-demo-with-a-trace-debugger:d5407b76a51174fceb545bed7aa1d4ed>FPGA demo with a trace debugger</h4><pre><code>cd $TOP/fpga/board/nexys4_ddr
make cleanall
CONFIG=Nexys4DebugConfig make selftest
</code></pre><p>The generated bitstream is located at <code>lowrisc-chip-imp/lowrisc-chip-imp.runs/impl_1/chip_top.new.bit</code>.
This will take some time (20-60 minutes depending on your computer).</p><h4 id=standalone-fpga-demo-without-a-trace-debugger:d5407b76a51174fceb545bed7aa1d4ed>standalone FPGA demo without a trace debugger</h4><pre><code>cd $TOP/fpga/board/nexys4_ddr
make cleanall
CONFIG=Nexys4Config make selftest
</code></pre><p>The generated bitstream is located at <code>lowrisc-chip-imp/lowrisc-chip-imp.runs/impl_1/chip_top.new.bit</code>.
This will take some time (20-60 minutes depending on your computer).</p><h3 id=program-the-fpga:d5407b76a51174fceb545bed7aa1d4ed>Program the FPGA</h3><p>Next, turn on the FPGA board and connect the USB cable. Now you
download the bitstream to the quad-SPI on the FPGA board:</p><pre><code>make cfgmem-updated
make program-cfgmem-updated
</code></pre><h3 id=download-busybox-user-commands:d5407b76a51174fceb545bed7aa1d4ed>Download busybox (user commands)</h3><pre><code>cd $TOP/riscv-tools
curl -L http://busybox.net/downloads/busybox-1.21.1.tar.bz2 | tar -xj
</code></pre><h3 id=build-linux:d5407b76a51174fceb545bed7aa1d4ed>Build Linux</h3><pre><code>sh $TOP/riscv-tools/fetch_and_patch_linux.sh
cd $TOP/fpga/board/nexys4_ddr
$TOP/riscv-tools/make_root.sh
</code></pre><p>If everything runs OK, you should have a boot.bin file.</p><p>Please note that the Berkeley bootloader used by the Linux kernel relies on a header file (<code>dev_map.h</code>) generated by the Rocket chip (automatically generated by the Chisel compilation process).
Normally FPGA bitstream should be generated before building a kernel image.
If you like to generate a kernel image without a bitstream, run the following to produce the header file:</p><pre><code>cd $TOP/fpga/board/nexys4_ddr
CONFIG=Nexys4Config make verilog
</code></pre><h2 id=useful-makefile-targets:d5407b76a51174fceb545bed7aa1d4ed>Useful Makefile targets</h2><h4 id=make-project:d5407b76a51174fceb545bed7aa1d4ed><code>make project</code></h4><p>Generate a Vivado project.</p><h4 id=make-verilog:d5407b76a51174fceb545bed7aa1d4ed><code>make verilog</code></h4><p>Run Chisel compiler and generate the Verilog files for Rocket chip.</p><h4 id=make-vivado:d5407b76a51174fceb545bed7aa1d4ed><code>make vivado</code></h4><p>Open the Vivado GUI using the current project.</p><h4 id=make-bitstream:d5407b76a51174fceb545bed7aa1d4ed><code>make bitstream</code></h4><p>Generate the default bitstream according to the <code>CONFIG</code> in Makefile and the program loaded in <code>src/boot.mem</code>. The default bitstream is generated at <code>lowrisc-chip-imp/lowrisc-chip-imp.runs/impl_1/chip_top.bit</code></p><h4 id=make-hello-dram-sdcard-boot-jump-trace-flash:d5407b76a51174fceb545bed7aa1d4ed><code>make &lt;hello|dram|sdcard|boot|jump|trace|flash&gt;</code></h4><p>Generate bitstreams for bare-metal tests:</p><ul><li><strong>hello</strong> A hello world program.</li><li><strong>dram</strong> A DDR RAM test.</li><li><strong>selftest</strong> A SD card read/write test and bare-metal debugging utility.</li><li><strong>boot</strong> A 1st bootloader that loads <code>boot.bin</code> from SD to DDR RAM and executes <code>boot.bin</code> afterwards.</li><li><strong>jump</strong> A 1st stage booloader that directly jumps to DDR RAM.</li><li><strong>trace</strong> A software trace demo.</li><li><strong>flash</strong> Read the content of the on-board Flash.</li></ul><p>For each bare-metal test <code>&lt;test&gt;</code>, the executable is generated to
<code>examples/&lt;test&gt;.riscv</code>. It is also converted into a hex
file and copied to <code>src/boot.mem</code>, which then changes the default program for
<code>make bitstream</code> and <code>make simulation</code>. The updated bitstream is generated at
<code>lowrisc-chip-imp/lowrisc-chip-imp.runs/impl_1/chip_top.new.bit</code></p><h4 id=make-program-program-updated:d5407b76a51174fceb545bed7aa1d4ed><code>make &lt;program|program-updated&gt;</code></h4><p>Download a bitstream to FPGA. Use <code>program</code> for
<code>lowrisc-chip-imp/lowrisc-chip-imp.runs/impl_1/chip_top.bit</code> and
<code>program-updated</code> for
<code>lowrisc-chip-imp/lowrisc-chip-imp.runs/impl_1/chip_top.new.bit</code></p><h4 id=make-cfgmem-cfgmem-updated:d5407b76a51174fceb545bed7aa1d4ed><code>make &lt;cfgmem|cfgmem-updated&gt;</code></h4><p>Convert a bitstream to the format suitable for quad-SPI flash on the FPGA board. Use <code>cfgmem</code> for
<code>lowrisc-chip-imp/lowrisc-chip-imp.runs/impl_1/chip_top.bit</code> and
<code>cfgmem-updated</code> for
<code>lowrisc-chip-imp/lowrisc-chip-imp.runs/impl_1/chip_top.new.bit</code></p><h4 id=make-program-cfgmem-program-cfgmem-updated:d5407b76a51174fceb545bed7aa1d4ed><code>make &lt;program-cfgmem|program-cfgmem-updated&gt;</code></h4><p>Download a bitstream to quad-SPI flash on the FPGA board. Use <code>program-cfgmem</code> for
<code>lowrisc-chip-imp/lowrisc-chip-imp.runs/impl_1/chip_top.bit</code> and
<code>program-cfgmem-updated</code> for
<code>lowrisc-chip-imp/lowrisc-chip-imp.runs/impl_1/chip_top.new.bit</code></p><h4 id=make-clean-cleanall:d5407b76a51174fceb545bed7aa1d4ed><code>make &lt;clean|cleanall&gt;</code></h4><p><code>make clean</code> will remove all generated code without removing the Vivado
project files. To remove all files including the Vivado project, use <code>make
cleanall</code>.</p></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>