{
  "module_name": "sun4i-a10-ccu.h",
  "hash_id": "7522264ef253ed53e56f6b38ea3bed7aa69c9c7ab531de6d46a2b90d1ce4b3be",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/sun4i-a10-ccu.h",
  "human_readable_source": " \n\n#ifndef _DT_BINDINGS_CLK_SUN4I_A10_H_\n#define _DT_BINDINGS_CLK_SUN4I_A10_H_\n\n#define CLK_HOSC\t\t1\n#define CLK_PLL_VIDEO0_2X\t9\n#define CLK_PLL_VIDEO1_2X\t18\n#define CLK_CPU\t\t\t20\n\n \n#define CLK_AHB_OTG\t\t26\n#define CLK_AHB_EHCI0\t\t27\n#define CLK_AHB_OHCI0\t\t28\n#define CLK_AHB_EHCI1\t\t29\n#define CLK_AHB_OHCI1\t\t30\n#define CLK_AHB_SS\t\t31\n#define CLK_AHB_DMA\t\t32\n#define CLK_AHB_BIST\t\t33\n#define CLK_AHB_MMC0\t\t34\n#define CLK_AHB_MMC1\t\t35\n#define CLK_AHB_MMC2\t\t36\n#define CLK_AHB_MMC3\t\t37\n#define CLK_AHB_MS\t\t38\n#define CLK_AHB_NAND\t\t39\n#define CLK_AHB_SDRAM\t\t40\n#define CLK_AHB_ACE\t\t41\n#define CLK_AHB_EMAC\t\t42\n#define CLK_AHB_TS\t\t43\n#define CLK_AHB_SPI0\t\t44\n#define CLK_AHB_SPI1\t\t45\n#define CLK_AHB_SPI2\t\t46\n#define CLK_AHB_SPI3\t\t47\n#define CLK_AHB_PATA\t\t48\n#define CLK_AHB_SATA\t\t49\n#define CLK_AHB_GPS\t\t50\n#define CLK_AHB_HSTIMER\t\t51\n#define CLK_AHB_VE\t\t52\n#define CLK_AHB_TVD\t\t53\n#define CLK_AHB_TVE0\t\t54\n#define CLK_AHB_TVE1\t\t55\n#define CLK_AHB_LCD0\t\t56\n#define CLK_AHB_LCD1\t\t57\n#define CLK_AHB_CSI0\t\t58\n#define CLK_AHB_CSI1\t\t59\n#define CLK_AHB_HDMI0\t\t60\n#define CLK_AHB_HDMI1\t\t61\n#define CLK_AHB_DE_BE0\t\t62\n#define CLK_AHB_DE_BE1\t\t63\n#define CLK_AHB_DE_FE0\t\t64\n#define CLK_AHB_DE_FE1\t\t65\n#define CLK_AHB_GMAC\t\t66\n#define CLK_AHB_MP\t\t67\n#define CLK_AHB_GPU\t\t68\n\n \n#define CLK_APB0_CODEC\t\t69\n#define CLK_APB0_SPDIF\t\t70\n#define CLK_APB0_I2S0\t\t71\n#define CLK_APB0_AC97\t\t72\n#define CLK_APB0_I2S1\t\t73\n#define CLK_APB0_PIO\t\t74\n#define CLK_APB0_IR0\t\t75\n#define CLK_APB0_IR1\t\t76\n#define CLK_APB0_I2S2\t\t77\n#define CLK_APB0_KEYPAD\t\t78\n\n \n#define CLK_APB1_I2C0\t\t79\n#define CLK_APB1_I2C1\t\t80\n#define CLK_APB1_I2C2\t\t81\n#define CLK_APB1_I2C3\t\t82\n#define CLK_APB1_CAN\t\t83\n#define CLK_APB1_SCR\t\t84\n#define CLK_APB1_PS20\t\t85\n#define CLK_APB1_PS21\t\t86\n#define CLK_APB1_I2C4\t\t87\n#define CLK_APB1_UART0\t\t88\n#define CLK_APB1_UART1\t\t89\n#define CLK_APB1_UART2\t\t90\n#define CLK_APB1_UART3\t\t91\n#define CLK_APB1_UART4\t\t92\n#define CLK_APB1_UART5\t\t93\n#define CLK_APB1_UART6\t\t94\n#define CLK_APB1_UART7\t\t95\n\n \n#define CLK_NAND\t\t96\n#define CLK_MS\t\t\t97\n#define CLK_MMC0\t\t98\n#define CLK_MMC0_OUTPUT\t\t99\n#define CLK_MMC0_SAMPLE\t\t100\n#define CLK_MMC1\t\t101\n#define CLK_MMC1_OUTPUT\t\t102\n#define CLK_MMC1_SAMPLE\t\t103\n#define CLK_MMC2\t\t104\n#define CLK_MMC2_OUTPUT\t\t105\n#define CLK_MMC2_SAMPLE\t\t106\n#define CLK_MMC3\t\t107\n#define CLK_MMC3_OUTPUT\t\t108\n#define CLK_MMC3_SAMPLE\t\t109\n#define CLK_TS\t\t\t110\n#define CLK_SS\t\t\t111\n#define CLK_SPI0\t\t112\n#define CLK_SPI1\t\t113\n#define CLK_SPI2\t\t114\n#define CLK_PATA\t\t115\n#define CLK_IR0\t\t\t116\n#define CLK_IR1\t\t\t117\n#define CLK_I2S0\t\t118\n#define CLK_AC97\t\t119\n#define CLK_SPDIF\t\t120\n#define CLK_KEYPAD\t\t121\n#define CLK_SATA\t\t122\n#define CLK_USB_OHCI0\t\t123\n#define CLK_USB_OHCI1\t\t124\n#define CLK_USB_PHY\t\t125\n#define CLK_GPS\t\t\t126\n#define CLK_SPI3\t\t127\n#define CLK_I2S1\t\t128\n#define CLK_I2S2\t\t129\n\n \n#define CLK_DRAM_VE\t\t130\n#define CLK_DRAM_CSI0\t\t131\n#define CLK_DRAM_CSI1\t\t132\n#define CLK_DRAM_TS\t\t133\n#define CLK_DRAM_TVD\t\t134\n#define CLK_DRAM_TVE0\t\t135\n#define CLK_DRAM_TVE1\t\t136\n#define CLK_DRAM_OUT\t\t137\n#define CLK_DRAM_DE_FE1\t\t138\n#define CLK_DRAM_DE_FE0\t\t139\n#define CLK_DRAM_DE_BE0\t\t140\n#define CLK_DRAM_DE_BE1\t\t141\n#define CLK_DRAM_MP\t\t142\n#define CLK_DRAM_ACE\t\t143\n\n \n#define CLK_DE_BE0\t\t144\n#define CLK_DE_BE1\t\t145\n#define CLK_DE_FE0\t\t146\n#define CLK_DE_FE1\t\t147\n#define CLK_DE_MP\t\t148\n#define CLK_TCON0_CH0\t\t149\n#define CLK_TCON1_CH0\t\t150\n#define CLK_CSI_SCLK\t\t151\n#define CLK_TVD_SCLK2\t\t152\n#define CLK_TVD\t\t\t153\n#define CLK_TCON0_CH1_SCLK2\t154\n#define CLK_TCON0_CH1\t\t155\n#define CLK_TCON1_CH1_SCLK2\t156\n#define CLK_TCON1_CH1\t\t157\n#define CLK_CSI0\t\t158\n#define CLK_CSI1\t\t159\n#define CLK_CODEC\t\t160\n#define CLK_VE\t\t\t161\n#define CLK_AVS\t\t\t162\n#define CLK_ACE\t\t\t163\n#define CLK_HDMI\t\t164\n#define CLK_GPU\t\t\t165\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}