$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 # a $end
  $var wire  1 $ b $end
  $var wire  1 % dut_c $end
  $var wire  1 & ref_c $end
  $scope module top $end
   $var wire  1 # a $end
   $var wire  1 $ b $end
   $var wire  1 % dut_c $end
   $var wire  1 & ref_c $end
   $scope module add0 $end
    $var wire  1 # a $end
    $var wire  1 $ b $end
    $var wire  1 % c $end
   $upscope $end
   $scope module sub0 $end
    $var wire  1 # a $end
    $var wire  1 $ b $end
    $var wire  1 & c $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
1$
0%
1&
