read_verilog ../top.v
proc
 sat -falsify middle
