#[doc = "Register `CM4_CLOCK_CTL` reader"]
pub struct R(crate::R<CM4_CLOCK_CTL_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<CM4_CLOCK_CTL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<CM4_CLOCK_CTL_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<CM4_CLOCK_CTL_SPEC>) -> Self {
        R(reader)
    }
}
#[doc = "Register `CM4_CLOCK_CTL` writer"]
pub struct W(crate::W<CM4_CLOCK_CTL_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<CM4_CLOCK_CTL_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<CM4_CLOCK_CTL_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<CM4_CLOCK_CTL_SPEC>) -> Self {
        W(writer)
    }
}
#[doc = "Field `FAST_INT_DIV` reader - Specifies the fast clock divider (from the high frequency clock 'clk_hf' to the peripheral clock 'clk_fast'). Integer division by (1+FAST_INT_DIV). Allows for integer divisions in the range \\[1, 256\\]
(FAST_INT_DIV is in the range \\[0, 255\\]). Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to '0' when transitioning from DeepSleep to Active power mode."]
pub struct FAST_INT_DIV_R(crate::FieldReader<u8, u8>);
impl FAST_INT_DIV_R {
    pub(crate) fn new(bits: u8) -> Self {
        FAST_INT_DIV_R(crate::FieldReader::new(bits))
    }
}
impl core::ops::Deref for FAST_INT_DIV_R {
    type Target = crate::FieldReader<u8, u8>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
#[doc = "Field `FAST_INT_DIV` writer - Specifies the fast clock divider (from the high frequency clock 'clk_hf' to the peripheral clock 'clk_fast'). Integer division by (1+FAST_INT_DIV). Allows for integer divisions in the range \\[1, 256\\]
(FAST_INT_DIV is in the range \\[0, 255\\]). Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to '0' when transitioning from DeepSleep to Active power mode."]
pub struct FAST_INT_DIV_W<'a> {
    w: &'a mut W,
}
impl<'a> FAST_INT_DIV_W<'a> {
    #[doc = r"Writes raw bits to the field"]
    #[inline(always)]
    pub unsafe fn bits(self, value: u8) -> &'a mut W {
        self.w.bits = (self.w.bits & !(0xff << 8)) | ((value as u32 & 0xff) << 8);
        self.w
    }
}
impl R {
    #[doc = "Bits 8:15 - Specifies the fast clock divider (from the high frequency clock 'clk_hf' to the peripheral clock 'clk_fast'). Integer division by (1+FAST_INT_DIV). Allows for integer divisions in the range \\[1, 256\\]
(FAST_INT_DIV is in the range \\[0, 255\\]). Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to '0' when transitioning from DeepSleep to Active power mode."]
    #[inline(always)]
    pub fn fast_int_div(&self) -> FAST_INT_DIV_R {
        FAST_INT_DIV_R::new(((self.bits >> 8) & 0xff) as u8)
    }
}
impl W {
    #[doc = "Bits 8:15 - Specifies the fast clock divider (from the high frequency clock 'clk_hf' to the peripheral clock 'clk_fast'). Integer division by (1+FAST_INT_DIV). Allows for integer divisions in the range \\[1, 256\\]
(FAST_INT_DIV is in the range \\[0, 255\\]). Note that this field is retained. However, the counter that is used to implement the division is not and will be initialized by HW to '0' when transitioning from DeepSleep to Active power mode."]
    #[inline(always)]
    pub fn fast_int_div(&mut self) -> FAST_INT_DIV_W {
        FAST_INT_DIV_W { w: self }
    }
    #[doc = "Writes raw bits to the register."]
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
#[doc = "CM4 clock control\n\nThis register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [cm4_clock_ctl](index.html) module"]
pub struct CM4_CLOCK_CTL_SPEC;
impl crate::RegisterSpec for CM4_CLOCK_CTL_SPEC {
    type Ux = u32;
}
#[doc = "`read()` method returns [cm4_clock_ctl::R](R) reader structure"]
impl crate::Readable for CM4_CLOCK_CTL_SPEC {
    type Reader = R;
}
#[doc = "`write(|w| ..)` method takes [cm4_clock_ctl::W](W) writer structure"]
impl crate::Writable for CM4_CLOCK_CTL_SPEC {
    type Writer = W;
}
#[doc = "`reset()` method sets CM4_CLOCK_CTL to value 0"]
impl crate::Resettable for CM4_CLOCK_CTL_SPEC {
    #[inline(always)]
    fn reset_value() -> Self::Ux {
        0
    }
}
