
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.046015                       # Number of seconds simulated
sim_ticks                                 46014834000                       # Number of ticks simulated
final_tick                                46014834000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1345577                       # Simulator instruction rate (inst/s)
host_op_rate                                  2582115                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4630137013                       # Simulator tick rate (ticks/s)
host_mem_usage                                 706472                       # Number of bytes of host memory used
host_seconds                                     9.94                       # Real time elapsed on the host
sim_insts                                    13372460                       # Number of instructions simulated
sim_ops                                      25661318                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst           129536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data          2098752                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2228288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst       129536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         129536                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::writebacks       923968                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           923968                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::cpu.inst              2024                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data             32793                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                34817                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::writebacks          14437                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               14437                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst             2815092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data            45610335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               48425427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst        2815092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           2815092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::writebacks         20079786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              20079786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::writebacks         20079786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst            2815092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data           45610335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              68505213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                        34817                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       14437                       # Number of write requests accepted
system.mem_ctrl.readBursts                      34817                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     14437                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 2226112                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2176                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                   921920                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2228288                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                923968                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                      34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2205                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               1990                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2233                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2302                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               1730                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               1801                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               1809                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2439                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2206                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2429                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2268                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2561                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2388                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2146                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                867                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                748                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                865                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                903                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                827                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                690                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                678                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                714                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                956                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                901                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1000                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1072                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1193                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13               998                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14               996                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15               997                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                    46014729000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  34817                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 14437                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    34781                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                     737                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                     741                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                     810                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                     809                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                     808                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        15714                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     200.247423                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    122.597759                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    244.270748                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          9087     57.83%     57.83% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2552     16.24%     74.07% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         1584     10.08%     84.15% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          566      3.60%     87.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          413      2.63%     90.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          584      3.72%     94.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          237      1.51%     95.60% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          138      0.88%     96.48% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          553      3.52%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         15714                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples          808                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       43.007426                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      24.359047                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     237.204840                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-255            794     98.27%     98.27% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-511            9      1.11%     99.38% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-767            4      0.50%     99.88% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::6400-6655            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total            808                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples          808                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.827970                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.818608                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.560014                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                68      8.42%      8.42% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 4      0.50%      8.91% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18               735     90.97%     99.88% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total            808                       # Writes before turning the bus around for reads
system.mem_ctrl.totQLat                     773106000                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               1425287250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   173915000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      22226.55                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 40976.55                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         48.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                         20.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      48.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                      20.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.53                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.38                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.16                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.40                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     21266                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    12201                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  61.14                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 84.51                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      934233.34                       # Average gap between requests
system.mem_ctrl.pageHitRate                     67.99                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  53193000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  28257570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                115825080                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                32844240                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          2480072400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy            1256810670                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              88897920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       8764582200                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy       2805614880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        4105486950                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             19731932190                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             428.816754                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime           43025380750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE     117427500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF     1050738000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   16499523750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN   7305719750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     1821230500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN  19220194500                       # Time in different power states
system.mem_ctrl_1.actEnergy                  59054940                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  31377060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                132525540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                42349860                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          2497282320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            1467246690                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              81950880                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       8634810300                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy       2830294560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        4051367805                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             19828607265                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             430.917709                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime           42582886000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      96560000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF     1058030000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   16276440500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   7370621250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     2276853750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN  18936328500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    74                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     46014834000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         46014834                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    13372460                       # Number of instructions committed
system.cpu.committedOps                      25661318                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              25548678                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                  55171                       # Number of float alu accesses
system.cpu.num_func_calls                       89914                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      3007955                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     25548678                       # number of integer instructions
system.cpu.num_fp_insts                         55171                       # number of float instructions
system.cpu.num_int_register_reads            47496701                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21292133                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                88473                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               45428                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             18101002                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            11117123                       # number of times the CC registers were written
system.cpu.num_mem_refs                       3594276                       # number of memory refs
system.cpu.num_load_insts                     2527716                       # Number of load instructions
system.cpu.num_store_insts                    1066560                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   46014834                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           3384697                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 60750      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  21810415     84.99%     85.23% # Class of executed instruction
system.cpu.op_class::IntMult                   120800      0.47%     85.70% # Class of executed instruction
system.cpu.op_class::IntDiv                     38910      0.15%     85.85% # Class of executed instruction
system.cpu.op_class::FloatAdd                   36167      0.14%     85.99% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     85.99% # Class of executed instruction
system.cpu.op_class::MemRead                  2511966      9.79%     95.78% # Class of executed instruction
system.cpu.op_class::MemWrite                 1063686      4.15%     99.93% # Class of executed instruction
system.cpu.op_class::FloatMemRead               15750      0.06%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               2874      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   25661318                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             66018                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2024.378607                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3526256                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68066                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.806423                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        5328786000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  2024.378607                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.988466                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988466                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          536                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7256710                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7256710                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      2481477                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2481477                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1044779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1044779                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       3526256                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3526256                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3526256                       # number of overall hits
system.cpu.dcache.overall_hits::total         3526256                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        46280                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46280                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        21786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21786                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        68066                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          68066                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        68066                       # number of overall misses
system.cpu.dcache.overall_misses::total         68066                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2614511000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2614511000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2152334000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2152334000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   4766845000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4766845000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   4766845000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4766845000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2527757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2527757                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1066565                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1066565                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3594322                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3594322                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3594322                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3594322                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.018309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018309                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.020426                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020426                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.018937                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018937                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.018937                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018937                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56493.323250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56493.323250                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 98794.363353                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98794.363353                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70032.688861                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70032.688861                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70032.688861                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70032.688861                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        51942                       # number of writebacks
system.cpu.dcache.writebacks::total             51942                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        46280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46280                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        21786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21786                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        68066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68066                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        68066                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68066                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2521951000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2521951000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2108762000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2108762000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4630713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4630713000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4630713000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4630713000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.018309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.018309                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.020426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020426                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.018937                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018937                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.018937                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018937                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54493.323250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54493.323250                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 96794.363353                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 96794.363353                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68032.688861                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68032.688861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68032.688861                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68032.688861                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               485                       # number of replacements
system.cpu.icache.tags.tagsinuse          1217.904715                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16980894                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2038                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8332.136408                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1217.904715                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.594680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.594680                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1553                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          262                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1154                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.758301                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          33967902                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         33967902                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     16980894                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16980894                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      16980894                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16980894                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     16980894                       # number of overall hits
system.cpu.icache.overall_hits::total        16980894                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2038                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2038                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2038                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2038                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2038                       # number of overall misses
system.cpu.icache.overall_misses::total          2038                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    233974000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    233974000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    233974000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    233974000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    233974000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    233974000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     16982932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16982932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     16982932                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16982932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     16982932                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16982932                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000120                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000120                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000120                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000120                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000120                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000120                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 114805.691855                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 114805.691855                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 114805.691855                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 114805.691855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 114805.691855                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 114805.691855                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2038                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2038                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2038                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2038                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2038                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2038                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    229898000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    229898000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    229898000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    229898000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    229898000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    229898000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 112805.691855                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 112805.691855                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 112805.691855                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 112805.691855                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 112805.691855                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 112805.691855                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests         136607                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        66503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops             1643                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops         1643                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               48318                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         66379                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             26798                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              21786                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             21786                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          48318                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         4561                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       202150                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  206711                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       130432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      7680512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  7810944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             26674                       # Total snoops (count)
system.l2bus.snoopTraffic                      923968                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              96778                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.017018                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.129340                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    95131     98.30%     98.30% # Request fanout histogram
system.l2bus.snoop_fanout::1                     1647      1.70%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                96778                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            240491000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6114000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           204198000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                26674                       # number of replacements
system.l2cache.tags.tagsinuse             7717.705253                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 101299                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                34866                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.905381                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle          12800914000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks     8.964669                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst   260.118528                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data  7448.622056                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.001094                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.031753                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.909256                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.942103                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          184                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          538                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         5257                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2145                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1127690                       # Number of tag accesses
system.l2cache.tags.data_accesses             1127690                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        51942                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        51942                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::cpu.data          3834                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3834                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        31439                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        31453                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst               14                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            35273                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               35287                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst              14                       # number of overall hits
system.l2cache.overall_hits::cpu.data           35273                       # number of overall hits
system.l2cache.overall_hits::total              35287                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data        17952                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          17952                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst         2024                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data        14841                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        16865                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst           2024                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data          32793                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             34817                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst          2024                       # number of overall misses
system.l2cache.overall_misses::cpu.data         32793                       # number of overall misses
system.l2cache.overall_misses::total            34817                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data   1962890000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   1962890000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst    223478000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data   1722888000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   1946366000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst    223478000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data   3685778000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3909256000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst    223478000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data   3685778000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3909256000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        51942                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        51942                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        21786                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        21786                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         2038                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        46280                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        48318                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         2038                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        68066                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           70104                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         2038                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        68066                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          70104                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.824015                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.824015                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.993131                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.320678                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.349042                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.993131                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.481782                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.496648                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.993131                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.481782                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.496648                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 109341.020499                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 109341.020499                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 110414.031621                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 116089.751364                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 115408.597688                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 110414.031621                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 112395.267283                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 112280.093058                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 110414.031621                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 112395.267283                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 112280.093058                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks           14437                       # number of writebacks
system.l2cache.writebacks::total                14437                       # number of writebacks
system.l2cache.CleanEvict_mshr_misses::writebacks          438                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          438                       # number of CleanEvict MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data        17952                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        17952                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst         2024                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data        14841                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        16865                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst         2024                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data        32793                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        34817                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst         2024                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data        32793                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        34817                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data   1603850000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1603850000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst    182998000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data   1426068000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   1609066000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst    182998000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data   3029918000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   3212916000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst    182998000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data   3029918000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   3212916000                       # number of overall MSHR miss cycles
system.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.824015                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.824015                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.993131                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.320678                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.349042                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.993131                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.481782                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.496648                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.993131                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.481782                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.496648                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 89341.020499                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 89341.020499                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 90414.031621                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 96089.751364                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 95408.597688                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 90414.031621                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 92395.267283                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 92280.093058                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 90414.031621                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 92395.267283                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 92280.093058                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         60285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        25469                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  46014834000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16865                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        14437                       # Transaction distribution
system.membus.trans_dist::CleanEvict            11031                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17952                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17952                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         16865                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        95102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        95102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  95102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      3152256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      3152256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3152256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             34817                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   34817    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               34817                       # Request fanout histogram
system.membus.reqLayer2.occupancy           118033000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy          186383750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
