
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//sulogin_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004022c8 <.init>:
  4022c8:	stp	x29, x30, [sp, #-16]!
  4022cc:	mov	x29, sp
  4022d0:	bl	4041c8 <ferror@plt+0x1798>
  4022d4:	ldp	x29, x30, [sp], #16
  4022d8:	ret

Disassembly of section .plt:

00000000004022e0 <memcpy@plt-0x20>:
  4022e0:	stp	x16, x30, [sp, #-16]!
  4022e4:	adrp	x16, 419000 <ferror@plt+0x165d0>
  4022e8:	ldr	x17, [x16, #4088]
  4022ec:	add	x16, x16, #0xff8
  4022f0:	br	x17
  4022f4:	nop
  4022f8:	nop
  4022fc:	nop

0000000000402300 <memcpy@plt>:
  402300:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402304:	ldr	x17, [x16]
  402308:	add	x16, x16, #0x0
  40230c:	br	x17

0000000000402310 <tcflush@plt>:
  402310:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402314:	ldr	x17, [x16, #8]
  402318:	add	x16, x16, #0x8
  40231c:	br	x17

0000000000402320 <_exit@plt>:
  402320:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402324:	ldr	x17, [x16, #16]
  402328:	add	x16, x16, #0x10
  40232c:	br	x17

0000000000402330 <getcwd@plt>:
  402330:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402334:	ldr	x17, [x16, #24]
  402338:	add	x16, x16, #0x18
  40233c:	br	x17

0000000000402340 <strtoul@plt>:
  402340:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402344:	ldr	x17, [x16, #32]
  402348:	add	x16, x16, #0x20
  40234c:	br	x17

0000000000402350 <strlen@plt>:
  402350:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402354:	ldr	x17, [x16, #40]
  402358:	add	x16, x16, #0x28
  40235c:	br	x17

0000000000402360 <getsid@plt>:
  402360:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402364:	ldr	x17, [x16, #48]
  402368:	add	x16, x16, #0x30
  40236c:	br	x17

0000000000402370 <fputs@plt>:
  402370:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402374:	ldr	x17, [x16, #56]
  402378:	add	x16, x16, #0x38
  40237c:	br	x17

0000000000402380 <exit@plt>:
  402380:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402384:	ldr	x17, [x16, #64]
  402388:	add	x16, x16, #0x40
  40238c:	br	x17

0000000000402390 <dup@plt>:
  402390:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402394:	ldr	x17, [x16, #72]
  402398:	add	x16, x16, #0x48
  40239c:	br	x17

00000000004023a0 <tcsetpgrp@plt>:
  4023a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023a4:	ldr	x17, [x16, #80]
  4023a8:	add	x16, x16, #0x50
  4023ac:	br	x17

00000000004023b0 <execl@plt>:
  4023b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023b4:	ldr	x17, [x16, #88]
  4023b8:	add	x16, x16, #0x58
  4023bc:	br	x17

00000000004023c0 <getpgid@plt>:
  4023c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023c4:	ldr	x17, [x16, #96]
  4023c8:	add	x16, x16, #0x60
  4023cc:	br	x17

00000000004023d0 <strtod@plt>:
  4023d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023d4:	ldr	x17, [x16, #104]
  4023d8:	add	x16, x16, #0x68
  4023dc:	br	x17

00000000004023e0 <cfgetospeed@plt>:
  4023e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023e4:	ldr	x17, [x16, #112]
  4023e8:	add	x16, x16, #0x70
  4023ec:	br	x17

00000000004023f0 <geteuid@plt>:
  4023f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4023f4:	ldr	x17, [x16, #120]
  4023f8:	add	x16, x16, #0x78
  4023fc:	br	x17

0000000000402400 <ttyname@plt>:
  402400:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402404:	ldr	x17, [x16, #128]
  402408:	add	x16, x16, #0x80
  40240c:	br	x17

0000000000402410 <sigtimedwait@plt>:
  402410:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402414:	ldr	x17, [x16, #136]
  402418:	add	x16, x16, #0x88
  40241c:	br	x17

0000000000402420 <setenv@plt>:
  402420:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402424:	ldr	x17, [x16, #144]
  402428:	add	x16, x16, #0x90
  40242c:	br	x17

0000000000402430 <opendir@plt>:
  402430:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402434:	ldr	x17, [x16, #152]
  402438:	add	x16, x16, #0x98
  40243c:	br	x17

0000000000402440 <__cxa_atexit@plt>:
  402440:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402444:	ldr	x17, [x16, #160]
  402448:	add	x16, x16, #0xa0
  40244c:	br	x17

0000000000402450 <fputc@plt>:
  402450:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402454:	ldr	x17, [x16, #168]
  402458:	add	x16, x16, #0xa8
  40245c:	br	x17

0000000000402460 <kill@plt>:
  402460:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402464:	ldr	x17, [x16, #176]
  402468:	add	x16, x16, #0xb0
  40246c:	br	x17

0000000000402470 <asprintf@plt>:
  402470:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402474:	ldr	x17, [x16, #184]
  402478:	add	x16, x16, #0xb8
  40247c:	br	x17

0000000000402480 <fork@plt>:
  402480:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402484:	ldr	x17, [x16, #192]
  402488:	add	x16, x16, #0xc0
  40248c:	br	x17

0000000000402490 <snprintf@plt>:
  402490:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402494:	ldr	x17, [x16, #200]
  402498:	add	x16, x16, #0xc8
  40249c:	br	x17

00000000004024a0 <cfsetospeed@plt>:
  4024a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024a4:	ldr	x17, [x16, #208]
  4024a8:	add	x16, x16, #0xd0
  4024ac:	br	x17

00000000004024b0 <localeconv@plt>:
  4024b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024b4:	ldr	x17, [x16, #216]
  4024b8:	add	x16, x16, #0xd8
  4024bc:	br	x17

00000000004024c0 <tcgetattr@plt>:
  4024c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024c4:	ldr	x17, [x16, #224]
  4024c8:	add	x16, x16, #0xe0
  4024cc:	br	x17

00000000004024d0 <fileno@plt>:
  4024d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024d4:	ldr	x17, [x16, #232]
  4024d8:	add	x16, x16, #0xe8
  4024dc:	br	x17

00000000004024e0 <fclose@plt>:
  4024e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024e4:	ldr	x17, [x16, #240]
  4024e8:	add	x16, x16, #0xf0
  4024ec:	br	x17

00000000004024f0 <getpid@plt>:
  4024f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4024f4:	ldr	x17, [x16, #248]
  4024f8:	add	x16, x16, #0xf8
  4024fc:	br	x17

0000000000402500 <fopen@plt>:
  402500:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402504:	ldr	x17, [x16, #256]
  402508:	add	x16, x16, #0x100
  40250c:	br	x17

0000000000402510 <malloc@plt>:
  402510:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402514:	ldr	x17, [x16, #264]
  402518:	add	x16, x16, #0x108
  40251c:	br	x17

0000000000402520 <setsockopt@plt>:
  402520:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402524:	ldr	x17, [x16, #272]
  402528:	add	x16, x16, #0x110
  40252c:	br	x17

0000000000402530 <open@plt>:
  402530:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402534:	ldr	x17, [x16, #280]
  402538:	add	x16, x16, #0x118
  40253c:	br	x17

0000000000402540 <poll@plt>:
  402540:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402544:	ldr	x17, [x16, #288]
  402548:	add	x16, x16, #0x120
  40254c:	br	x17

0000000000402550 <__isoc99_fscanf@plt>:
  402550:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402554:	ldr	x17, [x16, #296]
  402558:	add	x16, x16, #0x128
  40255c:	br	x17

0000000000402560 <getppid@plt>:
  402560:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402564:	ldr	x17, [x16, #304]
  402568:	add	x16, x16, #0x130
  40256c:	br	x17

0000000000402570 <__strtol_internal@plt>:
  402570:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402574:	ldr	x17, [x16, #312]
  402578:	add	x16, x16, #0x138
  40257c:	br	x17

0000000000402580 <sigemptyset@plt>:
  402580:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402584:	ldr	x17, [x16, #320]
  402588:	add	x16, x16, #0x140
  40258c:	br	x17

0000000000402590 <strncmp@plt>:
  402590:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402594:	ldr	x17, [x16, #328]
  402598:	add	x16, x16, #0x148
  40259c:	br	x17

00000000004025a0 <bindtextdomain@plt>:
  4025a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025a4:	ldr	x17, [x16, #336]
  4025a8:	add	x16, x16, #0x150
  4025ac:	br	x17

00000000004025b0 <__libc_start_main@plt>:
  4025b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025b4:	ldr	x17, [x16, #344]
  4025b8:	add	x16, x16, #0x158
  4025bc:	br	x17

00000000004025c0 <fgetc@plt>:
  4025c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025c4:	ldr	x17, [x16, #352]
  4025c8:	add	x16, x16, #0x160
  4025cc:	br	x17

00000000004025d0 <fdopen@plt>:
  4025d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025d4:	ldr	x17, [x16, #360]
  4025d8:	add	x16, x16, #0x168
  4025dc:	br	x17

00000000004025e0 <getpwnam@plt>:
  4025e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025e4:	ldr	x17, [x16, #368]
  4025e8:	add	x16, x16, #0x170
  4025ec:	br	x17

00000000004025f0 <sleep@plt>:
  4025f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4025f4:	ldr	x17, [x16, #376]
  4025f8:	add	x16, x16, #0x178
  4025fc:	br	x17

0000000000402600 <posix_memalign@plt>:
  402600:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402604:	ldr	x17, [x16, #384]
  402608:	add	x16, x16, #0x180
  40260c:	br	x17

0000000000402610 <__strtoul_internal@plt>:
  402610:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402614:	ldr	x17, [x16, #392]
  402618:	add	x16, x16, #0x188
  40261c:	br	x17

0000000000402620 <getspnam@plt>:
  402620:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402624:	ldr	x17, [x16, #400]
  402628:	add	x16, x16, #0x190
  40262c:	br	x17

0000000000402630 <waitid@plt>:
  402630:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402634:	ldr	x17, [x16, #408]
  402638:	add	x16, x16, #0x198
  40263c:	br	x17

0000000000402640 <readdir@plt>:
  402640:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402644:	ldr	x17, [x16, #416]
  402648:	add	x16, x16, #0x1a0
  40264c:	br	x17

0000000000402650 <strdup@plt>:
  402650:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402654:	ldr	x17, [x16, #424]
  402658:	add	x16, x16, #0x1a8
  40265c:	br	x17

0000000000402660 <closedir@plt>:
  402660:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402664:	ldr	x17, [x16, #432]
  402668:	add	x16, x16, #0x1b0
  40266c:	br	x17

0000000000402670 <close@plt>:
  402670:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402674:	ldr	x17, [x16, #440]
  402678:	add	x16, x16, #0x1b8
  40267c:	br	x17

0000000000402680 <sigaction@plt>:
  402680:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402684:	ldr	x17, [x16, #448]
  402688:	add	x16, x16, #0x1c0
  40268c:	br	x17

0000000000402690 <strrchr@plt>:
  402690:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402694:	ldr	x17, [x16, #456]
  402698:	add	x16, x16, #0x1c8
  40269c:	br	x17

00000000004026a0 <tcgetpgrp@plt>:
  4026a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026a4:	ldr	x17, [x16, #464]
  4026a8:	add	x16, x16, #0x1d0
  4026ac:	br	x17

00000000004026b0 <__gmon_start__@plt>:
  4026b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026b4:	ldr	x17, [x16, #472]
  4026b8:	add	x16, x16, #0x1d8
  4026bc:	br	x17

00000000004026c0 <write@plt>:
  4026c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026c4:	ldr	x17, [x16, #480]
  4026c8:	add	x16, x16, #0x1e0
  4026cc:	br	x17

00000000004026d0 <abort@plt>:
  4026d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026d4:	ldr	x17, [x16, #488]
  4026d8:	add	x16, x16, #0x1e8
  4026dc:	br	x17

00000000004026e0 <puts@plt>:
  4026e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026e4:	ldr	x17, [x16, #496]
  4026e8:	add	x16, x16, #0x1f0
  4026ec:	br	x17

00000000004026f0 <textdomain@plt>:
  4026f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4026f4:	ldr	x17, [x16, #504]
  4026f8:	add	x16, x16, #0x1f8
  4026fc:	br	x17

0000000000402700 <strsep@plt>:
  402700:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402704:	ldr	x17, [x16, #512]
  402708:	add	x16, x16, #0x200
  40270c:	br	x17

0000000000402710 <getopt_long@plt>:
  402710:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402714:	ldr	x17, [x16, #520]
  402718:	add	x16, x16, #0x208
  40271c:	br	x17

0000000000402720 <strcmp@plt>:
  402720:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402724:	ldr	x17, [x16, #528]
  402728:	add	x16, x16, #0x210
  40272c:	br	x17

0000000000402730 <warn@plt>:
  402730:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402734:	ldr	x17, [x16, #536]
  402738:	add	x16, x16, #0x218
  40273c:	br	x17

0000000000402740 <__ctype_b_loc@plt>:
  402740:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402744:	ldr	x17, [x16, #544]
  402748:	add	x16, x16, #0x220
  40274c:	br	x17

0000000000402750 <rewinddir@plt>:
  402750:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402754:	ldr	x17, [x16, #552]
  402758:	add	x16, x16, #0x228
  40275c:	br	x17

0000000000402760 <strtol@plt>:
  402760:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402764:	ldr	x17, [x16, #560]
  402768:	add	x16, x16, #0x230
  40276c:	br	x17

0000000000402770 <setpgid@plt>:
  402770:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402774:	ldr	x17, [x16, #568]
  402778:	add	x16, x16, #0x238
  40277c:	br	x17

0000000000402780 <chdir@plt>:
  402780:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402784:	ldr	x17, [x16, #576]
  402788:	add	x16, x16, #0x240
  40278c:	br	x17

0000000000402790 <free@plt>:
  402790:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402794:	ldr	x17, [x16, #584]
  402798:	add	x16, x16, #0x248
  40279c:	br	x17

00000000004027a0 <nanosleep@plt>:
  4027a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027a4:	ldr	x17, [x16, #592]
  4027a8:	add	x16, x16, #0x250
  4027ac:	br	x17

00000000004027b0 <vasprintf@plt>:
  4027b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027b4:	ldr	x17, [x16, #600]
  4027b8:	add	x16, x16, #0x258
  4027bc:	br	x17

00000000004027c0 <connect@plt>:
  4027c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027c4:	ldr	x17, [x16, #608]
  4027c8:	add	x16, x16, #0x260
  4027cc:	br	x17

00000000004027d0 <strndup@plt>:
  4027d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027d4:	ldr	x17, [x16, #616]
  4027d8:	add	x16, x16, #0x268
  4027dc:	br	x17

00000000004027e0 <strspn@plt>:
  4027e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027e4:	ldr	x17, [x16, #624]
  4027e8:	add	x16, x16, #0x270
  4027ec:	br	x17

00000000004027f0 <strchr@plt>:
  4027f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4027f4:	ldr	x17, [x16, #632]
  4027f8:	add	x16, x16, #0x278
  4027fc:	br	x17

0000000000402800 <fwrite@plt>:
  402800:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402804:	ldr	x17, [x16, #640]
  402808:	add	x16, x16, #0x280
  40280c:	br	x17

0000000000402810 <fcntl@plt>:
  402810:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402814:	ldr	x17, [x16, #648]
  402818:	add	x16, x16, #0x288
  40281c:	br	x17

0000000000402820 <socket@plt>:
  402820:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402824:	ldr	x17, [x16, #656]
  402828:	add	x16, x16, #0x290
  40282c:	br	x17

0000000000402830 <fflush@plt>:
  402830:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402834:	ldr	x17, [x16, #664]
  402838:	add	x16, x16, #0x298
  40283c:	br	x17

0000000000402840 <strcpy@plt>:
  402840:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402844:	ldr	x17, [x16, #672]
  402848:	add	x16, x16, #0x2a0
  40284c:	br	x17

0000000000402850 <dirfd@plt>:
  402850:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402854:	ldr	x17, [x16, #680]
  402858:	add	x16, x16, #0x2a8
  40285c:	br	x17

0000000000402860 <crypt@plt>:
  402860:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402864:	ldr	x17, [x16, #688]
  402868:	add	x16, x16, #0x2b0
  40286c:	br	x17

0000000000402870 <warnx@plt>:
  402870:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402874:	ldr	x17, [x16, #696]
  402878:	add	x16, x16, #0x2b8
  40287c:	br	x17

0000000000402880 <read@plt>:
  402880:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402884:	ldr	x17, [x16, #704]
  402888:	add	x16, x16, #0x2c0
  40288c:	br	x17

0000000000402890 <tcsetattr@plt>:
  402890:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402894:	ldr	x17, [x16, #712]
  402898:	add	x16, x16, #0x2c8
  40289c:	br	x17

00000000004028a0 <isatty@plt>:
  4028a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028a4:	ldr	x17, [x16, #720]
  4028a8:	add	x16, x16, #0x2d0
  4028ac:	br	x17

00000000004028b0 <cfgetispeed@plt>:
  4028b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028b4:	ldr	x17, [x16, #728]
  4028b8:	add	x16, x16, #0x2d8
  4028bc:	br	x17

00000000004028c0 <__fxstat@plt>:
  4028c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028c4:	ldr	x17, [x16, #736]
  4028c8:	add	x16, x16, #0x2e0
  4028cc:	br	x17

00000000004028d0 <setsid@plt>:
  4028d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028d4:	ldr	x17, [x16, #744]
  4028d8:	add	x16, x16, #0x2e8
  4028dc:	br	x17

00000000004028e0 <dcgettext@plt>:
  4028e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028e4:	ldr	x17, [x16, #752]
  4028e8:	add	x16, x16, #0x2f0
  4028ec:	br	x17

00000000004028f0 <realpath@plt>:
  4028f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4028f4:	ldr	x17, [x16, #760]
  4028f8:	add	x16, x16, #0x2f8
  4028fc:	br	x17

0000000000402900 <__isoc99_sscanf@plt>:
  402900:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402904:	ldr	x17, [x16, #768]
  402908:	add	x16, x16, #0x300
  40290c:	br	x17

0000000000402910 <cfsetispeed@plt>:
  402910:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402914:	ldr	x17, [x16, #776]
  402918:	add	x16, x16, #0x308
  40291c:	br	x17

0000000000402920 <dup2@plt>:
  402920:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402924:	ldr	x17, [x16, #784]
  402928:	add	x16, x16, #0x310
  40292c:	br	x17

0000000000402930 <strncpy@plt>:
  402930:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402934:	ldr	x17, [x16, #792]
  402938:	add	x16, x16, #0x318
  40293c:	br	x17

0000000000402940 <errx@plt>:
  402940:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402944:	ldr	x17, [x16, #800]
  402948:	add	x16, x16, #0x320
  40294c:	br	x17

0000000000402950 <sigaddset@plt>:
  402950:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402954:	ldr	x17, [x16, #808]
  402958:	add	x16, x16, #0x328
  40295c:	br	x17

0000000000402960 <strcspn@plt>:
  402960:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402964:	ldr	x17, [x16, #816]
  402968:	add	x16, x16, #0x330
  40296c:	br	x17

0000000000402970 <vfprintf@plt>:
  402970:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402974:	ldr	x17, [x16, #824]
  402978:	add	x16, x16, #0x338
  40297c:	br	x17

0000000000402980 <printf@plt>:
  402980:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402984:	ldr	x17, [x16, #832]
  402988:	add	x16, x16, #0x340
  40298c:	br	x17

0000000000402990 <__errno_location@plt>:
  402990:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402994:	ldr	x17, [x16, #840]
  402998:	add	x16, x16, #0x348
  40299c:	br	x17

00000000004029a0 <getenv@plt>:
  4029a0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029a4:	ldr	x17, [x16, #848]
  4029a8:	add	x16, x16, #0x350
  4029ac:	br	x17

00000000004029b0 <alarm@plt>:
  4029b0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029b4:	ldr	x17, [x16, #856]
  4029b8:	add	x16, x16, #0x358
  4029bc:	br	x17

00000000004029c0 <__getdelim@plt>:
  4029c0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029c4:	ldr	x17, [x16, #864]
  4029c8:	add	x16, x16, #0x360
  4029cc:	br	x17

00000000004029d0 <fprintf@plt>:
  4029d0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029d4:	ldr	x17, [x16, #872]
  4029d8:	add	x16, x16, #0x368
  4029dc:	br	x17

00000000004029e0 <fgets@plt>:
  4029e0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029e4:	ldr	x17, [x16, #880]
  4029e8:	add	x16, x16, #0x370
  4029ec:	br	x17

00000000004029f0 <err@plt>:
  4029f0:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  4029f4:	ldr	x17, [x16, #888]
  4029f8:	add	x16, x16, #0x378
  4029fc:	br	x17

0000000000402a00 <ioctl@plt>:
  402a00:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402a04:	ldr	x17, [x16, #896]
  402a08:	add	x16, x16, #0x380
  402a0c:	br	x17

0000000000402a10 <setlocale@plt>:
  402a10:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402a14:	ldr	x17, [x16, #904]
  402a18:	add	x16, x16, #0x388
  402a1c:	br	x17

0000000000402a20 <__fxstatat@plt>:
  402a20:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402a24:	ldr	x17, [x16, #912]
  402a28:	add	x16, x16, #0x390
  402a2c:	br	x17

0000000000402a30 <ferror@plt>:
  402a30:	adrp	x16, 41a000 <ferror@plt+0x175d0>
  402a34:	ldr	x17, [x16, #920]
  402a38:	add	x16, x16, #0x398
  402a3c:	br	x17

Disassembly of section .text:

0000000000402a40 <.text>:
  402a40:	mov	x12, #0x21c0                	// #8640
  402a44:	sub	sp, sp, x12
  402a48:	stp	x29, x30, [sp]
  402a4c:	mov	x29, sp
  402a50:	stp	x21, x22, [sp, #32]
  402a54:	mov	w21, w0
  402a58:	mov	x0, #0xf080                	// #61568
  402a5c:	movk	x0, #0x2fa, lsl #16
  402a60:	mov	x22, x1
  402a64:	stp	x19, x20, [sp, #16]
  402a68:	stp	x23, x24, [sp, #48]
  402a6c:	add	x24, sp, #0x80
  402a70:	stp	x25, x26, [sp, #64]
  402a74:	stp	x27, x28, [sp, #80]
  402a78:	stp	x24, x24, [sp, #128]
  402a7c:	stp	xzr, x0, [sp, #144]
  402a80:	stp	xzr, xzr, [sp, #160]
  402a84:	stp	xzr, xzr, [sp, #176]
  402a88:	stp	xzr, xzr, [sp, #192]
  402a8c:	stp	xzr, xzr, [sp, #208]
  402a90:	stp	xzr, xzr, [sp, #224]
  402a94:	stp	xzr, xzr, [sp, #240]
  402a98:	stp	xzr, xzr, [sp, #256]
  402a9c:	stp	xzr, xzr, [sp, #272]
  402aa0:	bl	4024f0 <getpid@plt>
  402aa4:	cmp	w0, #0x1
  402aa8:	b.eq	402eb8 <ferror@plt+0x488>  // b.none
  402aac:	adrp	x26, 408000 <ferror@plt+0x55d0>
  402ab0:	add	x26, x26, #0x120
  402ab4:	mov	x1, x26
  402ab8:	mov	w0, #0x6                   	// #6
  402abc:	bl	402a10 <setlocale@plt>
  402ac0:	adrp	x20, 407000 <ferror@plt+0x45d0>
  402ac4:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402ac8:	add	x1, x1, #0xd60
  402acc:	add	x20, x20, #0xd78
  402ad0:	adrp	x23, 408000 <ferror@plt+0x55d0>
  402ad4:	mov	x0, x20
  402ad8:	bl	4025a0 <bindtextdomain@plt>
  402adc:	mov	x0, x20
  402ae0:	bl	4026f0 <textdomain@plt>
  402ae4:	adrp	x0, 404000 <ferror@plt+0x15d0>
  402ae8:	adrp	x20, 407000 <ferror@plt+0x45d0>
  402aec:	add	x0, x0, #0x7c0
  402af0:	adrp	x27, 41a000 <ferror@plt+0x175d0>
  402af4:	adrp	x28, 407000 <ferror@plt+0x45d0>
  402af8:	add	x23, x23, #0x390
  402afc:	add	x20, x20, #0xf88
  402b00:	add	x27, x27, #0x3f0
  402b04:	add	x28, x28, #0xd88
  402b08:	mov	w19, #0x0                   	// #0
  402b0c:	mov	w25, #0x1                   	// #1
  402b10:	bl	407c50 <ferror@plt+0x5220>
  402b14:	b	402b28 <ferror@plt+0xf8>
  402b18:	cmp	w0, #0x56
  402b1c:	b.eq	402e80 <ferror@plt+0x450>  // b.none
  402b20:	cmp	w0, #0x65
  402b24:	csel	w19, w19, w25, ne  // ne = any
  402b28:	mov	x3, x23
  402b2c:	mov	x2, x20
  402b30:	mov	x1, x22
  402b34:	mov	w0, w21
  402b38:	mov	x4, #0x0                   	// #0
  402b3c:	bl	402710 <getopt_long@plt>
  402b40:	cmn	w0, #0x1
  402b44:	b.eq	402bb4 <ferror@plt+0x184>  // b.none
  402b48:	cmp	w0, #0x68
  402b4c:	b.eq	403cf0 <ferror@plt+0x12c0>  // b.none
  402b50:	b.le	402b18 <ferror@plt+0xe8>
  402b54:	cmp	w0, #0x70
  402b58:	b.eq	402eb0 <ferror@plt+0x480>  // b.none
  402b5c:	cmp	w0, #0x74
  402b60:	b.ne	402b28 <ferror@plt+0xf8>  // b.any
  402b64:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  402b68:	mov	w2, #0x5                   	// #5
  402b6c:	mov	x1, x28
  402b70:	mov	x0, #0x0                   	// #0
  402b74:	ldr	x3, [x3, #968]
  402b78:	str	x3, [sp, #96]
  402b7c:	bl	4028e0 <dcgettext@plt>
  402b80:	mov	x1, x0
  402b84:	ldr	x3, [sp, #96]
  402b88:	mov	x0, x3
  402b8c:	bl	406180 <ferror@plt+0x3750>
  402b90:	str	w0, [x27, #56]
  402b94:	mov	x3, x23
  402b98:	mov	x2, x20
  402b9c:	mov	x1, x22
  402ba0:	mov	w0, w21
  402ba4:	mov	x4, #0x0                   	// #0
  402ba8:	bl	402710 <getopt_long@plt>
  402bac:	cmn	w0, #0x1
  402bb0:	b.ne	402b48 <ferror@plt+0x118>  // b.any
  402bb4:	bl	4023f0 <geteuid@plt>
  402bb8:	cbnz	w0, 403eac <ferror@plt+0x147c>
  402bbc:	mov	x4, #0x11c0                	// #4544
  402bc0:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  402bc4:	add	x0, sp, x4
  402bc8:	add	x20, x1, #0x3f0
  402bcc:	add	x25, x0, #0x8
  402bd0:	mov	x23, #0x1                   	// #1
  402bd4:	mov	x0, x25
  402bd8:	str	x23, [sp, #4544]
  402bdc:	bl	402580 <sigemptyset@plt>
  402be0:	str	wzr, [sp, #4680]
  402be4:	mov	x5, #0x11c0                	// #4544
  402be8:	add	x2, x20, #0x40
  402bec:	add	x1, sp, x5
  402bf0:	mov	w0, #0x3                   	// #3
  402bf4:	bl	402680 <sigaction@plt>
  402bf8:	str	x23, [sp, #4544]
  402bfc:	mov	x0, x25
  402c00:	bl	402580 <sigemptyset@plt>
  402c04:	str	wzr, [sp, #4680]
  402c08:	mov	x6, #0x11c0                	// #4544
  402c0c:	add	x2, x20, #0xd8
  402c10:	add	x1, sp, x6
  402c14:	mov	w0, #0x14                  	// #20
  402c18:	bl	402680 <sigaction@plt>
  402c1c:	str	x23, [sp, #4544]
  402c20:	mov	x0, x25
  402c24:	bl	402580 <sigemptyset@plt>
  402c28:	str	wzr, [sp, #4680]
  402c2c:	mov	x7, #0x11c0                	// #4544
  402c30:	add	x2, x20, #0x170
  402c34:	add	x1, sp, x7
  402c38:	mov	w0, #0x2                   	// #2
  402c3c:	bl	402680 <sigaction@plt>
  402c40:	str	x23, [sp, #4544]
  402c44:	mov	x0, x25
  402c48:	bl	402580 <sigemptyset@plt>
  402c4c:	str	wzr, [sp, #4680]
  402c50:	mov	x8, #0x11c0                	// #4544
  402c54:	add	x2, x20, #0x208
  402c58:	add	x1, sp, x8
  402c5c:	mov	w0, w23
  402c60:	bl	402680 <sigaction@plt>
  402c64:	bl	404c90 <ferror@plt+0x2260>
  402c68:	adrp	x0, 404000 <ferror@plt+0x15d0>
  402c6c:	add	x0, x0, #0xc88
  402c70:	bl	407c50 <ferror@plt+0x5220>
  402c74:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  402c78:	ldr	w0, [x0, #976]
  402c7c:	cmp	w0, w21
  402c80:	b.ge	402f48 <ferror@plt+0x518>  // b.tcont
  402c84:	ldr	x0, [x22, w0, sxtw #3]
  402c88:	cbz	x0, 402f48 <ferror@plt+0x518>
  402c8c:	ldrsb	w1, [x0]
  402c90:	cbz	w1, 402f48 <ferror@plt+0x518>
  402c94:	mov	x2, x24
  402c98:	mov	w1, #0x0                   	// #0
  402c9c:	bl	404c98 <ferror@plt+0x2268>
  402ca0:	cbnz	w0, 4035dc <ferror@plt+0xbac>
  402ca4:	ldr	x0, [sp, #128]
  402ca8:	cmp	x0, x24
  402cac:	b.eq	403e5c <ferror@plt+0x142c>  // b.none
  402cb0:	adrp	x25, 407000 <ferror@plt+0x45d0>
  402cb4:	add	x25, x25, #0xfd8
  402cb8:	mov	x0, x25
  402cbc:	bl	4025e0 <getpwnam@plt>
  402cc0:	mov	x23, x0
  402cc4:	cbz	x0, 403614 <ferror@plt+0xbe4>
  402cc8:	ldr	x0, [x0, #8]
  402ccc:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402cd0:	add	x1, x1, #0xfe0
  402cd4:	bl	402720 <strcmp@plt>
  402cd8:	cbz	w0, 403950 <ferror@plt+0xf20>
  402cdc:	ldr	x21, [sp, #128]
  402ce0:	cmp	x21, x24
  402ce4:	b.eq	403c84 <ferror@plt+0x1254>  // b.none
  402ce8:	mov	w22, #0x1                   	// #1
  402cec:	b	402d30 <ferror@plt+0x300>
  402cf0:	ldr	w0, [x21, #36]
  402cf4:	tbz	w0, #31, 402d0c <ferror@plt+0x2dc>
  402cf8:	ldr	x0, [x21, #16]
  402cfc:	mov	w1, #0x902                 	// #2306
  402d00:	bl	402530 <open@plt>
  402d04:	str	w0, [x21, #36]
  402d08:	tbnz	w0, #31, 402d24 <ferror@plt+0x2f4>
  402d0c:	ldr	w2, [x20, #672]
  402d10:	lsl	w1, w22, w0
  402d14:	mov	x0, x21
  402d18:	orr	w1, w1, w2
  402d1c:	str	w1, [x20, #672]
  402d20:	bl	4042b8 <ferror@plt+0x1888>
  402d24:	ldr	x21, [x21]
  402d28:	cmp	x21, x24
  402d2c:	b.eq	402d3c <ferror@plt+0x30c>  // b.none
  402d30:	ldr	w0, [x21, #40]
  402d34:	cmp	w0, #0xf
  402d38:	b.le	402cf0 <ferror@plt+0x2c0>
  402d3c:	ldr	x21, [sp, #128]
  402d40:	ldr	x0, [x21]
  402d44:	cmp	x0, x24
  402d48:	b.eq	402dd4 <ferror@plt+0x3a4>  // b.none
  402d4c:	adrp	x1, 404000 <ferror@plt+0x15d0>
  402d50:	add	x1, x1, #0x2a0
  402d54:	mov	x17, #0x11c0                	// #4544
  402d58:	add	x0, sp, x17
  402d5c:	add	x0, x0, #0x8
  402d60:	str	x1, [sp, #4544]
  402d64:	bl	402580 <sigemptyset@plt>
  402d68:	adrp	x22, 408000 <ferror@plt+0x55d0>
  402d6c:	mov	x18, #0x11c0                	// #4544
  402d70:	add	x22, x22, #0x2e8
  402d74:	add	x2, x20, #0x2a8
  402d78:	add	x1, sp, x18
  402d7c:	mov	w0, #0x11                  	// #17
  402d80:	str	wzr, [sp, #4680]
  402d84:	bl	402680 <sigaction@plt>
  402d88:	ldr	w0, [x21, #40]
  402d8c:	cmp	w0, #0xf
  402d90:	b.gt	402eec <ferror@plt+0x4bc>
  402d94:	bl	402480 <fork@plt>
  402d98:	str	w0, [x21, #44]
  402d9c:	cmn	w0, #0x1
  402da0:	b.eq	402f58 <ferror@plt+0x528>  // b.none
  402da4:	cbnz	w0, 402f6c <ferror@plt+0x53c>
  402da8:	mov	x15, #0x11c0                	// #4544
  402dac:	add	x0, sp, x15
  402db0:	add	x0, x0, #0x8
  402db4:	str	xzr, [sp, #4544]
  402db8:	bl	402580 <sigemptyset@plt>
  402dbc:	str	wzr, [sp, #4680]
  402dc0:	mov	x16, #0x11c0                	// #4544
  402dc4:	mov	x2, #0x0                   	// #0
  402dc8:	add	x1, sp, x16
  402dcc:	mov	w0, #0x11                  	// #17
  402dd0:	bl	402680 <sigaction@plt>
  402dd4:	ldr	w24, [x21, #36]
  402dd8:	bl	4024f0 <getpid@plt>
  402ddc:	mov	w27, w0
  402de0:	mov	w0, #0x0                   	// #0
  402de4:	bl	4023c0 <getpgid@plt>
  402de8:	mov	w26, w0
  402dec:	bl	402560 <getppid@plt>
  402df0:	bl	4023c0 <getpgid@plt>
  402df4:	mov	w22, w0
  402df8:	mov	w0, w24
  402dfc:	bl	4026a0 <tcgetpgrp@plt>
  402e00:	ldr	w1, [x21, #32]
  402e04:	mov	w28, w0
  402e08:	tbnz	w1, #1, 402f7c <ferror@plt+0x54c>
  402e0c:	cmp	w26, w0
  402e10:	ccmp	w22, w0, #0x4, ne  // ne = any
  402e14:	b.ne	4039dc <ferror@plt+0xfac>  // b.any
  402e18:	mov	w1, #0x0                   	// #0
  402e1c:	mov	w0, w24
  402e20:	bl	402920 <dup2@plt>
  402e24:	mov	w22, #0x3                   	// #3
  402e28:	mov	w1, #0x1                   	// #1
  402e2c:	mov	w0, w24
  402e30:	bl	402920 <dup2@plt>
  402e34:	mov	w26, #0x1                   	// #1
  402e38:	mov	w0, w24
  402e3c:	mov	w1, #0x2                   	// #2
  402e40:	bl	402920 <dup2@plt>
  402e44:	str	wzr, [x21, #36]
  402e48:	b	402e58 <ferror@plt+0x428>
  402e4c:	add	w22, w22, #0x1
  402e50:	cmp	w22, #0x20
  402e54:	b.eq	402f7c <ferror@plt+0x54c>  // b.none
  402e58:	ldr	w0, [x20, #672]
  402e5c:	lsl	w24, w26, w22
  402e60:	tst	w24, w0
  402e64:	b.eq	402e4c <ferror@plt+0x41c>  // b.none
  402e68:	mov	w0, w22
  402e6c:	bl	402670 <close@plt>
  402e70:	ldr	w0, [x20, #672]
  402e74:	bic	w24, w0, w24
  402e78:	str	w24, [x20, #672]
  402e7c:	b	402e4c <ferror@plt+0x41c>
  402e80:	mov	w2, #0x5                   	// #5
  402e84:	adrp	x1, 407000 <ferror@plt+0x45d0>
  402e88:	mov	x0, #0x0                   	// #0
  402e8c:	add	x1, x1, #0xda8
  402e90:	bl	4028e0 <dcgettext@plt>
  402e94:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  402e98:	adrp	x2, 407000 <ferror@plt+0x45d0>
  402e9c:	add	x2, x2, #0xdb8
  402ea0:	ldr	x1, [x1, #992]
  402ea4:	bl	402980 <printf@plt>
  402ea8:	mov	w0, #0x0                   	// #0
  402eac:	bl	402380 <exit@plt>
  402eb0:	str	w25, [x27, #60]
  402eb4:	b	402b28 <ferror@plt+0xf8>
  402eb8:	bl	4028d0 <setsid@plt>
  402ebc:	mov	x2, #0x1                   	// #1
  402ec0:	mov	x1, #0x540e                	// #21518
  402ec4:	mov	w0, #0x0                   	// #0
  402ec8:	bl	402a00 <ioctl@plt>
  402ecc:	b	402aac <ferror@plt+0x7c>
  402ed0:	b.ge	403e3c <ferror@plt+0x140c>  // b.tcont
  402ed4:	bl	402990 <__errno_location@plt>
  402ed8:	ldr	w0, [x0]
  402edc:	cmp	w0, #0xa
  402ee0:	b.eq	402f0c <ferror@plt+0x4dc>  // b.none
  402ee4:	cmp	w0, #0x4
  402ee8:	b.ne	403e3c <ferror@plt+0x140c>  // b.any
  402eec:	add	x2, sp, #0xa0
  402ef0:	mov	w3, #0x4                   	// #4
  402ef4:	mov	w1, #0x0                   	// #0
  402ef8:	mov	w0, #0x0                   	// #0
  402efc:	str	wzr, [sp, #176]
  402f00:	bl	402630 <waitid@plt>
  402f04:	cmp	w0, #0x0
  402f08:	cbnz	w0, 402ed0 <ferror@plt+0x4a0>
  402f0c:	ldr	x19, [sp, #128]
  402f10:	mov	w20, #0x0                   	// #0
  402f14:	mov	w21, #0xffffffff            	// #-1
  402f18:	cmp	x19, x24
  402f1c:	b.eq	403b18 <ferror@plt+0x10e8>  // b.none
  402f20:	ldr	w0, [x19, #36]
  402f24:	tbnz	w0, #31, 402f40 <ferror@plt+0x510>
  402f28:	ldr	w0, [x19, #44]
  402f2c:	tbnz	w0, #31, 402f40 <ferror@plt+0x510>
  402f30:	ldr	w1, [sp, #176]
  402f34:	cmp	w0, w1
  402f38:	b.ne	403968 <ferror@plt+0xf38>  // b.any
  402f3c:	str	w21, [x19, #44]
  402f40:	ldr	x19, [x19]
  402f44:	b	402f18 <ferror@plt+0x4e8>
  402f48:	adrp	x0, 407000 <ferror@plt+0x45d0>
  402f4c:	add	x0, x0, #0xfb8
  402f50:	bl	4029a0 <getenv@plt>
  402f54:	b	402c94 <ferror@plt+0x264>
  402f58:	mov	x1, x22
  402f5c:	mov	w2, #0x5                   	// #5
  402f60:	mov	x0, #0x0                   	// #0
  402f64:	bl	4028e0 <dcgettext@plt>
  402f68:	bl	402730 <warn@plt>
  402f6c:	ldr	x21, [x21]
  402f70:	cmp	x21, x24
  402f74:	b.ne	402d88 <ferror@plt+0x358>  // b.any
  402f78:	b	402eec <ferror@plt+0x4bc>
  402f7c:	eor	w0, w19, #0x1
  402f80:	str	w0, [sp, #96]
  402f84:	ldr	x22, [x23, #8]
  402f88:	ldr	w1, [sp, #96]
  402f8c:	cmp	x22, #0x0
  402f90:	cset	w0, ne  // ne = any
  402f94:	tst	w1, w0
  402f98:	b.ne	40354c <ferror@plt+0xb1c>  // b.any
  402f9c:	mov	w24, #0x0                   	// #0
  402fa0:	ldr	w0, [x21, #32]
  402fa4:	tbnz	w0, #0, 403564 <ferror@plt+0xb34>
  402fa8:	ldr	x26, [x21, #24]
  402fac:	cbz	x26, 403200 <ferror@plt+0x7d0>
  402fb0:	cbnz	w24, 403220 <ferror@plt+0x7f0>
  402fb4:	ldrsb	w0, [x22]
  402fb8:	mov	w2, #0x5                   	// #5
  402fbc:	cbz	w0, 4032e0 <ferror@plt+0x8b0>
  402fc0:	cmp	w0, #0x2a
  402fc4:	mov	w1, #0x21                  	// #33
  402fc8:	ccmp	w0, w1, #0x4, ne  // ne = any
  402fcc:	b.eq	4032e0 <ferror@plt+0x8b0>  // b.none
  402fd0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  402fd4:	mov	x0, #0x0                   	// #0
  402fd8:	add	x1, x1, #0x128
  402fdc:	bl	4028e0 <dcgettext@plt>
  402fe0:	mov	x1, x0
  402fe4:	mov	x0, x26
  402fe8:	bl	4029d0 <fprintf@plt>
  402fec:	ldr	x26, [x21, #24]
  402ff0:	mov	w2, #0x5                   	// #5
  402ff4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  402ff8:	mov	x0, #0x0                   	// #0
  402ffc:	add	x1, x1, #0x170
  403000:	bl	4028e0 <dcgettext@plt>
  403004:	mov	x1, x0
  403008:	mov	x0, x26
  40300c:	bl	4029d0 <fprintf@plt>
  403010:	ldr	x0, [x21, #24]
  403014:	bl	402830 <fflush@plt>
  403018:	ldr	w0, [x21, #32]
  40301c:	tbnz	w0, #0, 4031e8 <ferror@plt+0x7b8>
  403020:	tbnz	w0, #1, 403184 <ferror@plt+0x754>
  403024:	add	x19, x21, #0x44
  403028:	ldr	w26, [x21, #36]
  40302c:	mov	w6, #0xfffffe86            	// #-378
  403030:	mov	w1, #0x2                   	// #2
  403034:	add	x2, sp, #0x1c0
  403038:	mov	w0, w26
  40303c:	ldp	x4, x5, [x19]
  403040:	stp	x4, x5, [sp, #448]
  403044:	ldp	x4, x5, [x19, #16]
  403048:	stp	x4, x5, [sp, #464]
  40304c:	ldr	w4, [sp, #460]
  403050:	ldp	x8, x9, [x19, #32]
  403054:	stp	x8, x9, [sp, #480]
  403058:	ldr	w5, [sp, #448]
  40305c:	ldr	x7, [x19, #48]
  403060:	str	x7, [sp, #496]
  403064:	and	w4, w4, w6
  403068:	and	w5, w5, #0xffffe1ff
  40306c:	ldr	w6, [x19, #56]
  403070:	str	w5, [sp, #448]
  403074:	str	w4, [sp, #460]
  403078:	str	w6, [sp, #504]
  40307c:	bl	402890 <tcsetattr@plt>
  403080:	mov	w1, w0
  403084:	mov	x8, #0x11c0                	// #4544
  403088:	add	x0, sp, x8
  40308c:	add	x0, x0, #0x8
  403090:	str	w1, [sp, #108]
  403094:	bl	402580 <sigemptyset@plt>
  403098:	str	wzr, [sp, #4680]
  40309c:	adrp	x4, 404000 <ferror@plt+0x15d0>
  4030a0:	add	x4, x4, #0x288
  4030a4:	mov	x9, #0x11c0                	// #4544
  4030a8:	mov	x2, #0x0                   	// #0
  4030ac:	add	x1, sp, x9
  4030b0:	mov	w0, #0xe                   	// #14
  4030b4:	str	x4, [sp, #4544]
  4030b8:	bl	402680 <sigaction@plt>
  4030bc:	ldr	w0, [x20, #56]
  4030c0:	cbnz	w0, 4035d4 <ferror@plt+0xba4>
  4030c4:	add	x27, x21, #0x30
  4030c8:	ldr	w0, [x21, #32]
  4030cc:	add	x1, x20, #0x350
  4030d0:	str	x1, [x20, #832]
  4030d4:	strb	wzr, [x20, #848]
  4030d8:	str	wzr, [x27, #8]
  4030dc:	tbz	w0, #0, 4035c8 <ferror@plt+0xb98>
  4030e0:	ldr	w0, [sp, #456]
  4030e4:	tst	w0, #0x300
  4030e8:	cset	w0, eq  // eq = none
  4030ec:	str	w0, [sp, #104]
  4030f0:	add	x28, x20, #0x350
  4030f4:	add	x1, sp, #0x7f
  4030f8:	mov	w0, w26
  4030fc:	mov	x2, #0x1                   	// #1
  403100:	bl	402880 <read@plt>
  403104:	cmp	x0, #0x0
  403108:	b.le	40327c <ferror@plt+0x84c>
  40310c:	ldr	w1, [sp, #104]
  403110:	ldrsb	w0, [sp, #127]
  403114:	cbnz	w1, 403124 <ferror@plt+0x6f4>
  403118:	tst	w0, #0xffffff80
  40311c:	and	w4, w0, #0x7f
  403120:	b.ne	403880 <ferror@plt+0xe50>  // b.any
  403124:	cmp	w0, #0xa
  403128:	b.eq	40326c <ferror@plt+0x83c>  // b.none
  40312c:	b.gt	403254 <ferror@plt+0x824>
  403130:	cmp	w0, #0x4
  403134:	b.eq	403298 <ferror@plt+0x868>  // b.none
  403138:	cmp	w0, #0x8
  40313c:	b.ne	403244 <ferror@plt+0x814>  // b.any
  403140:	ldr	x1, [x20, #832]
  403144:	str	w0, [x27]
  403148:	cmp	x1, x28
  40314c:	b.ls	403158 <ferror@plt+0x728>  // b.plast
  403150:	sub	x1, x1, #0x1
  403154:	str	x1, [x20, #832]
  403158:	ldr	w0, [x27, #8]
  40315c:	cbz	w0, 4030f4 <ferror@plt+0x6c4>
  403160:	mov	w0, #0x0                   	// #0
  403164:	bl	4029b0 <alarm@plt>
  403168:	ldr	w0, [sp, #108]
  40316c:	cbz	w0, 403e98 <ferror@plt+0x1468>
  403170:	mov	x0, x21
  403174:	bl	4048c8 <ferror@plt+0x1e98>
  403178:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40317c:	add	x0, x0, #0x1c8
  403180:	bl	4026e0 <puts@plt>
  403184:	cbnz	w24, 403e90 <ferror@plt+0x1460>
  403188:	ldrsb	w0, [x22]
  40318c:	cbz	w0, 403300 <ferror@plt+0x8d0>
  403190:	cmp	w0, #0x2a
  403194:	mov	w1, #0x21                  	// #33
  403198:	ccmp	w0, w1, #0x4, ne  // ne = any
  40319c:	b.eq	403300 <ferror@plt+0x8d0>  // b.none
  4031a0:	mov	x1, x22
  4031a4:	add	x0, x20, #0x350
  4031a8:	bl	402860 <crypt@plt>
  4031ac:	cbz	x0, 403938 <ferror@plt+0xf08>
  4031b0:	ldr	x1, [x23, #8]
  4031b4:	bl	402720 <strcmp@plt>
  4031b8:	cbz	w0, 403300 <ferror@plt+0x8d0>
  4031bc:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  4031c0:	mov	w2, #0x5                   	// #5
  4031c4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4031c8:	mov	x0, #0x0                   	// #0
  4031cc:	ldr	x22, [x3, #960]
  4031d0:	add	x1, x1, #0x2c0
  4031d4:	bl	4028e0 <dcgettext@plt>
  4031d8:	mov	x1, x0
  4031dc:	mov	x0, x22
  4031e0:	bl	4029d0 <fprintf@plt>
  4031e4:	b	402f84 <ferror@plt+0x554>
  4031e8:	ldr	w0, [x21, #36]
  4031ec:	add	x2, x21, #0x44
  4031f0:	mov	w1, #0x1                   	// #1
  4031f4:	bl	402890 <tcsetattr@plt>
  4031f8:	ldr	w0, [x21, #32]
  4031fc:	b	403020 <ferror@plt+0x5f0>
  403200:	ldr	w0, [x21, #36]
  403204:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403208:	add	x1, x1, #0x98
  40320c:	bl	4025d0 <fdopen@plt>
  403210:	str	x0, [x21, #24]
  403214:	mov	x26, x0
  403218:	cbz	x0, 403018 <ferror@plt+0x5e8>
  40321c:	cbz	w24, 402fb4 <ferror@plt+0x584>
  403220:	mov	w2, #0x5                   	// #5
  403224:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403228:	mov	x0, #0x0                   	// #0
  40322c:	add	x1, x1, #0xa0
  403230:	bl	4028e0 <dcgettext@plt>
  403234:	mov	x1, x0
  403238:	mov	x0, x26
  40323c:	bl	4029d0 <fprintf@plt>
  403240:	b	403010 <ferror@plt+0x5e0>
  403244:	cbnz	w0, 4039bc <ferror@plt+0xf8c>
  403248:	ldr	x0, [x20, #832]
  40324c:	strb	wzr, [x0]
  403250:	b	403160 <ferror@plt+0x730>
  403254:	cmp	w0, #0x15
  403258:	b.eq	40397c <ferror@plt+0xf4c>  // b.none
  40325c:	cmp	w0, #0x7f
  403260:	b.eq	403140 <ferror@plt+0x710>  // b.none
  403264:	cmp	w0, #0xd
  403268:	b.ne	4039bc <ferror@plt+0xf8c>  // b.any
  40326c:	ldr	x1, [x20, #832]
  403270:	strb	wzr, [x1]
  403274:	str	w0, [x27, #8]
  403278:	b	403158 <ferror@plt+0x728>
  40327c:	bl	402990 <__errno_location@plt>
  403280:	ldr	w2, [x0]
  403284:	cmp	w2, #0x4
  403288:	ccmp	w2, #0xb, #0x4, ne  // ne = any
  40328c:	b.ne	403cb0 <ferror@plt+0x1280>  // b.any
  403290:	ldr	w0, [x20]
  403294:	cbz	w0, 403864 <ferror@plt+0xe34>
  403298:	mov	w0, #0x0                   	// #0
  40329c:	bl	4029b0 <alarm@plt>
  4032a0:	ldr	w0, [sp, #108]
  4032a4:	cbnz	w0, 4032b8 <ferror@plt+0x888>
  4032a8:	mov	x2, x19
  4032ac:	mov	w0, w26
  4032b0:	mov	w1, #0x2                   	// #2
  4032b4:	bl	402890 <tcsetattr@plt>
  4032b8:	mov	x0, x21
  4032bc:	bl	4048c8 <ferror@plt+0x1e98>
  4032c0:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4032c4:	add	x0, x0, #0x1c8
  4032c8:	bl	4026e0 <puts@plt>
  4032cc:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4032d0:	ldr	w0, [x0, #1008]
  4032d4:	cbnz	w0, 403840 <ferror@plt+0xe10>
  4032d8:	mov	w0, #0x0                   	// #0
  4032dc:	bl	402380 <exit@plt>
  4032e0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4032e4:	mov	x0, #0x0                   	// #0
  4032e8:	add	x1, x1, #0x150
  4032ec:	bl	4028e0 <dcgettext@plt>
  4032f0:	mov	x1, x0
  4032f4:	mov	x0, x26
  4032f8:	bl	4029d0 <fprintf@plt>
  4032fc:	b	402fec <ferror@plt+0x5bc>
  403300:	ldr	x0, [x23, #32]
  403304:	bl	402780 <chdir@plt>
  403308:	cbnz	w0, 4038c0 <ferror@plt+0xe90>
  40330c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  403310:	add	x0, x0, #0x248
  403314:	bl	4029a0 <getenv@plt>
  403318:	mov	x19, x0
  40331c:	cbz	x0, 403aa4 <ferror@plt+0x1074>
  403320:	adrp	x22, 407000 <ferror@plt+0x45d0>
  403324:	add	x22, x22, #0xd40
  403328:	mov	w1, #0x2f                  	// #47
  40332c:	mov	x0, x19
  403330:	bl	402690 <strrchr@plt>
  403334:	cmp	x0, #0x0
  403338:	ldr	w2, [x20, #60]
  40333c:	csinc	x3, x19, x0, eq  // eq = none
  403340:	add	x23, sp, #0x1c0
  403344:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403348:	cmp	w2, #0x0
  40334c:	add	x1, x1, #0x4a0
  403350:	adrp	x2, 407000 <ferror@plt+0x45d0>
  403354:	add	x2, x2, #0xd48
  403358:	csel	x2, x2, x1, ne  // ne = any
  40335c:	mov	x0, x23
  403360:	mov	x1, #0x1000                	// #4096
  403364:	bl	402490 <snprintf@plt>
  403368:	mov	x7, #0x11c0                	// #4544
  40336c:	mov	x1, #0x1000                	// #4096
  403370:	add	x0, sp, x7
  403374:	bl	402330 <getcwd@plt>
  403378:	cbz	x0, 403a98 <ferror@plt+0x1068>
  40337c:	mov	x6, #0x11c0                	// #4544
  403380:	adrp	x0, 408000 <ferror@plt+0x55d0>
  403384:	add	x1, sp, x6
  403388:	add	x0, x0, #0x258
  40338c:	bl	404790 <ferror@plt+0x1d60>
  403390:	mov	x1, x25
  403394:	adrp	x0, 408000 <ferror@plt+0x55d0>
  403398:	add	x0, x0, #0x260
  40339c:	bl	404790 <ferror@plt+0x1d60>
  4033a0:	mov	x1, x25
  4033a4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4033a8:	add	x0, x0, #0x268
  4033ac:	bl	404790 <ferror@plt+0x1d60>
  4033b0:	ldr	w0, [x20, #60]
  4033b4:	cbz	w0, 403920 <ferror@plt+0xef0>
  4033b8:	adrp	x24, 408000 <ferror@plt+0x55d0>
  4033bc:	add	x24, x24, #0x280
  4033c0:	mov	x0, x24
  4033c4:	mov	x1, x19
  4033c8:	add	x26, x20, #0x170
  4033cc:	bl	404790 <ferror@plt+0x1d60>
  4033d0:	mov	x1, x26
  4033d4:	add	x27, x20, #0xd8
  4033d8:	mov	x2, #0x0                   	// #0
  4033dc:	mov	w0, #0x2                   	// #2
  4033e0:	bl	402680 <sigaction@plt>
  4033e4:	add	x28, x20, #0x40
  4033e8:	mov	x1, x27
  4033ec:	mov	x2, #0x0                   	// #0
  4033f0:	mov	w0, #0x14                  	// #20
  4033f4:	bl	402680 <sigaction@plt>
  4033f8:	mov	x1, x28
  4033fc:	mov	x2, #0x0                   	// #0
  403400:	mov	w0, #0x3                   	// #3
  403404:	bl	402680 <sigaction@plt>
  403408:	add	x0, sp, #0x128
  40340c:	str	xzr, [sp, #288]
  403410:	bl	402580 <sigemptyset@plt>
  403414:	str	wzr, [sp, #424]
  403418:	add	x1, sp, #0x120
  40341c:	mov	x2, #0x0                   	// #0
  403420:	mov	w0, #0x1                   	// #1
  403424:	bl	402680 <sigaction@plt>
  403428:	mov	x2, #0x11c0                	// #4544
  40342c:	add	x0, sp, x2
  403430:	add	x25, x0, #0x8
  403434:	mov	x1, x23
  403438:	mov	x0, x19
  40343c:	mov	x2, #0x0                   	// #0
  403440:	bl	4023b0 <execl@plt>
  403444:	adrp	x23, 408000 <ferror@plt+0x55d0>
  403448:	mov	w2, #0x5                   	// #5
  40344c:	add	x23, x23, #0x288
  403450:	mov	x1, x23
  403454:	mov	x0, #0x0                   	// #0
  403458:	bl	4028e0 <dcgettext@plt>
  40345c:	mov	x1, x19
  403460:	bl	402730 <warn@plt>
  403464:	mov	x1, x22
  403468:	mov	x0, x24
  40346c:	bl	404790 <ferror@plt+0x1d60>
  403470:	mov	x19, #0x1                   	// #1
  403474:	ldr	w2, [x20, #60]
  403478:	adrp	x0, 407000 <ferror@plt+0x45d0>
  40347c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403480:	add	x0, x0, #0xd58
  403484:	cmp	w2, #0x0
  403488:	add	x1, x1, #0xd50
  40348c:	csel	x1, x1, x0, ne  // ne = any
  403490:	mov	x2, #0x0                   	// #0
  403494:	mov	x0, x22
  403498:	bl	4023b0 <execl@plt>
  40349c:	mov	w2, #0x5                   	// #5
  4034a0:	mov	x1, x23
  4034a4:	mov	x0, #0x0                   	// #0
  4034a8:	bl	4028e0 <dcgettext@plt>
  4034ac:	mov	x1, x22
  4034b0:	bl	402730 <warn@plt>
  4034b4:	mov	x0, x25
  4034b8:	str	x19, [sp, #4544]
  4034bc:	bl	402580 <sigemptyset@plt>
  4034c0:	str	wzr, [sp, #4680]
  4034c4:	mov	x3, #0x11c0                	// #4544
  4034c8:	mov	x2, x28
  4034cc:	add	x1, sp, x3
  4034d0:	mov	w0, #0x3                   	// #3
  4034d4:	bl	402680 <sigaction@plt>
  4034d8:	str	x19, [sp, #4544]
  4034dc:	mov	x0, x25
  4034e0:	bl	402580 <sigemptyset@plt>
  4034e4:	str	wzr, [sp, #4680]
  4034e8:	mov	x4, #0x11c0                	// #4544
  4034ec:	mov	x2, x27
  4034f0:	add	x1, sp, x4
  4034f4:	mov	w0, #0x14                  	// #20
  4034f8:	bl	402680 <sigaction@plt>
  4034fc:	str	x19, [sp, #4544]
  403500:	mov	x0, x25
  403504:	bl	402580 <sigemptyset@plt>
  403508:	str	wzr, [sp, #4680]
  40350c:	mov	x5, #0x11c0                	// #4544
  403510:	mov	x2, x26
  403514:	add	x1, sp, x5
  403518:	mov	w0, #0x2                   	// #2
  40351c:	bl	402680 <sigaction@plt>
  403520:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  403524:	mov	w2, #0x5                   	// #5
  403528:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40352c:	mov	x0, #0x0                   	// #0
  403530:	ldr	x19, [x3, #960]
  403534:	add	x1, x1, #0x2a0
  403538:	bl	4028e0 <dcgettext@plt>
  40353c:	mov	x1, x0
  403540:	mov	x0, x19
  403544:	bl	4029d0 <fprintf@plt>
  403548:	b	4032cc <ferror@plt+0x89c>
  40354c:	ldrsb	w0, [x22]
  403550:	mov	w1, #0x21                  	// #33
  403554:	cmp	w0, #0x2a
  403558:	ccmp	w0, w1, #0x4, ne  // ne = any
  40355c:	cset	w24, eq  // eq = none
  403560:	b	402fa0 <ferror@plt+0x570>
  403564:	add	x0, x21, #0x44
  403568:	mov	x11, #0x1210                	// #4624
  40356c:	add	x3, sp, x11
  403570:	mov	x12, #0x1210                	// #4624
  403574:	add	x5, sp, x12
  403578:	mov	w4, #0x5                   	// #5
  40357c:	ldp	x6, x7, [x0]
  403580:	stp	x6, x7, [x3, #-80]
  403584:	mov	x10, #0x11c0                	// #4544
  403588:	ldp	x6, x7, [x0, #16]
  40358c:	stp	x6, x7, [x3, #-64]
  403590:	ldr	w3, [sp, #4548]
  403594:	ldp	x6, x7, [x0, #32]
  403598:	stp	x6, x7, [x5, #-48]
  40359c:	orr	w3, w3, w4
  4035a0:	ldur	x4, [x21, #116]
  4035a4:	str	x4, [sp, #4592]
  4035a8:	add	x2, sp, x10
  4035ac:	mov	w1, #0x1                   	// #1
  4035b0:	ldr	w0, [x21, #124]
  4035b4:	str	w0, [sp, #4600]
  4035b8:	str	w3, [sp, #4548]
  4035bc:	ldr	w0, [x21, #36]
  4035c0:	bl	402890 <tcsetattr@plt>
  4035c4:	b	402fa8 <ferror@plt+0x578>
  4035c8:	mov	w0, #0x1                   	// #1
  4035cc:	str	w0, [sp, #104]
  4035d0:	b	4030f0 <ferror@plt+0x6c0>
  4035d4:	bl	4029b0 <alarm@plt>
  4035d8:	b	4030c4 <ferror@plt+0x694>
  4035dc:	mov	w0, #0x1                   	// #1
  4035e0:	bl	4028a0 <isatty@plt>
  4035e4:	cbz	w0, 403604 <ferror@plt+0xbd4>
  4035e8:	mov	w0, #0x2                   	// #2
  4035ec:	bl	4028a0 <isatty@plt>
  4035f0:	cbnz	w0, 402ca4 <ferror@plt+0x274>
  4035f4:	mov	w1, #0x2                   	// #2
  4035f8:	mov	w0, #0x1                   	// #1
  4035fc:	bl	402920 <dup2@plt>
  403600:	b	402ca4 <ferror@plt+0x274>
  403604:	mov	w1, #0x0                   	// #0
  403608:	mov	w0, #0x1                   	// #1
  40360c:	bl	402920 <dup2@plt>
  403610:	b	4035e8 <ferror@plt+0xbb8>
  403614:	cmp	w19, #0x1
  403618:	b.ne	403ad4 <ferror@plt+0x10a4>  // b.any
  40361c:	adrp	x4, 407000 <ferror@plt+0x45d0>
  403620:	adrp	x3, 407000 <ferror@plt+0x45d0>
  403624:	add	x4, x4, #0xfe8
  403628:	add	x3, x3, #0xff8
  40362c:	stp	xzr, x4, [x20, #24]
  403630:	adrp	x23, 408000 <ferror@plt+0x55d0>
  403634:	adrp	x27, 408000 <ferror@plt+0x55d0>
  403638:	add	x23, x23, #0x0
  40363c:	add	x27, x27, #0x8
  403640:	mov	x1, x23
  403644:	mov	x0, x27
  403648:	stp	x25, x26, [x20, #8]
  40364c:	stp	x3, x26, [x20, #40]
  403650:	bl	402500 <fopen@plt>
  403654:	mov	x22, x0
  403658:	cbz	x0, 403c64 <ferror@plt+0x1234>
  40365c:	adrp	x21, 41e000 <__progname@@GLIBC_2.17+0x3c20>
  403660:	adrp	x26, 408000 <ferror@plt+0x55d0>
  403664:	add	x21, x21, #0x7c0
  403668:	add	x26, x26, #0x28
  40366c:	mov	x2, x22
  403670:	mov	x0, x21
  403674:	mov	w1, #0x4000                	// #16384
  403678:	bl	4029e0 <fgets@plt>
  40367c:	str	x0, [sp, #4544]
  403680:	mov	x28, x0
  403684:	cbz	x0, 403734 <ferror@plt+0xd04>
  403688:	mov	x1, x26
  40368c:	mov	x0, x21
  403690:	mov	x2, #0x5                   	// #5
  403694:	bl	402590 <strncmp@plt>
  403698:	cbnz	w0, 40366c <ferror@plt+0xc3c>
  40369c:	mov	x3, #0x11c0                	// #4544
  4036a0:	adrp	x26, 408000 <ferror@plt+0x55d0>
  4036a4:	add	x26, x26, #0x30
  4036a8:	add	x28, x28, #0x5
  4036ac:	mov	x1, x26
  4036b0:	add	x0, sp, x3
  4036b4:	str	x28, [sp, #4544]
  4036b8:	bl	402700 <strsep@plt>
  4036bc:	cbz	x0, 4036c4 <ferror@plt+0xc94>
  4036c0:	str	x0, [x20, #16]
  4036c4:	mov	x30, #0x11c0                	// #4544
  4036c8:	mov	x1, x26
  4036cc:	add	x0, sp, x30
  4036d0:	bl	402700 <strsep@plt>
  4036d4:	mov	x1, x26
  4036d8:	mov	x0, #0x11c0                	// #4544
  4036dc:	add	x0, sp, x0
  4036e0:	bl	402700 <strsep@plt>
  4036e4:	mov	x2, #0x11c0                	// #4544
  4036e8:	mov	x1, x26
  4036ec:	add	x0, sp, x2
  4036f0:	bl	402700 <strsep@plt>
  4036f4:	cbz	x0, 4036fc <ferror@plt+0xccc>
  4036f8:	str	x0, [x20, #32]
  4036fc:	mov	x28, #0x11c0                	// #4544
  403700:	mov	x1, x26
  403704:	add	x0, sp, x28
  403708:	bl	402700 <strsep@plt>
  40370c:	cbz	x0, 403714 <ferror@plt+0xce4>
  403710:	str	x0, [x20, #40]
  403714:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403718:	mov	x26, #0x11c0                	// #4544
  40371c:	add	x1, x1, #0x2b8
  403720:	add	x0, sp, x26
  403724:	bl	402700 <strsep@plt>
  403728:	cbz	x0, 403730 <ferror@plt+0xd00>
  40372c:	str	x0, [x20, #48]
  403730:	str	x21, [sp, #4544]
  403734:	mov	x0, x22
  403738:	bl	4024e0 <fclose@plt>
  40373c:	ldr	x0, [sp, #4544]
  403740:	cbz	x0, 403c18 <ferror@plt+0x11e8>
  403744:	ldr	x0, [x20, #16]
  403748:	bl	4045f8 <ferror@plt+0x1bc8>
  40374c:	cbnz	w0, 40380c <ferror@plt+0xddc>
  403750:	ldr	x2, [x20, #16]
  403754:	adrp	x26, 408000 <ferror@plt+0x55d0>
  403758:	add	x26, x26, #0x50
  40375c:	mov	x1, x23
  403760:	mov	x0, x26
  403764:	strb	wzr, [x2]
  403768:	bl	402500 <fopen@plt>
  40376c:	mov	x22, x0
  403770:	cbz	x0, 403c64 <ferror@plt+0x1234>
  403774:	adrp	x23, 41a000 <ferror@plt+0x175d0>
  403778:	adrp	x27, 408000 <ferror@plt+0x55d0>
  40377c:	add	x23, x23, #0x7c0
  403780:	add	x27, x27, #0x28
  403784:	mov	x2, x22
  403788:	mov	x0, x23
  40378c:	mov	w1, #0x4000                	// #16384
  403790:	bl	4029e0 <fgets@plt>
  403794:	str	x0, [sp, #4544]
  403798:	mov	x21, x0
  40379c:	cbz	x0, 4037d8 <ferror@plt+0xda8>
  4037a0:	mov	x1, x27
  4037a4:	mov	x0, x23
  4037a8:	mov	x2, #0x5                   	// #5
  4037ac:	bl	402590 <strncmp@plt>
  4037b0:	cbnz	w0, 403784 <ferror@plt+0xd54>
  4037b4:	add	x21, x21, #0x5
  4037b8:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4037bc:	mov	x23, #0x11c0                	// #4544
  4037c0:	add	x1, x1, #0x30
  4037c4:	add	x0, sp, x23
  4037c8:	str	x21, [sp, #4544]
  4037cc:	bl	402700 <strsep@plt>
  4037d0:	cbz	x0, 4037d8 <ferror@plt+0xda8>
  4037d4:	str	x0, [x20, #16]
  4037d8:	mov	x0, x22
  4037dc:	bl	4024e0 <fclose@plt>
  4037e0:	ldr	x0, [sp, #4544]
  4037e4:	cbz	x0, 403c8c <ferror@plt+0x125c>
  4037e8:	ldr	x0, [x20, #16]
  4037ec:	cbz	x0, 403804 <ferror@plt+0xdd4>
  4037f0:	ldrsb	w1, [x0]
  4037f4:	mov	w2, #0x21                  	// #33
  4037f8:	cmp	w1, #0x2a
  4037fc:	ccmp	w1, w2, #0x4, ne  // ne = any
  403800:	b.eq	40380c <ferror@plt+0xddc>  // b.none
  403804:	bl	4045f8 <ferror@plt+0x1bc8>
  403808:	cbz	w0, 403814 <ferror@plt+0xde4>
  40380c:	add	x23, x20, #0x8
  403810:	b	402cdc <ferror@plt+0x2ac>
  403814:	mov	w2, #0x5                   	// #5
  403818:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40381c:	mov	x0, #0x0                   	// #0
  403820:	add	x1, x1, #0x78
  403824:	bl	4028e0 <dcgettext@plt>
  403828:	add	x23, x20, #0x8
  40382c:	mov	x1, x26
  403830:	bl	402870 <warnx@plt>
  403834:	ldr	x0, [x20, #16]
  403838:	strb	wzr, [x0]
  40383c:	b	402cdc <ferror@plt+0x2ac>
  403840:	mov	x0, x21
  403844:	bl	4048c8 <ferror@plt+0x1e98>
  403848:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40384c:	add	x1, x1, #0x2d8
  403850:	mov	w2, #0x5                   	// #5
  403854:	mov	x0, #0x0                   	// #0
  403858:	bl	4028e0 <dcgettext@plt>
  40385c:	bl	402870 <warnx@plt>
  403860:	b	4032d8 <ferror@plt+0x8a8>
  403864:	adrp	x0, 408000 <ferror@plt+0x55d0>
  403868:	mov	x1, #0x0                   	// #0
  40386c:	ldr	q0, [x0, #896]
  403870:	add	x0, sp, #0x120
  403874:	str	q0, [sp, #288]
  403878:	bl	4027a0 <nanosleep@plt>
  40387c:	b	403158 <ferror@plt+0x728>
  403880:	mov	w2, #0x1                   	// #1
  403884:	mov	w1, w2
  403888:	mov	w0, #0x7                   	// #7
  40388c:	tst	w4, w1
  403890:	lsl	w1, w1, #1
  403894:	cinc	w2, w2, ne  // ne = any
  403898:	subs	w0, w0, #0x1
  40389c:	b.ne	40388c <ferror@plt+0xe5c>  // b.any
  4038a0:	ldr	w5, [x27, #12]
  4038a4:	and	w2, w2, #0x1
  4038a8:	mov	w1, #0x2                   	// #2
  4038ac:	sub	w2, w1, w2
  4038b0:	orr	w1, w2, w5
  4038b4:	mov	w0, w4
  4038b8:	str	w1, [x27, #12]
  4038bc:	b	403124 <ferror@plt+0x6f4>
  4038c0:	mov	w2, #0x5                   	// #5
  4038c4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4038c8:	mov	x0, #0x0                   	// #0
  4038cc:	add	x1, x1, #0x1e0
  4038d0:	bl	4028e0 <dcgettext@plt>
  4038d4:	ldr	x1, [x23, #32]
  4038d8:	bl	402730 <warn@plt>
  4038dc:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4038e0:	add	x1, x1, #0x200
  4038e4:	mov	w2, #0x5                   	// #5
  4038e8:	mov	x0, #0x0                   	// #0
  4038ec:	bl	4028e0 <dcgettext@plt>
  4038f0:	bl	402980 <printf@plt>
  4038f4:	adrp	x0, 407000 <ferror@plt+0x45d0>
  4038f8:	add	x0, x0, #0xff8
  4038fc:	bl	402780 <chdir@plt>
  403900:	cbz	w0, 40330c <ferror@plt+0x8dc>
  403904:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403908:	add	x1, x1, #0x220
  40390c:	mov	w2, #0x5                   	// #5
  403910:	mov	x0, #0x0                   	// #0
  403914:	bl	4028e0 <dcgettext@plt>
  403918:	bl	402730 <warn@plt>
  40391c:	b	40330c <ferror@plt+0x8dc>
  403920:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403924:	adrp	x0, 408000 <ferror@plt+0x55d0>
  403928:	add	x1, x1, #0x270
  40392c:	add	x0, x0, #0x278
  403930:	bl	404790 <ferror@plt+0x1d60>
  403934:	b	4033b8 <ferror@plt+0x988>
  403938:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40393c:	add	x1, x1, #0x1d0
  403940:	mov	w2, #0x5                   	// #5
  403944:	bl	4028e0 <dcgettext@plt>
  403948:	bl	402730 <warn@plt>
  40394c:	b	4031bc <ferror@plt+0x78c>
  403950:	mov	x0, x25
  403954:	bl	402620 <getspnam@plt>
  403958:	cbz	x0, 402cdc <ferror@plt+0x2ac>
  40395c:	ldr	x0, [x0, #8]
  403960:	str	x0, [x23, #8]
  403964:	b	402cdc <ferror@plt+0x2ac>
  403968:	mov	w1, #0xf                   	// #15
  40396c:	add	w20, w20, #0x1
  403970:	bl	402460 <kill@plt>
  403974:	ldr	x19, [x19]
  403978:	b	402f18 <ferror@plt+0x4e8>
  40397c:	ldr	x2, [x20, #832]
  403980:	mov	w1, #0x0                   	// #0
  403984:	str	w0, [x27, #4]
  403988:	mov	x0, x2
  40398c:	b	403998 <ferror@plt+0xf68>
  403990:	sub	x0, x0, #0x1
  403994:	mov	w1, #0x1                   	// #1
  403998:	cmp	x28, x0
  40399c:	b.cc	403990 <ferror@plt+0xf60>  // b.lo, b.ul, b.last
  4039a0:	cmp	x2, x28
  4039a4:	sub	x0, x28, x2
  4039a8:	csel	x0, x0, xzr, cs  // cs = hs, nlast
  4039ac:	add	x2, x2, x0
  4039b0:	cbz	w1, 403158 <ferror@plt+0x728>
  4039b4:	str	x2, [x20, #832]
  4039b8:	b	403158 <ferror@plt+0x728>
  4039bc:	ldr	x1, [x20, #832]
  4039c0:	sub	x2, x1, x28
  4039c4:	cmp	x2, #0x7e
  4039c8:	b.hi	403e20 <ferror@plt+0x13f0>  // b.pmore
  4039cc:	add	x2, x1, #0x1
  4039d0:	strb	w0, [x1]
  4039d4:	str	x2, [x20, #832]
  4039d8:	b	403158 <ferror@plt+0x728>
  4039dc:	mov	w0, #0x0                   	// #0
  4039e0:	bl	402360 <getsid@plt>
  4039e4:	cmp	w27, w0
  4039e8:	b.eq	403a00 <ferror@plt+0xfd0>  // b.none
  4039ec:	mov	w0, #0x0                   	// #0
  4039f0:	bl	4023c0 <getpgid@plt>
  4039f4:	cmp	w27, w0
  4039f8:	b.eq	403a80 <ferror@plt+0x1050>  // b.none
  4039fc:	bl	4028d0 <setsid@plt>
  403a00:	mov	x13, #0x11c0                	// #4544
  403a04:	add	x0, sp, x13
  403a08:	mov	x26, #0x1                   	// #1
  403a0c:	add	x0, x0, #0x8
  403a10:	str	x26, [sp, #4544]
  403a14:	bl	402580 <sigemptyset@plt>
  403a18:	mov	x14, #0x11c0                	// #4544
  403a1c:	mov	w0, w26
  403a20:	add	x2, x20, #0x208
  403a24:	add	x1, sp, x14
  403a28:	str	wzr, [sp, #4680]
  403a2c:	bl	402680 <sigaction@plt>
  403a30:	cmp	w28, #0x0
  403a34:	b.le	403a48 <ferror@plt+0x1018>
  403a38:	mov	x2, x26
  403a3c:	mov	x1, #0x5422                	// #21538
  403a40:	mov	w0, #0x0                   	// #0
  403a44:	bl	402a00 <ioctl@plt>
  403a48:	add	x1, x20, #0x208
  403a4c:	mov	x2, #0x0                   	// #0
  403a50:	mov	w0, #0x1                   	// #1
  403a54:	bl	402680 <sigaction@plt>
  403a58:	cmp	w24, #0x0
  403a5c:	b.gt	403c38 <ferror@plt+0x1208>
  403a60:	mov	x2, #0x1                   	// #1
  403a64:	mov	w0, w24
  403a68:	mov	x1, #0x540e                	// #21518
  403a6c:	bl	402a00 <ioctl@plt>
  403a70:	mov	w1, w22
  403a74:	mov	w0, w24
  403a78:	bl	4023a0 <tcsetpgrp@plt>
  403a7c:	b	402e18 <ferror@plt+0x3e8>
  403a80:	bl	402560 <getppid@plt>
  403a84:	bl	4023c0 <getpgid@plt>
  403a88:	mov	w1, w0
  403a8c:	mov	w0, #0x0                   	// #0
  403a90:	bl	402770 <setpgid@plt>
  403a94:	b	4039fc <ferror@plt+0xfcc>
  403a98:	mov	w0, #0x2f                  	// #47
  403a9c:	strh	w0, [sp, #4544]
  403aa0:	b	40337c <ferror@plt+0x94c>
  403aa4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  403aa8:	add	x0, x0, #0x250
  403aac:	bl	4029a0 <getenv@plt>
  403ab0:	mov	x19, x0
  403ab4:	cbnz	x0, 403320 <ferror@plt+0x8f0>
  403ab8:	ldr	x19, [x23, #40]
  403abc:	adrp	x22, 407000 <ferror@plt+0x45d0>
  403ac0:	add	x22, x22, #0xd40
  403ac4:	ldrsb	w0, [x19]
  403ac8:	cbnz	w0, 403328 <ferror@plt+0x8f8>
  403acc:	mov	x19, x22
  403ad0:	b	403328 <ferror@plt+0x8f8>
  403ad4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403ad8:	add	x1, x1, #0x318
  403adc:	mov	w2, #0x5                   	// #5
  403ae0:	bl	4028e0 <dcgettext@plt>
  403ae4:	bl	402870 <warnx@plt>
  403ae8:	mov	w0, #0x2                   	// #2
  403aec:	bl	4025f0 <sleep@plt>
  403af0:	mov	w0, #0x1                   	// #1
  403af4:	mov	x12, #0x21c0                	// #8640
  403af8:	ldp	x29, x30, [sp]
  403afc:	ldp	x19, x20, [sp, #16]
  403b00:	ldp	x21, x22, [sp, #32]
  403b04:	ldp	x23, x24, [sp, #48]
  403b08:	ldp	x25, x26, [sp, #64]
  403b0c:	ldp	x27, x28, [sp, #80]
  403b10:	add	sp, sp, x12
  403b14:	ret
  403b18:	add	x23, sp, #0x1c0
  403b1c:	mov	w19, #0xffffffff            	// #-1
  403b20:	mov	x0, x23
  403b24:	bl	402580 <sigemptyset@plt>
  403b28:	mov	x0, x23
  403b2c:	mov	w1, #0x11                  	// #17
  403b30:	bl	402950 <sigaddset@plt>
  403b34:	cbz	w20, 403b8c <ferror@plt+0x115c>
  403b38:	add	x2, sp, #0xa0
  403b3c:	mov	w3, #0x5                   	// #5
  403b40:	mov	w1, #0x0                   	// #0
  403b44:	mov	w0, #0x0                   	// #0
  403b48:	str	wzr, [sp, #176]
  403b4c:	bl	402630 <waitid@plt>
  403b50:	cmp	w0, #0x0
  403b54:	b.lt	403bc0 <ferror@plt+0x1190>  // b.tstop
  403b58:	b.ne	403b68 <ferror@plt+0x1138>  // b.any
  403b5c:	ldr	w2, [sp, #176]
  403b60:	cmp	w2, #0x0
  403b64:	b.gt	403bdc <ferror@plt+0x11ac>
  403b68:	add	x2, sp, #0x90
  403b6c:	mov	x0, x23
  403b70:	mov	x1, #0x0                   	// #0
  403b74:	bl	402410 <sigtimedwait@plt>
  403b78:	tbz	w0, #31, 403b34 <ferror@plt+0x1104>
  403b7c:	bl	402990 <__errno_location@plt>
  403b80:	ldr	w0, [x0]
  403b84:	cmp	w0, #0xb
  403b88:	b.ne	403b34 <ferror@plt+0x1104>  // b.any
  403b8c:	mov	x0, #0x11c0                	// #4544
  403b90:	add	x0, sp, x0
  403b94:	add	x0, x0, #0x8
  403b98:	str	xzr, [sp, #4544]
  403b9c:	bl	402580 <sigemptyset@plt>
  403ba0:	str	wzr, [sp, #4680]
  403ba4:	mov	x1, #0x11c0                	// #4544
  403ba8:	mov	x2, #0x0                   	// #0
  403bac:	add	x1, sp, x1
  403bb0:	mov	w0, #0x11                  	// #17
  403bb4:	bl	402680 <sigaction@plt>
  403bb8:	mov	w0, #0x0                   	// #0
  403bbc:	b	403af4 <ferror@plt+0x10c4>
  403bc0:	bl	402990 <__errno_location@plt>
  403bc4:	ldr	w0, [x0]
  403bc8:	cmp	w0, #0xa
  403bcc:	b.eq	403b8c <ferror@plt+0x115c>  // b.none
  403bd0:	cmp	w0, #0x4
  403bd4:	b.ne	403b68 <ferror@plt+0x1138>  // b.any
  403bd8:	b	403b34 <ferror@plt+0x1104>
  403bdc:	ldr	x0, [sp, #128]
  403be0:	cmp	x0, x24
  403be4:	b.eq	403b34 <ferror@plt+0x1104>  // b.none
  403be8:	ldr	w1, [x0, #36]
  403bec:	tbnz	w1, #31, 403c00 <ferror@plt+0x11d0>
  403bf0:	ldr	w1, [x0, #44]
  403bf4:	cmp	w1, #0x0
  403bf8:	ccmp	w2, w1, #0x0, ge  // ge = tcont
  403bfc:	b.eq	403c08 <ferror@plt+0x11d8>  // b.none
  403c00:	ldr	x0, [x0]
  403c04:	b	403be0 <ferror@plt+0x11b0>
  403c08:	sub	w20, w20, #0x1
  403c0c:	str	w19, [x0, #44]
  403c10:	ldr	x0, [x0]
  403c14:	b	403be0 <ferror@plt+0x11b0>
  403c18:	mov	w2, #0x5                   	// #5
  403c1c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403c20:	add	x1, x1, #0x38
  403c24:	bl	4028e0 <dcgettext@plt>
  403c28:	mov	x1, x27
  403c2c:	add	x23, x20, #0x8
  403c30:	bl	402870 <warnx@plt>
  403c34:	b	402cdc <ferror@plt+0x2ac>
  403c38:	mov	w0, #0x0                   	// #0
  403c3c:	bl	402670 <close@plt>
  403c40:	cmp	w24, #0x1
  403c44:	b.eq	403a60 <ferror@plt+0x1030>  // b.none
  403c48:	mov	w0, #0x1                   	// #1
  403c4c:	bl	402670 <close@plt>
  403c50:	cmp	w24, #0x2
  403c54:	b.eq	403a60 <ferror@plt+0x1030>  // b.none
  403c58:	mov	w0, #0x2                   	// #2
  403c5c:	bl	402670 <close@plt>
  403c60:	b	403a60 <ferror@plt+0x1030>
  403c64:	mov	w2, #0x5                   	// #5
  403c68:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403c6c:	add	x1, x1, #0x18
  403c70:	bl	4028e0 <dcgettext@plt>
  403c74:	mov	x1, x27
  403c78:	add	x23, x20, #0x8
  403c7c:	bl	402730 <warn@plt>
  403c80:	b	402cdc <ferror@plt+0x2ac>
  403c84:	mov	x21, x24
  403c88:	b	402dd4 <ferror@plt+0x3a4>
  403c8c:	mov	w2, #0x5                   	// #5
  403c90:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403c94:	add	x1, x1, #0x60
  403c98:	bl	4028e0 <dcgettext@plt>
  403c9c:	mov	x1, x26
  403ca0:	bl	402870 <warnx@plt>
  403ca4:	ldr	x0, [x20, #16]
  403ca8:	strb	wzr, [x0]
  403cac:	b	4037e8 <ferror@plt+0xdb8>
  403cb0:	cmp	w2, #0x16
  403cb4:	b.hi	403cd0 <ferror@plt+0x12a0>  // b.pmore
  403cb8:	mov	x0, #0x1                   	// #1
  403cbc:	mov	x1, #0x2d                  	// #45
  403cc0:	movk	x1, #0x40, lsl #16
  403cc4:	lsl	x0, x0, x2
  403cc8:	tst	x0, x1
  403ccc:	b.ne	403298 <ferror@plt+0x868>  // b.any
  403cd0:	mov	w2, #0x5                   	// #5
  403cd4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403cd8:	mov	x0, #0x0                   	// #0
  403cdc:	add	x1, x1, #0x198
  403ce0:	bl	4028e0 <dcgettext@plt>
  403ce4:	ldr	x1, [x21, #16]
  403ce8:	bl	402730 <warn@plt>
  403cec:	b	403298 <ferror@plt+0x868>
  403cf0:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  403cf4:	mov	w2, #0x5                   	// #5
  403cf8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403cfc:	mov	x0, #0x0                   	// #0
  403d00:	ldr	x19, [x3, #984]
  403d04:	add	x1, x1, #0xdd0
  403d08:	bl	4028e0 <dcgettext@plt>
  403d0c:	mov	x1, x19
  403d10:	bl	402370 <fputs@plt>
  403d14:	mov	w2, #0x5                   	// #5
  403d18:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403d1c:	mov	x0, #0x0                   	// #0
  403d20:	add	x1, x1, #0xde0
  403d24:	bl	4028e0 <dcgettext@plt>
  403d28:	mov	x1, x0
  403d2c:	adrp	x2, 41a000 <ferror@plt+0x175d0>
  403d30:	mov	x0, x19
  403d34:	ldr	x2, [x2, #992]
  403d38:	bl	4029d0 <fprintf@plt>
  403d3c:	mov	x1, x19
  403d40:	mov	w0, #0xa                   	// #10
  403d44:	bl	402450 <fputc@plt>
  403d48:	mov	w2, #0x5                   	// #5
  403d4c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403d50:	mov	x0, #0x0                   	// #0
  403d54:	add	x1, x1, #0xe00
  403d58:	bl	4028e0 <dcgettext@plt>
  403d5c:	mov	x1, x19
  403d60:	bl	402370 <fputs@plt>
  403d64:	mov	w2, #0x5                   	// #5
  403d68:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403d6c:	mov	x0, #0x0                   	// #0
  403d70:	add	x1, x1, #0xe18
  403d74:	bl	4028e0 <dcgettext@plt>
  403d78:	mov	x1, x19
  403d7c:	bl	402370 <fputs@plt>
  403d80:	mov	w2, #0x5                   	// #5
  403d84:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403d88:	mov	x0, #0x0                   	// #0
  403d8c:	add	x1, x1, #0xe28
  403d90:	bl	4028e0 <dcgettext@plt>
  403d94:	mov	x1, x19
  403d98:	bl	402370 <fputs@plt>
  403d9c:	mov	x1, x19
  403da0:	mov	w0, #0xa                   	// #10
  403da4:	bl	402450 <fputc@plt>
  403da8:	mov	w2, #0x5                   	// #5
  403dac:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403db0:	mov	x0, #0x0                   	// #0
  403db4:	add	x1, x1, #0xef8
  403db8:	bl	4028e0 <dcgettext@plt>
  403dbc:	mov	x19, x0
  403dc0:	mov	w2, #0x5                   	// #5
  403dc4:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403dc8:	mov	x0, #0x0                   	// #0
  403dcc:	add	x1, x1, #0xf10
  403dd0:	bl	4028e0 <dcgettext@plt>
  403dd4:	mov	x4, x0
  403dd8:	adrp	x3, 407000 <ferror@plt+0x45d0>
  403ddc:	add	x3, x3, #0xf20
  403de0:	mov	x2, x19
  403de4:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403de8:	adrp	x0, 407000 <ferror@plt+0x45d0>
  403dec:	add	x1, x1, #0xf30
  403df0:	add	x0, x0, #0xf40
  403df4:	bl	402980 <printf@plt>
  403df8:	mov	w2, #0x5                   	// #5
  403dfc:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403e00:	mov	x0, #0x0                   	// #0
  403e04:	add	x1, x1, #0xf58
  403e08:	bl	4028e0 <dcgettext@plt>
  403e0c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403e10:	add	x1, x1, #0xf78
  403e14:	bl	402980 <printf@plt>
  403e18:	mov	w0, #0x0                   	// #0
  403e1c:	bl	402380 <exit@plt>
  403e20:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  403e24:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403e28:	ldr	x2, [x21, #16]
  403e2c:	add	x1, x1, #0x1a8
  403e30:	ldr	x0, [x0, #960]
  403e34:	bl	4029d0 <fprintf@plt>
  403e38:	b	403298 <ferror@plt+0x868>
  403e3c:	mov	w2, #0x5                   	// #5
  403e40:	adrp	x1, 408000 <ferror@plt+0x55d0>
  403e44:	mov	x0, #0x0                   	// #0
  403e48:	add	x1, x1, #0x2f8
  403e4c:	bl	4028e0 <dcgettext@plt>
  403e50:	mov	x1, x0
  403e54:	mov	w0, #0x1                   	// #1
  403e58:	bl	402940 <errx@plt>
  403e5c:	bl	402990 <__errno_location@plt>
  403e60:	ldr	w1, [x0]
  403e64:	cbnz	w1, 403e70 <ferror@plt+0x1440>
  403e68:	mov	w1, #0x2                   	// #2
  403e6c:	str	w1, [x0]
  403e70:	mov	w2, #0x5                   	// #5
  403e74:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403e78:	mov	x0, #0x0                   	// #0
  403e7c:	add	x1, x1, #0xfc0
  403e80:	bl	4028e0 <dcgettext@plt>
  403e84:	mov	x1, x0
  403e88:	mov	w0, #0x1                   	// #1
  403e8c:	bl	4029f0 <err@plt>
  403e90:	mov	w0, #0x1                   	// #1
  403e94:	bl	402380 <exit@plt>
  403e98:	mov	x2, x19
  403e9c:	mov	w0, w26
  403ea0:	mov	w1, #0x2                   	// #2
  403ea4:	bl	402890 <tcsetattr@plt>
  403ea8:	b	403170 <ferror@plt+0x740>
  403eac:	mov	w2, #0x5                   	// #5
  403eb0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  403eb4:	mov	x0, #0x0                   	// #0
  403eb8:	add	x1, x1, #0xf90
  403ebc:	bl	4028e0 <dcgettext@plt>
  403ec0:	mov	x1, x0
  403ec4:	mov	w0, #0x1                   	// #1
  403ec8:	bl	402940 <errx@plt>
  403ecc:	nop
  403ed0:	mov	x12, #0x10c0                	// #4288
  403ed4:	sub	sp, sp, x12
  403ed8:	adrp	x2, 422000 <__progname@@GLIBC_2.17+0x7c20>
  403edc:	stp	x29, x30, [sp]
  403ee0:	mov	x29, sp
  403ee4:	stp	x21, x22, [sp, #32]
  403ee8:	mov	x22, x1
  403eec:	ldr	w1, [x2, #1984]
  403ef0:	lsr	x21, x22, #12
  403ef4:	stp	x19, x20, [sp, #16]
  403ef8:	lsr	x19, x22, #32
  403efc:	mov	x20, x0
  403f00:	and	w19, w19, #0xfffff000
  403f04:	ubfx	w0, w22, #8, #12
  403f08:	bfxil	w21, w22, #0, #8
  403f0c:	orr	w19, w19, w0
  403f10:	cbnz	w1, 404018 <ferror@plt+0x15e8>
  403f14:	mov	w4, w21
  403f18:	mov	w3, w19
  403f1c:	adrp	x2, 408000 <ferror@plt+0x55d0>
  403f20:	add	x2, x2, #0x480
  403f24:	mov	x1, #0x1000                	// #4096
  403f28:	add	x0, sp, #0xc0
  403f2c:	bl	402490 <snprintf@plt>
  403f30:	add	x0, sp, #0xc0
  403f34:	mov	x1, #0x0                   	// #0
  403f38:	bl	4028f0 <realpath@plt>
  403f3c:	cbz	x0, 403f58 <ferror@plt+0x1528>
  403f40:	mov	x12, #0x10c0                	// #4288
  403f44:	ldp	x29, x30, [sp]
  403f48:	ldp	x19, x20, [sp, #16]
  403f4c:	ldp	x21, x22, [sp, #32]
  403f50:	add	sp, sp, x12
  403f54:	ret
  403f58:	str	x23, [sp, #48]
  403f5c:	adrp	x23, 408000 <ferror@plt+0x55d0>
  403f60:	add	x23, x23, #0x490
  403f64:	mov	x0, x20
  403f68:	bl	402850 <dirfd@plt>
  403f6c:	mov	w21, w0
  403f70:	mov	x0, x20
  403f74:	bl	402750 <rewinddir@plt>
  403f78:	mov	x0, x20
  403f7c:	bl	402640 <readdir@plt>
  403f80:	mov	w5, #0xfd                  	// #253
  403f84:	cbz	x0, 403ffc <ferror@plt+0x15cc>
  403f88:	ldrb	w6, [x0, #18]
  403f8c:	add	x19, x0, #0x13
  403f90:	add	x3, sp, #0x40
  403f94:	mov	x2, x19
  403f98:	mov	w1, w21
  403f9c:	tst	w6, w5
  403fa0:	mov	w4, #0x0                   	// #0
  403fa4:	mov	w0, #0x0                   	// #0
  403fa8:	b.ne	403f78 <ferror@plt+0x1548>  // b.any
  403fac:	bl	402a20 <__fxstatat@plt>
  403fb0:	tbnz	w0, #31, 403f78 <ferror@plt+0x1548>
  403fb4:	ldr	w0, [sp, #80]
  403fb8:	and	w0, w0, #0xf000
  403fbc:	cmp	w0, #0x2, lsl #12
  403fc0:	b.ne	403f78 <ferror@plt+0x1548>  // b.any
  403fc4:	ldr	x0, [sp, #96]
  403fc8:	cmp	x0, x22
  403fcc:	b.ne	403f78 <ferror@plt+0x1548>  // b.any
  403fd0:	mov	x3, x19
  403fd4:	mov	x2, x23
  403fd8:	add	x0, sp, #0xc0
  403fdc:	mov	x1, #0x1000                	// #4096
  403fe0:	bl	402490 <snprintf@plt>
  403fe4:	cmp	w0, #0xfff
  403fe8:	b.hi	403f78 <ferror@plt+0x1548>  // b.pmore
  403fec:	add	x0, sp, #0xc0
  403ff0:	mov	x1, #0x0                   	// #0
  403ff4:	bl	4028f0 <realpath@plt>
  403ff8:	cbz	x0, 403f78 <ferror@plt+0x1548>
  403ffc:	mov	x12, #0x10c0                	// #4288
  404000:	ldp	x29, x30, [sp]
  404004:	ldp	x19, x20, [sp, #16]
  404008:	ldp	x21, x22, [sp, #32]
  40400c:	ldr	x23, [sp, #48]
  404010:	add	sp, sp, x12
  404014:	ret
  404018:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  40401c:	mov	x2, #0x10                  	// #16
  404020:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404024:	add	x0, x0, #0x450
  404028:	ldr	x3, [x1, #960]
  40402c:	mov	x1, #0x1                   	// #1
  404030:	bl	402800 <fwrite@plt>
  404034:	mov	w2, w21
  404038:	mov	w1, w19
  40403c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404040:	add	x0, x0, #0x468
  404044:	bl	404a88 <ferror@plt+0x2058>
  404048:	b	403f14 <ferror@plt+0x14e4>
  40404c:	nop
  404050:	stp	x29, x30, [sp, #-64]!
  404054:	adrp	x2, 422000 <__progname@@GLIBC_2.17+0x7c20>
  404058:	mov	x29, sp
  40405c:	stp	x19, x20, [sp, #16]
  404060:	mov	x20, x0
  404064:	ldr	w0, [x2, #1984]
  404068:	stp	x21, x22, [sp, #32]
  40406c:	mov	x19, x1
  404070:	cbnz	w0, 404148 <ferror@plt+0x1718>
  404074:	ldr	x0, [x20]
  404078:	mov	x22, #0x0                   	// #0
  40407c:	cmp	x20, x0
  404080:	b.eq	404090 <ferror@plt+0x1660>  // b.none
  404084:	ldr	x22, [x20, #8]
  404088:	cmp	x22, x20
  40408c:	csel	x22, x22, xzr, ne  // ne = any
  404090:	mov	x0, x19
  404094:	bl	402350 <strlen@plt>
  404098:	mov	x1, #0x8                   	// #8
  40409c:	add	x2, x0, #0x81
  4040a0:	add	x0, sp, #0x38
  4040a4:	bl	402600 <posix_memalign@plt>
  4040a8:	mov	w21, w0
  4040ac:	cbz	w0, 4040c8 <ferror@plt+0x1698>
  4040b0:	mov	w21, #0xfffffff4            	// #-12
  4040b4:	mov	w0, w21
  4040b8:	ldp	x19, x20, [sp, #16]
  4040bc:	ldp	x21, x22, [sp, #32]
  4040c0:	ldp	x29, x30, [sp], #64
  4040c4:	ret
  4040c8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4040cc:	mov	x1, x19
  4040d0:	ldr	x19, [sp, #56]
  4040d4:	ldr	q0, [x0, #1744]
  4040d8:	add	x0, x19, #0x80
  4040dc:	ldr	x2, [x20, #8]
  4040e0:	stp	x20, x2, [x19]
  4040e4:	str	x19, [x20, #8]
  4040e8:	str	q0, [x19, #48]
  4040ec:	str	wzr, [x19, #64]
  4040f0:	str	x19, [x2]
  4040f4:	str	x0, [x19, #16]
  4040f8:	bl	402840 <strcpy@plt>
  4040fc:	mov	x1, #0xffffffff00000000    	// #-4294967296
  404100:	stp	xzr, x1, [x19, #24]
  404104:	mov	w0, #0x0                   	// #0
  404108:	cbz	x22, 404114 <ferror@plt+0x16e4>
  40410c:	ldr	w0, [x22, #40]
  404110:	add	w0, w0, #0x1
  404114:	add	x1, x19, #0x44
  404118:	mov	w2, #0xffffffff            	// #-1
  40411c:	stp	w0, w2, [x19, #40]
  404120:	mov	w0, w21
  404124:	stp	xzr, xzr, [x1]
  404128:	stp	xzr, xzr, [x1, #16]
  40412c:	stp	xzr, xzr, [x1, #32]
  404130:	stur	xzr, [x19, #116]
  404134:	str	wzr, [x19, #124]
  404138:	ldp	x19, x20, [sp, #16]
  40413c:	ldp	x21, x22, [sp, #32]
  404140:	ldp	x29, x30, [sp], #64
  404144:	ret
  404148:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  40414c:	mov	x2, #0x10                  	// #16
  404150:	mov	x1, #0x1                   	// #1
  404154:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404158:	ldr	x3, [x3, #960]
  40415c:	add	x0, x0, #0x450
  404160:	bl	402800 <fwrite@plt>
  404164:	mov	x1, x19
  404168:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40416c:	add	x0, x0, #0x4b0
  404170:	bl	404a88 <ferror@plt+0x2058>
  404174:	b	404074 <ferror@plt+0x1644>
  404178:	mov	x29, #0x0                   	// #0
  40417c:	mov	x30, #0x0                   	// #0
  404180:	mov	x5, x0
  404184:	ldr	x1, [sp]
  404188:	add	x2, sp, #0x8
  40418c:	mov	x6, sp
  404190:	movz	x0, #0x0, lsl #48
  404194:	movk	x0, #0x0, lsl #32
  404198:	movk	x0, #0x40, lsl #16
  40419c:	movk	x0, #0x2a40
  4041a0:	movz	x3, #0x0, lsl #48
  4041a4:	movk	x3, #0x0, lsl #32
  4041a8:	movk	x3, #0x40, lsl #16
  4041ac:	movk	x3, #0x7bc8
  4041b0:	movz	x4, #0x0, lsl #48
  4041b4:	movk	x4, #0x0, lsl #32
  4041b8:	movk	x4, #0x40, lsl #16
  4041bc:	movk	x4, #0x7c48
  4041c0:	bl	4025b0 <__libc_start_main@plt>
  4041c4:	bl	4026d0 <abort@plt>
  4041c8:	adrp	x0, 419000 <ferror@plt+0x165d0>
  4041cc:	ldr	x0, [x0, #4064]
  4041d0:	cbz	x0, 4041d8 <ferror@plt+0x17a8>
  4041d4:	b	4026b0 <__gmon_start__@plt>
  4041d8:	ret
  4041dc:	nop
  4041e0:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4041e4:	add	x0, x0, #0x3b8
  4041e8:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  4041ec:	add	x1, x1, #0x3b8
  4041f0:	cmp	x1, x0
  4041f4:	b.eq	40420c <ferror@plt+0x17dc>  // b.none
  4041f8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4041fc:	ldr	x1, [x1, #3192]
  404200:	cbz	x1, 40420c <ferror@plt+0x17dc>
  404204:	mov	x16, x1
  404208:	br	x16
  40420c:	ret
  404210:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  404214:	add	x0, x0, #0x3b8
  404218:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  40421c:	add	x1, x1, #0x3b8
  404220:	sub	x1, x1, x0
  404224:	lsr	x2, x1, #63
  404228:	add	x1, x2, x1, asr #3
  40422c:	cmp	xzr, x1, asr #1
  404230:	asr	x1, x1, #1
  404234:	b.eq	40424c <ferror@plt+0x181c>  // b.none
  404238:	adrp	x2, 407000 <ferror@plt+0x45d0>
  40423c:	ldr	x2, [x2, #3200]
  404240:	cbz	x2, 40424c <ferror@plt+0x181c>
  404244:	mov	x16, x2
  404248:	br	x16
  40424c:	ret
  404250:	stp	x29, x30, [sp, #-32]!
  404254:	mov	x29, sp
  404258:	str	x19, [sp, #16]
  40425c:	adrp	x19, 41a000 <ferror@plt+0x175d0>
  404260:	ldrb	w0, [x19, #1000]
  404264:	cbnz	w0, 404274 <ferror@plt+0x1844>
  404268:	bl	4041e0 <ferror@plt+0x17b0>
  40426c:	mov	w0, #0x1                   	// #1
  404270:	strb	w0, [x19, #1000]
  404274:	ldr	x19, [sp, #16]
  404278:	ldp	x29, x30, [sp], #32
  40427c:	ret
  404280:	b	404210 <ferror@plt+0x17e0>
  404284:	nop
  404288:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  40428c:	ldr	w0, [x1, #1008]
  404290:	add	w0, w0, #0x1
  404294:	str	w0, [x1, #1008]
  404298:	ret
  40429c:	nop
  4042a0:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4042a4:	add	x0, x0, #0x3f0
  4042a8:	ldr	w1, [x0, #4]
  4042ac:	add	w1, w1, #0x1
  4042b0:	str	w1, [x0, #4]
  4042b4:	ret
  4042b8:	stp	x29, x30, [sp, #-144]!
  4042bc:	mov	x29, sp
  4042c0:	stp	x21, x22, [sp, #32]
  4042c4:	mov	x22, x0
  4042c8:	mov	w0, #0x50                  	// #80
  4042cc:	stp	x19, x20, [sp, #16]
  4042d0:	add	x19, sp, #0x50
  4042d4:	ldr	w21, [x22, #36]
  4042d8:	str	x23, [sp, #48]
  4042dc:	add	x23, x22, #0x44
  4042e0:	str	wzr, [sp, #68]
  4042e4:	bl	4078f0 <ferror@plt+0x4ec0>
  4042e8:	cbnz	w0, 40442c <ferror@plt+0x19fc>
  4042ec:	mov	x2, x19
  4042f0:	mov	x1, #0x5457                	// #21591
  4042f4:	mov	w0, w21
  4042f8:	stp	xzr, xzr, [sp, #80]
  4042fc:	stp	xzr, xzr, [sp, #96]
  404300:	stp	xzr, xzr, [sp, #112]
  404304:	str	xzr, [sp, #128]
  404308:	str	wzr, [sp, #136]
  40430c:	bl	402a00 <ioctl@plt>
  404310:	bl	402990 <__errno_location@plt>
  404314:	mov	x19, x0
  404318:	mov	x1, x23
  40431c:	mov	w0, w21
  404320:	str	wzr, [x19]
  404324:	bl	4024c0 <tcgetattr@plt>
  404328:	tbnz	w0, #31, 4044a8 <ferror@plt+0x1a78>
  40432c:	add	x2, sp, #0x44
  404330:	mov	w0, w21
  404334:	mov	x1, #0x4b44                	// #19268
  404338:	bl	402a00 <ioctl@plt>
  40433c:	tbnz	w0, #31, 4044fc <ferror@plt+0x1acc>
  404340:	ldr	w0, [sp, #68]
  404344:	cmp	w0, #0x3
  404348:	b.eq	404414 <ferror@plt+0x19e4>  // b.none
  40434c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404350:	mov	w0, #0x0                   	// #0
  404354:	add	x1, x1, #0xca0
  404358:	bl	402a10 <setlocale@plt>
  40435c:	mov	w2, #0x0                   	// #0
  404360:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404364:	ldr	d0, [x22, #72]
  404368:	ldr	w1, [x23, #12]
  40436c:	mov	w4, #0xffffea30            	// #-5584
  404370:	ldr	d2, [x0, #864]
  404374:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404378:	and	w1, w1, w4
  40437c:	mov	w3, #0x8a3b                	// #35387
  404380:	ldr	d1, [x0, #872]
  404384:	orr	w1, w1, w3
  404388:	and	v0.8b, v0.8b, v2.8b
  40438c:	ldr	w0, [x22, #68]
  404390:	orr	v0.8b, v0.8b, v1.8b
  404394:	str	d0, [x22, #72]
  404398:	str	w1, [x23, #12]
  40439c:	cbz	w2, 404494 <ferror@plt+0x1a64>
  4043a0:	mov	w1, #0xffffe51e            	// #-6882
  4043a4:	and	w0, w0, w1
  4043a8:	mov	w1, #0x6502                	// #25858
  4043ac:	orr	w0, w0, w1
  4043b0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4043b4:	str	w0, [x22, #68]
  4043b8:	ldr	q0, [x1, #880]
  4043bc:	stur	q0, [x22, #85]
  4043c0:	strb	wzr, [x23, #33]
  4043c4:	mov	x2, x23
  4043c8:	mov	w0, w21
  4043cc:	mov	w1, #0x0                   	// #0
  4043d0:	bl	402890 <tcsetattr@plt>
  4043d4:	cbnz	w0, 4044e0 <ferror@plt+0x1ab0>
  4043d8:	mov	w0, w21
  4043dc:	mov	w2, #0x0                   	// #0
  4043e0:	mov	w1, #0x3                   	// #3
  4043e4:	bl	402810 <fcntl@plt>
  4043e8:	cmn	w0, #0x1
  4043ec:	b.eq	404400 <ferror@plt+0x19d0>  // b.none
  4043f0:	and	w2, w0, #0xfffff7ff
  4043f4:	mov	w1, #0x4                   	// #4
  4043f8:	mov	w0, w21
  4043fc:	bl	402810 <fcntl@plt>
  404400:	ldp	x19, x20, [sp, #16]
  404404:	ldp	x21, x22, [sp, #32]
  404408:	ldr	x23, [sp, #48]
  40440c:	ldp	x29, x30, [sp], #144
  404410:	ret
  404414:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404418:	mov	w0, #0x0                   	// #0
  40441c:	add	x1, x1, #0xca8
  404420:	bl	402a10 <setlocale@plt>
  404424:	mov	w2, #0x4                   	// #4
  404428:	b	404360 <ferror@plt+0x1930>
  40442c:	mov	w20, #0x1e                  	// #30
  404430:	mov	w0, #0x51                  	// #81
  404434:	bl	4078f0 <ferror@plt+0x4ec0>
  404438:	b	404460 <ferror@plt+0x1a30>
  40443c:	ldp	w2, w4, [sp, #80]
  404440:	ldp	w1, w3, [sp, #88]
  404444:	orr	w2, w2, w4
  404448:	orr	w1, w1, w3
  40444c:	orr	w1, w1, w2
  404450:	cbz	w1, 4042ec <ferror@plt+0x18bc>
  404454:	bl	4025f0 <sleep@plt>
  404458:	subs	w20, w20, #0x1
  40445c:	b.eq	4042ec <ferror@plt+0x18bc>  // b.none
  404460:	stp	xzr, xzr, [x19]
  404464:	mov	x1, #0x5456                	// #21590
  404468:	mov	x2, x19
  40446c:	stp	xzr, xzr, [x19, #16]
  404470:	mov	w0, w21
  404474:	stp	xzr, xzr, [x19, #32]
  404478:	str	xzr, [x19, #48]
  40447c:	str	wzr, [x19, #56]
  404480:	bl	402a00 <ioctl@plt>
  404484:	mov	w1, w0
  404488:	mov	w0, #0x1                   	// #1
  40448c:	tbz	w1, #31, 40443c <ferror@plt+0x1a0c>
  404490:	b	4042ec <ferror@plt+0x18bc>
  404494:	mov	w1, #0xffffa51e            	// #-23266
  404498:	and	w0, w0, w1
  40449c:	mov	w1, #0x2502                	// #9474
  4044a0:	orr	w0, w0, w1
  4044a4:	b	4043b0 <ferror@plt+0x1980>
  4044a8:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4044ac:	add	x1, x1, #0xc88
  4044b0:	mov	w2, #0x5                   	// #5
  4044b4:	mov	x0, #0x0                   	// #0
  4044b8:	bl	4028e0 <dcgettext@plt>
  4044bc:	bl	402730 <warn@plt>
  4044c0:	ldr	w0, [x22, #32]
  4044c4:	ldp	x19, x20, [sp, #16]
  4044c8:	orr	w0, w0, #0x2
  4044cc:	str	w0, [x22, #32]
  4044d0:	ldp	x21, x22, [sp, #32]
  4044d4:	ldr	x23, [sp, #48]
  4044d8:	ldp	x29, x30, [sp], #144
  4044dc:	ret
  4044e0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4044e4:	add	x1, x1, #0xcb0
  4044e8:	mov	w2, #0x5                   	// #5
  4044ec:	mov	x0, #0x0                   	// #0
  4044f0:	bl	4028e0 <dcgettext@plt>
  4044f4:	bl	402730 <warn@plt>
  4044f8:	b	4043d8 <ferror@plt+0x19a8>
  4044fc:	str	wzr, [x19]
  404500:	mov	w1, #0x2                   	// #2
  404504:	mov	w0, w21
  404508:	ldr	w2, [x22, #32]
  40450c:	orr	w2, w2, #0x1
  404510:	str	w2, [x22, #32]
  404514:	bl	402310 <tcflush@plt>
  404518:	mov	x0, x23
  40451c:	bl	4028b0 <cfgetispeed@plt>
  404520:	mov	w20, w0
  404524:	mov	x0, x23
  404528:	bl	4023e0 <cfgetospeed@plt>
  40452c:	mov	w19, w0
  404530:	ldr	w1, [x23, #8]
  404534:	cmp	w20, #0x0
  404538:	mov	w2, #0x4b0                 	// #1200
  40453c:	and	w0, w1, #0x800
  404540:	ldr	w1, [x23, #4]
  404544:	orr	w0, w0, w2
  404548:	str	w0, [x23, #8]
  40454c:	mov	w2, #0xd                   	// #13
  404550:	csel	w20, w20, w2, ne  // ne = any
  404554:	cmp	w19, #0x0
  404558:	str	wzr, [x22, #68]
  40455c:	mov	w0, #0x5                   	// #5
  404560:	and	w0, w1, w0
  404564:	str	w0, [x23, #4]
  404568:	csel	w19, w19, w2, ne  // ne = any
  40456c:	str	wzr, [x23, #12]
  404570:	mov	w1, w20
  404574:	mov	x0, x23
  404578:	bl	402910 <cfsetispeed@plt>
  40457c:	mov	w1, w19
  404580:	mov	x0, x23
  404584:	bl	4024a0 <cfsetospeed@plt>
  404588:	strb	wzr, [x23, #16]
  40458c:	mov	w0, #0x100                 	// #256
  404590:	strh	w0, [x22, #90]
  404594:	add	x2, sp, #0x48
  404598:	mov	w0, w21
  40459c:	mov	x1, #0x5413                	// #21523
  4045a0:	bl	402a00 <ioctl@plt>
  4045a4:	cbnz	w0, 4045d0 <ferror@plt+0x1ba0>
  4045a8:	ldrh	w1, [sp, #72]
  4045ac:	ldrh	w0, [sp, #74]
  4045b0:	cbz	w1, 4045e4 <ferror@plt+0x1bb4>
  4045b4:	cbnz	w0, 4045d0 <ferror@plt+0x1ba0>
  4045b8:	mov	w0, #0x50                  	// #80
  4045bc:	strh	w0, [sp, #74]
  4045c0:	add	x2, sp, #0x48
  4045c4:	mov	w0, w21
  4045c8:	mov	x1, #0x5414                	// #21524
  4045cc:	bl	402a00 <ioctl@plt>
  4045d0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4045d4:	mov	w0, #0x0                   	// #0
  4045d8:	add	x1, x1, #0xca0
  4045dc:	bl	402a10 <setlocale@plt>
  4045e0:	b	4043c4 <ferror@plt+0x1994>
  4045e4:	mov	w1, #0x18                  	// #24
  4045e8:	strh	w1, [sp, #72]
  4045ec:	cbz	w0, 4045b8 <ferror@plt+0x1b88>
  4045f0:	b	4045c0 <ferror@plt+0x1b90>
  4045f4:	nop
  4045f8:	stp	x29, x30, [sp, #-48]!
  4045fc:	mov	x29, sp
  404600:	stp	x19, x20, [sp, #16]
  404604:	ldrsb	w19, [x0]
  404608:	cbz	w19, 40474c <ferror@plt+0x1d1c>
  40460c:	mov	x20, x0
  404610:	cmp	w19, #0x24
  404614:	b.ne	404704 <ferror@plt+0x1cd4>  // b.any
  404618:	ldrsb	w0, [x0, #1]
  40461c:	add	x1, x20, #0x1
  404620:	cmp	w0, #0x24
  404624:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404628:	b.eq	404640 <ferror@plt+0x1c10>  // b.none
  40462c:	nop
  404630:	ldrsb	w0, [x1, #1]!
  404634:	cmp	w0, #0x24
  404638:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40463c:	b.ne	404630 <ferror@plt+0x1c00>  // b.any
  404640:	cmp	w0, #0x24
  404644:	b.ne	404710 <ferror@plt+0x1ce0>  // b.any
  404648:	add	x19, x1, #0x1
  40464c:	sub	x2, x19, x20
  404650:	sub	x0, x2, #0x3
  404654:	cmp	x0, #0x1
  404658:	b.hi	404710 <ferror@plt+0x1ce0>  // b.pmore
  40465c:	add	x0, sp, #0x28
  404660:	mov	x1, x20
  404664:	str	wzr, [sp, #40]
  404668:	strb	wzr, [sp, #44]
  40466c:	bl	402930 <strncpy@plt>
  404670:	ldrsb	w0, [x19], #1
  404674:	cmp	w0, #0x24
  404678:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40467c:	b.ne	404670 <ferror@plt+0x1c40>  // b.any
  404680:	cmp	w0, #0x24
  404684:	b.ne	404710 <ferror@plt+0x1ce0>  // b.any
  404688:	sub	x20, x19, x20
  40468c:	cmp	x20, #0x10
  404690:	b.gt	404710 <ferror@plt+0x1ce0>
  404694:	mov	x0, x19
  404698:	bl	402350 <strlen@plt>
  40469c:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4046a0:	mov	x19, x0
  4046a4:	add	x1, x1, #0xcc8
  4046a8:	add	x0, sp, #0x28
  4046ac:	bl	402720 <strcmp@plt>
  4046b0:	cbnz	w0, 4046c0 <ferror@plt+0x1c90>
  4046b4:	sub	x0, x19, #0x16
  4046b8:	cmp	x0, #0x2
  4046bc:	b.hi	404710 <ferror@plt+0x1ce0>  // b.pmore
  4046c0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4046c4:	add	x0, sp, #0x28
  4046c8:	add	x1, x1, #0xcd0
  4046cc:	bl	402720 <strcmp@plt>
  4046d0:	cbnz	w0, 4046e0 <ferror@plt+0x1cb0>
  4046d4:	sub	x0, x19, #0x2a
  4046d8:	cmp	x0, #0x2
  4046dc:	b.hi	404710 <ferror@plt+0x1ce0>  // b.pmore
  4046e0:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4046e4:	add	x0, sp, #0x28
  4046e8:	add	x1, x1, #0xcd8
  4046ec:	bl	402720 <strcmp@plt>
  4046f0:	cbnz	w0, 40474c <ferror@plt+0x1d1c>
  4046f4:	sub	x19, x19, #0x55
  4046f8:	cmp	x19, #0x2
  4046fc:	cset	w0, ls  // ls = plast
  404700:	b	404714 <ferror@plt+0x1ce4>
  404704:	bl	402350 <strlen@plt>
  404708:	cmp	x0, #0xd
  40470c:	b.eq	404720 <ferror@plt+0x1cf0>  // b.none
  404710:	mov	w0, #0x0                   	// #0
  404714:	ldp	x19, x20, [sp, #16]
  404718:	ldp	x29, x30, [sp], #48
  40471c:	ret
  404720:	and	w19, w19, #0xff
  404724:	and	w2, w19, #0xffffffdf
  404728:	sub	w19, w19, #0x2e
  40472c:	sub	w2, w2, #0x41
  404730:	and	w19, w19, #0xff
  404734:	and	w2, w2, #0xff
  404738:	cmp	w2, #0x19
  40473c:	ccmp	w19, #0xb, #0x0, hi  // hi = pmore
  404740:	b.hi	404710 <ferror@plt+0x1ce0>  // b.pmore
  404744:	ldrsb	w19, [x20, #1]!
  404748:	cbnz	w19, 404720 <ferror@plt+0x1cf0>
  40474c:	mov	w0, #0x1                   	// #1
  404750:	b	404714 <ferror@plt+0x1ce4>
  404754:	nop
  404758:	stp	x29, x30, [sp, #-32]!
  40475c:	mov	w2, #0x5                   	// #5
  404760:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404764:	mov	x29, sp
  404768:	add	x1, x1, #0xce0
  40476c:	str	x19, [sp, #16]
  404770:	mov	x19, x0
  404774:	mov	x0, #0x0                   	// #0
  404778:	bl	4028e0 <dcgettext@plt>
  40477c:	mov	x1, x0
  404780:	mov	x2, x19
  404784:	mov	w0, #0x1                   	// #1
  404788:	bl	4029f0 <err@plt>
  40478c:	nop
  404790:	stp	x29, x30, [sp, #-32]!
  404794:	mov	w2, #0x1                   	// #1
  404798:	mov	x29, sp
  40479c:	str	x19, [sp, #16]
  4047a0:	mov	x19, x0
  4047a4:	bl	402420 <setenv@plt>
  4047a8:	cbnz	w0, 4047b8 <ferror@plt+0x1d88>
  4047ac:	ldr	x19, [sp, #16]
  4047b0:	ldp	x29, x30, [sp], #32
  4047b4:	ret
  4047b8:	mov	x0, x19
  4047bc:	bl	404758 <ferror@plt+0x1d28>
  4047c0:	stp	x29, x30, [sp, #-32]!
  4047c4:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4047c8:	mov	x29, sp
  4047cc:	stp	x19, x20, [sp, #16]
  4047d0:	ldr	x20, [x0, #984]
  4047d4:	bl	402990 <__errno_location@plt>
  4047d8:	mov	x19, x0
  4047dc:	mov	x0, x20
  4047e0:	str	wzr, [x19]
  4047e4:	bl	402a30 <ferror@plt>
  4047e8:	cbz	w0, 404888 <ferror@plt+0x1e58>
  4047ec:	ldr	w0, [x19]
  4047f0:	cmp	w0, #0x9
  4047f4:	b.ne	404838 <ferror@plt+0x1e08>  // b.any
  4047f8:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  4047fc:	ldr	x20, [x0, #960]
  404800:	str	wzr, [x19]
  404804:	mov	x0, x20
  404808:	bl	402a30 <ferror@plt>
  40480c:	cbnz	w0, 404820 <ferror@plt+0x1df0>
  404810:	mov	x0, x20
  404814:	bl	402830 <fflush@plt>
  404818:	cbz	w0, 404868 <ferror@plt+0x1e38>
  40481c:	nop
  404820:	ldr	w0, [x19]
  404824:	cmp	w0, #0x9
  404828:	b.ne	404860 <ferror@plt+0x1e30>  // b.any
  40482c:	ldp	x19, x20, [sp, #16]
  404830:	ldp	x29, x30, [sp], #32
  404834:	ret
  404838:	cmp	w0, #0x20
  40483c:	b.eq	4047f8 <ferror@plt+0x1dc8>  // b.none
  404840:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404844:	mov	w2, #0x5                   	// #5
  404848:	add	x1, x1, #0xd10
  40484c:	cbz	w0, 4048b4 <ferror@plt+0x1e84>
  404850:	mov	x0, #0x0                   	// #0
  404854:	bl	4028e0 <dcgettext@plt>
  404858:	bl	402730 <warn@plt>
  40485c:	nop
  404860:	mov	w0, #0x1                   	// #1
  404864:	bl	402320 <_exit@plt>
  404868:	mov	x0, x20
  40486c:	bl	4024d0 <fileno@plt>
  404870:	tbnz	w0, #31, 404820 <ferror@plt+0x1df0>
  404874:	bl	402390 <dup@plt>
  404878:	tbnz	w0, #31, 404820 <ferror@plt+0x1df0>
  40487c:	bl	402670 <close@plt>
  404880:	cbz	w0, 40482c <ferror@plt+0x1dfc>
  404884:	b	404820 <ferror@plt+0x1df0>
  404888:	mov	x0, x20
  40488c:	bl	402830 <fflush@plt>
  404890:	cbnz	w0, 4047ec <ferror@plt+0x1dbc>
  404894:	mov	x0, x20
  404898:	bl	4024d0 <fileno@plt>
  40489c:	tbnz	w0, #31, 4047ec <ferror@plt+0x1dbc>
  4048a0:	bl	402390 <dup@plt>
  4048a4:	tbnz	w0, #31, 4047ec <ferror@plt+0x1dbc>
  4048a8:	bl	402670 <close@plt>
  4048ac:	cbz	w0, 4047f8 <ferror@plt+0x1dc8>
  4048b0:	b	4047ec <ferror@plt+0x1dbc>
  4048b4:	mov	x0, #0x0                   	// #0
  4048b8:	bl	4028e0 <dcgettext@plt>
  4048bc:	bl	402870 <warnx@plt>
  4048c0:	b	404860 <ferror@plt+0x1e30>
  4048c4:	nop
  4048c8:	stp	x29, x30, [sp, #-48]!
  4048cc:	mov	x29, sp
  4048d0:	stp	x19, x20, [sp, #16]
  4048d4:	mov	x19, x0
  4048d8:	ldr	w0, [x0, #32]
  4048dc:	tbz	w0, #0, 404a20 <ferror@plt+0x1ff0>
  4048e0:	tbnz	w0, #1, 4049f4 <ferror@plt+0x1fc4>
  4048e4:	adrp	x20, 407000 <ferror@plt+0x45d0>
  4048e8:	add	x20, x20, #0xd28
  4048ec:	adrp	x1, 407000 <ferror@plt+0x45d0>
  4048f0:	mov	x0, x20
  4048f4:	add	x1, x1, #0xd38
  4048f8:	mov	w2, #0x1                   	// #1
  4048fc:	str	x21, [sp, #32]
  404900:	ldr	w21, [x19, #36]
  404904:	bl	402420 <setenv@plt>
  404908:	cbnz	w0, 404a44 <ferror@plt+0x2014>
  40490c:	ldr	w4, [x19, #68]
  404910:	mov	w0, #0x1400                	// #5120
  404914:	ldr	w3, [x19, #72]
  404918:	mov	w6, #0x1c03                	// #7171
  40491c:	ldr	w1, [x19, #80]
  404920:	orr	w0, w4, w0
  404924:	str	w0, [x19, #68]
  404928:	orr	w8, w3, #0x1
  40492c:	mov	w7, #0x83b                 	// #2107
  404930:	orr	w1, w1, w7
  404934:	str	w8, [x19, #72]
  404938:	mov	w5, #0x4                   	// #4
  40493c:	str	w1, [x19, #80]
  404940:	mov	w1, #0x1100                	// #4352
  404944:	sturh	w6, [x19, #85]
  404948:	movk	w1, #0x1a13, lsl #16
  40494c:	ldr	w6, [x19, #48]
  404950:	add	x2, x19, #0x44
  404954:	strb	w6, [x2, #19]
  404958:	ldr	w6, [x19, #52]
  40495c:	strb	w6, [x2, #20]
  404960:	strb	w5, [x2, #21]
  404964:	str	w1, [x19, #92]
  404968:	strb	wzr, [x2, #28]
  40496c:	ldr	w1, [x19, #56]
  404970:	cmp	w1, #0xd
  404974:	b.eq	404a4c <ferror@plt+0x201c>  // b.none
  404978:	ldr	w3, [x19, #60]
  40497c:	ldr	w1, [x2, #8]
  404980:	cmp	w3, #0x2
  404984:	b.eq	4049c4 <ferror@plt+0x1f94>  // b.none
  404988:	cmp	w3, #0x3
  40498c:	b.eq	4049d0 <ferror@plt+0x1fa0>  // b.none
  404990:	cmp	w3, #0x1
  404994:	b.eq	4049c0 <ferror@plt+0x1f90>  // b.none
  404998:	and	w1, w1, #0xfffffcff
  40499c:	str	w1, [x2, #8]
  4049a0:	and	w0, w0, #0xffffffcf
  4049a4:	str	w0, [x19, #68]
  4049a8:	mov	w0, w21
  4049ac:	mov	w1, #0x0                   	// #0
  4049b0:	ldp	x19, x20, [sp, #16]
  4049b4:	ldr	x21, [sp, #32]
  4049b8:	ldp	x29, x30, [sp], #48
  4049bc:	b	402890 <tcsetattr@plt>
  4049c0:	orr	w1, w1, #0x200
  4049c4:	orr	w1, w1, #0x100
  4049c8:	orr	w0, w0, #0x30
  4049cc:	str	w0, [x19, #68]
  4049d0:	and	w1, w1, #0xffffffcf
  4049d4:	mov	w0, w21
  4049d8:	orr	w1, w1, #0x20
  4049dc:	str	w1, [x2, #8]
  4049e0:	ldp	x19, x20, [sp, #16]
  4049e4:	mov	w1, #0x0                   	// #0
  4049e8:	ldr	x21, [sp, #32]
  4049ec:	ldp	x29, x30, [sp], #48
  4049f0:	b	402890 <tcsetattr@plt>
  4049f4:	adrp	x20, 407000 <ferror@plt+0x45d0>
  4049f8:	add	x20, x20, #0xd28
  4049fc:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404a00:	mov	x0, x20
  404a04:	add	x1, x1, #0xd30
  404a08:	mov	w2, #0x1                   	// #1
  404a0c:	bl	402420 <setenv@plt>
  404a10:	cbnz	w0, 404a40 <ferror@plt+0x2010>
  404a14:	ldp	x19, x20, [sp, #16]
  404a18:	ldp	x29, x30, [sp], #48
  404a1c:	ret
  404a20:	adrp	x20, 407000 <ferror@plt+0x45d0>
  404a24:	add	x20, x20, #0xd28
  404a28:	adrp	x1, 407000 <ferror@plt+0x45d0>
  404a2c:	mov	x0, x20
  404a30:	add	x1, x1, #0xd20
  404a34:	mov	w2, #0x1                   	// #1
  404a38:	bl	402420 <setenv@plt>
  404a3c:	cbz	w0, 404a14 <ferror@plt+0x1fe4>
  404a40:	str	x21, [sp, #32]
  404a44:	mov	x0, x20
  404a48:	bl	404758 <ferror@plt+0x1d28>
  404a4c:	mov	w1, #0xffffffd7            	// #-41
  404a50:	and	w4, w4, #0xffffff3f
  404a54:	and	w3, w3, w1
  404a58:	mov	w0, #0x1500                	// #5376
  404a5c:	mov	w1, #0x5                   	// #5
  404a60:	orr	w0, w4, w0
  404a64:	orr	w3, w3, w1
  404a68:	str	w0, [x19, #68]
  404a6c:	str	w3, [x2, #4]
  404a70:	ldr	w3, [x19, #60]
  404a74:	ldr	w1, [x2, #8]
  404a78:	cmp	w3, #0x2
  404a7c:	b.ne	404988 <ferror@plt+0x1f58>  // b.any
  404a80:	b	4049c4 <ferror@plt+0x1f94>
  404a84:	nop
  404a88:	stp	x29, x30, [sp, #-288]!
  404a8c:	mov	w9, #0xffffffc8            	// #-56
  404a90:	mov	w8, #0xffffff80            	// #-128
  404a94:	mov	x29, sp
  404a98:	add	x11, sp, #0xe0
  404a9c:	add	x12, sp, #0x120
  404aa0:	stp	x12, x12, [sp, #64]
  404aa4:	mov	x10, x0
  404aa8:	str	x11, [sp, #80]
  404aac:	stp	w9, w8, [sp, #88]
  404ab0:	str	x19, [sp, #16]
  404ab4:	adrp	x19, 41a000 <ferror@plt+0x175d0>
  404ab8:	ldp	x12, x13, [sp, #64]
  404abc:	stp	x12, x13, [sp, #32]
  404ac0:	ldp	x8, x9, [sp, #80]
  404ac4:	stp	x8, x9, [sp, #48]
  404ac8:	ldr	x0, [x19, #960]
  404acc:	str	q0, [sp, #96]
  404ad0:	str	q1, [sp, #112]
  404ad4:	str	q2, [sp, #128]
  404ad8:	str	q3, [sp, #144]
  404adc:	str	q4, [sp, #160]
  404ae0:	str	q5, [sp, #176]
  404ae4:	str	q6, [sp, #192]
  404ae8:	str	q7, [sp, #208]
  404aec:	stp	x1, x2, [sp, #232]
  404af0:	mov	x1, x10
  404af4:	add	x2, sp, #0x20
  404af8:	stp	x3, x4, [sp, #248]
  404afc:	stp	x5, x6, [sp, #264]
  404b00:	str	x7, [sp, #280]
  404b04:	bl	402970 <vfprintf@plt>
  404b08:	ldr	x1, [x19, #960]
  404b0c:	mov	w0, #0xa                   	// #10
  404b10:	bl	402450 <fputc@plt>
  404b14:	ldr	x19, [sp, #16]
  404b18:	ldp	x29, x30, [sp], #288
  404b1c:	ret
  404b20:	stp	x29, x30, [sp, #-48]!
  404b24:	adrp	x1, 422000 <__progname@@GLIBC_2.17+0x7c20>
  404b28:	mov	x29, sp
  404b2c:	ldr	w1, [x1, #1984]
  404b30:	str	x19, [sp, #16]
  404b34:	mov	x19, x0
  404b38:	stp	xzr, xzr, [sp, #32]
  404b3c:	cbnz	w1, 404bb8 <ferror@plt+0x2188>
  404b40:	mov	x0, x19
  404b44:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404b48:	add	x1, x1, #0x4a8
  404b4c:	bl	402500 <fopen@plt>
  404b50:	mov	x19, x0
  404b54:	cbz	x0, 404ba8 <ferror@plt+0x2178>
  404b58:	add	x1, sp, #0x28
  404b5c:	mov	x3, x0
  404b60:	mov	w2, #0xa                   	// #10
  404b64:	add	x0, sp, #0x20
  404b68:	bl	4029c0 <__getdelim@plt>
  404b6c:	mov	x1, x0
  404b70:	cmp	x0, #0x0
  404b74:	b.lt	404b9c <ferror@plt+0x216c>  // b.tstop
  404b78:	ldr	x0, [sp, #32]
  404b7c:	b.eq	404b8c <ferror@plt+0x215c>  // b.none
  404b80:	add	x0, x0, x1
  404b84:	sturb	wzr, [x0, #-1]
  404b88:	ldr	x0, [sp, #32]
  404b8c:	mov	w1, #0xa                   	// #10
  404b90:	bl	4027f0 <strchr@plt>
  404b94:	cbz	x0, 404b9c <ferror@plt+0x216c>
  404b98:	strb	wzr, [x0]
  404b9c:	mov	x0, x19
  404ba0:	bl	4024e0 <fclose@plt>
  404ba4:	ldr	x19, [sp, #32]
  404ba8:	mov	x0, x19
  404bac:	ldr	x19, [sp, #16]
  404bb0:	ldp	x29, x30, [sp], #48
  404bb4:	ret
  404bb8:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  404bbc:	mov	x2, #0x10                  	// #16
  404bc0:	mov	x1, #0x1                   	// #1
  404bc4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404bc8:	ldr	x3, [x3, #960]
  404bcc:	add	x0, x0, #0x450
  404bd0:	bl	402800 <fwrite@plt>
  404bd4:	mov	x1, x19
  404bd8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404bdc:	add	x0, x0, #0x498
  404be0:	bl	404a88 <ferror@plt+0x2058>
  404be4:	b	404b40 <ferror@plt+0x2110>
  404be8:	stp	x29, x30, [sp, #-48]!
  404bec:	mov	x2, x0
  404bf0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404bf4:	mov	x29, sp
  404bf8:	add	x1, x1, #0x4c0
  404bfc:	add	x0, sp, #0x28
  404c00:	stp	x19, x20, [sp, #16]
  404c04:	mov	x19, #0x0                   	// #0
  404c08:	bl	402470 <asprintf@plt>
  404c0c:	tbnz	w0, #31, 404c78 <ferror@plt+0x2248>
  404c10:	ldr	x0, [sp, #40]
  404c14:	mov	x19, #0x0                   	// #0
  404c18:	bl	404b20 <ferror@plt+0x20f0>
  404c1c:	mov	x20, x0
  404c20:	cbz	x0, 404c70 <ferror@plt+0x2240>
  404c24:	add	x3, sp, #0x24
  404c28:	add	x2, sp, #0x20
  404c2c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404c30:	add	x1, x1, #0x4d8
  404c34:	bl	402900 <__isoc99_sscanf@plt>
  404c38:	cmp	w0, #0x2
  404c3c:	b.ne	404c68 <ferror@plt+0x2238>  // b.any
  404c40:	ldp	w0, w1, [sp, #32]
  404c44:	and	x3, x1, #0xff
  404c48:	lsl	x2, x0, #32
  404c4c:	ubfiz	x19, x1, #12, #32
  404c50:	and	x19, x19, #0xffffff00000
  404c54:	and	x1, x2, #0xfffff00000000000
  404c58:	ubfiz	x0, x0, #8, #12
  404c5c:	orr	x19, x19, x3
  404c60:	orr	x0, x0, x1
  404c64:	orr	x19, x19, x0
  404c68:	mov	x0, x20
  404c6c:	bl	402790 <free@plt>
  404c70:	ldr	x0, [sp, #40]
  404c74:	bl	402790 <free@plt>
  404c78:	mov	x0, x19
  404c7c:	ldp	x19, x20, [sp, #16]
  404c80:	ldp	x29, x30, [sp], #48
  404c84:	ret
  404c88:	ret
  404c8c:	nop
  404c90:	ret
  404c94:	nop
  404c98:	stp	x29, x30, [sp, #-272]!
  404c9c:	mov	x29, sp
  404ca0:	stp	x25, x26, [sp, #64]
  404ca4:	adrp	x25, 422000 <__progname@@GLIBC_2.17+0x7c20>
  404ca8:	stp	x19, x20, [sp, #16]
  404cac:	mov	x19, x0
  404cb0:	mov	x20, x2
  404cb4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404cb8:	add	x0, x0, #0x500
  404cbc:	stp	x21, x22, [sp, #32]
  404cc0:	mov	w21, w1
  404cc4:	stp	x23, x24, [sp, #48]
  404cc8:	bl	4029a0 <getenv@plt>
  404ccc:	cmp	x0, #0x0
  404cd0:	cset	w23, ne  // ne = any
  404cd4:	str	w23, [x25, #1984]
  404cd8:	cbz	x19, 404ce4 <ferror@plt+0x22b4>
  404cdc:	ldrsb	w1, [x19]
  404ce0:	cbnz	w1, 404f20 <ferror@plt+0x24f0>
  404ce4:	tbz	w21, #31, 404e10 <ferror@plt+0x23e0>
  404ce8:	stp	x27, x28, [sp, #80]
  404cec:	mov	w26, #0x0                   	// #0
  404cf0:	cbnz	x0, 4058b4 <ferror@plt+0x2e84>
  404cf4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  404cf8:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404cfc:	add	x1, x1, #0x4a8
  404d00:	add	x0, x0, #0x5a0
  404d04:	bl	402500 <fopen@plt>
  404d08:	mov	x27, x0
  404d0c:	cbz	x0, 40554c <ferror@plt+0x2b1c>
  404d10:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404d14:	add	x0, x0, #0x568
  404d18:	bl	402430 <opendir@plt>
  404d1c:	mov	x28, x0
  404d20:	cbz	x0, 405094 <ferror@plt+0x2664>
  404d24:	add	x23, sp, #0x90
  404d28:	add	x24, sp, #0x88
  404d2c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404d30:	add	x0, x0, #0x5b0
  404d34:	str	x0, [sp, #104]
  404d38:	ldr	x1, [sp, #104]
  404d3c:	mov	x2, x23
  404d40:	mov	x4, x24
  404d44:	add	x3, sp, #0x84
  404d48:	mov	x0, x27
  404d4c:	bl	402550 <__isoc99_fscanf@plt>
  404d50:	mov	w2, w0
  404d54:	cmp	w2, #0x0
  404d58:	mov	x0, x23
  404d5c:	mov	w1, #0x45                  	// #69
  404d60:	b.le	4050f8 <ferror@plt+0x26c8>
  404d64:	cmp	w2, #0x3
  404d68:	b.ne	404d38 <ferror@plt+0x2308>  // b.any
  404d6c:	bl	4027f0 <strchr@plt>
  404d70:	mov	x1, x0
  404d74:	mov	x0, x28
  404d78:	cbz	x1, 404d38 <ferror@plt+0x2308>
  404d7c:	ldp	w3, w2, [sp, #132]
  404d80:	and	x4, x2, #0xff
  404d84:	ubfiz	x2, x2, #12, #32
  404d88:	lsl	x1, x3, #32
  404d8c:	and	x2, x2, #0xffffff00000
  404d90:	ubfiz	x3, x3, #8, #12
  404d94:	orr	x2, x2, x4
  404d98:	and	x1, x1, #0xfffff00000000000
  404d9c:	orr	x1, x3, x1
  404da0:	orr	x1, x2, x1
  404da4:	bl	403ed0 <ferror@plt+0x14a0>
  404da8:	mov	x1, x0
  404dac:	mov	x0, x20
  404db0:	cbz	x1, 404d38 <ferror@plt+0x2308>
  404db4:	str	x1, [sp, #96]
  404db8:	bl	404050 <ferror@plt+0x1620>
  404dbc:	ldr	x1, [sp, #96]
  404dc0:	mov	w22, w0
  404dc4:	mov	x0, x1
  404dc8:	bl	402790 <free@plt>
  404dcc:	tbz	w22, #31, 404d38 <ferror@plt+0x2308>
  404dd0:	mov	x0, x28
  404dd4:	bl	402660 <closedir@plt>
  404dd8:	mov	x0, x27
  404ddc:	bl	4024e0 <fclose@plt>
  404de0:	ldr	w0, [x25, #1984]
  404de4:	cbnz	w0, 4050a8 <ferror@plt+0x2678>
  404de8:	tbz	w22, #31, 4051a0 <ferror@plt+0x2770>
  404dec:	mov	w26, w22
  404df0:	mov	w0, w26
  404df4:	ldp	x19, x20, [sp, #16]
  404df8:	ldp	x21, x22, [sp, #32]
  404dfc:	ldp	x23, x24, [sp, #48]
  404e00:	ldp	x25, x26, [sp, #64]
  404e04:	ldp	x27, x28, [sp, #80]
  404e08:	ldp	x29, x30, [sp], #272
  404e0c:	ret
  404e10:	mov	w0, w21
  404e14:	mov	w26, #0x0                   	// #0
  404e18:	bl	402390 <dup@plt>
  404e1c:	mov	w22, w0
  404e20:	cbnz	w23, 404f40 <ferror@plt+0x2510>
  404e24:	tbnz	w22, #31, 4058ec <ferror@plt+0x2ebc>
  404e28:	add	x23, sp, #0x90
  404e2c:	mov	w1, w22
  404e30:	mov	x2, x23
  404e34:	mov	w0, #0x0                   	// #0
  404e38:	bl	4028c0 <__fxstat@plt>
  404e3c:	tbnz	w0, #31, 404fb8 <ferror@plt+0x2588>
  404e40:	ldr	x24, [sp, #176]
  404e44:	cbnz	w26, 405040 <ferror@plt+0x2610>
  404e48:	cmp	x24, #0x500
  404e4c:	b.eq	405184 <ferror@plt+0x2754>  // b.none
  404e50:	cmp	x24, #0x501
  404e54:	b.eq	40550c <ferror@plt+0x2adc>  // b.none
  404e58:	cmp	x24, #0x502
  404e5c:	b.eq	405184 <ferror@plt+0x2754>  // b.none
  404e60:	cmp	x24, #0x400
  404e64:	add	x24, sp, #0x88
  404e68:	b.eq	405124 <ferror@plt+0x26f4>  // b.none
  404e6c:	mov	x1, #0x5432                	// #21554
  404e70:	mov	x2, x24
  404e74:	mov	w0, w22
  404e78:	movk	x1, #0x8004, lsl #16
  404e7c:	bl	402a00 <ioctl@plt>
  404e80:	tbnz	w0, #31, 404fb8 <ferror@plt+0x2588>
  404e84:	mov	w0, w22
  404e88:	ldr	w23, [sp, #136]
  404e8c:	bl	402670 <close@plt>
  404e90:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404e94:	add	x0, x0, #0x568
  404e98:	bl	402430 <opendir@plt>
  404e9c:	mov	x22, x0
  404ea0:	cbz	x0, 404fc0 <ferror@plt+0x2590>
  404ea4:	mov	w1, w23
  404ea8:	bl	403ed0 <ferror@plt+0x14a0>
  404eac:	mov	x1, x0
  404eb0:	mov	x0, x22
  404eb4:	mov	x22, x1
  404eb8:	bl	402660 <closedir@plt>
  404ebc:	cbz	x22, 404edc <ferror@plt+0x24ac>
  404ec0:	mov	x1, x22
  404ec4:	mov	x0, x20
  404ec8:	bl	404050 <ferror@plt+0x1620>
  404ecc:	mov	w23, w0
  404ed0:	mov	x0, x22
  404ed4:	bl	402790 <free@plt>
  404ed8:	tbnz	w23, #31, 40508c <ferror@plt+0x265c>
  404edc:	ldr	x0, [x20]
  404ee0:	cmp	x20, x0
  404ee4:	b.eq	404fc0 <ferror@plt+0x2590>  // b.none
  404ee8:	ldr	w0, [x25, #1984]
  404eec:	cbz	w0, 405024 <ferror@plt+0x25f4>
  404ef0:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  404ef4:	mov	x2, #0x10                  	// #16
  404ef8:	mov	x1, #0x1                   	// #1
  404efc:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404f00:	ldr	x3, [x3, #960]
  404f04:	add	x0, x0, #0x450
  404f08:	bl	402800 <fwrite@plt>
  404f0c:	mov	w1, w26
  404f10:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404f14:	add	x0, x0, #0x570
  404f18:	bl	404a88 <ferror@plt+0x2058>
  404f1c:	b	405024 <ferror@plt+0x25f4>
  404f20:	mov	w1, #0x902                 	// #2306
  404f24:	mov	x0, x19
  404f28:	movk	w1, #0x8, lsl #16
  404f2c:	bl	402530 <open@plt>
  404f30:	ldr	w23, [x25, #1984]
  404f34:	mov	w22, w0
  404f38:	mov	w26, #0x1                   	// #1
  404f3c:	cbz	w23, 404e24 <ferror@plt+0x23f4>
  404f40:	adrp	x24, 41a000 <ferror@plt+0x175d0>
  404f44:	adrp	x23, 408000 <ferror@plt+0x55d0>
  404f48:	add	x23, x23, #0x450
  404f4c:	mov	x2, #0x10                  	// #16
  404f50:	ldr	x3, [x24, #960]
  404f54:	mov	x1, #0x1                   	// #1
  404f58:	mov	x0, x23
  404f5c:	bl	402800 <fwrite@plt>
  404f60:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404f64:	mov	w2, w21
  404f68:	add	x0, x0, #0x510
  404f6c:	mov	x1, x19
  404f70:	bl	404a88 <ferror@plt+0x2058>
  404f74:	tbnz	w22, #31, 4058ec <ferror@plt+0x2ebc>
  404f78:	ldr	w0, [x25, #1984]
  404f7c:	cbz	w0, 404e28 <ferror@plt+0x23f8>
  404f80:	ldr	x3, [x24, #960]
  404f84:	mov	x2, #0x10                  	// #16
  404f88:	mov	x1, #0x1                   	// #1
  404f8c:	mov	x0, x23
  404f90:	add	x23, sp, #0x90
  404f94:	bl	402800 <fwrite@plt>
  404f98:	adrp	x0, 408000 <ferror@plt+0x55d0>
  404f9c:	add	x0, x0, #0x540
  404fa0:	bl	404a88 <ferror@plt+0x2058>
  404fa4:	mov	w1, w22
  404fa8:	mov	x2, x23
  404fac:	mov	w0, #0x0                   	// #0
  404fb0:	bl	4028c0 <__fxstat@plt>
  404fb4:	tbz	w0, #31, 404e40 <ferror@plt+0x2410>
  404fb8:	mov	w0, w22
  404fbc:	bl	402670 <close@plt>
  404fc0:	tbnz	w21, #31, 40501c <ferror@plt+0x25ec>
  404fc4:	cbz	x19, 405070 <ferror@plt+0x2640>
  404fc8:	ldrsb	w0, [x19]
  404fcc:	cbz	w0, 405070 <ferror@plt+0x2640>
  404fd0:	mov	x0, x19
  404fd4:	bl	402650 <strdup@plt>
  404fd8:	mov	x19, x0
  404fdc:	cbz	x0, 4058a4 <ferror@plt+0x2e74>
  404fe0:	mov	x1, x0
  404fe4:	mov	x0, x20
  404fe8:	bl	404050 <ferror@plt+0x1620>
  404fec:	mov	w22, w0
  404ff0:	mov	x0, x19
  404ff4:	bl	402790 <free@plt>
  404ff8:	tbnz	w22, #31, 405198 <ferror@plt+0x2768>
  404ffc:	ldr	x0, [x20]
  405000:	cmp	x20, x0
  405004:	b.eq	40555c <ferror@plt+0x2b2c>  // b.none
  405008:	ldr	x0, [x20, #8]
  40500c:	cmp	x0, #0x0
  405010:	ccmp	x0, x20, #0x4, ne  // ne = any
  405014:	b.eq	40501c <ferror@plt+0x25ec>  // b.none
  405018:	str	w21, [x0, #36]
  40501c:	ldr	w0, [x25, #1984]
  405020:	cbnz	w0, 40513c <ferror@plt+0x270c>
  405024:	mov	w0, w26
  405028:	ldp	x19, x20, [sp, #16]
  40502c:	ldp	x21, x22, [sp, #32]
  405030:	ldp	x23, x24, [sp, #48]
  405034:	ldp	x25, x26, [sp, #64]
  405038:	ldp	x29, x30, [sp], #272
  40503c:	ret
  405040:	mov	x2, x23
  405044:	mov	w1, w21
  405048:	mov	w0, #0x0                   	// #0
  40504c:	bl	4028c0 <__fxstat@plt>
  405050:	tbnz	w0, #31, 405060 <ferror@plt+0x2630>
  405054:	ldr	x0, [sp, #176]
  405058:	cmp	x0, x24
  40505c:	b.eq	404e48 <ferror@plt+0x2418>  // b.none
  405060:	mov	w1, w21
  405064:	mov	w0, w22
  405068:	bl	402920 <dup2@plt>
  40506c:	b	404e48 <ferror@plt+0x2418>
  405070:	mov	w0, w21
  405074:	bl	402400 <ttyname@plt>
  405078:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40507c:	cmp	x0, #0x0
  405080:	add	x1, x1, #0x4e0
  405084:	csel	x19, x1, x0, eq  // eq = none
  405088:	b	404fd0 <ferror@plt+0x25a0>
  40508c:	mov	w26, w23
  405090:	b	405024 <ferror@plt+0x25f4>
  405094:	mov	x0, x27
  405098:	bl	4024e0 <fclose@plt>
  40509c:	ldr	w0, [x25, #1984]
  4050a0:	cbz	w0, 4051a0 <ferror@plt+0x2770>
  4050a4:	mov	w22, #0x1                   	// #1
  4050a8:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  4050ac:	mov	x2, #0x10                  	// #16
  4050b0:	mov	x1, #0x1                   	// #1
  4050b4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4050b8:	ldr	x3, [x3, #960]
  4050bc:	add	x0, x0, #0x450
  4050c0:	bl	402800 <fwrite@plt>
  4050c4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4050c8:	mov	w1, w22
  4050cc:	add	x0, x0, #0x5c8
  4050d0:	bl	404a88 <ferror@plt+0x2058>
  4050d4:	cbnz	w22, 404de8 <ferror@plt+0x23b8>
  4050d8:	ldp	x27, x28, [sp, #80]
  4050dc:	mov	w0, w26
  4050e0:	ldp	x19, x20, [sp, #16]
  4050e4:	ldp	x21, x22, [sp, #32]
  4050e8:	ldp	x23, x24, [sp, #48]
  4050ec:	ldp	x25, x26, [sp, #64]
  4050f0:	ldp	x29, x30, [sp], #272
  4050f4:	ret
  4050f8:	ldr	x1, [x20]
  4050fc:	mov	x0, x28
  405100:	cmp	x1, x20
  405104:	cset	w22, eq  // eq = none
  405108:	bl	402660 <closedir@plt>
  40510c:	mov	x0, x27
  405110:	bl	4024e0 <fclose@plt>
  405114:	ldr	w0, [x25, #1984]
  405118:	cbnz	w0, 4050a8 <ferror@plt+0x2678>
  40511c:	cbz	w22, 4050d8 <ferror@plt+0x26a8>
  405120:	b	404de8 <ferror@plt+0x23b8>
  405124:	mov	x2, x24
  405128:	mov	w0, w22
  40512c:	mov	x1, #0x5603                	// #22019
  405130:	bl	402a00 <ioctl@plt>
  405134:	tbz	w0, #31, 404e6c <ferror@plt+0x243c>
  405138:	b	404fb8 <ferror@plt+0x2588>
  40513c:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  405140:	mov	x2, #0x10                  	// #16
  405144:	mov	x1, #0x1                   	// #1
  405148:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40514c:	ldr	x3, [x3, #960]
  405150:	add	x0, x0, #0x450
  405154:	bl	402800 <fwrite@plt>
  405158:	mov	w1, w26
  40515c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405160:	add	x0, x0, #0x6a8
  405164:	bl	404a88 <ferror@plt+0x2058>
  405168:	mov	w0, w26
  40516c:	ldp	x19, x20, [sp, #16]
  405170:	ldp	x21, x22, [sp, #32]
  405174:	ldp	x23, x24, [sp, #48]
  405178:	ldp	x25, x26, [sp, #64]
  40517c:	ldp	x29, x30, [sp], #272
  405180:	ret
  405184:	mov	w0, w22
  405188:	adrp	x19, 408000 <ferror@plt+0x55d0>
  40518c:	bl	402670 <close@plt>
  405190:	add	x19, x19, #0x4e0
  405194:	b	404fc0 <ferror@plt+0x2590>
  405198:	mov	w26, w22
  40519c:	b	405024 <ferror@plt+0x25f4>
  4051a0:	ldr	w0, [x25, #1984]
  4051a4:	cbz	w0, 4051d0 <ferror@plt+0x27a0>
  4051a8:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  4051ac:	mov	x2, #0x10                  	// #16
  4051b0:	mov	x1, #0x1                   	// #1
  4051b4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4051b8:	ldr	x3, [x3, #960]
  4051bc:	add	x0, x0, #0x450
  4051c0:	bl	402800 <fwrite@plt>
  4051c4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4051c8:	add	x0, x0, #0x5d8
  4051cc:	bl	404a88 <ferror@plt+0x2058>
  4051d0:	add	x23, sp, #0x90
  4051d4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4051d8:	add	x0, x0, #0x5f0
  4051dc:	adrp	x2, 408000 <ferror@plt+0x55d0>
  4051e0:	mov	x1, x0
  4051e4:	add	x2, x2, #0x5e8
  4051e8:	mov	x0, x23
  4051ec:	str	x1, [sp, #104]
  4051f0:	bl	402470 <asprintf@plt>
  4051f4:	tbnz	w0, #31, 4055a0 <ferror@plt+0x2b70>
  4051f8:	ldr	x0, [sp, #144]
  4051fc:	bl	404b20 <ferror@plt+0x20f0>
  405200:	mov	x1, x0
  405204:	mov	x22, x0
  405208:	str	x1, [sp, #112]
  40520c:	ldr	x0, [sp, #144]
  405210:	bl	402790 <free@plt>
  405214:	cbz	x22, 4058ac <ferror@plt+0x2e7c>
  405218:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40521c:	add	x0, x0, #0x568
  405220:	str	x22, [sp, #136]
  405224:	bl	402430 <opendir@plt>
  405228:	mov	x28, x0
  40522c:	cbz	x0, 405724 <ferror@plt+0x2cf4>
  405230:	adrp	x27, 408000 <ferror@plt+0x55d0>
  405234:	add	x24, sp, #0x88
  405238:	add	x27, x27, #0x610
  40523c:	nop
  405240:	mov	x1, x27
  405244:	mov	x0, x24
  405248:	bl	402700 <strsep@plt>
  40524c:	mov	x22, x0
  405250:	cbz	x0, 405348 <ferror@plt+0x2918>
  405254:	ldrsb	w1, [x22]
  405258:	cbz	w1, 405240 <ferror@plt+0x2810>
  40525c:	bl	404be8 <ferror@plt+0x21b8>
  405260:	mov	x1, x0
  405264:	cmp	x0, #0x400
  405268:	b.eq	4052e8 <ferror@plt+0x28b8>  // b.none
  40526c:	mov	x0, x28
  405270:	bl	403ed0 <ferror@plt+0x14a0>
  405274:	mov	x1, x0
  405278:	cbz	x0, 405240 <ferror@plt+0x2810>
  40527c:	mov	x0, x20
  405280:	str	x1, [sp, #96]
  405284:	bl	404050 <ferror@plt+0x1620>
  405288:	mov	w22, w0
  40528c:	ldr	x1, [sp, #96]
  405290:	mov	x0, x1
  405294:	bl	402790 <free@plt>
  405298:	tbz	w22, #31, 405240 <ferror@plt+0x2810>
  40529c:	ldr	x0, [sp, #112]
  4052a0:	bl	402790 <free@plt>
  4052a4:	mov	x0, x28
  4052a8:	bl	402660 <closedir@plt>
  4052ac:	ldr	w0, [x25, #1984]
  4052b0:	cbz	w0, 404dec <ferror@plt+0x23bc>
  4052b4:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  4052b8:	mov	x2, #0x10                  	// #16
  4052bc:	mov	x1, #0x1                   	// #1
  4052c0:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4052c4:	ldr	x3, [x3, #960]
  4052c8:	add	x0, x0, #0x450
  4052cc:	bl	402800 <fwrite@plt>
  4052d0:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4052d4:	mov	w1, w22
  4052d8:	add	x0, x0, #0x618
  4052dc:	bl	404a88 <ferror@plt+0x2058>
  4052e0:	tbnz	w22, #31, 404dec <ferror@plt+0x23bc>
  4052e4:	b	405374 <ferror@plt+0x2944>
  4052e8:	ldrsb	w0, [x22]
  4052ec:	cbz	w0, 405240 <ferror@plt+0x2810>
  4052f0:	ldr	x1, [sp, #104]
  4052f4:	mov	x2, x22
  4052f8:	mov	x0, x23
  4052fc:	bl	402470 <asprintf@plt>
  405300:	tbnz	w0, #31, 405240 <ferror@plt+0x2810>
  405304:	ldr	x0, [sp, #144]
  405308:	bl	404b20 <ferror@plt+0x20f0>
  40530c:	mov	x22, x0
  405310:	ldr	x0, [sp, #144]
  405314:	bl	402790 <free@plt>
  405318:	cbz	x22, 405240 <ferror@plt+0x2810>
  40531c:	ldrsb	w0, [x22]
  405320:	mov	x1, #0x0                   	// #0
  405324:	cbz	w0, 405334 <ferror@plt+0x2904>
  405328:	mov	x0, x22
  40532c:	bl	404be8 <ferror@plt+0x21b8>
  405330:	mov	x1, x0
  405334:	mov	x0, x22
  405338:	str	x1, [sp, #96]
  40533c:	bl	402790 <free@plt>
  405340:	ldr	x1, [sp, #96]
  405344:	b	40526c <ferror@plt+0x283c>
  405348:	ldr	x24, [x20]
  40534c:	ldr	x0, [sp, #112]
  405350:	cmp	x20, x24
  405354:	cset	w22, eq  // eq = none
  405358:	bl	402790 <free@plt>
  40535c:	mov	x0, x28
  405360:	bl	402660 <closedir@plt>
  405364:	ldr	w0, [x25, #1984]
  405368:	cbnz	w0, 405564 <ferror@plt+0x2b34>
  40536c:	cmp	x20, x24
  405370:	b.ne	4050d8 <ferror@plt+0x26a8>  // b.any
  405374:	ldr	w0, [x25, #1984]
  405378:	cbz	w0, 4053a4 <ferror@plt+0x2974>
  40537c:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  405380:	mov	x2, #0x10                  	// #16
  405384:	mov	x1, #0x1                   	// #1
  405388:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40538c:	ldr	x3, [x3, #960]
  405390:	add	x0, x0, #0x450
  405394:	bl	402800 <fwrite@plt>
  405398:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40539c:	add	x0, x0, #0x628
  4053a0:	bl	404a88 <ferror@plt+0x2058>
  4053a4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4053a8:	add	x0, x0, #0x640
  4053ac:	bl	404b20 <ferror@plt+0x20f0>
  4053b0:	str	x0, [sp, #120]
  4053b4:	mov	x1, x0
  4053b8:	cbz	x0, 405784 <ferror@plt+0x2d54>
  4053bc:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4053c0:	add	x0, x0, #0x568
  4053c4:	str	x1, [sp, #136]
  4053c8:	bl	402430 <opendir@plt>
  4053cc:	str	x0, [sp, #112]
  4053d0:	cbz	x0, 4057e4 <ferror@plt+0x2db4>
  4053d4:	adrp	x27, 408000 <ferror@plt+0x55d0>
  4053d8:	adrp	x22, 408000 <ferror@plt+0x55d0>
  4053dc:	add	x27, x27, #0x610
  4053e0:	add	x0, x22, #0x650
  4053e4:	add	x24, sp, #0x88
  4053e8:	adrp	x28, 408000 <ferror@plt+0x55d0>
  4053ec:	str	x0, [sp, #96]
  4053f0:	add	x0, x28, #0x660
  4053f4:	str	x0, [sp, #104]
  4053f8:	mov	x1, x27
  4053fc:	mov	x0, x24
  405400:	bl	402700 <strsep@plt>
  405404:	mov	x28, x0
  405408:	cbz	x0, 4055b0 <ferror@plt+0x2b80>
  40540c:	ldrsb	w1, [x28]
  405410:	cmp	w1, #0x63
  405414:	b.ne	4053f8 <ferror@plt+0x29c8>  // b.any
  405418:	ldr	x1, [sp, #96]
  40541c:	mov	x2, #0x8                   	// #8
  405420:	bl	402590 <strncmp@plt>
  405424:	cbnz	w0, 4053f8 <ferror@plt+0x29c8>
  405428:	ldr	x1, [sp, #104]
  40542c:	add	x22, x28, #0x8
  405430:	mov	x0, x22
  405434:	bl	402720 <strcmp@plt>
  405438:	cmp	w0, #0x0
  40543c:	add	x3, x28, #0xc
  405440:	mov	w1, #0x2c                  	// #44
  405444:	csel	x22, x22, x3, ne  // ne = any
  405448:	mov	x0, x22
  40544c:	bl	4027f0 <strchr@plt>
  405450:	cbz	x0, 405458 <ferror@plt+0x2a28>
  405454:	strb	wzr, [x0]
  405458:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40545c:	mov	x2, x22
  405460:	mov	x0, x23
  405464:	add	x1, x1, #0x490
  405468:	bl	402470 <asprintf@plt>
  40546c:	tbnz	w0, #31, 4053f8 <ferror@plt+0x29c8>
  405470:	ldr	x0, [sp, #144]
  405474:	mov	w1, #0x902                 	// #2306
  405478:	movk	w1, #0x8, lsl #16
  40547c:	bl	402530 <open@plt>
  405480:	mov	w28, w0
  405484:	ldr	x0, [sp, #144]
  405488:	tbnz	w28, #31, 40571c <ferror@plt+0x2cec>
  40548c:	bl	402790 <free@plt>
  405490:	mov	x1, #0x5432                	// #21554
  405494:	add	x2, sp, #0x84
  405498:	mov	w0, w28
  40549c:	movk	x1, #0x8004, lsl #16
  4054a0:	bl	402a00 <ioctl@plt>
  4054a4:	tbnz	w0, #31, 40573c <ferror@plt+0x2d0c>
  4054a8:	ldr	w22, [sp, #132]
  4054ac:	mov	w0, w28
  4054b0:	bl	402670 <close@plt>
  4054b4:	ldr	x0, [sp, #112]
  4054b8:	mov	x1, x22
  4054bc:	bl	403ed0 <ferror@plt+0x14a0>
  4054c0:	str	x0, [sp, #144]
  4054c4:	mov	x1, x0
  4054c8:	cbz	x0, 4053f8 <ferror@plt+0x29c8>
  4054cc:	mov	x0, x20
  4054d0:	bl	404050 <ferror@plt+0x1620>
  4054d4:	mov	w22, w0
  4054d8:	mov	w28, w0
  4054dc:	ldr	x0, [sp, #144]
  4054e0:	bl	402790 <free@plt>
  4054e4:	tbz	w22, #31, 4053f8 <ferror@plt+0x29c8>
  4054e8:	ldr	x0, [sp, #112]
  4054ec:	bl	402660 <closedir@plt>
  4054f0:	ldr	x0, [sp, #120]
  4054f4:	bl	402790 <free@plt>
  4054f8:	ldr	w0, [x25, #1984]
  4054fc:	cbnz	w0, 405794 <ferror@plt+0x2d64>
  405500:	mov	w26, w28
  405504:	ldp	x27, x28, [sp, #80]
  405508:	b	405024 <ferror@plt+0x25f4>
  40550c:	mov	w0, w22
  405510:	stp	x27, x28, [sp, #80]
  405514:	bl	402670 <close@plt>
  405518:	ldr	w0, [x25, #1984]
  40551c:	cbz	w0, 404cf4 <ferror@plt+0x22c4>
  405520:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  405524:	mov	x2, #0x10                  	// #16
  405528:	mov	x1, #0x1                   	// #1
  40552c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405530:	ldr	x3, [x3, #960]
  405534:	add	x0, x0, #0x450
  405538:	bl	402800 <fwrite@plt>
  40553c:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405540:	add	x0, x0, #0x590
  405544:	bl	404a88 <ferror@plt+0x2058>
  405548:	b	404cf4 <ferror@plt+0x22c4>
  40554c:	ldr	w0, [x25, #1984]
  405550:	cbz	w0, 4051d0 <ferror@plt+0x27a0>
  405554:	mov	w22, #0x2                   	// #2
  405558:	b	4050a8 <ferror@plt+0x2678>
  40555c:	mov	w26, #0x1                   	// #1
  405560:	b	405024 <ferror@plt+0x25f4>
  405564:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  405568:	mov	x2, #0x10                  	// #16
  40556c:	mov	x1, #0x1                   	// #1
  405570:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405574:	ldr	x3, [x3, #960]
  405578:	add	x0, x0, #0x450
  40557c:	bl	402800 <fwrite@plt>
  405580:	mov	w1, w22
  405584:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405588:	add	x0, x0, #0x618
  40558c:	bl	404a88 <ferror@plt+0x2058>
  405590:	cmp	x20, x24
  405594:	b.eq	4052e0 <ferror@plt+0x28b0>  // b.none
  405598:	ldp	x27, x28, [sp, #80]
  40559c:	b	4050dc <ferror@plt+0x26ac>
  4055a0:	ldr	w0, [x25, #1984]
  4055a4:	cbz	w0, 4053a4 <ferror@plt+0x2974>
  4055a8:	mov	w22, #0x2                   	// #2
  4055ac:	b	4052b4 <ferror@plt+0x2884>
  4055b0:	ldr	x22, [x20]
  4055b4:	ldr	x0, [sp, #112]
  4055b8:	cmp	x20, x22
  4055bc:	cset	w1, eq  // eq = none
  4055c0:	mov	w28, w1
  4055c4:	bl	402660 <closedir@plt>
  4055c8:	ldr	x0, [sp, #120]
  4055cc:	bl	402790 <free@plt>
  4055d0:	ldr	w0, [x25, #1984]
  4055d4:	cbnz	w0, 405748 <ferror@plt+0x2d18>
  4055d8:	cmp	x20, x22
  4055dc:	b.ne	4050d8 <ferror@plt+0x26a8>  // b.any
  4055e0:	ldr	w0, [x25, #1984]
  4055e4:	cbz	w0, 405610 <ferror@plt+0x2be0>
  4055e8:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  4055ec:	mov	x2, #0x10                  	// #16
  4055f0:	mov	x1, #0x1                   	// #1
  4055f4:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4055f8:	ldr	x3, [x3, #960]
  4055fc:	add	x0, x0, #0x450
  405600:	bl	402800 <fwrite@plt>
  405604:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405608:	add	x0, x0, #0x680
  40560c:	bl	404a88 <ferror@plt+0x2058>
  405610:	cbz	x19, 40561c <ferror@plt+0x2bec>
  405614:	ldrsb	w0, [x19]
  405618:	cbnz	w0, 405858 <ferror@plt+0x2e28>
  40561c:	mov	w0, w21
  405620:	bl	402390 <dup@plt>
  405624:	mov	w22, w0
  405628:	tbnz	w22, #31, 4057c8 <ferror@plt+0x2d98>
  40562c:	mov	x1, #0x5432                	// #21554
  405630:	mov	x2, x23
  405634:	mov	w0, w22
  405638:	movk	x1, #0x8004, lsl #16
  40563c:	bl	402a00 <ioctl@plt>
  405640:	tbnz	w0, #31, 405800 <ferror@plt+0x2dd0>
  405644:	ldr	w24, [sp, #144]
  405648:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40564c:	add	x0, x0, #0x568
  405650:	bl	402430 <opendir@plt>
  405654:	mov	x23, x0
  405658:	cbz	x0, 405800 <ferror@plt+0x2dd0>
  40565c:	mov	w1, w24
  405660:	bl	403ed0 <ferror@plt+0x14a0>
  405664:	mov	x24, x0
  405668:	mov	x0, x23
  40566c:	bl	402660 <closedir@plt>
  405670:	cbz	x24, 405870 <ferror@plt+0x2e40>
  405674:	mov	x1, x24
  405678:	mov	x0, x20
  40567c:	bl	404050 <ferror@plt+0x1620>
  405680:	mov	w23, w0
  405684:	mov	x0, x24
  405688:	bl	402790 <free@plt>
  40568c:	tbnz	w23, #31, 405890 <ferror@plt+0x2e60>
  405690:	ldr	x0, [x20]
  405694:	cmp	x20, x0
  405698:	b.eq	405800 <ferror@plt+0x2dd0>  // b.none
  40569c:	ldr	x0, [x20, #8]
  4056a0:	cmp	x0, #0x0
  4056a4:	ccmp	x20, x0, #0x4, ne  // ne = any
  4056a8:	b.eq	4056b8 <ferror@plt+0x2c88>  // b.none
  4056ac:	cbz	x19, 405714 <ferror@plt+0x2ce4>
  4056b0:	ldrsb	w1, [x19]
  4056b4:	cbz	w1, 405714 <ferror@plt+0x2ce4>
  4056b8:	mov	w0, w22
  4056bc:	bl	402670 <close@plt>
  4056c0:	ldr	w0, [x25, #1984]
  4056c4:	cbnz	w0, 405814 <ferror@plt+0x2de4>
  4056c8:	cbz	w23, 4050d8 <ferror@plt+0x26a8>
  4056cc:	ldr	x0, [x20]
  4056d0:	cmp	x20, x0
  4056d4:	b.eq	4057dc <ferror@plt+0x2dac>  // b.none
  4056d8:	ldr	w0, [x25, #1984]
  4056dc:	cbz	w0, 4050d8 <ferror@plt+0x26a8>
  4056e0:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  4056e4:	mov	x2, #0x10                  	// #16
  4056e8:	mov	x1, #0x1                   	// #1
  4056ec:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4056f0:	ldr	x3, [x3, #960]
  4056f4:	add	x0, x0, #0x450
  4056f8:	bl	402800 <fwrite@plt>
  4056fc:	mov	w1, w26
  405700:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405704:	add	x0, x0, #0x570
  405708:	bl	404a88 <ferror@plt+0x2058>
  40570c:	ldp	x27, x28, [sp, #80]
  405710:	b	405024 <ferror@plt+0x25f4>
  405714:	str	w21, [x0, #36]
  405718:	b	4056b8 <ferror@plt+0x2c88>
  40571c:	bl	402790 <free@plt>
  405720:	b	4053f8 <ferror@plt+0x29c8>
  405724:	ldr	x0, [sp, #112]
  405728:	mov	w22, #0x1                   	// #1
  40572c:	bl	402790 <free@plt>
  405730:	ldr	w0, [x25, #1984]
  405734:	cbz	w0, 4053a4 <ferror@plt+0x2974>
  405738:	b	4052b4 <ferror@plt+0x2884>
  40573c:	mov	w0, w28
  405740:	bl	402670 <close@plt>
  405744:	b	4053f8 <ferror@plt+0x29c8>
  405748:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  40574c:	mov	x2, #0x10                  	// #16
  405750:	mov	x1, #0x1                   	// #1
  405754:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405758:	ldr	x3, [x3, #960]
  40575c:	add	x0, x0, #0x450
  405760:	bl	402800 <fwrite@plt>
  405764:	mov	w1, w28
  405768:	adrp	x0, 408000 <ferror@plt+0x55d0>
  40576c:	add	x0, x0, #0x668
  405770:	bl	404a88 <ferror@plt+0x2058>
  405774:	cmp	x20, x22
  405778:	b.ne	4050d8 <ferror@plt+0x26a8>  // b.any
  40577c:	tbnz	w28, #31, 405500 <ferror@plt+0x2ad0>
  405780:	b	4055e0 <ferror@plt+0x2bb0>
  405784:	ldr	w0, [x25, #1984]
  405788:	cbz	w0, 405610 <ferror@plt+0x2be0>
  40578c:	mov	w0, #0x2                   	// #2
  405790:	mov	w28, w0
  405794:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  405798:	mov	x2, #0x10                  	// #16
  40579c:	mov	x1, #0x1                   	// #1
  4057a0:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4057a4:	ldr	x3, [x3, #960]
  4057a8:	add	x0, x0, #0x450
  4057ac:	bl	402800 <fwrite@plt>
  4057b0:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4057b4:	mov	w1, w28
  4057b8:	add	x0, x0, #0x668
  4057bc:	bl	404a88 <ferror@plt+0x2058>
  4057c0:	tbnz	w28, #31, 405500 <ferror@plt+0x2ad0>
  4057c4:	b	4055e0 <ferror@plt+0x2bb0>
  4057c8:	ldr	w0, [x25, #1984]
  4057cc:	cbnz	w0, 405810 <ferror@plt+0x2de0>
  4057d0:	ldr	x0, [x20]
  4057d4:	cmp	x20, x0
  4057d8:	b.ne	4050d8 <ferror@plt+0x26a8>  // b.any
  4057dc:	ldp	x27, x28, [sp, #80]
  4057e0:	b	404fc0 <ferror@plt+0x2590>
  4057e4:	ldr	x0, [sp, #120]
  4057e8:	bl	402790 <free@plt>
  4057ec:	ldr	w0, [x25, #1984]
  4057f0:	cbz	w0, 405610 <ferror@plt+0x2be0>
  4057f4:	mov	w0, #0x1                   	// #1
  4057f8:	mov	w28, w0
  4057fc:	b	405794 <ferror@plt+0x2d64>
  405800:	mov	w0, w22
  405804:	bl	402670 <close@plt>
  405808:	ldr	w0, [x25, #1984]
  40580c:	cbz	w0, 4056cc <ferror@plt+0x2c9c>
  405810:	mov	w23, #0x1                   	// #1
  405814:	adrp	x3, 41a000 <ferror@plt+0x175d0>
  405818:	mov	x2, #0x10                  	// #16
  40581c:	mov	x1, #0x1                   	// #1
  405820:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405824:	ldr	x3, [x3, #960]
  405828:	add	x0, x0, #0x450
  40582c:	bl	402800 <fwrite@plt>
  405830:	mov	w1, w23
  405834:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405838:	add	x0, x0, #0x690
  40583c:	bl	404a88 <ferror@plt+0x2058>
  405840:	cmp	w23, #0x0
  405844:	cbz	w23, 4050d8 <ferror@plt+0x26a8>
  405848:	b.ge	4056cc <ferror@plt+0x2c9c>  // b.tcont
  40584c:	mov	w26, w23
  405850:	ldp	x27, x28, [sp, #80]
  405854:	b	405024 <ferror@plt+0x25f4>
  405858:	mov	w1, #0x902                 	// #2306
  40585c:	mov	x0, x19
  405860:	movk	w1, #0x8, lsl #16
  405864:	bl	402530 <open@plt>
  405868:	mov	w22, w0
  40586c:	b	405628 <ferror@plt+0x2bf8>
  405870:	cbz	x19, 4058f4 <ferror@plt+0x2ec4>
  405874:	ldrsb	w0, [x19]
  405878:	cbz	w0, 4058f4 <ferror@plt+0x2ec4>
  40587c:	mov	x0, x19
  405880:	bl	402650 <strdup@plt>
  405884:	mov	x24, x0
  405888:	cbnz	x0, 405674 <ferror@plt+0x2c44>
  40588c:	mov	w23, #0xfffffff4            	// #-12
  405890:	mov	w0, w22
  405894:	bl	402670 <close@plt>
  405898:	ldr	w0, [x25, #1984]
  40589c:	cbz	w0, 40584c <ferror@plt+0x2e1c>
  4058a0:	b	405814 <ferror@plt+0x2de4>
  4058a4:	mov	w26, #0xfffffff4            	// #-12
  4058a8:	b	405024 <ferror@plt+0x25f4>
  4058ac:	mov	w22, #0x2                   	// #2
  4058b0:	b	405730 <ferror@plt+0x2d00>
  4058b4:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  4058b8:	mov	x2, #0x10                  	// #16
  4058bc:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4058c0:	add	x0, x0, #0x450
  4058c4:	ldr	x3, [x1, #960]
  4058c8:	mov	x1, #0x1                   	// #1
  4058cc:	mov	w26, #0x0                   	// #0
  4058d0:	bl	402800 <fwrite@plt>
  4058d4:	mov	w2, w21
  4058d8:	mov	x1, x19
  4058dc:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4058e0:	add	x0, x0, #0x510
  4058e4:	bl	404a88 <ferror@plt+0x2058>
  4058e8:	b	405518 <ferror@plt+0x2ae8>
  4058ec:	stp	x27, x28, [sp, #80]
  4058f0:	b	405518 <ferror@plt+0x2ae8>
  4058f4:	mov	w0, w21
  4058f8:	bl	402400 <ttyname@plt>
  4058fc:	cbnz	x0, 405880 <ferror@plt+0x2e50>
  405900:	adrp	x0, 408000 <ferror@plt+0x55d0>
  405904:	add	x0, x0, #0x4f0
  405908:	b	405880 <ferror@plt+0x2e50>
  40590c:	nop
  405910:	stp	x29, x30, [sp, #-32]!
  405914:	mov	x29, sp
  405918:	stp	x19, x20, [sp, #16]
  40591c:	mov	x19, x1
  405920:	mov	x20, x0
  405924:	bl	402990 <__errno_location@plt>
  405928:	mov	x4, x0
  40592c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405930:	mov	w5, #0x22                  	// #34
  405934:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405938:	mov	x3, x20
  40593c:	ldr	w0, [x0, #944]
  405940:	mov	x2, x19
  405944:	str	w5, [x4]
  405948:	add	x1, x1, #0x6e0
  40594c:	bl	4029f0 <err@plt>
  405950:	adrp	x1, 41a000 <ferror@plt+0x175d0>
  405954:	str	w0, [x1, #944]
  405958:	ret
  40595c:	nop
  405960:	stp	x29, x30, [sp, #-128]!
  405964:	mov	x29, sp
  405968:	stp	x19, x20, [sp, #16]
  40596c:	mov	x20, x0
  405970:	stp	x21, x22, [sp, #32]
  405974:	mov	x22, x1
  405978:	stp	x23, x24, [sp, #48]
  40597c:	mov	x23, x2
  405980:	str	xzr, [x1]
  405984:	bl	402990 <__errno_location@plt>
  405988:	mov	x21, x0
  40598c:	cbz	x20, 405c28 <ferror@plt+0x31f8>
  405990:	ldrsb	w19, [x20]
  405994:	cbz	w19, 405c28 <ferror@plt+0x31f8>
  405998:	bl	402740 <__ctype_b_loc@plt>
  40599c:	mov	x24, x0
  4059a0:	ldr	x0, [x0]
  4059a4:	ubfiz	x1, x19, #1, #8
  4059a8:	ldrh	w1, [x0, x1]
  4059ac:	tbz	w1, #13, 4059c8 <ferror@plt+0x2f98>
  4059b0:	mov	x1, x20
  4059b4:	nop
  4059b8:	ldrsb	w19, [x1, #1]!
  4059bc:	ubfiz	x2, x19, #1, #8
  4059c0:	ldrh	w2, [x0, x2]
  4059c4:	tbnz	w2, #13, 4059b8 <ferror@plt+0x2f88>
  4059c8:	cmp	w19, #0x2d
  4059cc:	b.eq	405c28 <ferror@plt+0x31f8>  // b.none
  4059d0:	stp	x25, x26, [sp, #64]
  4059d4:	mov	x0, x20
  4059d8:	mov	w3, #0x0                   	// #0
  4059dc:	stp	x27, x28, [sp, #80]
  4059e0:	add	x27, sp, #0x78
  4059e4:	mov	x1, x27
  4059e8:	str	wzr, [x21]
  4059ec:	mov	w2, #0x0                   	// #0
  4059f0:	str	xzr, [sp, #120]
  4059f4:	bl	402610 <__strtoul_internal@plt>
  4059f8:	mov	x25, x0
  4059fc:	ldr	x28, [sp, #120]
  405a00:	ldr	w0, [x21]
  405a04:	cmp	x28, x20
  405a08:	b.eq	405c18 <ferror@plt+0x31e8>  // b.none
  405a0c:	cbnz	w0, 405c48 <ferror@plt+0x3218>
  405a10:	cbz	x28, 405cbc <ferror@plt+0x328c>
  405a14:	ldrsb	w0, [x28]
  405a18:	mov	w20, #0x0                   	// #0
  405a1c:	mov	x26, #0x0                   	// #0
  405a20:	cbz	w0, 405cbc <ferror@plt+0x328c>
  405a24:	nop
  405a28:	ldrsb	w0, [x28, #1]
  405a2c:	cmp	w0, #0x69
  405a30:	b.eq	405adc <ferror@plt+0x30ac>  // b.none
  405a34:	and	w1, w0, #0xffffffdf
  405a38:	cmp	w1, #0x42
  405a3c:	b.ne	405cac <ferror@plt+0x327c>  // b.any
  405a40:	ldrsb	w0, [x28, #2]
  405a44:	cbz	w0, 405cf4 <ferror@plt+0x32c4>
  405a48:	bl	4024b0 <localeconv@plt>
  405a4c:	cbz	x0, 405c20 <ferror@plt+0x31f0>
  405a50:	ldr	x1, [x0]
  405a54:	cbz	x1, 405c20 <ferror@plt+0x31f0>
  405a58:	mov	x0, x1
  405a5c:	str	x1, [sp, #104]
  405a60:	bl	402350 <strlen@plt>
  405a64:	mov	x19, x0
  405a68:	cbnz	x26, 405c20 <ferror@plt+0x31f0>
  405a6c:	ldrsb	w0, [x28]
  405a70:	cbz	w0, 405c20 <ferror@plt+0x31f0>
  405a74:	ldr	x1, [sp, #104]
  405a78:	mov	x2, x19
  405a7c:	mov	x0, x1
  405a80:	mov	x1, x28
  405a84:	bl	402590 <strncmp@plt>
  405a88:	cbnz	w0, 405c20 <ferror@plt+0x31f0>
  405a8c:	ldrsb	w4, [x28, x19]
  405a90:	add	x1, x28, x19
  405a94:	cmp	w4, #0x30
  405a98:	b.ne	405cd0 <ferror@plt+0x32a0>  // b.any
  405a9c:	add	w0, w20, #0x1
  405aa0:	mov	x19, x1
  405aa4:	nop
  405aa8:	sub	w3, w19, w1
  405aac:	ldrsb	w4, [x19, #1]!
  405ab0:	add	w20, w3, w0
  405ab4:	cmp	w4, #0x30
  405ab8:	b.eq	405aa8 <ferror@plt+0x3078>  // b.none
  405abc:	ldr	x0, [x24]
  405ac0:	ldrh	w0, [x0, w4, sxtw #1]
  405ac4:	tbnz	w0, #11, 405c5c <ferror@plt+0x322c>
  405ac8:	mov	x28, x19
  405acc:	str	x19, [sp, #120]
  405ad0:	ldrsb	w0, [x28, #1]
  405ad4:	cmp	w0, #0x69
  405ad8:	b.ne	405a34 <ferror@plt+0x3004>  // b.any
  405adc:	ldrsb	w0, [x28, #2]
  405ae0:	and	w0, w0, #0xffffffdf
  405ae4:	cmp	w0, #0x42
  405ae8:	b.ne	405a48 <ferror@plt+0x3018>  // b.any
  405aec:	ldrsb	w0, [x28, #3]
  405af0:	cbnz	w0, 405a48 <ferror@plt+0x3018>
  405af4:	mov	x19, #0x400                 	// #1024
  405af8:	ldrsb	w27, [x28]
  405afc:	adrp	x24, 408000 <ferror@plt+0x55d0>
  405b00:	add	x24, x24, #0x6f0
  405b04:	mov	x0, x24
  405b08:	mov	w1, w27
  405b0c:	bl	4027f0 <strchr@plt>
  405b10:	cbz	x0, 405cfc <ferror@plt+0x32cc>
  405b14:	sub	x1, x0, x24
  405b18:	add	w1, w1, #0x1
  405b1c:	cbz	w1, 405d18 <ferror@plt+0x32e8>
  405b20:	umulh	x0, x25, x19
  405b24:	cbnz	x0, 405ce8 <ferror@plt+0x32b8>
  405b28:	sub	w0, w1, #0x2
  405b2c:	b	405b3c <ferror@plt+0x310c>
  405b30:	umulh	x2, x25, x19
  405b34:	sub	w0, w0, #0x1
  405b38:	cbnz	x2, 405ce8 <ferror@plt+0x32b8>
  405b3c:	mul	x25, x25, x19
  405b40:	cmn	w0, #0x1
  405b44:	b.ne	405b30 <ferror@plt+0x3100>  // b.any
  405b48:	mov	w0, #0x0                   	// #0
  405b4c:	cbz	x23, 405b54 <ferror@plt+0x3124>
  405b50:	str	w1, [x23]
  405b54:	cmp	x26, #0x0
  405b58:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  405b5c:	b.eq	405c04 <ferror@plt+0x31d4>  // b.none
  405b60:	sub	w1, w1, #0x2
  405b64:	mov	x5, #0x1                   	// #1
  405b68:	b	405b78 <ferror@plt+0x3148>
  405b6c:	umulh	x2, x5, x19
  405b70:	sub	w1, w1, #0x1
  405b74:	cbnz	x2, 405b84 <ferror@plt+0x3154>
  405b78:	mul	x5, x5, x19
  405b7c:	cmn	w1, #0x1
  405b80:	b.ne	405b6c <ferror@plt+0x313c>  // b.any
  405b84:	cmp	x26, #0xa
  405b88:	mov	x1, #0xa                   	// #10
  405b8c:	b.ls	405ba0 <ferror@plt+0x3170>  // b.plast
  405b90:	add	x1, x1, x1, lsl #2
  405b94:	cmp	x26, x1, lsl #1
  405b98:	lsl	x1, x1, #1
  405b9c:	b.hi	405b90 <ferror@plt+0x3160>  // b.pmore
  405ba0:	cbz	w20, 405bbc <ferror@plt+0x318c>
  405ba4:	mov	w2, #0x0                   	// #0
  405ba8:	add	x1, x1, x1, lsl #2
  405bac:	add	w2, w2, #0x1
  405bb0:	cmp	w20, w2
  405bb4:	lsl	x1, x1, #1
  405bb8:	b.ne	405ba8 <ferror@plt+0x3178>  // b.any
  405bbc:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  405bc0:	mov	x4, #0x1                   	// #1
  405bc4:	movk	x8, #0xcccd
  405bc8:	umulh	x6, x26, x8
  405bcc:	add	x7, x4, x4, lsl #2
  405bd0:	mov	x3, x4
  405bd4:	cmp	x26, #0x9
  405bd8:	lsl	x4, x7, #1
  405bdc:	lsr	x2, x6, #3
  405be0:	add	x2, x2, x2, lsl #2
  405be4:	sub	x2, x26, x2, lsl #1
  405be8:	lsr	x26, x6, #3
  405bec:	cbz	x2, 405c00 <ferror@plt+0x31d0>
  405bf0:	udiv	x3, x1, x3
  405bf4:	udiv	x2, x3, x2
  405bf8:	udiv	x2, x5, x2
  405bfc:	add	x25, x25, x2
  405c00:	b.hi	405bc8 <ferror@plt+0x3198>  // b.pmore
  405c04:	str	x25, [x22]
  405c08:	tbnz	w0, #31, 405cd8 <ferror@plt+0x32a8>
  405c0c:	ldp	x25, x26, [sp, #64]
  405c10:	ldp	x27, x28, [sp, #80]
  405c14:	b	405c34 <ferror@plt+0x3204>
  405c18:	cbnz	w0, 405c54 <ferror@plt+0x3224>
  405c1c:	nop
  405c20:	ldp	x25, x26, [sp, #64]
  405c24:	ldp	x27, x28, [sp, #80]
  405c28:	mov	w1, #0x16                  	// #22
  405c2c:	mov	w0, #0xffffffea            	// #-22
  405c30:	str	w1, [x21]
  405c34:	ldp	x19, x20, [sp, #16]
  405c38:	ldp	x21, x22, [sp, #32]
  405c3c:	ldp	x23, x24, [sp, #48]
  405c40:	ldp	x29, x30, [sp], #128
  405c44:	ret
  405c48:	sub	x1, x25, #0x1
  405c4c:	cmn	x1, #0x3
  405c50:	b.ls	405a10 <ferror@plt+0x2fe0>  // b.plast
  405c54:	neg	w0, w0
  405c58:	b	405c08 <ferror@plt+0x31d8>
  405c5c:	str	wzr, [x21]
  405c60:	mov	x1, x27
  405c64:	mov	x0, x19
  405c68:	mov	w3, #0x0                   	// #0
  405c6c:	mov	w2, #0x0                   	// #0
  405c70:	str	xzr, [sp, #120]
  405c74:	bl	402610 <__strtoul_internal@plt>
  405c78:	mov	x26, x0
  405c7c:	ldr	x28, [sp, #120]
  405c80:	ldr	w0, [x21]
  405c84:	cmp	x28, x19
  405c88:	b.eq	405c18 <ferror@plt+0x31e8>  // b.none
  405c8c:	cbz	w0, 405cb4 <ferror@plt+0x3284>
  405c90:	sub	x1, x26, #0x1
  405c94:	cmn	x1, #0x3
  405c98:	b.hi	405c54 <ferror@plt+0x3224>  // b.pmore
  405c9c:	cbz	x28, 405c20 <ferror@plt+0x31f0>
  405ca0:	ldrsb	w0, [x28]
  405ca4:	cbnz	w0, 405a28 <ferror@plt+0x2ff8>
  405ca8:	b	405c20 <ferror@plt+0x31f0>
  405cac:	cbnz	w0, 405a48 <ferror@plt+0x3018>
  405cb0:	b	405af4 <ferror@plt+0x30c4>
  405cb4:	cbnz	x26, 405c9c <ferror@plt+0x326c>
  405cb8:	b	405a28 <ferror@plt+0x2ff8>
  405cbc:	mov	w0, #0x0                   	// #0
  405cc0:	ldp	x27, x28, [sp, #80]
  405cc4:	str	x25, [x22]
  405cc8:	ldp	x25, x26, [sp, #64]
  405ccc:	b	405c34 <ferror@plt+0x3204>
  405cd0:	mov	x19, x1
  405cd4:	b	405abc <ferror@plt+0x308c>
  405cd8:	neg	w1, w0
  405cdc:	ldp	x25, x26, [sp, #64]
  405ce0:	ldp	x27, x28, [sp, #80]
  405ce4:	b	405c30 <ferror@plt+0x3200>
  405ce8:	mov	w0, #0xffffffde            	// #-34
  405cec:	cbnz	x23, 405b50 <ferror@plt+0x3120>
  405cf0:	b	405b54 <ferror@plt+0x3124>
  405cf4:	mov	x19, #0x3e8                 	// #1000
  405cf8:	b	405af8 <ferror@plt+0x30c8>
  405cfc:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405d00:	add	x24, x1, #0x700
  405d04:	mov	x0, x24
  405d08:	mov	w1, w27
  405d0c:	bl	4027f0 <strchr@plt>
  405d10:	cbnz	x0, 405b14 <ferror@plt+0x30e4>
  405d14:	b	405c20 <ferror@plt+0x31f0>
  405d18:	mov	w0, #0x0                   	// #0
  405d1c:	cbnz	x23, 405b50 <ferror@plt+0x3120>
  405d20:	ldp	x27, x28, [sp, #80]
  405d24:	str	x25, [x22]
  405d28:	ldp	x25, x26, [sp, #64]
  405d2c:	b	405c34 <ferror@plt+0x3204>
  405d30:	mov	x2, #0x0                   	// #0
  405d34:	b	405960 <ferror@plt+0x2f30>
  405d38:	stp	x29, x30, [sp, #-48]!
  405d3c:	mov	x29, sp
  405d40:	stp	x21, x22, [sp, #32]
  405d44:	mov	x22, x1
  405d48:	cbz	x0, 405da8 <ferror@plt+0x3378>
  405d4c:	mov	x21, x0
  405d50:	stp	x19, x20, [sp, #16]
  405d54:	mov	x20, x0
  405d58:	b	405d74 <ferror@plt+0x3344>
  405d5c:	bl	402740 <__ctype_b_loc@plt>
  405d60:	ubfiz	x19, x19, #1, #8
  405d64:	ldr	x2, [x0]
  405d68:	ldrh	w2, [x2, x19]
  405d6c:	tbz	w2, #11, 405d7c <ferror@plt+0x334c>
  405d70:	add	x20, x20, #0x1
  405d74:	ldrsb	w19, [x20]
  405d78:	cbnz	w19, 405d5c <ferror@plt+0x332c>
  405d7c:	cbz	x22, 405d84 <ferror@plt+0x3354>
  405d80:	str	x20, [x22]
  405d84:	cmp	x20, x21
  405d88:	b.ls	405dc0 <ferror@plt+0x3390>  // b.plast
  405d8c:	ldrsb	w1, [x20]
  405d90:	mov	w0, #0x1                   	// #1
  405d94:	ldp	x19, x20, [sp, #16]
  405d98:	cbnz	w1, 405db0 <ferror@plt+0x3380>
  405d9c:	ldp	x21, x22, [sp, #32]
  405da0:	ldp	x29, x30, [sp], #48
  405da4:	ret
  405da8:	cbz	x1, 405db0 <ferror@plt+0x3380>
  405dac:	str	xzr, [x1]
  405db0:	mov	w0, #0x0                   	// #0
  405db4:	ldp	x21, x22, [sp, #32]
  405db8:	ldp	x29, x30, [sp], #48
  405dbc:	ret
  405dc0:	mov	w0, #0x0                   	// #0
  405dc4:	ldp	x19, x20, [sp, #16]
  405dc8:	b	405db4 <ferror@plt+0x3384>
  405dcc:	nop
  405dd0:	stp	x29, x30, [sp, #-48]!
  405dd4:	mov	x29, sp
  405dd8:	stp	x21, x22, [sp, #32]
  405ddc:	mov	x22, x1
  405de0:	cbz	x0, 405e40 <ferror@plt+0x3410>
  405de4:	mov	x21, x0
  405de8:	stp	x19, x20, [sp, #16]
  405dec:	mov	x20, x0
  405df0:	b	405e0c <ferror@plt+0x33dc>
  405df4:	bl	402740 <__ctype_b_loc@plt>
  405df8:	ubfiz	x19, x19, #1, #8
  405dfc:	ldr	x2, [x0]
  405e00:	ldrh	w2, [x2, x19]
  405e04:	tbz	w2, #12, 405e14 <ferror@plt+0x33e4>
  405e08:	add	x20, x20, #0x1
  405e0c:	ldrsb	w19, [x20]
  405e10:	cbnz	w19, 405df4 <ferror@plt+0x33c4>
  405e14:	cbz	x22, 405e1c <ferror@plt+0x33ec>
  405e18:	str	x20, [x22]
  405e1c:	cmp	x20, x21
  405e20:	b.ls	405e58 <ferror@plt+0x3428>  // b.plast
  405e24:	ldrsb	w1, [x20]
  405e28:	mov	w0, #0x1                   	// #1
  405e2c:	ldp	x19, x20, [sp, #16]
  405e30:	cbnz	w1, 405e48 <ferror@plt+0x3418>
  405e34:	ldp	x21, x22, [sp, #32]
  405e38:	ldp	x29, x30, [sp], #48
  405e3c:	ret
  405e40:	cbz	x1, 405e48 <ferror@plt+0x3418>
  405e44:	str	xzr, [x1]
  405e48:	mov	w0, #0x0                   	// #0
  405e4c:	ldp	x21, x22, [sp, #32]
  405e50:	ldp	x29, x30, [sp], #48
  405e54:	ret
  405e58:	mov	w0, #0x0                   	// #0
  405e5c:	ldp	x19, x20, [sp, #16]
  405e60:	b	405e4c <ferror@plt+0x341c>
  405e64:	nop
  405e68:	stp	x29, x30, [sp, #-128]!
  405e6c:	mov	x29, sp
  405e70:	stp	x19, x20, [sp, #16]
  405e74:	mov	x19, x0
  405e78:	mov	x20, x1
  405e7c:	mov	w0, #0xffffffd0            	// #-48
  405e80:	add	x1, sp, #0x50
  405e84:	stp	x21, x22, [sp, #32]
  405e88:	add	x21, sp, #0x80
  405e8c:	stp	x21, x21, [sp, #48]
  405e90:	str	x1, [sp, #64]
  405e94:	stp	w0, wzr, [sp, #72]
  405e98:	stp	x2, x3, [sp, #80]
  405e9c:	stp	x4, x5, [sp, #96]
  405ea0:	stp	x6, x7, [sp, #112]
  405ea4:	b	405eec <ferror@plt+0x34bc>
  405ea8:	ldr	x1, [x0]
  405eac:	add	x2, x0, #0xf
  405eb0:	and	x2, x2, #0xfffffffffffffff8
  405eb4:	str	x2, [sp, #48]
  405eb8:	cbz	x1, 405f38 <ferror@plt+0x3508>
  405ebc:	add	x0, x2, #0xf
  405ec0:	and	x0, x0, #0xfffffffffffffff8
  405ec4:	str	x0, [sp, #48]
  405ec8:	ldr	x22, [x2]
  405ecc:	cbz	x22, 405f38 <ferror@plt+0x3508>
  405ed0:	mov	x0, x19
  405ed4:	bl	402720 <strcmp@plt>
  405ed8:	cbz	w0, 405f5c <ferror@plt+0x352c>
  405edc:	mov	x1, x22
  405ee0:	mov	x0, x19
  405ee4:	bl	402720 <strcmp@plt>
  405ee8:	cbz	w0, 405f60 <ferror@plt+0x3530>
  405eec:	ldr	w3, [sp, #72]
  405ef0:	ldr	x0, [sp, #48]
  405ef4:	tbz	w3, #31, 405ea8 <ferror@plt+0x3478>
  405ef8:	add	w2, w3, #0x8
  405efc:	str	w2, [sp, #72]
  405f00:	cmp	w2, #0x0
  405f04:	b.gt	405ea8 <ferror@plt+0x3478>
  405f08:	ldr	x1, [x21, w3, sxtw]
  405f0c:	cbz	x1, 405f38 <ferror@plt+0x3508>
  405f10:	cbz	w2, 405f70 <ferror@plt+0x3540>
  405f14:	add	w3, w3, #0x10
  405f18:	str	w3, [sp, #72]
  405f1c:	cmp	w3, #0x0
  405f20:	b.le	405f54 <ferror@plt+0x3524>
  405f24:	add	x3, x0, #0xf
  405f28:	mov	x2, x0
  405f2c:	and	x0, x3, #0xfffffffffffffff8
  405f30:	str	x0, [sp, #48]
  405f34:	b	405ec8 <ferror@plt+0x3498>
  405f38:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  405f3c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405f40:	mov	x3, x19
  405f44:	mov	x2, x20
  405f48:	ldr	w0, [x0, #944]
  405f4c:	add	x1, x1, #0x6e0
  405f50:	bl	402940 <errx@plt>
  405f54:	add	x2, x21, w2, sxtw
  405f58:	b	405ec8 <ferror@plt+0x3498>
  405f5c:	mov	w0, #0x1                   	// #1
  405f60:	ldp	x19, x20, [sp, #16]
  405f64:	ldp	x21, x22, [sp, #32]
  405f68:	ldp	x29, x30, [sp], #128
  405f6c:	ret
  405f70:	mov	x2, x0
  405f74:	b	405ebc <ferror@plt+0x348c>
  405f78:	cbz	x1, 405fa4 <ferror@plt+0x3574>
  405f7c:	add	x3, x0, x1
  405f80:	sxtb	w2, w2
  405f84:	b	405f98 <ferror@plt+0x3568>
  405f88:	b.eq	405fa8 <ferror@plt+0x3578>  // b.none
  405f8c:	add	x0, x0, #0x1
  405f90:	cmp	x3, x0
  405f94:	b.eq	405fa4 <ferror@plt+0x3574>  // b.none
  405f98:	ldrsb	w1, [x0]
  405f9c:	cmp	w2, w1
  405fa0:	cbnz	w1, 405f88 <ferror@plt+0x3558>
  405fa4:	mov	x0, #0x0                   	// #0
  405fa8:	ret
  405fac:	nop
  405fb0:	stp	x29, x30, [sp, #-64]!
  405fb4:	mov	x29, sp
  405fb8:	stp	x19, x20, [sp, #16]
  405fbc:	mov	x19, x0
  405fc0:	stp	x21, x22, [sp, #32]
  405fc4:	mov	x21, x1
  405fc8:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  405fcc:	str	xzr, [sp, #56]
  405fd0:	bl	402990 <__errno_location@plt>
  405fd4:	str	wzr, [x0]
  405fd8:	cbz	x19, 405fec <ferror@plt+0x35bc>
  405fdc:	mov	x20, x0
  405fe0:	ldrsb	w0, [x19]
  405fe4:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  405fe8:	cbnz	w0, 406004 <ferror@plt+0x35d4>
  405fec:	ldr	w0, [x22, #944]
  405ff0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  405ff4:	mov	x3, x19
  405ff8:	mov	x2, x21
  405ffc:	add	x1, x1, #0x6e0
  406000:	bl	402940 <errx@plt>
  406004:	add	x1, sp, #0x38
  406008:	mov	x0, x19
  40600c:	mov	w3, #0x0                   	// #0
  406010:	mov	w2, #0xa                   	// #10
  406014:	bl	402610 <__strtoul_internal@plt>
  406018:	ldr	w1, [x20]
  40601c:	cbnz	w1, 406060 <ferror@plt+0x3630>
  406020:	ldr	x1, [sp, #56]
  406024:	cmp	x19, x1
  406028:	b.eq	405fec <ferror@plt+0x35bc>  // b.none
  40602c:	cbz	x1, 406038 <ferror@plt+0x3608>
  406030:	ldrsb	w1, [x1]
  406034:	cbnz	w1, 405fec <ferror@plt+0x35bc>
  406038:	mov	x1, #0xffffffff            	// #4294967295
  40603c:	cmp	x0, x1
  406040:	b.hi	406080 <ferror@plt+0x3650>  // b.pmore
  406044:	mov	x1, #0xffff                	// #65535
  406048:	cmp	x0, x1
  40604c:	b.hi	40608c <ferror@plt+0x365c>  // b.pmore
  406050:	ldp	x19, x20, [sp, #16]
  406054:	ldp	x21, x22, [sp, #32]
  406058:	ldp	x29, x30, [sp], #64
  40605c:	ret
  406060:	ldr	w0, [x22, #944]
  406064:	cmp	w1, #0x22
  406068:	b.ne	405fec <ferror@plt+0x35bc>  // b.any
  40606c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406070:	mov	x3, x19
  406074:	mov	x2, x21
  406078:	add	x1, x1, #0x6e0
  40607c:	bl	4029f0 <err@plt>
  406080:	mov	x1, x21
  406084:	mov	x0, x19
  406088:	bl	405910 <ferror@plt+0x2ee0>
  40608c:	mov	x1, x21
  406090:	mov	x0, x19
  406094:	bl	405910 <ferror@plt+0x2ee0>
  406098:	stp	x29, x30, [sp, #-64]!
  40609c:	mov	x29, sp
  4060a0:	stp	x19, x20, [sp, #16]
  4060a4:	mov	x19, x0
  4060a8:	stp	x21, x22, [sp, #32]
  4060ac:	mov	x21, x1
  4060b0:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4060b4:	str	xzr, [sp, #56]
  4060b8:	bl	402990 <__errno_location@plt>
  4060bc:	str	wzr, [x0]
  4060c0:	cbz	x19, 4060d4 <ferror@plt+0x36a4>
  4060c4:	mov	x20, x0
  4060c8:	ldrsb	w0, [x19]
  4060cc:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4060d0:	cbnz	w0, 4060ec <ferror@plt+0x36bc>
  4060d4:	ldr	w0, [x22, #944]
  4060d8:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4060dc:	mov	x3, x19
  4060e0:	mov	x2, x21
  4060e4:	add	x1, x1, #0x6e0
  4060e8:	bl	402940 <errx@plt>
  4060ec:	add	x1, sp, #0x38
  4060f0:	mov	x0, x19
  4060f4:	mov	w3, #0x0                   	// #0
  4060f8:	mov	w2, #0x10                  	// #16
  4060fc:	bl	402610 <__strtoul_internal@plt>
  406100:	ldr	w1, [x20]
  406104:	cbnz	w1, 406148 <ferror@plt+0x3718>
  406108:	ldr	x1, [sp, #56]
  40610c:	cmp	x19, x1
  406110:	b.eq	4060d4 <ferror@plt+0x36a4>  // b.none
  406114:	cbz	x1, 406120 <ferror@plt+0x36f0>
  406118:	ldrsb	w1, [x1]
  40611c:	cbnz	w1, 4060d4 <ferror@plt+0x36a4>
  406120:	mov	x1, #0xffffffff            	// #4294967295
  406124:	cmp	x0, x1
  406128:	b.hi	406168 <ferror@plt+0x3738>  // b.pmore
  40612c:	mov	x1, #0xffff                	// #65535
  406130:	cmp	x0, x1
  406134:	b.hi	406174 <ferror@plt+0x3744>  // b.pmore
  406138:	ldp	x19, x20, [sp, #16]
  40613c:	ldp	x21, x22, [sp, #32]
  406140:	ldp	x29, x30, [sp], #64
  406144:	ret
  406148:	ldr	w0, [x22, #944]
  40614c:	cmp	w1, #0x22
  406150:	b.ne	4060d4 <ferror@plt+0x36a4>  // b.any
  406154:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406158:	mov	x3, x19
  40615c:	mov	x2, x21
  406160:	add	x1, x1, #0x6e0
  406164:	bl	4029f0 <err@plt>
  406168:	mov	x1, x21
  40616c:	mov	x0, x19
  406170:	bl	405910 <ferror@plt+0x2ee0>
  406174:	mov	x1, x21
  406178:	mov	x0, x19
  40617c:	bl	405910 <ferror@plt+0x2ee0>
  406180:	stp	x29, x30, [sp, #-64]!
  406184:	mov	x29, sp
  406188:	stp	x19, x20, [sp, #16]
  40618c:	mov	x19, x0
  406190:	stp	x21, x22, [sp, #32]
  406194:	mov	x21, x1
  406198:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  40619c:	str	xzr, [sp, #56]
  4061a0:	bl	402990 <__errno_location@plt>
  4061a4:	str	wzr, [x0]
  4061a8:	cbz	x19, 4061bc <ferror@plt+0x378c>
  4061ac:	mov	x20, x0
  4061b0:	ldrsb	w0, [x19]
  4061b4:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4061b8:	cbnz	w0, 4061d4 <ferror@plt+0x37a4>
  4061bc:	ldr	w0, [x22, #944]
  4061c0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4061c4:	mov	x3, x19
  4061c8:	mov	x2, x21
  4061cc:	add	x1, x1, #0x6e0
  4061d0:	bl	402940 <errx@plt>
  4061d4:	add	x1, sp, #0x38
  4061d8:	mov	x0, x19
  4061dc:	mov	w3, #0x0                   	// #0
  4061e0:	mov	w2, #0xa                   	// #10
  4061e4:	bl	402610 <__strtoul_internal@plt>
  4061e8:	ldr	w1, [x20]
  4061ec:	cbnz	w1, 406224 <ferror@plt+0x37f4>
  4061f0:	ldr	x1, [sp, #56]
  4061f4:	cmp	x19, x1
  4061f8:	b.eq	4061bc <ferror@plt+0x378c>  // b.none
  4061fc:	cbz	x1, 406208 <ferror@plt+0x37d8>
  406200:	ldrsb	w1, [x1]
  406204:	cbnz	w1, 4061bc <ferror@plt+0x378c>
  406208:	mov	x1, #0xffffffff            	// #4294967295
  40620c:	cmp	x0, x1
  406210:	b.hi	406244 <ferror@plt+0x3814>  // b.pmore
  406214:	ldp	x19, x20, [sp, #16]
  406218:	ldp	x21, x22, [sp, #32]
  40621c:	ldp	x29, x30, [sp], #64
  406220:	ret
  406224:	ldr	w0, [x22, #944]
  406228:	cmp	w1, #0x22
  40622c:	b.ne	4061bc <ferror@plt+0x378c>  // b.any
  406230:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406234:	mov	x3, x19
  406238:	mov	x2, x21
  40623c:	add	x1, x1, #0x6e0
  406240:	bl	4029f0 <err@plt>
  406244:	mov	x1, x21
  406248:	mov	x0, x19
  40624c:	bl	405910 <ferror@plt+0x2ee0>
  406250:	stp	x29, x30, [sp, #-64]!
  406254:	mov	x29, sp
  406258:	stp	x19, x20, [sp, #16]
  40625c:	mov	x19, x0
  406260:	stp	x21, x22, [sp, #32]
  406264:	mov	x21, x1
  406268:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  40626c:	str	xzr, [sp, #56]
  406270:	bl	402990 <__errno_location@plt>
  406274:	str	wzr, [x0]
  406278:	cbz	x19, 40628c <ferror@plt+0x385c>
  40627c:	mov	x20, x0
  406280:	ldrsb	w0, [x19]
  406284:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  406288:	cbnz	w0, 4062a4 <ferror@plt+0x3874>
  40628c:	ldr	w0, [x22, #944]
  406290:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406294:	mov	x3, x19
  406298:	mov	x2, x21
  40629c:	add	x1, x1, #0x6e0
  4062a0:	bl	402940 <errx@plt>
  4062a4:	add	x1, sp, #0x38
  4062a8:	mov	x0, x19
  4062ac:	mov	w3, #0x0                   	// #0
  4062b0:	mov	w2, #0x10                  	// #16
  4062b4:	bl	402610 <__strtoul_internal@plt>
  4062b8:	ldr	w1, [x20]
  4062bc:	cbnz	w1, 4062f4 <ferror@plt+0x38c4>
  4062c0:	ldr	x1, [sp, #56]
  4062c4:	cmp	x19, x1
  4062c8:	b.eq	40628c <ferror@plt+0x385c>  // b.none
  4062cc:	cbz	x1, 4062d8 <ferror@plt+0x38a8>
  4062d0:	ldrsb	w1, [x1]
  4062d4:	cbnz	w1, 40628c <ferror@plt+0x385c>
  4062d8:	mov	x1, #0xffffffff            	// #4294967295
  4062dc:	cmp	x0, x1
  4062e0:	b.hi	406314 <ferror@plt+0x38e4>  // b.pmore
  4062e4:	ldp	x19, x20, [sp, #16]
  4062e8:	ldp	x21, x22, [sp, #32]
  4062ec:	ldp	x29, x30, [sp], #64
  4062f0:	ret
  4062f4:	ldr	w0, [x22, #944]
  4062f8:	cmp	w1, #0x22
  4062fc:	b.ne	40628c <ferror@plt+0x385c>  // b.any
  406300:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406304:	mov	x3, x19
  406308:	mov	x2, x21
  40630c:	add	x1, x1, #0x6e0
  406310:	bl	4029f0 <err@plt>
  406314:	mov	x1, x21
  406318:	mov	x0, x19
  40631c:	bl	405910 <ferror@plt+0x2ee0>
  406320:	stp	x29, x30, [sp, #-64]!
  406324:	mov	x29, sp
  406328:	stp	x19, x20, [sp, #16]
  40632c:	mov	x19, x0
  406330:	stp	x21, x22, [sp, #32]
  406334:	mov	x21, x1
  406338:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  40633c:	str	xzr, [sp, #56]
  406340:	bl	402990 <__errno_location@plt>
  406344:	str	wzr, [x0]
  406348:	cbz	x19, 40635c <ferror@plt+0x392c>
  40634c:	mov	x20, x0
  406350:	ldrsb	w0, [x19]
  406354:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  406358:	cbnz	w0, 406374 <ferror@plt+0x3944>
  40635c:	ldr	w0, [x22, #944]
  406360:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406364:	mov	x3, x19
  406368:	mov	x2, x21
  40636c:	add	x1, x1, #0x6e0
  406370:	bl	402940 <errx@plt>
  406374:	add	x1, sp, #0x38
  406378:	mov	x0, x19
  40637c:	mov	w3, #0x0                   	// #0
  406380:	mov	w2, #0xa                   	// #10
  406384:	bl	402570 <__strtol_internal@plt>
  406388:	ldr	w1, [x20]
  40638c:	cbnz	w1, 4063b8 <ferror@plt+0x3988>
  406390:	ldr	x1, [sp, #56]
  406394:	cmp	x1, x19
  406398:	b.eq	40635c <ferror@plt+0x392c>  // b.none
  40639c:	cbz	x1, 4063a8 <ferror@plt+0x3978>
  4063a0:	ldrsb	w1, [x1]
  4063a4:	cbnz	w1, 40635c <ferror@plt+0x392c>
  4063a8:	ldp	x19, x20, [sp, #16]
  4063ac:	ldp	x21, x22, [sp, #32]
  4063b0:	ldp	x29, x30, [sp], #64
  4063b4:	ret
  4063b8:	ldr	w0, [x22, #944]
  4063bc:	cmp	w1, #0x22
  4063c0:	b.ne	40635c <ferror@plt+0x392c>  // b.any
  4063c4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4063c8:	mov	x3, x19
  4063cc:	mov	x2, x21
  4063d0:	add	x1, x1, #0x6e0
  4063d4:	bl	4029f0 <err@plt>
  4063d8:	stp	x29, x30, [sp, #-32]!
  4063dc:	mov	x29, sp
  4063e0:	stp	x19, x20, [sp, #16]
  4063e4:	mov	x19, x1
  4063e8:	mov	x20, x0
  4063ec:	bl	406320 <ferror@plt+0x38f0>
  4063f0:	mov	x2, #0x80000000            	// #2147483648
  4063f4:	add	x2, x0, x2
  4063f8:	mov	x1, #0xffffffff            	// #4294967295
  4063fc:	cmp	x2, x1
  406400:	b.hi	406410 <ferror@plt+0x39e0>  // b.pmore
  406404:	ldp	x19, x20, [sp, #16]
  406408:	ldp	x29, x30, [sp], #32
  40640c:	ret
  406410:	bl	402990 <__errno_location@plt>
  406414:	mov	x4, x0
  406418:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  40641c:	mov	w5, #0x22                  	// #34
  406420:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406424:	mov	x3, x20
  406428:	ldr	w0, [x0, #944]
  40642c:	mov	x2, x19
  406430:	str	w5, [x4]
  406434:	add	x1, x1, #0x6e0
  406438:	bl	4029f0 <err@plt>
  40643c:	nop
  406440:	stp	x29, x30, [sp, #-32]!
  406444:	mov	x29, sp
  406448:	stp	x19, x20, [sp, #16]
  40644c:	mov	x19, x1
  406450:	mov	x20, x0
  406454:	bl	4063d8 <ferror@plt+0x39a8>
  406458:	add	w2, w0, #0x8, lsl #12
  40645c:	mov	w1, #0xffff                	// #65535
  406460:	cmp	w2, w1
  406464:	b.hi	406474 <ferror@plt+0x3a44>  // b.pmore
  406468:	ldp	x19, x20, [sp, #16]
  40646c:	ldp	x29, x30, [sp], #32
  406470:	ret
  406474:	bl	402990 <__errno_location@plt>
  406478:	mov	x4, x0
  40647c:	adrp	x0, 41a000 <ferror@plt+0x175d0>
  406480:	mov	w5, #0x22                  	// #34
  406484:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406488:	mov	x3, x20
  40648c:	ldr	w0, [x0, #944]
  406490:	mov	x2, x19
  406494:	str	w5, [x4]
  406498:	add	x1, x1, #0x6e0
  40649c:	bl	4029f0 <err@plt>
  4064a0:	stp	x29, x30, [sp, #-64]!
  4064a4:	mov	x29, sp
  4064a8:	stp	x19, x20, [sp, #16]
  4064ac:	mov	x19, x0
  4064b0:	stp	x21, x22, [sp, #32]
  4064b4:	mov	x21, x1
  4064b8:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4064bc:	str	xzr, [sp, #56]
  4064c0:	bl	402990 <__errno_location@plt>
  4064c4:	str	wzr, [x0]
  4064c8:	cbz	x19, 4064dc <ferror@plt+0x3aac>
  4064cc:	mov	x20, x0
  4064d0:	ldrsb	w0, [x19]
  4064d4:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4064d8:	cbnz	w0, 4064f4 <ferror@plt+0x3ac4>
  4064dc:	ldr	w0, [x22, #944]
  4064e0:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4064e4:	mov	x3, x19
  4064e8:	mov	x2, x21
  4064ec:	add	x1, x1, #0x6e0
  4064f0:	bl	402940 <errx@plt>
  4064f4:	add	x1, sp, #0x38
  4064f8:	mov	x0, x19
  4064fc:	mov	w3, #0x0                   	// #0
  406500:	mov	w2, #0xa                   	// #10
  406504:	bl	402610 <__strtoul_internal@plt>
  406508:	ldr	w1, [x20]
  40650c:	cbnz	w1, 406538 <ferror@plt+0x3b08>
  406510:	ldr	x1, [sp, #56]
  406514:	cmp	x19, x1
  406518:	b.eq	4064dc <ferror@plt+0x3aac>  // b.none
  40651c:	cbz	x1, 406528 <ferror@plt+0x3af8>
  406520:	ldrsb	w1, [x1]
  406524:	cbnz	w1, 4064dc <ferror@plt+0x3aac>
  406528:	ldp	x19, x20, [sp, #16]
  40652c:	ldp	x21, x22, [sp, #32]
  406530:	ldp	x29, x30, [sp], #64
  406534:	ret
  406538:	ldr	w0, [x22, #944]
  40653c:	cmp	w1, #0x22
  406540:	b.ne	4064dc <ferror@plt+0x3aac>  // b.any
  406544:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406548:	mov	x3, x19
  40654c:	mov	x2, x21
  406550:	add	x1, x1, #0x6e0
  406554:	bl	4029f0 <err@plt>
  406558:	stp	x29, x30, [sp, #-64]!
  40655c:	mov	x29, sp
  406560:	stp	x19, x20, [sp, #16]
  406564:	mov	x19, x0
  406568:	stp	x21, x22, [sp, #32]
  40656c:	mov	x21, x1
  406570:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  406574:	str	xzr, [sp, #56]
  406578:	bl	402990 <__errno_location@plt>
  40657c:	str	wzr, [x0]
  406580:	cbz	x19, 406594 <ferror@plt+0x3b64>
  406584:	mov	x20, x0
  406588:	ldrsb	w0, [x19]
  40658c:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  406590:	cbnz	w0, 4065ac <ferror@plt+0x3b7c>
  406594:	ldr	w0, [x22, #944]
  406598:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40659c:	mov	x3, x19
  4065a0:	mov	x2, x21
  4065a4:	add	x1, x1, #0x6e0
  4065a8:	bl	402940 <errx@plt>
  4065ac:	add	x1, sp, #0x38
  4065b0:	mov	x0, x19
  4065b4:	mov	w3, #0x0                   	// #0
  4065b8:	mov	w2, #0x10                  	// #16
  4065bc:	bl	402610 <__strtoul_internal@plt>
  4065c0:	ldr	w1, [x20]
  4065c4:	cbnz	w1, 4065f0 <ferror@plt+0x3bc0>
  4065c8:	ldr	x1, [sp, #56]
  4065cc:	cmp	x19, x1
  4065d0:	b.eq	406594 <ferror@plt+0x3b64>  // b.none
  4065d4:	cbz	x1, 4065e0 <ferror@plt+0x3bb0>
  4065d8:	ldrsb	w1, [x1]
  4065dc:	cbnz	w1, 406594 <ferror@plt+0x3b64>
  4065e0:	ldp	x19, x20, [sp, #16]
  4065e4:	ldp	x21, x22, [sp, #32]
  4065e8:	ldp	x29, x30, [sp], #64
  4065ec:	ret
  4065f0:	ldr	w0, [x22, #944]
  4065f4:	cmp	w1, #0x22
  4065f8:	b.ne	406594 <ferror@plt+0x3b64>  // b.any
  4065fc:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406600:	mov	x3, x19
  406604:	mov	x2, x21
  406608:	add	x1, x1, #0x6e0
  40660c:	bl	4029f0 <err@plt>
  406610:	stp	x29, x30, [sp, #-64]!
  406614:	mov	x29, sp
  406618:	stp	x19, x20, [sp, #16]
  40661c:	mov	x19, x0
  406620:	stp	x21, x22, [sp, #32]
  406624:	mov	x21, x1
  406628:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  40662c:	str	xzr, [sp, #56]
  406630:	bl	402990 <__errno_location@plt>
  406634:	str	wzr, [x0]
  406638:	cbz	x19, 40664c <ferror@plt+0x3c1c>
  40663c:	mov	x20, x0
  406640:	ldrsb	w0, [x19]
  406644:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  406648:	cbnz	w0, 406664 <ferror@plt+0x3c34>
  40664c:	ldr	w0, [x22, #944]
  406650:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406654:	mov	x3, x19
  406658:	mov	x2, x21
  40665c:	add	x1, x1, #0x6e0
  406660:	bl	402940 <errx@plt>
  406664:	mov	x0, x19
  406668:	add	x1, sp, #0x38
  40666c:	bl	4023d0 <strtod@plt>
  406670:	ldr	w0, [x20]
  406674:	cbnz	w0, 4066a0 <ferror@plt+0x3c70>
  406678:	ldr	x0, [sp, #56]
  40667c:	cmp	x0, x19
  406680:	b.eq	40664c <ferror@plt+0x3c1c>  // b.none
  406684:	cbz	x0, 406690 <ferror@plt+0x3c60>
  406688:	ldrsb	w0, [x0]
  40668c:	cbnz	w0, 40664c <ferror@plt+0x3c1c>
  406690:	ldp	x19, x20, [sp, #16]
  406694:	ldp	x21, x22, [sp, #32]
  406698:	ldp	x29, x30, [sp], #64
  40669c:	ret
  4066a0:	cmp	w0, #0x22
  4066a4:	ldr	w0, [x22, #944]
  4066a8:	b.ne	40664c <ferror@plt+0x3c1c>  // b.any
  4066ac:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4066b0:	mov	x3, x19
  4066b4:	mov	x2, x21
  4066b8:	add	x1, x1, #0x6e0
  4066bc:	bl	4029f0 <err@plt>
  4066c0:	stp	x29, x30, [sp, #-64]!
  4066c4:	mov	x29, sp
  4066c8:	stp	x19, x20, [sp, #16]
  4066cc:	mov	x19, x0
  4066d0:	stp	x21, x22, [sp, #32]
  4066d4:	mov	x21, x1
  4066d8:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4066dc:	str	xzr, [sp, #56]
  4066e0:	bl	402990 <__errno_location@plt>
  4066e4:	str	wzr, [x0]
  4066e8:	cbz	x19, 4066fc <ferror@plt+0x3ccc>
  4066ec:	mov	x20, x0
  4066f0:	ldrsb	w0, [x19]
  4066f4:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4066f8:	cbnz	w0, 406714 <ferror@plt+0x3ce4>
  4066fc:	ldr	w0, [x22, #944]
  406700:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406704:	mov	x3, x19
  406708:	mov	x2, x21
  40670c:	add	x1, x1, #0x6e0
  406710:	bl	402940 <errx@plt>
  406714:	add	x1, sp, #0x38
  406718:	mov	x0, x19
  40671c:	mov	w2, #0xa                   	// #10
  406720:	bl	402760 <strtol@plt>
  406724:	ldr	w1, [x20]
  406728:	cbnz	w1, 406754 <ferror@plt+0x3d24>
  40672c:	ldr	x1, [sp, #56]
  406730:	cmp	x1, x19
  406734:	b.eq	4066fc <ferror@plt+0x3ccc>  // b.none
  406738:	cbz	x1, 406744 <ferror@plt+0x3d14>
  40673c:	ldrsb	w1, [x1]
  406740:	cbnz	w1, 4066fc <ferror@plt+0x3ccc>
  406744:	ldp	x19, x20, [sp, #16]
  406748:	ldp	x21, x22, [sp, #32]
  40674c:	ldp	x29, x30, [sp], #64
  406750:	ret
  406754:	ldr	w0, [x22, #944]
  406758:	cmp	w1, #0x22
  40675c:	b.ne	4066fc <ferror@plt+0x3ccc>  // b.any
  406760:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406764:	mov	x3, x19
  406768:	mov	x2, x21
  40676c:	add	x1, x1, #0x6e0
  406770:	bl	4029f0 <err@plt>
  406774:	nop
  406778:	stp	x29, x30, [sp, #-64]!
  40677c:	mov	x29, sp
  406780:	stp	x19, x20, [sp, #16]
  406784:	mov	x19, x0
  406788:	stp	x21, x22, [sp, #32]
  40678c:	mov	x21, x1
  406790:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  406794:	str	xzr, [sp, #56]
  406798:	bl	402990 <__errno_location@plt>
  40679c:	str	wzr, [x0]
  4067a0:	cbz	x19, 4067b4 <ferror@plt+0x3d84>
  4067a4:	mov	x20, x0
  4067a8:	ldrsb	w0, [x19]
  4067ac:	adrp	x22, 41a000 <ferror@plt+0x175d0>
  4067b0:	cbnz	w0, 4067cc <ferror@plt+0x3d9c>
  4067b4:	ldr	w0, [x22, #944]
  4067b8:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4067bc:	mov	x3, x19
  4067c0:	mov	x2, x21
  4067c4:	add	x1, x1, #0x6e0
  4067c8:	bl	402940 <errx@plt>
  4067cc:	add	x1, sp, #0x38
  4067d0:	mov	x0, x19
  4067d4:	mov	w2, #0xa                   	// #10
  4067d8:	bl	402340 <strtoul@plt>
  4067dc:	ldr	w1, [x20]
  4067e0:	cbnz	w1, 40680c <ferror@plt+0x3ddc>
  4067e4:	ldr	x1, [sp, #56]
  4067e8:	cmp	x1, x19
  4067ec:	b.eq	4067b4 <ferror@plt+0x3d84>  // b.none
  4067f0:	cbz	x1, 4067fc <ferror@plt+0x3dcc>
  4067f4:	ldrsb	w1, [x1]
  4067f8:	cbnz	w1, 4067b4 <ferror@plt+0x3d84>
  4067fc:	ldp	x19, x20, [sp, #16]
  406800:	ldp	x21, x22, [sp, #32]
  406804:	ldp	x29, x30, [sp], #64
  406808:	ret
  40680c:	ldr	w0, [x22, #944]
  406810:	cmp	w1, #0x22
  406814:	b.ne	4067b4 <ferror@plt+0x3d84>  // b.any
  406818:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40681c:	mov	x3, x19
  406820:	mov	x2, x21
  406824:	add	x1, x1, #0x6e0
  406828:	bl	4029f0 <err@plt>
  40682c:	nop
  406830:	stp	x29, x30, [sp, #-48]!
  406834:	mov	x29, sp
  406838:	stp	x19, x20, [sp, #16]
  40683c:	mov	x19, x1
  406840:	mov	x20, x0
  406844:	add	x1, sp, #0x28
  406848:	bl	405d30 <ferror@plt+0x3300>
  40684c:	cbz	w0, 406884 <ferror@plt+0x3e54>
  406850:	bl	402990 <__errno_location@plt>
  406854:	ldr	w1, [x0]
  406858:	adrp	x2, 41a000 <ferror@plt+0x175d0>
  40685c:	mov	x3, x20
  406860:	ldr	w0, [x2, #944]
  406864:	mov	x2, x19
  406868:	cbz	w1, 406878 <ferror@plt+0x3e48>
  40686c:	adrp	x1, 408000 <ferror@plt+0x55d0>
  406870:	add	x1, x1, #0x6e0
  406874:	bl	4029f0 <err@plt>
  406878:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40687c:	add	x1, x1, #0x6e0
  406880:	bl	402940 <errx@plt>
  406884:	ldp	x19, x20, [sp, #16]
  406888:	ldr	x0, [sp, #40]
  40688c:	ldp	x29, x30, [sp], #48
  406890:	ret
  406894:	nop
  406898:	stp	x29, x30, [sp, #-32]!
  40689c:	mov	x29, sp
  4068a0:	str	x19, [sp, #16]
  4068a4:	mov	x19, x1
  4068a8:	mov	x1, x2
  4068ac:	bl	406610 <ferror@plt+0x3be0>
  4068b0:	fcvtzs	d2, d0
  4068b4:	mov	x0, #0x848000000000        	// #145685290680320
  4068b8:	movk	x0, #0x412e, lsl #48
  4068bc:	fmov	d1, x0
  4068c0:	scvtf	d3, d2
  4068c4:	fsub	d0, d0, d3
  4068c8:	fmul	d0, d0, d1
  4068cc:	fcvtzs	d0, d0
  4068d0:	stp	d2, d0, [x19]
  4068d4:	ldr	x19, [sp, #16]
  4068d8:	ldp	x29, x30, [sp], #32
  4068dc:	ret
  4068e0:	mov	w2, w0
  4068e4:	mov	x0, x1
  4068e8:	and	w1, w2, #0xf000
  4068ec:	add	x14, x0, #0x1
  4068f0:	cmp	w1, #0x4, lsl #12
  4068f4:	add	x13, x0, #0x2
  4068f8:	add	x12, x0, #0x3
  4068fc:	add	x11, x0, #0x4
  406900:	add	x10, x0, #0x5
  406904:	add	x9, x0, #0x6
  406908:	add	x8, x0, #0x7
  40690c:	add	x7, x0, #0x8
  406910:	add	x6, x0, #0x9
  406914:	b.eq	406a80 <ferror@plt+0x4050>  // b.none
  406918:	cmp	w1, #0xa, lsl #12
  40691c:	b.eq	406974 <ferror@plt+0x3f44>  // b.none
  406920:	cmp	w1, #0x2, lsl #12
  406924:	b.eq	406aa0 <ferror@plt+0x4070>  // b.none
  406928:	cmp	w1, #0x6, lsl #12
  40692c:	b.eq	406a90 <ferror@plt+0x4060>  // b.none
  406930:	cmp	w1, #0xc, lsl #12
  406934:	b.eq	406ab0 <ferror@plt+0x4080>  // b.none
  406938:	cmp	w1, #0x1, lsl #12
  40693c:	b.eq	406ac0 <ferror@plt+0x4090>  // b.none
  406940:	cmp	w1, #0x8, lsl #12
  406944:	b.eq	406ad0 <ferror@plt+0x40a0>  // b.none
  406948:	mov	x4, x6
  40694c:	mov	x6, x7
  406950:	mov	x7, x8
  406954:	mov	x8, x9
  406958:	mov	x9, x10
  40695c:	mov	x10, x11
  406960:	mov	x11, x12
  406964:	mov	x12, x13
  406968:	mov	x13, x14
  40696c:	mov	x14, x0
  406970:	b	406980 <ferror@plt+0x3f50>
  406974:	mov	x4, x0
  406978:	mov	w1, #0x6c                  	// #108
  40697c:	strb	w1, [x4], #10
  406980:	tst	x2, #0x100
  406984:	mov	w5, #0x2d                  	// #45
  406988:	mov	w3, #0x72                  	// #114
  40698c:	csel	w3, w3, w5, ne  // ne = any
  406990:	tst	x2, #0x80
  406994:	strb	w3, [x14]
  406998:	mov	w3, #0x77                  	// #119
  40699c:	csel	w3, w3, w5, ne  // ne = any
  4069a0:	strb	w3, [x13]
  4069a4:	and	w1, w2, #0x40
  4069a8:	tbz	w2, #11, 406a48 <ferror@plt+0x4018>
  4069ac:	cmp	w1, #0x0
  4069b0:	mov	w3, #0x53                  	// #83
  4069b4:	mov	w1, #0x73                  	// #115
  4069b8:	csel	w1, w1, w3, ne  // ne = any
  4069bc:	tst	x2, #0x20
  4069c0:	strb	w1, [x12]
  4069c4:	mov	w5, #0x2d                  	// #45
  4069c8:	mov	w3, #0x72                  	// #114
  4069cc:	csel	w3, w3, w5, ne  // ne = any
  4069d0:	tst	x2, #0x10
  4069d4:	strb	w3, [x11]
  4069d8:	mov	w3, #0x77                  	// #119
  4069dc:	csel	w3, w3, w5, ne  // ne = any
  4069e0:	strb	w3, [x10]
  4069e4:	and	w1, w2, #0x8
  4069e8:	tbz	w2, #10, 406a70 <ferror@plt+0x4040>
  4069ec:	cmp	w1, #0x0
  4069f0:	mov	w3, #0x53                  	// #83
  4069f4:	mov	w1, #0x73                  	// #115
  4069f8:	csel	w1, w1, w3, ne  // ne = any
  4069fc:	tst	x2, #0x4
  406a00:	strb	w1, [x9]
  406a04:	mov	w5, #0x2d                  	// #45
  406a08:	mov	w3, #0x72                  	// #114
  406a0c:	csel	w3, w3, w5, ne  // ne = any
  406a10:	tst	x2, #0x2
  406a14:	strb	w3, [x8]
  406a18:	mov	w3, #0x77                  	// #119
  406a1c:	csel	w3, w3, w5, ne  // ne = any
  406a20:	strb	w3, [x7]
  406a24:	and	w1, w2, #0x1
  406a28:	tbz	w2, #9, 406a58 <ferror@plt+0x4028>
  406a2c:	cmp	w1, #0x0
  406a30:	mov	w2, #0x54                  	// #84
  406a34:	mov	w1, #0x74                  	// #116
  406a38:	csel	w1, w1, w2, ne  // ne = any
  406a3c:	strb	w1, [x6]
  406a40:	strb	wzr, [x4]
  406a44:	ret
  406a48:	cmp	w1, #0x0
  406a4c:	mov	w1, #0x78                  	// #120
  406a50:	csel	w1, w1, w5, ne  // ne = any
  406a54:	b	4069bc <ferror@plt+0x3f8c>
  406a58:	cmp	w1, #0x0
  406a5c:	mov	w1, #0x78                  	// #120
  406a60:	csel	w1, w1, w5, ne  // ne = any
  406a64:	strb	w1, [x6]
  406a68:	strb	wzr, [x4]
  406a6c:	ret
  406a70:	cmp	w1, #0x0
  406a74:	mov	w1, #0x78                  	// #120
  406a78:	csel	w1, w1, w5, ne  // ne = any
  406a7c:	b	4069fc <ferror@plt+0x3fcc>
  406a80:	mov	x4, x0
  406a84:	mov	w1, #0x64                  	// #100
  406a88:	strb	w1, [x4], #10
  406a8c:	b	406980 <ferror@plt+0x3f50>
  406a90:	mov	x4, x0
  406a94:	mov	w1, #0x62                  	// #98
  406a98:	strb	w1, [x4], #10
  406a9c:	b	406980 <ferror@plt+0x3f50>
  406aa0:	mov	x4, x0
  406aa4:	mov	w1, #0x63                  	// #99
  406aa8:	strb	w1, [x4], #10
  406aac:	b	406980 <ferror@plt+0x3f50>
  406ab0:	mov	x4, x0
  406ab4:	mov	w1, #0x73                  	// #115
  406ab8:	strb	w1, [x4], #10
  406abc:	b	406980 <ferror@plt+0x3f50>
  406ac0:	mov	x4, x0
  406ac4:	mov	w1, #0x70                  	// #112
  406ac8:	strb	w1, [x4], #10
  406acc:	b	406980 <ferror@plt+0x3f50>
  406ad0:	mov	x4, x0
  406ad4:	mov	w1, #0x2d                  	// #45
  406ad8:	strb	w1, [x4], #10
  406adc:	b	406980 <ferror@plt+0x3f50>
  406ae0:	stp	x29, x30, [sp, #-96]!
  406ae4:	mov	x29, sp
  406ae8:	stp	x19, x20, [sp, #16]
  406aec:	add	x20, sp, #0x38
  406af0:	mov	x4, x20
  406af4:	stp	x21, x22, [sp, #32]
  406af8:	tbz	w0, #1, 406b08 <ferror@plt+0x40d8>
  406afc:	add	x4, x20, #0x1
  406b00:	mov	w2, #0x20                  	// #32
  406b04:	strb	w2, [sp, #56]
  406b08:	cmp	x1, #0x3ff
  406b0c:	b.ls	406c54 <ferror@plt+0x4224>  // b.plast
  406b10:	mov	x2, #0xfffff               	// #1048575
  406b14:	cmp	x1, x2
  406b18:	b.ls	406cd0 <ferror@plt+0x42a0>  // b.plast
  406b1c:	mov	x2, #0x3fffffff            	// #1073741823
  406b20:	cmp	x1, x2
  406b24:	b.ls	406cdc <ferror@plt+0x42ac>  // b.plast
  406b28:	mov	x2, #0xffffffffff          	// #1099511627775
  406b2c:	cmp	x1, x2
  406b30:	b.ls	406ce8 <ferror@plt+0x42b8>  // b.plast
  406b34:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  406b38:	cmp	x1, x2
  406b3c:	b.ls	406cf4 <ferror@plt+0x42c4>  // b.plast
  406b40:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  406b44:	cmp	x1, x2
  406b48:	b.ls	406d00 <ferror@plt+0x42d0>  // b.plast
  406b4c:	mov	w3, #0x3c                  	// #60
  406b50:	mov	w6, #0x46                  	// #70
  406b54:	mov	w7, #0xcccd                	// #52429
  406b58:	adrp	x8, 408000 <ferror@plt+0x55d0>
  406b5c:	movk	w7, #0xcccc, lsl #16
  406b60:	add	x8, x8, #0x718
  406b64:	mov	x2, #0xffffffffffffffff    	// #-1
  406b68:	lsr	x22, x1, x3
  406b6c:	umull	x7, w3, w7
  406b70:	lsl	x2, x2, x3
  406b74:	bic	x2, x1, x2
  406b78:	and	w5, w0, #0x1
  406b7c:	mov	w3, w22
  406b80:	lsr	x7, x7, #35
  406b84:	ldrsb	w1, [x8, w7, sxtw]
  406b88:	strb	w1, [x4]
  406b8c:	cmp	w1, #0x42
  406b90:	add	x1, x4, #0x1
  406b94:	csel	w5, w5, wzr, ne  // ne = any
  406b98:	cbz	w5, 406ba8 <ferror@plt+0x4178>
  406b9c:	add	x1, x4, #0x3
  406ba0:	mov	w5, #0x4269                	// #17001
  406ba4:	sturh	w5, [x4, #1]
  406ba8:	strb	wzr, [x1]
  406bac:	cbz	x2, 406c60 <ferror@plt+0x4230>
  406bb0:	sub	w6, w6, #0x14
  406bb4:	lsr	x2, x2, x6
  406bb8:	tbz	w0, #2, 406c94 <ferror@plt+0x4264>
  406bbc:	add	x2, x2, #0x5
  406bc0:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  406bc4:	movk	x0, #0xcccd
  406bc8:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  406bcc:	movk	x4, #0x1999, lsl #48
  406bd0:	umulh	x19, x2, x0
  406bd4:	lsr	x19, x19, #3
  406bd8:	mul	x1, x19, x0
  406bdc:	umulh	x0, x19, x0
  406be0:	ror	x1, x1, #1
  406be4:	lsr	x0, x0, #3
  406be8:	cmp	x1, x4
  406bec:	csel	x19, x19, x0, hi  // hi = pmore
  406bf0:	cbz	x19, 406c60 <ferror@plt+0x4230>
  406bf4:	bl	4024b0 <localeconv@plt>
  406bf8:	cbz	x0, 406cc4 <ferror@plt+0x4294>
  406bfc:	ldr	x4, [x0]
  406c00:	cbz	x4, 406cc4 <ferror@plt+0x4294>
  406c04:	ldrsb	w1, [x4]
  406c08:	adrp	x0, 408000 <ferror@plt+0x55d0>
  406c0c:	add	x0, x0, #0x710
  406c10:	cmp	w1, #0x0
  406c14:	csel	x4, x0, x4, eq  // eq = none
  406c18:	mov	x6, x20
  406c1c:	mov	x5, x19
  406c20:	mov	w3, w22
  406c24:	adrp	x2, 408000 <ferror@plt+0x55d0>
  406c28:	add	x2, x2, #0x720
  406c2c:	add	x21, sp, #0x40
  406c30:	mov	x1, #0x20                  	// #32
  406c34:	mov	x0, x21
  406c38:	bl	402490 <snprintf@plt>
  406c3c:	mov	x0, x21
  406c40:	bl	402650 <strdup@plt>
  406c44:	ldp	x19, x20, [sp, #16]
  406c48:	ldp	x21, x22, [sp, #32]
  406c4c:	ldp	x29, x30, [sp], #96
  406c50:	ret
  406c54:	mov	w3, w1
  406c58:	mov	w0, #0x42                  	// #66
  406c5c:	strh	w0, [x4]
  406c60:	mov	x4, x20
  406c64:	adrp	x2, 408000 <ferror@plt+0x55d0>
  406c68:	add	x2, x2, #0x730
  406c6c:	add	x21, sp, #0x40
  406c70:	mov	x1, #0x20                  	// #32
  406c74:	mov	x0, x21
  406c78:	bl	402490 <snprintf@plt>
  406c7c:	mov	x0, x21
  406c80:	bl	402650 <strdup@plt>
  406c84:	ldp	x19, x20, [sp, #16]
  406c88:	ldp	x21, x22, [sp, #32]
  406c8c:	ldp	x29, x30, [sp], #96
  406c90:	ret
  406c94:	add	x2, x2, #0x32
  406c98:	mov	x5, #0xf5c3                	// #62915
  406c9c:	movk	x5, #0x5c28, lsl #16
  406ca0:	lsr	x19, x2, #2
  406ca4:	movk	x5, #0xc28f, lsl #32
  406ca8:	movk	x5, #0x28f5, lsl #48
  406cac:	umulh	x19, x19, x5
  406cb0:	lsr	x19, x19, #2
  406cb4:	cmp	x19, #0xa
  406cb8:	b.ne	406bf0 <ferror@plt+0x41c0>  // b.any
  406cbc:	add	w3, w22, #0x1
  406cc0:	b	406c60 <ferror@plt+0x4230>
  406cc4:	adrp	x4, 408000 <ferror@plt+0x55d0>
  406cc8:	add	x4, x4, #0x710
  406ccc:	b	406c18 <ferror@plt+0x41e8>
  406cd0:	mov	w6, #0x14                  	// #20
  406cd4:	sub	w3, w6, #0xa
  406cd8:	b	406b54 <ferror@plt+0x4124>
  406cdc:	mov	w6, #0x1e                  	// #30
  406ce0:	sub	w3, w6, #0xa
  406ce4:	b	406b54 <ferror@plt+0x4124>
  406ce8:	mov	w6, #0x28                  	// #40
  406cec:	sub	w3, w6, #0xa
  406cf0:	b	406b54 <ferror@plt+0x4124>
  406cf4:	mov	w6, #0x32                  	// #50
  406cf8:	sub	w3, w6, #0xa
  406cfc:	b	406b54 <ferror@plt+0x4124>
  406d00:	mov	w6, #0x3c                  	// #60
  406d04:	sub	w3, w6, #0xa
  406d08:	b	406b54 <ferror@plt+0x4124>
  406d0c:	nop
  406d10:	cbz	x0, 406e0c <ferror@plt+0x43dc>
  406d14:	stp	x29, x30, [sp, #-64]!
  406d18:	mov	x29, sp
  406d1c:	stp	x19, x20, [sp, #16]
  406d20:	mov	x20, x0
  406d24:	ldrsb	w4, [x0]
  406d28:	cbz	w4, 406dfc <ferror@plt+0x43cc>
  406d2c:	cmp	x1, #0x0
  406d30:	stp	x21, x22, [sp, #32]
  406d34:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  406d38:	stp	x23, x24, [sp, #48]
  406d3c:	mov	x21, x2
  406d40:	mov	x23, x1
  406d44:	mov	x22, x3
  406d48:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  406d4c:	b.eq	406df4 <ferror@plt+0x43c4>  // b.none
  406d50:	mov	x19, #0x0                   	// #0
  406d54:	nop
  406d58:	cmp	w4, #0x2c
  406d5c:	ldrsb	w4, [x20, #1]
  406d60:	b.eq	406d8c <ferror@plt+0x435c>  // b.none
  406d64:	cbz	w4, 406d94 <ferror@plt+0x4364>
  406d68:	add	x20, x20, #0x1
  406d6c:	cmp	x21, x19
  406d70:	b.hi	406d58 <ferror@plt+0x4328>  // b.pmore
  406d74:	mov	w0, #0xfffffffe            	// #-2
  406d78:	ldp	x19, x20, [sp, #16]
  406d7c:	ldp	x21, x22, [sp, #32]
  406d80:	ldp	x23, x24, [sp, #48]
  406d84:	ldp	x29, x30, [sp], #64
  406d88:	ret
  406d8c:	mov	x24, x20
  406d90:	cbnz	w4, 406d98 <ferror@plt+0x4368>
  406d94:	add	x24, x20, #0x1
  406d98:	cmp	x0, x24
  406d9c:	b.cs	406df4 <ferror@plt+0x43c4>  // b.hs, b.nlast
  406da0:	sub	x1, x24, x0
  406da4:	blr	x22
  406da8:	cmn	w0, #0x1
  406dac:	b.eq	406df4 <ferror@plt+0x43c4>  // b.none
  406db0:	str	w0, [x23, x19, lsl #2]
  406db4:	add	x19, x19, #0x1
  406db8:	ldrsb	w0, [x24]
  406dbc:	cbz	w0, 406ddc <ferror@plt+0x43ac>
  406dc0:	mov	x0, x20
  406dc4:	ldrsb	w4, [x0, #1]!
  406dc8:	cbz	w4, 406ddc <ferror@plt+0x43ac>
  406dcc:	cmp	x21, x19
  406dd0:	b.ls	406d74 <ferror@plt+0x4344>  // b.plast
  406dd4:	mov	x20, x0
  406dd8:	b	406d58 <ferror@plt+0x4328>
  406ddc:	mov	w0, w19
  406de0:	ldp	x19, x20, [sp, #16]
  406de4:	ldp	x21, x22, [sp, #32]
  406de8:	ldp	x23, x24, [sp, #48]
  406dec:	ldp	x29, x30, [sp], #64
  406df0:	ret
  406df4:	ldp	x21, x22, [sp, #32]
  406df8:	ldp	x23, x24, [sp, #48]
  406dfc:	mov	w0, #0xffffffff            	// #-1
  406e00:	ldp	x19, x20, [sp, #16]
  406e04:	ldp	x29, x30, [sp], #64
  406e08:	ret
  406e0c:	mov	w0, #0xffffffff            	// #-1
  406e10:	ret
  406e14:	nop
  406e18:	cbz	x0, 406e94 <ferror@plt+0x4464>
  406e1c:	stp	x29, x30, [sp, #-32]!
  406e20:	mov	x29, sp
  406e24:	str	x19, [sp, #16]
  406e28:	mov	x19, x3
  406e2c:	mov	x3, x4
  406e30:	cmp	x19, #0x0
  406e34:	ldrsb	w4, [x0]
  406e38:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  406e3c:	b.eq	406e8c <ferror@plt+0x445c>  // b.none
  406e40:	ldr	x5, [x19]
  406e44:	cmp	x5, x2
  406e48:	b.hi	406e8c <ferror@plt+0x445c>  // b.pmore
  406e4c:	cmp	w4, #0x2b
  406e50:	b.eq	406e7c <ferror@plt+0x444c>  // b.none
  406e54:	str	xzr, [x19]
  406e58:	bl	406d10 <ferror@plt+0x42e0>
  406e5c:	cmp	w0, #0x0
  406e60:	b.le	406e70 <ferror@plt+0x4440>
  406e64:	ldr	x1, [x19]
  406e68:	add	x1, x1, w0, sxtw
  406e6c:	str	x1, [x19]
  406e70:	ldr	x19, [sp, #16]
  406e74:	ldp	x29, x30, [sp], #32
  406e78:	ret
  406e7c:	add	x0, x0, #0x1
  406e80:	add	x1, x1, x5, lsl #2
  406e84:	sub	x2, x2, x5
  406e88:	b	406e58 <ferror@plt+0x4428>
  406e8c:	mov	w0, #0xffffffff            	// #-1
  406e90:	b	406e70 <ferror@plt+0x4440>
  406e94:	mov	w0, #0xffffffff            	// #-1
  406e98:	ret
  406e9c:	nop
  406ea0:	cmp	x2, #0x0
  406ea4:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406ea8:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406eac:	b.eq	406f88 <ferror@plt+0x4558>  // b.none
  406eb0:	stp	x29, x30, [sp, #-64]!
  406eb4:	mov	x29, sp
  406eb8:	stp	x19, x20, [sp, #16]
  406ebc:	mov	x20, x2
  406ec0:	mov	x19, x0
  406ec4:	stp	x21, x22, [sp, #32]
  406ec8:	mov	w21, #0x1                   	// #1
  406ecc:	str	x23, [sp, #48]
  406ed0:	mov	x23, x1
  406ed4:	ldrsb	w3, [x0]
  406ed8:	cbz	w3, 406f70 <ferror@plt+0x4540>
  406edc:	nop
  406ee0:	cmp	w3, #0x2c
  406ee4:	ldrsb	w3, [x19, #1]
  406ee8:	b.eq	406f00 <ferror@plt+0x44d0>  // b.none
  406eec:	cbz	w3, 406f4c <ferror@plt+0x451c>
  406ef0:	add	x19, x19, #0x1
  406ef4:	cmp	w3, #0x2c
  406ef8:	ldrsb	w3, [x19, #1]
  406efc:	b.ne	406eec <ferror@plt+0x44bc>  // b.any
  406f00:	mov	x22, x19
  406f04:	cbz	w3, 406f4c <ferror@plt+0x451c>
  406f08:	cmp	x0, x22
  406f0c:	b.cs	406f58 <ferror@plt+0x4528>  // b.hs, b.nlast
  406f10:	sub	x1, x22, x0
  406f14:	blr	x20
  406f18:	tbnz	w0, #31, 406f5c <ferror@plt+0x452c>
  406f1c:	asr	w2, w0, #3
  406f20:	and	w0, w0, #0x7
  406f24:	lsl	w0, w21, w0
  406f28:	ldrb	w1, [x23, w2, sxtw]
  406f2c:	orr	w0, w0, w1
  406f30:	strb	w0, [x23, w2, sxtw]
  406f34:	ldrsb	w0, [x22]
  406f38:	cbz	w0, 406f70 <ferror@plt+0x4540>
  406f3c:	ldrsb	w3, [x19, #1]!
  406f40:	cbz	w3, 406f70 <ferror@plt+0x4540>
  406f44:	mov	x0, x19
  406f48:	b	406ee0 <ferror@plt+0x44b0>
  406f4c:	add	x22, x19, #0x1
  406f50:	cmp	x0, x22
  406f54:	b.cc	406f10 <ferror@plt+0x44e0>  // b.lo, b.ul, b.last
  406f58:	mov	w0, #0xffffffff            	// #-1
  406f5c:	ldp	x19, x20, [sp, #16]
  406f60:	ldp	x21, x22, [sp, #32]
  406f64:	ldr	x23, [sp, #48]
  406f68:	ldp	x29, x30, [sp], #64
  406f6c:	ret
  406f70:	mov	w0, #0x0                   	// #0
  406f74:	ldp	x19, x20, [sp, #16]
  406f78:	ldp	x21, x22, [sp, #32]
  406f7c:	ldr	x23, [sp, #48]
  406f80:	ldp	x29, x30, [sp], #64
  406f84:	ret
  406f88:	mov	w0, #0xffffffea            	// #-22
  406f8c:	ret
  406f90:	cmp	x2, #0x0
  406f94:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  406f98:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  406f9c:	b.eq	40705c <ferror@plt+0x462c>  // b.none
  406fa0:	stp	x29, x30, [sp, #-48]!
  406fa4:	mov	x29, sp
  406fa8:	stp	x19, x20, [sp, #16]
  406fac:	mov	x19, x0
  406fb0:	stp	x21, x22, [sp, #32]
  406fb4:	mov	x21, x2
  406fb8:	mov	x22, x1
  406fbc:	ldrsb	w3, [x0]
  406fc0:	cbz	w3, 407048 <ferror@plt+0x4618>
  406fc4:	nop
  406fc8:	cmp	w3, #0x2c
  406fcc:	ldrsb	w3, [x19, #1]
  406fd0:	b.eq	406fe8 <ferror@plt+0x45b8>  // b.none
  406fd4:	cbz	w3, 407028 <ferror@plt+0x45f8>
  406fd8:	add	x19, x19, #0x1
  406fdc:	cmp	w3, #0x2c
  406fe0:	ldrsb	w3, [x19, #1]
  406fe4:	b.ne	406fd4 <ferror@plt+0x45a4>  // b.any
  406fe8:	mov	x20, x19
  406fec:	cbz	w3, 407028 <ferror@plt+0x45f8>
  406ff0:	cmp	x0, x20
  406ff4:	b.cs	407034 <ferror@plt+0x4604>  // b.hs, b.nlast
  406ff8:	sub	x1, x20, x0
  406ffc:	blr	x21
  407000:	tbnz	x0, #63, 407038 <ferror@plt+0x4608>
  407004:	ldr	x2, [x22]
  407008:	orr	x0, x2, x0
  40700c:	str	x0, [x22]
  407010:	ldrsb	w0, [x20]
  407014:	cbz	w0, 407048 <ferror@plt+0x4618>
  407018:	ldrsb	w3, [x19, #1]!
  40701c:	cbz	w3, 407048 <ferror@plt+0x4618>
  407020:	mov	x0, x19
  407024:	b	406fc8 <ferror@plt+0x4598>
  407028:	add	x20, x19, #0x1
  40702c:	cmp	x0, x20
  407030:	b.cc	406ff8 <ferror@plt+0x45c8>  // b.lo, b.ul, b.last
  407034:	mov	w0, #0xffffffff            	// #-1
  407038:	ldp	x19, x20, [sp, #16]
  40703c:	ldp	x21, x22, [sp, #32]
  407040:	ldp	x29, x30, [sp], #48
  407044:	ret
  407048:	mov	w0, #0x0                   	// #0
  40704c:	ldp	x19, x20, [sp, #16]
  407050:	ldp	x21, x22, [sp, #32]
  407054:	ldp	x29, x30, [sp], #48
  407058:	ret
  40705c:	mov	w0, #0xffffffea            	// #-22
  407060:	ret
  407064:	nop
  407068:	stp	x29, x30, [sp, #-80]!
  40706c:	mov	x29, sp
  407070:	str	xzr, [sp, #72]
  407074:	cbz	x0, 407108 <ferror@plt+0x46d8>
  407078:	stp	x19, x20, [sp, #16]
  40707c:	mov	x19, x0
  407080:	mov	x20, x2
  407084:	stp	x21, x22, [sp, #32]
  407088:	mov	w21, w3
  40708c:	stp	x23, x24, [sp, #48]
  407090:	mov	x23, x1
  407094:	str	w3, [x1]
  407098:	str	w3, [x2]
  40709c:	bl	402990 <__errno_location@plt>
  4070a0:	str	wzr, [x0]
  4070a4:	mov	x22, x0
  4070a8:	ldrsb	w0, [x19]
  4070ac:	cmp	w0, #0x3a
  4070b0:	b.eq	407114 <ferror@plt+0x46e4>  // b.none
  4070b4:	add	x24, sp, #0x48
  4070b8:	mov	x0, x19
  4070bc:	mov	x1, x24
  4070c0:	mov	w2, #0xa                   	// #10
  4070c4:	bl	402760 <strtol@plt>
  4070c8:	str	w0, [x23]
  4070cc:	str	w0, [x20]
  4070d0:	ldr	w0, [x22]
  4070d4:	cbnz	w0, 40714c <ferror@plt+0x471c>
  4070d8:	ldr	x2, [sp, #72]
  4070dc:	cmp	x2, #0x0
  4070e0:	ccmp	x2, x19, #0x4, ne  // ne = any
  4070e4:	b.eq	40714c <ferror@plt+0x471c>  // b.none
  4070e8:	ldrsb	w3, [x2]
  4070ec:	cmp	w3, #0x3a
  4070f0:	b.eq	407160 <ferror@plt+0x4730>  // b.none
  4070f4:	cmp	w3, #0x2d
  4070f8:	b.eq	40717c <ferror@plt+0x474c>  // b.none
  4070fc:	ldp	x19, x20, [sp, #16]
  407100:	ldp	x21, x22, [sp, #32]
  407104:	ldp	x23, x24, [sp, #48]
  407108:	mov	w0, #0x0                   	// #0
  40710c:	ldp	x29, x30, [sp], #80
  407110:	ret
  407114:	add	x19, x19, #0x1
  407118:	add	x1, sp, #0x48
  40711c:	mov	x0, x19
  407120:	mov	w2, #0xa                   	// #10
  407124:	bl	402760 <strtol@plt>
  407128:	str	w0, [x20]
  40712c:	ldr	w0, [x22]
  407130:	cbnz	w0, 40714c <ferror@plt+0x471c>
  407134:	ldr	x0, [sp, #72]
  407138:	cbz	x0, 40714c <ferror@plt+0x471c>
  40713c:	ldrsb	w1, [x0]
  407140:	cmp	w1, #0x0
  407144:	ccmp	x0, x19, #0x4, eq  // eq = none
  407148:	b.ne	4070fc <ferror@plt+0x46cc>  // b.any
  40714c:	mov	w0, #0xffffffff            	// #-1
  407150:	ldp	x19, x20, [sp, #16]
  407154:	ldp	x21, x22, [sp, #32]
  407158:	ldp	x23, x24, [sp, #48]
  40715c:	b	40710c <ferror@plt+0x46dc>
  407160:	ldrsb	w1, [x2, #1]
  407164:	cbnz	w1, 40717c <ferror@plt+0x474c>
  407168:	ldp	x23, x24, [sp, #48]
  40716c:	str	w21, [x20]
  407170:	ldp	x19, x20, [sp, #16]
  407174:	ldp	x21, x22, [sp, #32]
  407178:	b	40710c <ferror@plt+0x46dc>
  40717c:	str	wzr, [x22]
  407180:	add	x19, x2, #0x1
  407184:	mov	x1, x24
  407188:	mov	x0, x19
  40718c:	mov	w2, #0xa                   	// #10
  407190:	str	xzr, [sp, #72]
  407194:	bl	402760 <strtol@plt>
  407198:	str	w0, [x20]
  40719c:	ldr	w0, [x22]
  4071a0:	cbz	w0, 407134 <ferror@plt+0x4704>
  4071a4:	b	40714c <ferror@plt+0x471c>
  4071a8:	cmp	x1, #0x0
  4071ac:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4071b0:	b.eq	40733c <ferror@plt+0x490c>  // b.none
  4071b4:	stp	x29, x30, [sp, #-48]!
  4071b8:	mov	x29, sp
  4071bc:	stp	x19, x20, [sp, #16]
  4071c0:	mov	x19, x0
  4071c4:	mov	x20, x1
  4071c8:	stp	x21, x22, [sp, #32]
  4071cc:	ldrsb	w0, [x19]
  4071d0:	cmp	w0, #0x2f
  4071d4:	b.eq	4071e0 <ferror@plt+0x47b0>  // b.none
  4071d8:	b	4072a4 <ferror@plt+0x4874>
  4071dc:	add	x19, x19, #0x1
  4071e0:	ldrsb	w0, [x19, #1]
  4071e4:	cmp	w0, #0x2f
  4071e8:	b.eq	4071dc <ferror@plt+0x47ac>  // b.none
  4071ec:	ldrsb	w0, [x19, #1]
  4071f0:	mov	x21, #0x1                   	// #1
  4071f4:	cmp	w0, #0x2f
  4071f8:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4071fc:	b.eq	407214 <ferror@plt+0x47e4>  // b.none
  407200:	add	x21, x21, #0x1
  407204:	ldrsb	w0, [x19, x21]
  407208:	cmp	w0, #0x2f
  40720c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  407210:	b.ne	407200 <ferror@plt+0x47d0>  // b.any
  407214:	ldrsb	w0, [x20]
  407218:	cmp	w0, #0x2f
  40721c:	b.eq	407228 <ferror@plt+0x47f8>  // b.none
  407220:	b	4072c0 <ferror@plt+0x4890>
  407224:	add	x20, x20, #0x1
  407228:	ldrsb	w0, [x20, #1]
  40722c:	cmp	w0, #0x2f
  407230:	b.eq	407224 <ferror@plt+0x47f4>  // b.none
  407234:	ldrsb	w0, [x20, #1]
  407238:	cmp	w0, #0x2f
  40723c:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  407240:	b.eq	407330 <ferror@plt+0x4900>  // b.none
  407244:	mov	x22, #0x1                   	// #1
  407248:	add	x22, x22, #0x1
  40724c:	ldrsb	w0, [x20, x22]
  407250:	cmp	w0, #0x2f
  407254:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  407258:	b.ne	407248 <ferror@plt+0x4818>  // b.any
  40725c:	add	x0, x22, x21
  407260:	cbz	x0, 4072d8 <ferror@plt+0x48a8>
  407264:	cmp	x0, #0x1
  407268:	b.eq	4072ec <ferror@plt+0x48bc>  // b.none
  40726c:	cmp	x20, #0x0
  407270:	ccmp	x21, x22, #0x0, ne  // ne = any
  407274:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407278:	b.eq	40731c <ferror@plt+0x48ec>  // b.none
  40727c:	mov	x2, x21
  407280:	mov	x1, x20
  407284:	mov	x0, x19
  407288:	bl	402590 <strncmp@plt>
  40728c:	cbnz	w0, 40731c <ferror@plt+0x48ec>
  407290:	add	x19, x19, x21
  407294:	add	x20, x20, x22
  407298:	ldrsb	w0, [x19]
  40729c:	cmp	w0, #0x2f
  4072a0:	b.eq	4071e0 <ferror@plt+0x47b0>  // b.none
  4072a4:	cbnz	w0, 4071ec <ferror@plt+0x47bc>
  4072a8:	ldrsb	w0, [x20]
  4072ac:	mov	x21, #0x0                   	// #0
  4072b0:	mov	x19, #0x0                   	// #0
  4072b4:	cmp	w0, #0x2f
  4072b8:	b.eq	407228 <ferror@plt+0x47f8>  // b.none
  4072bc:	nop
  4072c0:	cbnz	w0, 407234 <ferror@plt+0x4804>
  4072c4:	mov	x0, x21
  4072c8:	mov	x22, #0x0                   	// #0
  4072cc:	mov	x20, #0x0                   	// #0
  4072d0:	cbnz	x0, 407264 <ferror@plt+0x4834>
  4072d4:	nop
  4072d8:	mov	w0, #0x1                   	// #1
  4072dc:	ldp	x19, x20, [sp, #16]
  4072e0:	ldp	x21, x22, [sp, #32]
  4072e4:	ldp	x29, x30, [sp], #48
  4072e8:	ret
  4072ec:	cbz	x19, 4072fc <ferror@plt+0x48cc>
  4072f0:	ldrsb	w1, [x19]
  4072f4:	cmp	w1, #0x2f
  4072f8:	b.eq	4072dc <ferror@plt+0x48ac>  // b.none
  4072fc:	cbz	x20, 40731c <ferror@plt+0x48ec>
  407300:	ldrsb	w0, [x20]
  407304:	cmp	w0, #0x2f
  407308:	b.eq	4072d8 <ferror@plt+0x48a8>  // b.none
  40730c:	cmp	x20, #0x0
  407310:	ccmp	x21, x22, #0x0, ne  // ne = any
  407314:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  407318:	b.ne	40727c <ferror@plt+0x484c>  // b.any
  40731c:	mov	w0, #0x0                   	// #0
  407320:	ldp	x19, x20, [sp, #16]
  407324:	ldp	x21, x22, [sp, #32]
  407328:	ldp	x29, x30, [sp], #48
  40732c:	ret
  407330:	add	x0, x21, #0x1
  407334:	mov	x22, #0x1                   	// #1
  407338:	b	407260 <ferror@plt+0x4830>
  40733c:	mov	w0, #0x0                   	// #0
  407340:	ret
  407344:	nop
  407348:	stp	x29, x30, [sp, #-64]!
  40734c:	mov	x29, sp
  407350:	stp	x19, x20, [sp, #16]
  407354:	mov	x19, x1
  407358:	orr	x1, x0, x1
  40735c:	cbz	x1, 4073dc <ferror@plt+0x49ac>
  407360:	stp	x21, x22, [sp, #32]
  407364:	mov	x20, x0
  407368:	mov	x21, x2
  40736c:	cbz	x0, 4073f0 <ferror@plt+0x49c0>
  407370:	cbz	x19, 407408 <ferror@plt+0x49d8>
  407374:	stp	x23, x24, [sp, #48]
  407378:	bl	402350 <strlen@plt>
  40737c:	mov	x23, x0
  407380:	mvn	x0, x0
  407384:	mov	x22, #0x0                   	// #0
  407388:	cmp	x21, x0
  40738c:	b.hi	4073c4 <ferror@plt+0x4994>  // b.pmore
  407390:	add	x24, x21, x23
  407394:	add	x0, x24, #0x1
  407398:	bl	402510 <malloc@plt>
  40739c:	mov	x22, x0
  4073a0:	cbz	x0, 4073c4 <ferror@plt+0x4994>
  4073a4:	mov	x1, x20
  4073a8:	mov	x2, x23
  4073ac:	bl	402300 <memcpy@plt>
  4073b0:	mov	x2, x21
  4073b4:	mov	x1, x19
  4073b8:	add	x0, x22, x23
  4073bc:	bl	402300 <memcpy@plt>
  4073c0:	strb	wzr, [x22, x24]
  4073c4:	mov	x0, x22
  4073c8:	ldp	x19, x20, [sp, #16]
  4073cc:	ldp	x21, x22, [sp, #32]
  4073d0:	ldp	x23, x24, [sp, #48]
  4073d4:	ldp	x29, x30, [sp], #64
  4073d8:	ret
  4073dc:	ldp	x19, x20, [sp, #16]
  4073e0:	adrp	x0, 408000 <ferror@plt+0x55d0>
  4073e4:	ldp	x29, x30, [sp], #64
  4073e8:	add	x0, x0, #0x120
  4073ec:	b	402650 <strdup@plt>
  4073f0:	mov	x0, x19
  4073f4:	mov	x1, x2
  4073f8:	ldp	x19, x20, [sp, #16]
  4073fc:	ldp	x21, x22, [sp, #32]
  407400:	ldp	x29, x30, [sp], #64
  407404:	b	4027d0 <strndup@plt>
  407408:	ldp	x19, x20, [sp, #16]
  40740c:	ldp	x21, x22, [sp, #32]
  407410:	ldp	x29, x30, [sp], #64
  407414:	b	402650 <strdup@plt>
  407418:	stp	x29, x30, [sp, #-32]!
  40741c:	mov	x2, #0x0                   	// #0
  407420:	mov	x29, sp
  407424:	stp	x19, x20, [sp, #16]
  407428:	mov	x20, x0
  40742c:	mov	x19, x1
  407430:	cbz	x1, 407440 <ferror@plt+0x4a10>
  407434:	mov	x0, x1
  407438:	bl	402350 <strlen@plt>
  40743c:	mov	x2, x0
  407440:	mov	x1, x19
  407444:	mov	x0, x20
  407448:	ldp	x19, x20, [sp, #16]
  40744c:	ldp	x29, x30, [sp], #32
  407450:	b	407348 <ferror@plt+0x4918>
  407454:	nop
  407458:	stp	x29, x30, [sp, #-288]!
  40745c:	mov	w9, #0xffffffd0            	// #-48
  407460:	mov	w8, #0xffffff80            	// #-128
  407464:	mov	x29, sp
  407468:	add	x10, sp, #0xf0
  40746c:	add	x11, sp, #0x120
  407470:	stp	x11, x11, [sp, #80]
  407474:	str	x10, [sp, #96]
  407478:	stp	w9, w8, [sp, #104]
  40747c:	ldp	x10, x11, [sp, #80]
  407480:	str	x19, [sp, #16]
  407484:	ldp	x8, x9, [sp, #96]
  407488:	mov	x19, x0
  40748c:	add	x0, sp, #0x48
  407490:	stp	x10, x11, [sp, #32]
  407494:	stp	x8, x9, [sp, #48]
  407498:	str	q0, [sp, #112]
  40749c:	str	q1, [sp, #128]
  4074a0:	str	q2, [sp, #144]
  4074a4:	str	q3, [sp, #160]
  4074a8:	str	q4, [sp, #176]
  4074ac:	str	q5, [sp, #192]
  4074b0:	str	q6, [sp, #208]
  4074b4:	str	q7, [sp, #224]
  4074b8:	stp	x2, x3, [sp, #240]
  4074bc:	add	x2, sp, #0x20
  4074c0:	stp	x4, x5, [sp, #256]
  4074c4:	stp	x6, x7, [sp, #272]
  4074c8:	bl	4027b0 <vasprintf@plt>
  4074cc:	tbnz	w0, #31, 4074fc <ferror@plt+0x4acc>
  4074d0:	ldr	x1, [sp, #72]
  4074d4:	sxtw	x2, w0
  4074d8:	mov	x0, x19
  4074dc:	bl	407348 <ferror@plt+0x4918>
  4074e0:	mov	x19, x0
  4074e4:	ldr	x0, [sp, #72]
  4074e8:	bl	402790 <free@plt>
  4074ec:	mov	x0, x19
  4074f0:	ldr	x19, [sp, #16]
  4074f4:	ldp	x29, x30, [sp], #288
  4074f8:	ret
  4074fc:	mov	x19, #0x0                   	// #0
  407500:	mov	x0, x19
  407504:	ldr	x19, [sp, #16]
  407508:	ldp	x29, x30, [sp], #288
  40750c:	ret
  407510:	stp	x29, x30, [sp, #-96]!
  407514:	mov	x29, sp
  407518:	stp	x19, x20, [sp, #16]
  40751c:	ldr	x19, [x0]
  407520:	stp	x21, x22, [sp, #32]
  407524:	stp	x23, x24, [sp, #48]
  407528:	mov	x23, x0
  40752c:	ldrsb	w0, [x19]
  407530:	cbz	w0, 407688 <ferror@plt+0x4c58>
  407534:	mov	x24, x1
  407538:	mov	x22, x2
  40753c:	mov	x1, x2
  407540:	mov	x0, x19
  407544:	stp	x25, x26, [sp, #64]
  407548:	mov	w25, w3
  40754c:	bl	4027e0 <strspn@plt>
  407550:	ldrsb	w20, [x19, x0]
  407554:	add	x21, x19, x0
  407558:	cbz	w20, 407644 <ferror@plt+0x4c14>
  40755c:	cbz	w25, 407610 <ferror@plt+0x4be0>
  407560:	adrp	x0, 408000 <ferror@plt+0x55d0>
  407564:	mov	w1, w20
  407568:	add	x0, x0, #0x738
  40756c:	bl	4027f0 <strchr@plt>
  407570:	cbz	x0, 4076a4 <ferror@plt+0x4c74>
  407574:	ldrsb	w1, [x21, #1]
  407578:	add	x25, x21, #0x1
  40757c:	strb	w20, [sp, #88]
  407580:	add	x26, sp, #0x58
  407584:	strb	wzr, [sp, #89]
  407588:	mov	w19, #0x0                   	// #0
  40758c:	cbz	w1, 40775c <ferror@plt+0x4d2c>
  407590:	cmp	w1, #0x5c
  407594:	b.eq	407668 <ferror@plt+0x4c38>  // b.none
  407598:	mov	x0, x26
  40759c:	bl	4027f0 <strchr@plt>
  4075a0:	cbnz	x0, 407748 <ferror@plt+0x4d18>
  4075a4:	add	w19, w19, #0x1
  4075a8:	sxtw	x0, w19
  4075ac:	ldrsb	w1, [x25, w19, sxtw]
  4075b0:	cbnz	w1, 407590 <ferror@plt+0x4b60>
  4075b4:	add	x1, x0, #0x1
  4075b8:	add	x1, x21, x1
  4075bc:	str	x0, [x24]
  4075c0:	ldrsb	w1, [x1]
  4075c4:	cmp	w1, #0x0
  4075c8:	ccmp	w20, w1, #0x0, ne  // ne = any
  4075cc:	b.ne	407644 <ferror@plt+0x4c14>  // b.any
  4075d0:	add	x0, x0, #0x2
  4075d4:	add	x19, x21, x0
  4075d8:	ldrsb	w1, [x21, x0]
  4075dc:	cbz	w1, 4075ec <ferror@plt+0x4bbc>
  4075e0:	mov	x0, x22
  4075e4:	bl	4027f0 <strchr@plt>
  4075e8:	cbz	x0, 407644 <ferror@plt+0x4c14>
  4075ec:	mov	x21, x25
  4075f0:	ldp	x25, x26, [sp, #64]
  4075f4:	str	x19, [x23]
  4075f8:	mov	x0, x21
  4075fc:	ldp	x19, x20, [sp, #16]
  407600:	ldp	x21, x22, [sp, #32]
  407604:	ldp	x23, x24, [sp, #48]
  407608:	ldp	x29, x30, [sp], #96
  40760c:	ret
  407610:	mov	x1, x22
  407614:	mov	x0, x21
  407618:	bl	402960 <strcspn@plt>
  40761c:	ldp	x25, x26, [sp, #64]
  407620:	str	x0, [x24]
  407624:	add	x0, x21, x0
  407628:	str	x0, [x23]
  40762c:	mov	x0, x21
  407630:	ldp	x19, x20, [sp, #16]
  407634:	ldp	x21, x22, [sp, #32]
  407638:	ldp	x23, x24, [sp, #48]
  40763c:	ldp	x29, x30, [sp], #96
  407640:	ret
  407644:	ldp	x25, x26, [sp, #64]
  407648:	str	x21, [x23]
  40764c:	mov	x21, #0x0                   	// #0
  407650:	mov	x0, x21
  407654:	ldp	x19, x20, [sp, #16]
  407658:	ldp	x21, x22, [sp, #32]
  40765c:	ldp	x23, x24, [sp, #48]
  407660:	ldp	x29, x30, [sp], #96
  407664:	ret
  407668:	add	w0, w19, #0x1
  40766c:	ldrsb	w0, [x25, w0, sxtw]
  407670:	cbz	w0, 407748 <ferror@plt+0x4d18>
  407674:	add	w19, w19, #0x2
  407678:	sxtw	x0, w19
  40767c:	ldrsb	w1, [x25, w19, sxtw]
  407680:	cbnz	w1, 407590 <ferror@plt+0x4b60>
  407684:	b	4075b4 <ferror@plt+0x4b84>
  407688:	mov	x21, #0x0                   	// #0
  40768c:	mov	x0, x21
  407690:	ldp	x19, x20, [sp, #16]
  407694:	ldp	x21, x22, [sp, #32]
  407698:	ldp	x23, x24, [sp, #48]
  40769c:	ldp	x29, x30, [sp], #96
  4076a0:	ret
  4076a4:	sub	x25, x21, #0x1
  4076a8:	mov	w0, #0x0                   	// #0
  4076ac:	add	w19, w0, #0x1
  4076b0:	cmp	w20, #0x5c
  4076b4:	sxtw	x19, w19
  4076b8:	sub	w26, w19, #0x1
  4076bc:	b.eq	4076f0 <ferror@plt+0x4cc0>  // b.none
  4076c0:	mov	w1, w20
  4076c4:	mov	x0, x22
  4076c8:	bl	4027f0 <strchr@plt>
  4076cc:	add	x1, x19, #0x1
  4076d0:	cbnz	x0, 407750 <ferror@plt+0x4d20>
  4076d4:	ldrsb	w20, [x25, x1]
  4076d8:	add	x26, x21, x19
  4076dc:	cbz	w20, 407710 <ferror@plt+0x4ce0>
  4076e0:	mov	x19, x1
  4076e4:	cmp	w20, #0x5c
  4076e8:	sub	w26, w19, #0x1
  4076ec:	b.ne	4076c0 <ferror@plt+0x4c90>  // b.any
  4076f0:	ldrsb	w1, [x21, w19, sxtw]
  4076f4:	cbz	w1, 407750 <ferror@plt+0x4d20>
  4076f8:	add	w0, w19, #0x1
  4076fc:	sxtw	x19, w0
  407700:	ldrsb	w20, [x21, w0, sxtw]
  407704:	add	x26, x21, x19
  407708:	cbnz	w20, 4076ac <ferror@plt+0x4c7c>
  40770c:	nop
  407710:	str	x19, [x24]
  407714:	ldrsb	w1, [x26]
  407718:	cbz	w1, 407728 <ferror@plt+0x4cf8>
  40771c:	mov	x0, x22
  407720:	bl	4027f0 <strchr@plt>
  407724:	cbz	x0, 407644 <ferror@plt+0x4c14>
  407728:	str	x26, [x23]
  40772c:	mov	x0, x21
  407730:	ldp	x19, x20, [sp, #16]
  407734:	ldp	x21, x22, [sp, #32]
  407738:	ldp	x23, x24, [sp, #48]
  40773c:	ldp	x25, x26, [sp, #64]
  407740:	ldp	x29, x30, [sp], #96
  407744:	ret
  407748:	sxtw	x0, w19
  40774c:	b	4075b4 <ferror@plt+0x4b84>
  407750:	sxtw	x19, w26
  407754:	add	x26, x21, x19
  407758:	b	407710 <ferror@plt+0x4ce0>
  40775c:	mov	x1, x25
  407760:	mov	x0, #0x0                   	// #0
  407764:	b	4075bc <ferror@plt+0x4b8c>
  407768:	stp	x29, x30, [sp, #-32]!
  40776c:	mov	x29, sp
  407770:	str	x19, [sp, #16]
  407774:	mov	x19, x0
  407778:	b	407784 <ferror@plt+0x4d54>
  40777c:	cmp	w0, #0xa
  407780:	b.eq	4077a4 <ferror@plt+0x4d74>  // b.none
  407784:	mov	x0, x19
  407788:	bl	4025c0 <fgetc@plt>
  40778c:	cmn	w0, #0x1
  407790:	b.ne	40777c <ferror@plt+0x4d4c>  // b.any
  407794:	mov	w0, #0x1                   	// #1
  407798:	ldr	x19, [sp, #16]
  40779c:	ldp	x29, x30, [sp], #32
  4077a0:	ret
  4077a4:	mov	w0, #0x0                   	// #0
  4077a8:	ldr	x19, [sp, #16]
  4077ac:	ldp	x29, x30, [sp], #32
  4077b0:	ret
  4077b4:	nop
  4077b8:	adrp	x3, 408000 <ferror@plt+0x55d0>
  4077bc:	add	x3, x3, #0x7d0
  4077c0:	stp	x29, x30, [sp, #-176]!
  4077c4:	mov	w1, #0x801                 	// #2049
  4077c8:	movk	w1, #0x8, lsl #16
  4077cc:	mov	x29, sp
  4077d0:	ldp	x4, x5, [x3]
  4077d4:	stp	x4, x5, [sp, #64]
  4077d8:	ldp	x8, x9, [x3, #16]
  4077dc:	stp	x8, x9, [sp, #80]
  4077e0:	ldp	x6, x7, [x3, #32]
  4077e4:	stp	x6, x7, [sp, #96]
  4077e8:	ldp	x4, x5, [x3, #48]
  4077ec:	stp	x19, x20, [sp, #16]
  4077f0:	ldp	x8, x9, [x3, #64]
  4077f4:	str	x21, [sp, #32]
  4077f8:	ldp	x6, x7, [x3, #80]
  4077fc:	mov	w21, #0x1                   	// #1
  407800:	ldr	x2, [x3, #96]
  407804:	str	x2, [sp, #160]
  407808:	ldur	x3, [x3, #102]
  40780c:	mov	w0, w21
  407810:	mov	w2, #0x0                   	// #0
  407814:	str	w21, [sp, #60]
  407818:	stp	x4, x5, [sp, #112]
  40781c:	stp	x8, x9, [sp, #128]
  407820:	stp	x6, x7, [sp, #144]
  407824:	stur	x3, [sp, #166]
  407828:	bl	402820 <socket@plt>
  40782c:	mov	w19, w0
  407830:	tbnz	w0, #31, 407880 <ferror@plt+0x4e50>
  407834:	mov	w1, w21
  407838:	add	x3, sp, #0x3c
  40783c:	mov	w4, #0x4                   	// #4
  407840:	mov	w2, #0x10                  	// #16
  407844:	bl	402520 <setsockopt@plt>
  407848:	tbnz	w0, #31, 4078ac <ferror@plt+0x4e7c>
  40784c:	add	x20, sp, #0x40
  407850:	add	x0, x20, #0x3
  407854:	bl	402350 <strlen@plt>
  407858:	mov	x1, x20
  40785c:	add	w2, w0, #0x3
  407860:	mov	w0, w19
  407864:	bl	4027c0 <connect@plt>
  407868:	tbnz	w0, #31, 4078d4 <ferror@plt+0x4ea4>
  40786c:	mov	w0, w19
  407870:	ldp	x19, x20, [sp, #16]
  407874:	ldr	x21, [sp, #32]
  407878:	ldp	x29, x30, [sp], #176
  40787c:	ret
  407880:	adrp	x1, 408000 <ferror@plt+0x55d0>
  407884:	add	x1, x1, #0x740
  407888:	mov	w2, #0x5                   	// #5
  40788c:	mov	x0, #0x0                   	// #0
  407890:	bl	4028e0 <dcgettext@plt>
  407894:	bl	402870 <warnx@plt>
  407898:	mov	w0, w19
  40789c:	ldp	x19, x20, [sp, #16]
  4078a0:	ldr	x21, [sp, #32]
  4078a4:	ldp	x29, x30, [sp], #176
  4078a8:	ret
  4078ac:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4078b0:	add	x1, x1, #0x758
  4078b4:	mov	w2, #0x5                   	// #5
  4078b8:	mov	x0, #0x0                   	// #0
  4078bc:	bl	4028e0 <dcgettext@plt>
  4078c0:	bl	402870 <warnx@plt>
  4078c4:	mov	w0, w19
  4078c8:	mov	w19, #0xffffffff            	// #-1
  4078cc:	bl	402670 <close@plt>
  4078d0:	b	40786c <ferror@plt+0x4e3c>
  4078d4:	bl	402990 <__errno_location@plt>
  4078d8:	ldr	w0, [x0]
  4078dc:	cmp	w0, #0x6f
  4078e0:	b.eq	4078c4 <ferror@plt+0x4e94>  // b.none
  4078e4:	adrp	x1, 408000 <ferror@plt+0x55d0>
  4078e8:	add	x1, x1, #0x780
  4078ec:	b	4078b4 <ferror@plt+0x4e84>
  4078f0:	stp	x29, x30, [sp, #-416]!
  4078f4:	mov	x29, sp
  4078f8:	stp	x19, x20, [sp, #16]
  4078fc:	mov	w19, w0
  407900:	add	x0, sp, #0x78
  407904:	stp	x21, x22, [sp, #32]
  407908:	bl	402580 <sigemptyset@plt>
  40790c:	mov	x4, #0x1                   	// #1
  407910:	mov	w3, #0x10000000            	// #268435456
  407914:	add	x20, sp, #0x70
  407918:	add	x21, sp, #0x108
  40791c:	mov	x1, x20
  407920:	mov	x2, x21
  407924:	mov	w0, #0xd                   	// #13
  407928:	str	x4, [sp, #112]
  40792c:	str	w3, [sp, #248]
  407930:	bl	402680 <sigaction@plt>
  407934:	strb	wzr, [sp, #89]
  407938:	cmp	w19, #0x50
  40793c:	b.eq	407984 <ferror@plt+0x4f54>  // b.none
  407940:	cmp	w19, #0x51
  407944:	b.eq	4079c4 <ferror@plt+0x4f94>  // b.none
  407948:	cmp	w19, #0x3f
  40794c:	mov	w20, #0x0                   	// #0
  407950:	b.eq	407970 <ferror@plt+0x4f40>  // b.none
  407954:	mov	w2, #0x5                   	// #5
  407958:	adrp	x1, 408000 <ferror@plt+0x55d0>
  40795c:	mov	x0, #0x0                   	// #0
  407960:	add	x1, x1, #0x7a0
  407964:	bl	4028e0 <dcgettext@plt>
  407968:	mov	w1, w19
  40796c:	bl	402870 <warnx@plt>
  407970:	mov	w0, w20
  407974:	ldp	x19, x20, [sp, #16]
  407978:	ldp	x21, x22, [sp, #32]
  40797c:	ldp	x29, x30, [sp], #416
  407980:	ret
  407984:	bl	4077b8 <ferror@plt+0x4d88>
  407988:	mov	w20, w0
  40798c:	tbz	w0, #31, 407acc <ferror@plt+0x509c>
  407990:	strb	wzr, [sp, #80]
  407994:	mov	x1, x21
  407998:	mov	x2, #0x0                   	// #0
  40799c:	mov	w0, #0xd                   	// #13
  4079a0:	bl	402680 <sigaction@plt>
  4079a4:	ldrb	w0, [sp, #80]
  4079a8:	ldp	x21, x22, [sp, #32]
  4079ac:	cmp	w0, #0x6
  4079b0:	cset	w20, eq  // eq = none
  4079b4:	mov	w0, w20
  4079b8:	ldp	x19, x20, [sp, #16]
  4079bc:	ldp	x29, x30, [sp], #416
  4079c0:	ret
  4079c4:	bl	4077b8 <ferror@plt+0x4d88>
  4079c8:	mov	w20, w0
  4079cc:	tbnz	w0, #31, 407990 <ferror@plt+0x4f60>
  4079d0:	add	x22, sp, #0x60
  4079d4:	stp	x23, x24, [sp, #48]
  4079d8:	add	x24, sp, #0x58
  4079dc:	str	x25, [sp, #64]
  4079e0:	mov	x23, #0x2                   	// #2
  4079e4:	strb	w19, [sp, #88]
  4079e8:	bl	402990 <__errno_location@plt>
  4079ec:	mov	x19, x0
  4079f0:	str	wzr, [x19]
  4079f4:	mov	x2, x23
  4079f8:	mov	x1, x24
  4079fc:	mov	w0, w20
  407a00:	bl	4026c0 <write@plt>
  407a04:	cmp	x0, #0x0
  407a08:	b.le	407b40 <ferror@plt+0x5110>
  407a0c:	subs	x23, x23, x0
  407a10:	add	x24, x24, x0
  407a14:	ldr	w0, [x19]
  407a18:	b.ne	407b50 <ferror@plt+0x5120>  // b.any
  407a1c:	cmp	w0, #0xb
  407a20:	b.ne	407a3c <ferror@plt+0x500c>  // b.any
  407a24:	adrp	x0, 408000 <ferror@plt+0x55d0>
  407a28:	mov	x1, #0x0                   	// #0
  407a2c:	ldr	q0, [x0, #896]
  407a30:	mov	x0, x22
  407a34:	str	q0, [sp, #96]
  407a38:	bl	4027a0 <nanosleep@plt>
  407a3c:	mov	w0, #0x3                   	// #3
  407a40:	strb	wzr, [sp, #80]
  407a44:	stp	w20, w0, [sp, #96]
  407a48:	b	407a58 <ferror@plt+0x5028>
  407a4c:	ldr	w0, [x19]
  407a50:	cmp	w0, #0x4
  407a54:	b.ne	407ab8 <ferror@plt+0x5088>  // b.any
  407a58:	mov	x0, x22
  407a5c:	mov	w2, #0x3e8                 	// #1000
  407a60:	mov	x1, #0x1                   	// #1
  407a64:	bl	402540 <poll@plt>
  407a68:	tbnz	w0, #31, 407a4c <ferror@plt+0x501c>
  407a6c:	cmp	w0, #0x1
  407a70:	b.ne	407ab8 <ferror@plt+0x5088>  // b.any
  407a74:	ldrh	w0, [sp, #102]
  407a78:	tst	x0, #0x3
  407a7c:	b.eq	407ab8 <ferror@plt+0x5088>  // b.none
  407a80:	add	x24, sp, #0x50
  407a84:	mov	w25, #0x0                   	// #0
  407a88:	mov	x23, #0x2                   	// #2
  407a8c:	strh	wzr, [sp, #80]
  407a90:	mov	x2, x23
  407a94:	mov	x1, x24
  407a98:	mov	w0, w20
  407a9c:	bl	402880 <read@plt>
  407aa0:	cmp	x0, #0x0
  407aa4:	b.le	407b88 <ferror@plt+0x5158>
  407aa8:	add	x24, x24, x0
  407aac:	subs	x23, x23, x0
  407ab0:	mov	w25, #0x0                   	// #0
  407ab4:	b.ne	407a90 <ferror@plt+0x5060>  // b.any
  407ab8:	mov	w0, w20
  407abc:	bl	402670 <close@plt>
  407ac0:	ldp	x23, x24, [sp, #48]
  407ac4:	ldr	x25, [sp, #64]
  407ac8:	b	407994 <ferror@plt+0x4f64>
  407acc:	add	x22, sp, #0x60
  407ad0:	stp	x23, x24, [sp, #48]
  407ad4:	add	x24, sp, #0x58
  407ad8:	str	x25, [sp, #64]
  407adc:	mov	x23, #0x2                   	// #2
  407ae0:	strb	w19, [sp, #88]
  407ae4:	bl	402990 <__errno_location@plt>
  407ae8:	mov	x19, x0
  407aec:	nop
  407af0:	str	wzr, [x19]
  407af4:	mov	x2, x23
  407af8:	mov	x1, x24
  407afc:	mov	w0, w20
  407b00:	bl	4026c0 <write@plt>
  407b04:	cmp	x0, #0x0
  407b08:	b.le	407b74 <ferror@plt+0x5144>
  407b0c:	subs	x23, x23, x0
  407b10:	add	x24, x24, x0
  407b14:	ldr	w0, [x19]
  407b18:	b.eq	407a1c <ferror@plt+0x4fec>  // b.none
  407b1c:	cmp	w0, #0xb
  407b20:	b.ne	407af0 <ferror@plt+0x50c0>  // b.any
  407b24:	adrp	x2, 408000 <ferror@plt+0x55d0>
  407b28:	mov	x0, x22
  407b2c:	mov	x1, #0x0                   	// #0
  407b30:	ldr	q0, [x2, #896]
  407b34:	str	q0, [sp, #96]
  407b38:	bl	4027a0 <nanosleep@plt>
  407b3c:	b	407af0 <ferror@plt+0x50c0>
  407b40:	ldr	w0, [x19]
  407b44:	cmp	w0, #0x4
  407b48:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  407b4c:	b.ne	407a3c <ferror@plt+0x500c>  // b.any
  407b50:	cmp	w0, #0xb
  407b54:	b.ne	4079f0 <ferror@plt+0x4fc0>  // b.any
  407b58:	adrp	x2, 408000 <ferror@plt+0x55d0>
  407b5c:	mov	x0, x22
  407b60:	mov	x1, #0x0                   	// #0
  407b64:	ldr	q0, [x2, #896]
  407b68:	str	q0, [sp, #96]
  407b6c:	bl	4027a0 <nanosleep@plt>
  407b70:	b	4079f0 <ferror@plt+0x4fc0>
  407b74:	ldr	w0, [x19]
  407b78:	cmp	w0, #0x4
  407b7c:	ccmp	w0, #0xb, #0x4, ne  // ne = any
  407b80:	b.eq	407b1c <ferror@plt+0x50ec>  // b.none
  407b84:	b	407a3c <ferror@plt+0x500c>
  407b88:	b.eq	407ab8 <ferror@plt+0x5088>  // b.none
  407b8c:	ldr	w0, [x19]
  407b90:	cmp	w0, #0xb
  407b94:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  407b98:	b.ne	407ab8 <ferror@plt+0x5088>  // b.any
  407b9c:	cmp	w25, #0x4
  407ba0:	b.gt	407ab8 <ferror@plt+0x5088>
  407ba4:	adrp	x2, 408000 <ferror@plt+0x55d0>
  407ba8:	add	w25, w25, #0x1
  407bac:	mov	x0, x22
  407bb0:	mov	x1, #0x0                   	// #0
  407bb4:	ldr	q0, [x2, #896]
  407bb8:	str	q0, [sp, #96]
  407bbc:	bl	4027a0 <nanosleep@plt>
  407bc0:	b	407a90 <ferror@plt+0x5060>
  407bc4:	nop
  407bc8:	stp	x29, x30, [sp, #-64]!
  407bcc:	mov	x29, sp
  407bd0:	stp	x19, x20, [sp, #16]
  407bd4:	adrp	x20, 419000 <ferror@plt+0x165d0>
  407bd8:	add	x20, x20, #0xde0
  407bdc:	stp	x21, x22, [sp, #32]
  407be0:	adrp	x21, 419000 <ferror@plt+0x165d0>
  407be4:	add	x21, x21, #0xdd8
  407be8:	sub	x20, x20, x21
  407bec:	mov	w22, w0
  407bf0:	stp	x23, x24, [sp, #48]
  407bf4:	mov	x23, x1
  407bf8:	mov	x24, x2
  407bfc:	bl	4022c8 <memcpy@plt-0x38>
  407c00:	cmp	xzr, x20, asr #3
  407c04:	b.eq	407c30 <ferror@plt+0x5200>  // b.none
  407c08:	asr	x20, x20, #3
  407c0c:	mov	x19, #0x0                   	// #0
  407c10:	ldr	x3, [x21, x19, lsl #3]
  407c14:	mov	x2, x24
  407c18:	add	x19, x19, #0x1
  407c1c:	mov	x1, x23
  407c20:	mov	w0, w22
  407c24:	blr	x3
  407c28:	cmp	x20, x19
  407c2c:	b.ne	407c10 <ferror@plt+0x51e0>  // b.any
  407c30:	ldp	x19, x20, [sp, #16]
  407c34:	ldp	x21, x22, [sp, #32]
  407c38:	ldp	x23, x24, [sp, #48]
  407c3c:	ldp	x29, x30, [sp], #64
  407c40:	ret
  407c44:	nop
  407c48:	ret
  407c4c:	nop
  407c50:	adrp	x2, 41a000 <ferror@plt+0x175d0>
  407c54:	mov	x1, #0x0                   	// #0
  407c58:	ldr	x2, [x2, #936]
  407c5c:	b	402440 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000407c60 <.fini>:
  407c60:	stp	x29, x30, [sp, #-16]!
  407c64:	mov	x29, sp
  407c68:	ldp	x29, x30, [sp], #16
  407c6c:	ret
