#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec 15 16:26:01 2023
# Process ID: 11794
# Current directory: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_color_convert_0_synth_1
# Command line: vivado -log base_color_convert_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_color_convert_0.tcl
# Log file: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_color_convert_0_synth_1/base_color_convert_0.vds
# Journal file: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_color_convert_0_synth_1/vivado.jou
# Running On: bobby, OS: Linux, CPU Frequency: 3548.833 MHz, CPU Physical cores: 16, Host memory: 16072 MB
#-----------------------------------------------------------
source base_color_convert_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/RCD_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/topnotches/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_color_convert_0
Command: synth_design -top base_color_convert_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11857
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2111.352 ; gain = 402.746 ; free physical = 5565 ; free virtual = 9711
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'base_color_convert_0' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_color_convert_0/synth/base_color_convert_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'color_convert' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert.v:9]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'color_convert_control_s_axi' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_control_s_axi.v:255]
INFO: [Synth 8-6155] done synthesizing module 'color_convert_control_s_axi' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'color_convert_mul_10s_8ns_18_1_1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mul_10s_8ns_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'color_convert_mul_10s_8ns_18_1_1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mul_10s_8ns_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'color_convert_mac_muladd_10s_8ns_18s_19_4_1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'color_convert_mac_muladd_10s_8ns_18s_19_4_1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'color_convert_mac_muladd_10s_8ns_19s_20_4_1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'color_convert_mac_muladd_10s_8ns_19s_20_4_1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'color_convert_regslice_both' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'color_convert_regslice_both' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'color_convert_regslice_both__parameterized0' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'color_convert_regslice_both__parameterized0' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'color_convert_regslice_both__parameterized1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'color_convert_regslice_both__parameterized1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'color_convert' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert.v:9]
INFO: [Synth 8-6155] done synthesizing module 'base_color_convert_0' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_color_convert_0/synth/base_color_convert_0.v:53]
WARNING: [Synth 8-7129] Port rst in module color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module color_convert_control_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module color_convert_control_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2206.320 ; gain = 497.715 ; free physical = 5443 ; free virtual = 9590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2221.164 ; gain = 512.559 ; free physical = 5442 ; free virtual = 9589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2221.164 ; gain = 512.559 ; free physical = 5442 ; free virtual = 9589
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2221.164 ; gain = 0.000 ; free physical = 5441 ; free virtual = 9588
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_color_convert_0/constraints/color_convert_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_color_convert_0/constraints/color_convert_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_color_convert_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_color_convert_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.945 ; gain = 0.000 ; free physical = 5420 ; free virtual = 9567
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2365.980 ; gain = 0.000 ; free physical = 5418 ; free virtual = 9565
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5370 ; free virtual = 9518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5370 ; free virtual = 9518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_color_convert_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5370 ; free virtual = 9518
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'color_convert_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'color_convert_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'color_convert_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'color_convert_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5367 ; free virtual = 9516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               18 Bit    Registers := 9     
	               10 Bit    Registers := 30    
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 66    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 15    
	   2 Input    7 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '20' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '19' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '19' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '19' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_18s_19_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '20' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '20' bits. [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/39f1/hdl/verilog/color_convert_mac_muladd_10s_8ns_19s_20_4_1.v:33]
DSP Report: Generating DSP mul_ln32_1_reg_1080_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_ln32_1_reg_1080_reg is absorbed into DSP mul_ln32_1_reg_1080_reg.
DSP Report: register c1_c2_read_reg_1025_reg is absorbed into DSP mul_ln32_1_reg_1080_reg.
DSP Report: register mul_ln32_1_reg_1080_reg is absorbed into DSP mul_ln32_1_reg_1080_reg.
DSP Report: operator mul_10s_8ns_18_1_1_U1/tmp_product is absorbed into DSP mul_ln32_1_reg_1080_reg.
DSP Report: Generating DSP mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_ln33_1_reg_1097_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_ln33_1_reg_1097_reg is absorbed into DSP mul_ln33_1_reg_1097_reg.
DSP Report: register c2_c2_read_reg_1045_reg is absorbed into DSP mul_ln33_1_reg_1097_reg.
DSP Report: register mul_ln33_1_reg_1097_reg is absorbed into DSP mul_ln33_1_reg_1097_reg.
DSP Report: operator mul_10s_8ns_18_1_1_U2/tmp_product is absorbed into DSP mul_ln33_1_reg_1097_reg.
DSP Report: Generating DSP mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_ln34_1_reg_1107_reg, operation Mode is: (A2*B2)'.
DSP Report: register mul_ln34_1_reg_1107_reg is absorbed into DSP mul_ln34_1_reg_1107_reg.
DSP Report: register c3_c2_read_reg_1065_reg is absorbed into DSP mul_ln34_1_reg_1107_reg.
DSP Report: register mul_ln34_1_reg_1107_reg is absorbed into DSP mul_ln34_1_reg_1107_reg.
DSP Report: operator mul_10s_8ns_18_1_1_U3/tmp_product is absorbed into DSP mul_ln34_1_reg_1107_reg.
DSP Report: Generating DSP mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[31] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[30] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[29] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[28] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[27] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[26] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[25] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[24] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[23] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[22] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[21] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[20] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[19] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[18] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[17] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[16] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[15] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[14] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[13] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[12] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[11] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WDATA[10] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[3] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_control_WSTRB[2] in module color_convert is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module color_convert.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module color_convert.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5296 ; free virtual = 9444
---------------------------------------------------------------------------------
 Sort Area is  mac_muladd_10s_8ns_19s_20_4_1_U7/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg_4 : 0 0 : 1522 1522 : Used 1 time 100
 Sort Area is  mac_muladd_10s_8ns_19s_20_4_1_U8/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg_8 : 0 0 : 1522 1522 : Used 1 time 100
 Sort Area is  mac_muladd_10s_8ns_19s_20_4_1_U9/color_convert_mac_muladd_10s_8ns_19s_20_4_1_DSP48_1_U/p_reg_reg_b : 0 0 : 1522 1522 : Used 1 time 100
 Sort Area is  mac_muladd_10s_8ns_18s_19_4_1_U4/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg_2 : 0 0 : 985 985 : Used 1 time 100
 Sort Area is  mac_muladd_10s_8ns_18s_19_4_1_U5/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg_7 : 0 0 : 985 985 : Used 1 time 100
 Sort Area is  mac_muladd_10s_8ns_18s_19_4_1_U6/color_convert_mac_muladd_10s_8ns_18s_19_4_1_DSP48_0_U/p_reg_reg_a : 0 0 : 985 985 : Used 1 time 100
 Sort Area is  mul_ln32_1_reg_1080_reg_0 : 0 0 : 673 673 : Used 1 time 0
 Sort Area is  mul_ln33_1_reg_1097_reg_6 : 0 0 : 673 673 : Used 1 time 0
 Sort Area is  mul_ln34_1_reg_1107_reg_9 : 0 0 : 673 673 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|color_convert | (A2*B2)'        | 10     | 9      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|color_convert | (C+(A2*B2)')'   | 11     | 9      | 18     | -      | 19     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|color_convert | (C+(A''*B'')')' | 18     | 11     | 19     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|color_convert | (A2*B2)'        | 10     | 9      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|color_convert | (C+(A2*B2)')'   | 11     | 9      | 18     | -      | 19     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|color_convert | (C+(A''*B'')')' | 18     | 11     | 19     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|color_convert | (A2*B2)'        | 10     | 9      | -      | -      | 19     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|color_convert | (C+(A2*B2)')'   | 11     | 9      | 18     | -      | 19     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|color_convert | (C+(A''*B'')')' | 18     | 11     | 19     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
+--------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5349 ; free virtual = 9498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5349 ; free virtual = 9498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5352 ; free virtual = 9501
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5348 ; free virtual = 9498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5348 ; free virtual = 9498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5348 ; free virtual = 9498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5348 ; free virtual = 9498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5348 ; free virtual = 9498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5348 ; free virtual = 9498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name   | RTL Name                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|color_convert | bias_c1_read_reg_1035_pp0_iter3_reg_reg[9]   | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|color_convert | bias_c2_read_reg_1055_pp0_iter3_reg_reg[9]   | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|color_convert | bias_c3_read_reg_1075_pp0_iter3_reg_reg[9]   | 4      | 10    | NO           | NO                 | YES               | 10     | 0       | 
|color_convert | curr_pixel_keep_reg_983_pp0_iter5_reg_reg[2] | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|color_convert | curr_pixel_strb_reg_988_pp0_iter5_reg_reg[2] | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|color_convert | curr_pixel_user_reg_993_pp0_iter5_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|color_convert | curr_pixel_last_reg_998_pp0_iter5_reg_reg[0] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------+----------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|color_convert | (A'*B')'        | 30     | 8      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|color_convert | (A'*B')'        | 30     | 8      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|color_convert | (A'*B')'        | 30     | 8      | -      | -      | 18     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|color_convert | (C+(A'*B')')'   | 30     | 8      | 48     | -      | 19     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|color_convert | (C+(A'*B')')'   | 30     | 8      | 48     | -      | 19     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|color_convert | (C+(A'*B')')'   | 30     | 8      | 48     | -      | 19     | 1    | 1    | 1    | -    | -     | 1    | 1    | 
|color_convert | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|color_convert | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
|color_convert | (C+(A''*B'')')' | 8      | 18     | 48     | -      | 20     | 2    | 2    | 2    | -    | -     | 1    | 1    | 
+--------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    12|
|2     |DSP48E1 |     9|
|5     |LUT1    |     4|
|6     |LUT2    |    45|
|7     |LUT3    |   225|
|8     |LUT4    |    42|
|9     |LUT5    |    89|
|10    |LUT6    |    64|
|11    |SRL16E  |    38|
|12    |FDRE    |   481|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5348 ; free virtual = 9498
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2365.980 ; gain = 512.559 ; free physical = 5348 ; free virtual = 9497
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2365.980 ; gain = 657.375 ; free physical = 5348 ; free virtual = 9497
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2365.980 ; gain = 0.000 ; free physical = 5640 ; free virtual = 9789
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.980 ; gain = 0.000 ; free physical = 5639 ; free virtual = 9789
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 63ddb7b4
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 2365.980 ; gain = 1006.875 ; free physical = 5638 ; free virtual = 9788
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1905.892; main = 1604.964; forked = 378.682
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3323.180; main = 2365.949; forked = 989.246
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.957 ; gain = 0.000 ; free physical = 5638 ; free virtual = 9788
INFO: [Common 17-1381] The checkpoint '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_color_convert_0_synth_1/base_color_convert_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_color_convert_0, cache-ID = 5b8e0c8e7f3d4328
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.957 ; gain = 0.000 ; free physical = 5647 ; free virtual = 9798
INFO: [Common 17-1381] The checkpoint '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_color_convert_0_synth_1/base_color_convert_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_color_convert_0_utilization_synth.rpt -pb base_color_convert_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 16:26:31 2023...
