#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Sep 13 14:02:55 2022
# Process ID: 28044
# Current directory: /home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/BSD
# Command line: vivado Zybo-Z7-20-pcam-5c.xpr
# Log file: /home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/BSD/vivado.log
# Journal file: /home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/BSD/vivado.jou
#-----------------------------------------------------------
start_gui
open_project Zybo-Z7-20-pcam-5c.xpr
INFO: [Project 1-313] Project file moved from '/home/lbo/Projects/DVR-006-001/Base_system/HW' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory '/home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/tensil_DPU', nor could it be found using path '/home/lbo/Projects/DVR-006-001/tensil_DPU'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/BSD/Zybo-Z7-20-pcam-5c.ipdefs/repo_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/tensil_DPU'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_tensil_DPU_0_0

open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 7332.453 ; gain = 70.098 ; free physical = 137 ; free virtual = 4589
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
open_bd_design {/home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/BSD/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/BSD/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'M_AXI_GP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP0_aximm_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP2_aximm_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_HP2_aximm_rd_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- Deverne:DVR-006-001:tensil_DPU:1.0 - tensil_DPU_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_2
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_3
Successfully read diagram <system> from block design file </home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/BSD/Zybo-Z7-20-pcam-5c.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 8879.723 ; gain = 1402.199 ; free physical = 142 ; free virtual = 4398
report_ip_status -name ip_status 
set_property  ip_repo_paths  /home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/BSD/Zybo-Z7-20-pcam-5c.ipdefs/repo_0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/BSD/Zybo-Z7-20-pcam-5c.ipdefs/repo_0'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property  ip_repo_paths  /home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/IPCores [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/IPCores'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
report_ip_status -name ip_status 
regenerate_bd_layout
write_project_tcl {/home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/IPCores/generate_Zybo_base_design.tcl}
INFO: [BD 5-453] Writing out BD creation steps for system as a TCL proc
INFO: [Vivado-projutils-8] Tcl script 'generate_Zybo_base_design.tcl' generated in output directory '/home/lbo/Projects/DVR-006-001/Zybo_base_system_reference/gateware/IPCores'

INFO: [Vivado-projutils-15] Please note that by default, the file path for the project source files were set wth respect to the 'origin_dir' variable in the
 generated script. When this script is executed from the output directory, these source files will be referenced with respect to this 'origin_dir' path value.
 In case this script was later moved to a different directory, the 'origin_dir' value must be set manually in the script with the path
 relative to the new output directory to make sure that the source files are referenced correctly from the original project. You can also set the
 'origin_dir' automatically by setting the 'origin_dir_loc' variable in the tcl shell before sourcing this generated script. The 'origin_dir_loc'
 variable should be set to the path relative to the new output directory. Alternatively, if you are sourcing the script from the Vivado command line,
 then set the origin dir using '-tclargs --origin_dir <path>'. For example, 'vivado -mode tcl -source generate_Zybo_base_design.tcl -tclargs --origin_dir ".."

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

write_project_tcl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 8999.027 ; gain = 0.000 ; free physical = 1678 ; free virtual = 5443
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 13 14:05:39 2022...
