Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Mon Jun 29 19:43:08 2020
| Host         : DESKTOP-J378N4I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -rpx ip_design_wrapper_timing_summary_routed.rpx
| Design       : ip_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.906        0.000                      0                 3311        0.064        0.000                      0                 3311        4.020        0.000                       0                  1595  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 50.000}     100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.906        0.000                      0                 3182        0.064        0.000                      0                 3182        4.020        0.000                       0                  1594  
clk_fpga_1                                                                                                                                                     97.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.439        0.000                      0                  129        0.617        0.000                      0                  129  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.991ns  (logic 5.919ns (65.835%)  route 3.072ns (34.165%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.651     2.945    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/Q
                         net (fo=2, routed)           0.743     4.144    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[7]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[7]_P[25])
                                                      3.841     7.985 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.316     9.301    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.425 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.425    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          1.013    10.839    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.963 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4/O
                         net (fo=1, routed)           0.000    10.963    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.496 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.613 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.613    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.936 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.936    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[13]
    SLICE_X38Y96         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y96         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[13]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y96         FDCE (Setup_fdce_C_D)        0.109    12.842    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[13]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.936    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 5.911ns (65.805%)  route 3.072ns (34.195%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.651     2.945    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/Q
                         net (fo=2, routed)           0.743     4.144    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[7]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[7]_P[25])
                                                      3.841     7.985 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.316     9.301    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.425 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.425    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          1.013    10.839    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.963 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4/O
                         net (fo=1, routed)           0.000    10.963    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.496 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.613 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.613    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.928 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.928    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[15]
    SLICE_X38Y96         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y96         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[15]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y96         FDCE (Setup_fdce_C_D)        0.109    12.842    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[15]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.928    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 5.835ns (65.513%)  route 3.072ns (34.487%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.651     2.945    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/Q
                         net (fo=2, routed)           0.743     4.144    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[7]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[7]_P[25])
                                                      3.841     7.985 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.316     9.301    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.425 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.425    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          1.013    10.839    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.963 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4/O
                         net (fo=1, routed)           0.000    10.963    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.496 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.613 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.613    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.852 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.852    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[14]
    SLICE_X38Y96         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y96         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[14]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y96         FDCE (Setup_fdce_C_D)        0.109    12.842    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[14]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.852    
  -------------------------------------------------------------------
                         slack                                  0.990    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.887ns  (logic 5.815ns (65.435%)  route 3.072ns (34.565%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.651     2.945    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/Q
                         net (fo=2, routed)           0.743     4.144    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[7]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[7]_P[25])
                                                      3.841     7.985 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.316     9.301    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.425 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.425    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          1.013    10.839    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.963 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4/O
                         net (fo=1, routed)           0.000    10.963    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.496 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.613 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.613    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1_n_0
    SLICE_X38Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.832 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.832    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[12]
    SLICE_X38Y96         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y96         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[12]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y96         FDCE (Setup_fdce_C_D)        0.109    12.842    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[12]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.832    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.023ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.874ns  (logic 5.802ns (65.385%)  route 3.072ns (34.615%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.651     2.945    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/Q
                         net (fo=2, routed)           0.743     4.144    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[7]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[7]_P[25])
                                                      3.841     7.985 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.316     9.301    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.425 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.425    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          1.013    10.839    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.963 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4/O
                         net (fo=1, routed)           0.000    10.963    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.496 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.819 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.819    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[9]
    SLICE_X38Y95         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y95         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[9]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDCE (Setup_fdce_C_D)        0.109    12.842    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[9]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.819    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 5.794ns (65.354%)  route 3.072ns (34.646%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.651     2.945    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/Q
                         net (fo=2, routed)           0.743     4.144    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[7]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[7]_P[25])
                                                      3.841     7.985 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.316     9.301    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.425 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.425    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          1.013    10.839    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.963 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4/O
                         net (fo=1, routed)           0.000    10.963    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.496 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.811 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.811    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[11]
    SLICE_X38Y95         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y95         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[11]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDCE (Setup_fdce_C_D)        0.109    12.842    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[11]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.811    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.107ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.790ns  (logic 5.718ns (65.054%)  route 3.072ns (34.946%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.651     2.945    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/Q
                         net (fo=2, routed)           0.743     4.144    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[7]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[7]_P[25])
                                                      3.841     7.985 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.316     9.301    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.425 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.425    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          1.013    10.839    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.963 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4/O
                         net (fo=1, routed)           0.000    10.963    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.496 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.735 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.735    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[10]
    SLICE_X38Y95         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y95         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[10]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDCE (Setup_fdce_C_D)        0.109    12.842    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[10]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  1.107    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.770ns  (logic 5.698ns (64.974%)  route 3.072ns (35.026%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.651     2.945    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/Q
                         net (fo=2, routed)           0.743     4.144    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[7]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[7]_P[25])
                                                      3.841     7.985 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.316     9.301    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.425 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.425    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          1.013    10.839    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.963 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4/O
                         net (fo=1, routed)           0.000    10.963    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.496 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.496    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1_n_0
    SLICE_X38Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.715 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.715    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[8]
    SLICE_X38Y95         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y95         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[8]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y95         FDCE (Setup_fdce_C_D)        0.109    12.842    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[8]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.715    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 5.589ns (64.534%)  route 3.072ns (35.466%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.651     2.945    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/Q
                         net (fo=2, routed)           0.743     4.144    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[7]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[7]_P[25])
                                                      3.841     7.985 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.316     9.301    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.425 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.425    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          1.013    10.839    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.963 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4/O
                         net (fo=1, routed)           0.000    10.963    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.606 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.606    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[7]
    SLICE_X38Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[7]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y94         FDCE (Setup_fdce_C_D)        0.109    12.842    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[7]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 5.524ns (64.265%)  route 3.072ns (35.735%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.651     2.945    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDCE (Prop_fdce_C_Q)         0.456     3.401 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/Q
                         net (fo=2, routed)           0.743     4.144    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Q[7]
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_A[7]_P[25])
                                                      3.841     7.985 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_mul_temp/P[25]
                         net (fo=7, routed)           1.316     9.301    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Gain_out1[14]
    SLICE_X39Y95         LUT2 (Prop_lut2_I0_O)        0.124     9.425 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21/O
                         net (fo=1, routed)           0.000     9.425    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[15]_i_21_n_0
    SLICE_X39Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.826 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[15]_i_8/CO[3]
                         net (fo=17, routed)          1.013    10.839    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/Saturation1_out11
    SLICE_X38Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.963 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4/O
                         net (fo=1, routed)           0.000    10.963    ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout[7]_i_4_n_0
    SLICE_X38Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.541 r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_dut_inst/u_distortion_ip_src_Distortion/sync_reg_Fout_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.541    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/D[6]
    SLICE_X38Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[6]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X38Y94         FDCE (Setup_fdce_C_D)        0.109    12.842    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[6]
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                  1.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.483%)  route 0.197ns (54.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.639     0.975    ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y100        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.197     1.336    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X42Y95         SRLC32E                                      r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.824     1.190    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y95         SRLC32E                                      r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.164ns (45.121%)  route 0.199ns (54.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.656     0.992    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X26Y102        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y102        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.199     1.355    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.844     1.210    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.290    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.164ns (37.952%)  route 0.268ns (62.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.639     0.975    ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y100        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     1.139 r  ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.268     1.407    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X36Y96         SRLC32E                                      r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.824     1.190    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y96         SRLC32E                                      r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X36Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.338    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.304%)  route 0.209ns (59.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.637     0.973    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X48Y106        FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y106        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=39, routed)          0.209     1.323    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst
    SLICE_X50Y106        FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.906     1.272    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/S_AXI_ACLK
    SLICE_X50Y106        FDRE                                         r  ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y106        FDRE (Hold_fdre_C_R)         0.009     1.242    ip_design_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.640%)  route 0.234ns (62.360%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.656     0.992    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y102        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.234     1.367    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.844     1.210    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.148ns (43.190%)  route 0.195ns (56.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.639     0.975    ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X38Y100        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.148     1.123 r  ip_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.195     1.318    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X42Y95         SRLC32E                                      r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.824     1.190    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X42Y95         SRLC32E                                      r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X42Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.217    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.559     0.895    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/Q
                         net (fo=2, routed)           0.168     1.204    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
    SLICE_X33Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.249 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2/O
                         net (fo=1, routed)           0.000     1.249    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_2_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.401 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.402    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.456 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.456    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_0
    SLICE_X33Y100        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.912     1.278    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.348    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.245ns (41.695%)  route 0.343ns (58.305%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.559     0.895    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=15, routed)          0.343     1.385    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[46][6]
    SLICE_X34Y101        LUT4 (Prop_lut4_I1_O)        0.097     1.482 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/s_axburst_eq1_i_1/O
                         net (fo=1, routed)           0.000     1.482    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/m_payload_i_reg[39]_0
    SLICE_X34Y101        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.912     1.278    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/aclk
    SLICE_X34Y101        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg/C
                         clock pessimism             -0.035     1.243    
    SLICE_X34Y101        FDRE (Hold_fdre_C_D)         0.131     1.374    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/s_axburst_eq1_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.128ns (38.484%)  route 0.205ns (61.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.655     0.991    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y104        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.128     1.119 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.205     1.324    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y99         SRL16E                                       r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.844     1.210    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.040     1.215    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.148ns (52.809%)  route 0.132ns (47.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.656     0.992    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.132     1.272    ip_design_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.885     1.251    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.053     1.163    ip_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y107   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y105   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y103   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y103   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y103   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y104   ip_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y92    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y94    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y95    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X42Y95    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y93    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    ip_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.439ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.617ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.642ns (13.536%)  route 4.101ns (86.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.838     3.132    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y114        FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.518     3.650 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.251     5.901    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X40Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.025 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          1.850     7.875    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y96         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y96         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[12]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X38Y96         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[12]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.642ns (13.536%)  route 4.101ns (86.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.838     3.132    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y114        FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.518     3.650 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.251     5.901    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X40Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.025 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          1.850     7.875    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y96         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y96         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[13]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X38Y96         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[13]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.642ns (13.536%)  route 4.101ns (86.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.838     3.132    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y114        FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.518     3.650 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.251     5.901    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X40Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.025 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          1.850     7.875    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y96         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y96         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[14]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X38Y96         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[14]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.439ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.642ns (13.536%)  route 4.101ns (86.464%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.838     3.132    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y114        FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.518     3.650 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.251     5.901    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X40Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.025 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          1.850     7.875    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y96         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y96         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[15]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X38Y96         FDCE (Recov_fdce_C_CLR)     -0.319    12.314    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[15]
  -------------------------------------------------------------------
                         required time                         12.314    
                         arrival time                          -7.875    
  -------------------------------------------------------------------
                         slack                                  4.439    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.642ns (13.803%)  route 4.009ns (86.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.838     3.132    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y114        FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.518     3.650 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.251     5.901    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X40Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.025 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          1.758     7.783    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X44Y99         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X44Y99         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[20]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X44Y99         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[20]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.445ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.651ns  (logic 0.642ns (13.803%)  route 4.009ns (86.197%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.838     3.132    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y114        FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.518     3.650 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.251     5.901    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X40Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.025 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          1.758     7.783    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X44Y99         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.479    12.658    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X44Y99         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[28]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X44Y99         FDCE (Recov_fdce_C_CLR)     -0.405    12.228    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[28]
  -------------------------------------------------------------------
                         required time                         12.228    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  4.445    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.642ns (13.921%)  route 3.970ns (86.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.838     3.132    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y114        FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.518     3.650 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.251     5.901    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X40Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.025 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          1.719     7.744    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y99         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.480    12.659    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y99         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[25]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y99         FDCE (Recov_fdce_C_CLR)     -0.319    12.315    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[25]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.642ns (13.921%)  route 3.970ns (86.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.838     3.132    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y114        FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.518     3.650 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.251     5.901    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X40Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.025 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          1.719     7.744    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y99         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.480    12.659    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y99         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[29]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y99         FDCE (Recov_fdce_C_CLR)     -0.319    12.315    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[29]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.571ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 0.642ns (13.921%)  route 3.970ns (86.079%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.838     3.132    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y114        FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.518     3.650 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          2.251     5.901    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/IPCORE_RESETN
    SLICE_X40Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.025 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          1.719     7.744    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X42Y99         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.480    12.659    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X42Y99         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X42Y99         FDCE (Recov_fdce_C_CLR)     -0.319    12.315    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_ip_timestamp_reg[30]
  -------------------------------------------------------------------
                         required time                         12.315    
                         arrival time                          -7.744    
  -------------------------------------------------------------------
                         slack                                  4.571    

Slack (MET) :             4.661ns  (required time - arrival time)
  Source:                 ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.434ns  (logic 0.642ns (14.481%)  route 3.792ns (85.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.838     3.132    ip_design_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X46Y114        FDRE                                         r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.518     3.650 r  ip_design_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=12, routed)          1.839     5.489    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ARESETN
    SLICE_X43Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.613 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_RDATA_tmp[31]_i_3/O
                         net (fo=67, routed)          1.952     7.566    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/reset
    SLICE_X44Y94         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        1.478    12.657    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X44Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[7]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X44Y94         FDCE (Recov_fdce_C_CLR)     -0.405    12.227    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/wdata_reg[7]
  -------------------------------------------------------------------
                         required time                         12.227    
                         arrival time                          -7.566    
  -------------------------------------------------------------------
                         slack                                  4.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.839%)  route 0.398ns (68.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.556     0.892    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.183     1.216    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.261 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.215     1.476    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y93         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.824     1.190    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[0]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y93         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.839%)  route 0.398ns (68.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.556     0.892    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.183     1.216    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.261 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.215     1.476    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y93         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.824     1.190    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[1]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y93         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.839%)  route 0.398ns (68.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.556     0.892    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.183     1.216    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.261 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.215     1.476    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y93         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.824     1.190    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[2]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y93         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.839%)  route 0.398ns (68.161%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.556     0.892    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.183     1.216    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.261 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.215     1.476    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y93         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.824     1.190    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[3]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y93         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.832%)  route 0.381ns (67.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.556     0.892    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.183     1.216    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.261 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.198     1.458    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y94         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.824     1.190    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[14]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X40Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.832%)  route 0.381ns (67.168%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.556     0.892    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.183     1.216    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.261 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.198     1.458    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y94         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.824     1.190    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y94         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]/C
                         clock pessimism             -0.282     0.908    
    SLICE_X40Y94         FDCE (Remov_fdce_C_CLR)     -0.092     0.816    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/write_reg_Fin_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.816    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_cop_out_ready_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.489%)  route 0.387ns (67.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.556     0.892    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.183     1.216    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.261 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.204     1.464    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y92         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_cop_out_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.823     1.189    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y92         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_cop_out_ready_reg/C
                         clock pessimism             -0.282     0.907    
    SLICE_X40Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/read_reg_cop_out_ready_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/strobe_reg_cop_in_strobe_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.489%)  route 0.387ns (67.511%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.556     0.892    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.183     1.216    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.261 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.204     1.464    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X40Y92         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/strobe_reg_cop_in_strobe_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.823     1.189    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X40Y92         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/strobe_reg_cop_in_strobe_reg/C
                         clock pessimism             -0.282     0.907    
    SLICE_X40Y92         FDCE (Remov_fdce_C_CLR)     -0.092     0.815    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/strobe_reg_cop_in_strobe_reg
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.041%)  route 0.454ns (70.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.556     0.892    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.183     1.216    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.261 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.272     1.532    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y95         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.824     1.190    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y95         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[10]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y95         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.041%)  route 0.454ns (70.959%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.556     0.892    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/AXI4_Lite_ACLK
    SLICE_X40Y93         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDCE (Prop_fdce_C_Q)         0.141     1.033 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset_reg/Q
                         net (fo=1, routed)           0.183     1.216    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/soft_reset
    SLICE_X40Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.261 f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_axi_lite_module_inst/cp_controller_cpstate[1]_i_2/O
                         net (fo=62, routed)          0.272     1.532    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]
    SLICE_X38Y95         FDCE                                         f  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1594, routed)        0.824     1.190    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/AXI4_Lite_ACLK
    SLICE_X38Y95         FDCE                                         r  ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[11]/C
                         clock pessimism             -0.264     0.926    
    SLICE_X38Y95         FDCE (Remov_fdce_C_CLR)     -0.067     0.859    ip_design_i/distortion_ip_0/U0/u_distortion_ip_axi_lite_inst/u_distortion_ip_addr_decoder_inst/sync_reg_Fout_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.859    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  0.673    





