<!DOCTYPE html>

<html lang="en">

<!-- Mirrored from shell-storm.org/x86doc/VPMOVQW_VPMOVSQW_VPMOVUSQW.html by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 12 Sep 2023 17:02:58 GMT -->
<head>
<meta charset="utf-8">
<title>VPMOVQW/VPMOVSQW/VPMOVUSQW—Down Convert QWord to Word </title>
<meta name="Description" content="VPMOVQW/VPMOVSQW/VPMOVUSQW—Down Convert QWord to Word " />
<meta content="VPMOVQW/VPMOVSQW/VPMOVUSQW, x64 opcodes, nasm opcode table, assembly opcode table, intel opcode reference, x86 opcode, instruction reference, assembly opcodes, intel semantics" name="keywords">
<meta name="Viewport" content="width=device-width, initial-scale=1.0"/>
<meta name="Robots" content="index,follow"/>
<link href="style.css" type="text/css" rel="stylesheet">
<script async src="../../www.googletagmanager.com/gtag/jsb2d6?id=G-NLNHL50HG5"></script>
<script src="https://shell-storm.org/assets/js/gtag.js"></script>
</head>
<body><a href="index.html">Back to opcode table</a>
<h1>VPMOVQW/VPMOVSQW/VPMOVUSQW—Down Convert QWord to Word</h1>
<table>
<tr>
<th>Opcode/Instruction</th>
<th>Op /En</th>
<th>64/32 bit Mode Support</th>
<th>CPUID Feature Flag</th>
<th>Description</th></tr>
<tr>
<td>
<p>EVEX.128.F3.0F38.W0 34 /<em>r</em></p>
<p>VPMOVQW <em>xmm1/m32 {k1}{z}, xmm2</em></p></td>
<td>QVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Converts 2 packed quad-word integers from <em>xmm2 </em>into 2 packed word integers in <em>xmm1/m32 </em>with truncation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.128.F3.0F38.W0 24 /<em>r</em></p>
<p>VPMOVSQW <em>xmm1/m32 {k1}{z}, xmm2</em></p></td>
<td>QVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Converts 8 packed signed quad-word integers from <em>zmm2</em> into 8 packed signed word integers in <em>xmm1/m32 </em>using<em> </em>signed saturation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.128.F3.0F38.W0 14 /<em>r</em></p>
<p>VPMOVUSQW <em>xmm1/m32 {k1}{z}, xmm2</em></p></td>
<td>QVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Converts 2 packed unsigned quad-word integers from <em>xmm2</em> into 2 packed unsigned word integers in <em>xmm1/m32 </em>using<em> </em>unsigned saturation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.256.F3.0F38.W0 34 /<em>r</em></p>
<p>VPMOVQW <em>xmm1/m64 {k1}{z}, ymm2</em></p></td>
<td>QVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Converts 4 packed quad-word integers from <em>ymm2 </em>into 4 packed word integers in <em>xmm1/m64 </em>with truncation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.256.F3.0F38.W0 24 /<em>r</em></p>
<p>VPMOVSQW <em>xmm1/m64 {k1}{z}, ymm2</em></p></td>
<td>QVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Converts 4 packed signed quad-word integers from <em>ymm2</em> into 4 packed signed word integers in <em>xmm1/m64 </em>using<em> </em>signed saturation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.256.F3.0F38.W0 14 /<em>r</em></p>
<p>VPMOVUSQW <em>xmm1/m64 {k1}{z}, ymm2</em></p></td>
<td>QVM</td>
<td>V/V</td>
<td>
<p>AVX512VL</p>
<p>AVX512F</p></td>
<td>Converts 4 packed unsigned quad-word integers from <em>ymm2</em> into 4 packed unsigned word integers in <em>xmm1/m64 </em>using<em> </em>unsigned saturation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.512.F3.0F38.W0 34 /<em>r</em></p>
<p>VPMOVQW <em>xmm1/m128 {k1}{z}, zmm2</em></p></td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed quad-word integers from <em>zmm2 </em>into 8 packed word integers in <em>xmm1/m128 </em>with truncation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.512.F3.0F38.W0 24 /<em>r</em></p>
<p>VPMOVSQW <em>xmm1/m128 {k1}{z}, zmm2</em></p></td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed signed quad-word integers from <em>zmm2</em> into 8 packed signed word integers in <em>xmm1/m128 </em>using<em> </em>signed saturation under writemask k1.</td></tr>
<tr>
<td>
<p>EVEX.512.F3.0F38.W0 14 /<em>r</em></p>
<p>VPMOVUSQW <em>xmm1/m128 {k1}{z}, zmm2</em></p></td>
<td>QVM</td>
<td>V/V</td>
<td>AVX512F</td>
<td>Converts 8 packed unsigned quad-word integers from <em>zmm2</em> into 8 packed unsigned word integers in <em>xmm1/m128 </em>using<em> </em>unsigned saturation under writemask k1.</td></tr></table>
<h3>Instruction Operand Encoding</h3>
<table>
<tr>
<td>Op/En</td>
<td>Operand 1</td>
<td>Operand 2</td>
<td>Operand 3</td>
<td>Operand 4</td></tr>
<tr>
<td>QVM</td>
<td>ModRM:r/m (w)</td>
<td>ModRM:reg (r)</td>
<td>NA</td>
<td>NA</td></tr></table>
<h2>Description</h2>
<p>VPMOVQW down converts 64-bit integer elements in the source operand (the second operand) into packed words using truncation. VPMOVSQW converts signed 64-bit integers into packed signed words using signed saturation. VPMOVUSQW convert unsigned quad-word values into unsigned word values using unsigned saturation.</p>
<p>The source operand is a ZMM/YMM/XMM register. The destination operand is a XMM register or a 128/64/32-bit memory location.</p>
<p>Down-converted word elements are written to the destination operand (the first operand) from the least-significant word. Word elements of the destination operand are updated according to the writemask. Bits (MAX_VL-1:128/64/32) of the register destination are zeroed.</p>
<p>EVEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p>
<h2>Operation</h2>
<pre>
</pre>
<strong>VPMOVQW instruction (EVEX encoded versions) when dest is a register</strong>
<pre>
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 16
    m (cid:197) j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] (cid:197) TruncateQuadWordToWord (SRC[m+63:m])
        ELSE
        IF *merging-masking*
            ; merging-masking
            THEN *DEST[i+15:i] remains unchanged*
            ELSE *zeroing-masking*
            ; zeroing-masking
            DEST[i+15:i] (cid:197) 0
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL/4] (cid:197) 0;
</pre>
<strong>VPMOVQW instruction (EVEX encoded versions) when dest is memory</strong>
<pre>
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 16
    m (cid:197) j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] (cid:197) TruncateQuadWordToWord (SRC[m+63:m])
        ELSE
        *DEST[i+15:i] remains unchanged*
        ; merging-masking
    FI;
ENDFOR
</pre>
<strong>VPMOVSQW instruction (EVEX encoded versions) when dest is a register</strong>
<pre>
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 16
    m (cid:197) j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] (cid:197) SaturateSignedQuadWordToWord (SRC[m+63:m])
        ELSE
        IF *merging-masking*
            ; merging-masking
            THEN *DEST[i+15:i] remains unchanged*
            ELSE *zeroing-masking*
            ; zeroing-masking
            DEST[i+15:i] (cid:197) 0
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL/4] (cid:197) 0;
</pre>
<strong>VPMOVSQW instruction (EVEX encoded versions) when dest is memory</strong>
<pre>
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 16
    m (cid:197) j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] (cid:197) SaturateSignedQuadWordToWord (SRC[m+63:m])
        ELSE
        *DEST[i+15:i] remains unchanged*
        ; merging-masking
    FI;
ENDFOR
</pre>
<strong>VPMOVUSQW instruction (EVEX encoded versions) when dest is a register</strong>
<pre>
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 16
    m (cid:197) j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] (cid:197) SaturateUnsignedQuadWordToWord (SRC[m+63:m])
        ELSE
        IF *merging-masking*
            ; merging-masking
            THEN *DEST[i+15:i] remains unchanged*
            ELSE *zeroing-masking*
            ; zeroing-masking
            DEST[i+15:i] (cid:197) 0
        FI
    FI;
ENDFOR
DEST[MAX_VL-1:VL/4] (cid:197) 0;
</pre>
<strong>VPMOVUSQW instruction (EVEX encoded versions) when dest is memory</strong>
<pre>
(KL, VL) = (2, 128), (4, 256), (8, 512)
FOR j (cid:197) 0 TO KL-1
    i (cid:197) j * 16
    m (cid:197) j * 64
    IF k1[j] OR *no writemask*
        THEN DEST[i+15:i] (cid:197) SaturateUnsignedQuadWordToWord (SRC[m+63:m])
        ELSE
        *DEST[i+15:i] remains unchanged*
        ; merging-masking
    FI;
ENDFOR
</pre>
<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
<pre>
VPMOVQW __m128i _mm512_cvtepi64_epi16( __m512i a);
VPMOVQW __m128i _mm512_mask_cvtepi64_epi16(__m128i s, __mmask8 k, __m512i a);
VPMOVQW __m128i _mm512_maskz_cvtepi64_epi16( __mmask8 k, __m512i a);
VPMOVQW void _mm512_mask_cvtepi64_storeu_epi16(void * d, __mmask8 k, __m512i a);
VPMOVSQW __m128i _mm512_cvtsepi64_epi16( __m512i a);
VPMOVSQW __m128i _mm512_mask_cvtsepi64_epi16(__m128i s, __mmask8 k, __m512i a);
VPMOVSQW __m128i _mm512_maskz_cvtsepi64_epi16( __mmask8 k, __m512i a);
VPMOVSQW void _mm512_mask_cvtsepi64_storeu_epi16(void * d, __mmask8 k, __m512i a);
VPMOVUSQW __m128i _mm512_cvtusepi64_epi16( __m512i a);
VPMOVUSQW __m128i _mm512_mask_cvtusepi64_epi16(__m128i s, __mmask8 k, __m512i a);
VPMOVUSQW __m128i _mm512_maskz_cvtusepi64_epi16( __mmask8 k, __m512i a);
VPMOVUSQW void _mm512_mask_cvtusepi64_storeu_epi16(void * d, __mmask8 k, __m512i a);
VPMOVUSQD __m128i _mm256_cvtusepi64_epi32(__m256i a);
VPMOVUSQD __m128i _mm256_mask_cvtusepi64_epi32(__m128i a, __mmask8 k, __m256i b);
VPMOVUSQD __m128i _mm256_maskz_cvtusepi64_epi32( __mmask8 k, __m256i b);
VPMOVUSQD void _mm256_mask_cvtusepi64_storeu_epi32(void * , __mmask8 k, __m256i b);
VPMOVUSQD __m128i _mm_cvtusepi64_epi32(__m128i a);
VPMOVUSQD __m128i _mm_mask_cvtusepi64_epi32(__m128i a, __mmask8 k, __m128i b);
VPMOVUSQD __m128i _mm_maskz_cvtusepi64_epi32( __mmask8 k, __m128i b);
VPMOVUSQD void _mm_mask_cvtusepi64_storeu_epi32(void * , __mmask8 k, __m128i b);
VPMOVSQD __m128i _mm256_cvtsepi64_epi32(__m256i a);
VPMOVSQD __m128i _mm256_mask_cvtsepi64_epi32(__m128i a, __mmask8 k, __m256i b);
VPMOVSQD __m128i _mm256_maskz_cvtsepi64_epi32( __mmask8 k, __m256i b);
VPMOVSQD void _mm256_mask_cvtsepi64_storeu_epi32(void * , __mmask8 k, __m256i b);
VPMOVSQD __m128i _mm_cvtsepi64_epi32(__m128i a);
VPMOVSQD __m128i _mm_mask_cvtsepi64_epi32(__m128i a, __mmask8 k, __m128i b);
VPMOVSQD __m128i _mm_maskz_cvtsepi64_epi32( __mmask8 k, __m128i b);
VPMOVSQD void _mm_mask_cvtsepi64_storeu_epi32(void * , __mmask8 k, __m128i b);
VPMOVQD __m128i _mm256_cvtepi64_epi32(__m256i a);
VPMOVQD __m128i _mm256_mask_cvtepi64_epi32(__m128i a, __mmask8 k, __m256i b);
VPMOVQD __m128i _mm256_maskz_cvtepi64_epi32( __mmask8 k, __m256i b);
VPMOVQD void _mm256_mask_cvtepi64_storeu_epi32(void * , __mmask8 k, __m256i b);
VPMOVQD __m128i _mm_cvtepi64_epi32(__m128i a);
VPMOVQD __m128i _mm_mask_cvtepi64_epi32(__m128i a, __mmask8 k, __m128i b);
VPMOVQD __m128i _mm_maskz_cvtepi64_epi32( __mmask8 k, __m128i b);
VPMOVQD void _mm_mask_cvtepi64_storeu_epi32(void * , __mmask8 k, __m128i b);
</pre>
<h2>SIMD Floating-Point Exceptions</h2>
<p>None</p>
<h2>Other Exceptions</h2>
<table>
<tr>
<td>EVEX-encoded instruction, see Exceptions Type E6.</td></tr>
<tr>
<td>If EVEX.vvvv != 1111B.</td></tr></table>
</body>

<!-- Mirrored from shell-storm.org/x86doc/VPMOVQW_VPMOVSQW_VPMOVUSQW.html by HTTrack Website Copier/3.x [XR&CO'2014], Tue, 12 Sep 2023 17:02:58 GMT -->
</html>
