/***************************************************************************************
* Copyright (c) 2020-2021 Institute of Computing Technology, Chinese Academy of Sciences
* Copyright (c) 2020-2021 Peng Cheng Laboratory
*
* XiangShan is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

package xiangshan.backend.issue

import chipsalliance.rocketchip.config.Parameters
import chisel3._
import chisel3.util._
import freechips.rocketchip.diplomacy.{LazyModule, LazyModuleImp}
import utils._
import utility._
import xiangshan._
import xiangshan.backend.exu.ExuConfig
import xiangshan.backend.fu.FuConfig
import xiangshan.backend.fu.fpu.FMAMidResultIO
import xiangshan.mem.{MemWaitUpdateReq, SqPtr}

import scala.math.max
import chisel3.ExcitingUtils

case class RSParams
(
  var numEntries: Int = 0,
  var numEnq: Int = 0,
  var numDeq: Int = 0,
  var numSrc: Int = 0,
  var dataBits: Int = 0,
  var dataIdBits: Int = 0,
  var numFastWakeup: Int = 0,
  var numWakeup: Int = 0,
  var hasFeedback: Boolean = false,
  var lsqFeedback: Boolean = false,
  var fixedLatency: Int = -1,
  var checkWaitBit: Boolean = false,
  // special cases
  var isJump: Boolean = false,
  var isAlu: Boolean = false,
  var isStore: Boolean = false,
  var isMul: Boolean = false,
  var isLoad: Boolean = false,
  var isStoreData: Boolean = false,
  var exuCfg: Option[ExuConfig] = None
){
  def allWakeup: Int = numFastWakeup + numWakeup
  def indexWidth: Int = log2Up(numEntries)
  // oldestFirst: (Enable_or_not, Need_balance, Victim_index)
  def oldestFirst: (Boolean, Boolean, Int) = (true, false, 0)
  def hasMidState: Boolean = exuCfg.get == FmacExeUnitCfg
  def delayedFpRf: Boolean = exuCfg.get == StdExeUnitCfg
  def delayedSrc: Boolean = delayedFpRf
  def needScheduledBit: Boolean = hasFeedback || delayedSrc || hasMidState
  def needBalance: Boolean = exuCfg.get.needLoadBalance && exuCfg.get != LdExeUnitCfg
  def numSelect: Int = numDeq + numEnq + (if (oldestFirst._1) 1 else 0)
  def dropOnRedirect: Boolean = !(isLoad || isStore || isStoreData)
  def optDeqFirstStage: Boolean = !exuCfg.get.readFpRf

  override def toString: String = {
    s"type ${exuCfg.get.name}, size $numEntries, enq $numEnq, deq $numDeq, numSrc $numSrc, fast $numFastWakeup, wakeup $numWakeup"
  }
}

class ReservationStationWrapper(implicit p: Parameters) extends LazyModule with HasXSParameter {
  val params = new RSParams

  def addIssuePort(cfg: ExuConfig, deq: Int): Unit = {
    require(params.numEnq == 0, "issue ports should be added before dispatch ports")
    params.dataBits = XLEN
    params.dataIdBits = PhyRegIdxWidth
    params.numEntries += IssQueSize * deq
    params.numDeq = deq
    params.numSrc = max(params.numSrc, max(cfg.intSrcCnt, cfg.fpSrcCnt))
    params.exuCfg = Some(cfg)
    cfg match {
      case JumpCSRExeUnitCfg => params.isJump = true
      case AluExeUnitCfg => params.isAlu = true
      case StaExeUnitCfg => params.isStore = true
      case StdExeUnitCfg => params.isStoreData = true
      case MulDivExeUnitCfg => params.isMul = true
      case LdExeUnitCfg => params.isLoad = true
      case _ =>
    }
    // TODO: why jump needs two sources?
    if (cfg == JumpCSRExeUnitCfg) {
      params.numSrc = 2
    }
    if (cfg == StaExeUnitCfg || cfg == LdExeUnitCfg) {
      params.lsqFeedback = true
      params.hasFeedback = true
      params.checkWaitBit = false
    }
    if (cfg.hasCertainLatency) {
      params.fixedLatency = if (cfg == MulDivExeUnitCfg) mulCfg.latency.latencyVal.get else cfg.latency.latencyVal.get
    }
  }

  def addDispatchPort(): Seq[FuConfig] = {
    params.numEnq += 1
    params.exuCfg.get.fuConfigs
  }
  def addEarlyWakeup(num: Int) = {
    params.numFastWakeup += num
  }
  def addWakeup(num: Int) = {
    params.numWakeup += num
  }
  def canAccept(fuType: UInt): Bool = params.exuCfg.get.canAccept(fuType)
  def intSrcCnt = params.exuCfg.get.intSrcCnt
  def fpSrcCnt = params.exuCfg.get.fpSrcCnt
  def numOutFastWakeupPort: Int = if (params.fixedLatency >= 0) params.numDeq else 0
  def numExtFastWakeupPort: Int = if (params.exuCfg.get == LdExeUnitCfg) params.numDeq else 0
  def numAllFastWakeupPort: Int = numOutFastWakeupPort + numExtFastWakeupPort
  def numIntWbPort: Int = {
    val privatePort = params.exuCfg.get.writeIntRf && params.exuCfg.get.wbIntPriority <= 1
    if (privatePort) params.numDeq else 0
  }
  def numFpWbPort: Int = {
    val privatePort = params.exuCfg.get.writeFpRf && params.exuCfg.get.wbFpPriority <= 1
    if (privatePort) params.numDeq else 0
  }
  def wbIntPriority: Int = params.exuCfg.get.wbIntPriority
  def wbFpPriority: Int = params.exuCfg.get.wbFpPriority

  override def toString: String = params.toString
  // for better timing, we limits the size of RS to 2-deq
  val maxRsDeq = 2
  def numRS = (params.numDeq + (maxRsDeq - 1)) / maxRsDeq

  lazy val module = new LazyModuleImp(this) with HasPerfEvents {
    require(params.numEnq < params.numDeq || params.numEnq % params.numDeq == 0)
    require(params.numEntries % params.numDeq == 0)
    val rs = (0 until numRS).map(i => {
      val numDeq = Seq(params.numDeq - maxRsDeq * i, maxRsDeq).min
      val numEnq = params.numEnq / numRS
      val numEntries = numDeq * params.numEntries / params.numDeq
      val rsParam = params.copy(numEnq = numEnq, numDeq = numDeq, numEntries = numEntries)
      val updatedP = p.alter((site, here, up) => {
        case XSCoreParamsKey => up(XSCoreParamsKey).copy(
          IssQueSize = numEntries
        )
      })
      Module(new ReservationStation(rsParam)(updatedP))
    })

    if (params.isJump)      rs.zipWithIndex.foreach { case (rs, index) => rs.suggestName(s"jumpRS_${index}") }
    if (params.isAlu)       rs.zipWithIndex.foreach { case (rs, index) => rs.suggestName(s"aluRS_${index}") }
    if (params.isStore)     rs.zipWithIndex.foreach { case (rs, index) => rs.suggestName(s"staRS_${index}") }
    if (params.isStoreData) rs.zipWithIndex.foreach { case (rs, index) => rs.suggestName(s"stdRS_${index}") }
    if (params.isMul)       rs.zipWithIndex.foreach { case (rs, index) => rs.suggestName(s"mulRS_${index}") }
    if (params.isLoad)      rs.zipWithIndex.foreach { case (rs, index) => rs.suggestName(s"loadRS_${index}") }

    val updatedP = p.alter((site, here, up) => {
      case XSCoreParamsKey => up(XSCoreParamsKey).copy(
        IssQueSize = rs.map(_.size).max
      )
    })
    val io = IO(new ReservationStationIO(params)(updatedP))

    rs.foreach(_.io.redirect := RegNextWithEnable(io.redirect))
    io.fromDispatch <> rs.flatMap(_.io.fromDispatch)
    io.srcRegValue <> rs.flatMap(_.io.srcRegValue)
    io.full <> rs.map(_.io.full).reduce(_ && _)
    if (io.fpRegValue.isDefined) {
      io.fpRegValue.get <> rs.flatMap(_.io.fpRegValue.get)
    }
    io.deq <> rs.flatMap(_.io.deq)
    rs.foreach(_.io.fastUopsIn <> io.fastUopsIn)
    rs.foreach(_.io.fastDatas <> io.fastDatas)
    rs.foreach(_.io.slowPorts <> io.slowPorts)
    if (io.fastWakeup.isDefined) {
      io.fastWakeup.get <> rs.flatMap(_.io.fastWakeup.get)
    }
    if (io.jump.isDefined) {
      rs.foreach(_.io.jump.get <> io.jump.get)
    }
    if (io.feedback.isDefined) {
      io.feedback.get <> rs.flatMap(_.io.feedback.get)
    }
    if (io.checkwait.isDefined) {
     rs.foreach(_.io.checkwait.get <> io.checkwait.get)
    }
    if (io.load.isDefined) {
      io.load.get <> rs.flatMap(_.io.load.get)
    }
    if (io.fmaMid.isDefined) {
      io.fmaMid.get <> rs.flatMap(_.io.fmaMid.get)
    }

    val perfEvents = rs.flatMap(_.getPerfEvents)
    generatePerfEvent()
  }

  var fastWakeupIdx = 0
  def connectFastWakeup(uop: ValidIO[MicroOp], data: UInt): Unit = {
    module.io.fastUopsIn(fastWakeupIdx) := uop
    module.io.fastDatas(fastWakeupIdx) := data
    fastWakeupIdx += 1
  }
  def connectFastWakeup(uop: Seq[ValidIO[MicroOp]], data: Seq[UInt]): Unit = {
    for ((u, d) <- uop.zip(data)) {
      connectFastWakeup(u, d)
    }
  }
}

class ReservationStationIO(params: RSParams)(implicit p: Parameters) extends XSBundle {
  val redirect = Flipped(ValidIO(new Redirect))
  // enq
  val fromDispatch = Vec(params.numEnq, Flipped(DecoupledIO(new MicroOp)))
  val srcRegValue = Vec(params.numEnq, Input(Vec(params.numSrc, UInt(params.dataBits.W))))
  val fpRegValue = if (params.delayedFpRf) Some(Vec(params.numEnq, Input(UInt(params.dataBits.W)))) else None
  // deq
  val deq = Vec(params.numDeq, DecoupledIO(new ExuInput))
  // wakeup
  val fastUopsIn = Vec(params.numFastWakeup, Flipped(ValidIO(new MicroOp)))
  val fastDatas = Vec(params.numFastWakeup, Input(UInt(params.dataBits.W)))
  val slowPorts = Vec(params.numWakeup, Flipped(ValidIO(new ExuOutput)))
  // extra
  val fastWakeup = if (params.fixedLatency >= 0) Some(Vec(params.numDeq, ValidIO(new MicroOp))) else None
  val jump = if (params.isJump) Some(new Bundle {
    val jumpPc = Input(UInt(VAddrBits.W))
    val jalr_target = Input(UInt(VAddrBits.W))
  }) else None
  val feedback = if (params.hasFeedback) Some(Vec(params.numDeq,
    Flipped(new MemRSFeedbackIO)
  )) else None
  val checkwait = if (params.checkWaitBit) Some(new Bundle {
    val stIssuePtr = Input(new SqPtr)
    val stIssue = Flipped(Vec(exuParameters.StuCnt, ValidIO(new ExuInput)))
    val memWaitUpdateReq = Flipped(new MemWaitUpdateReq)
  }) else None
  val load = if (params.isLoad) Some(Vec(params.numDeq, new Bundle {
    val fastMatch = Output(UInt(exuParameters.LduCnt.W))
    val fastImm = Output(UInt(12.W))
  })) else None
  val fmaMid = if (params.exuCfg.get == FmacExeUnitCfg) Some(Vec(params.numDeq, Flipped(new FMAMidResultIO))) else None
  val full = Output(Bool())

}

class ReservationStation(params: RSParams)(implicit p: Parameters) extends XSModule
  with HasPerfEvents
  with HasCircularQueuePtrHelper
{
  val io = IO(new ReservationStationIO(params))

  val statusArray = Module(new StatusArray(params))
  val select = Module(new SelectPolicy(params))
  val dataArray = Module(new DataArray(params))
  val payloadArray = Module(new PayloadArray(new MicroOp, params))

  val s2_deq = Wire(io.deq.cloneType)

  /**
    * S0: Update status (from wakeup) and schedule possible instructions to issue.
    * Instructions from dispatch will be always latched and bypassed to S1.
    */
  // common data
  val s0_allocatePtrOH = VecInit(select.io.allocate.map(_.bits))
  val s0_allocatePtr = VecInit(s0_allocatePtrOH.map(ptrOH => OHToUInt(ptrOH)))
  val s0_enqFlushed = Wire(Vec(params.numEnq, Bool()))
  val s0_enqWakeup = Wire(Vec(params.numEnq, Vec(params.numSrc, UInt(params.numWakeup.W))))
  val s0_enqDataCapture = Wire(Vec(params.numEnq, Vec(params.numSrc, UInt(params.numWakeup.W))))
  val s0_fastWakeup = Wire(Vec(params.numEnq, Vec(params.numSrc, Vec(params.numFastWakeup, Bool()))))
  val s0_doEnqueue = Wire(Vec(params.numEnq, Bool()))

  // Allocation: uops from dispatch
  val validAfterAllocate = RegInit(0.U(params.numEntries.W))
  val validUpdateByAllocate = ParallelMux(s0_doEnqueue, s0_allocatePtrOH)
  validAfterAllocate := statusArray.io.isValidNext | validUpdateByAllocate
  select.io.validVec := validAfterAllocate

  // FIXME: this allocation ready bits can be used with naive/circ selection policy only.
  val dispatchReady = Wire(Vec(params.numEnq, Bool()))
  if (params.numEnq == 4) {
    require(params.numEnq == 4, "4 fast ready only supported")
    for (i <- 0 until 2) {
      val bitFunc = if (i == 0) (x: UInt) => GetEvenBits(x) else (x: UInt) => GetOddBits(x)
      val numEmptyEntries = PopCount(bitFunc(statusArray.io.isValid).asBools.map(v => !v))
      val numAllocateS1 = PopCount(statusArray.io.update.map(u => u.enable && bitFunc(u.addr).orR))
      val realNumEmptyAfterS1 = numEmptyEntries - numAllocateS1
      val numEmptyAfterS1 = Wire(UInt(3.W)) // max: 4
      val highBits = (realNumEmptyAfterS1 >> 2).asUInt
      numEmptyAfterS1 := Mux(highBits.orR, 4.U, realNumEmptyAfterS1(1, 0))
      val numDeq = PopCount(statusArray.io.deqResp.map(r => r.valid && r.bits.success && bitFunc(r.bits.rsMask).orR))
      val emptyThisCycle = Reg(UInt(3.W)) // max: 6?
      emptyThisCycle := numEmptyAfterS1 + numDeq
      val numAllocateS0 = PopCount(s0_doEnqueue.zip(s0_allocatePtrOH).map(x => x._1 && bitFunc(x._2).orR))
      for (j <- 0 until 2) {
        val allocateThisCycle = Reg(UInt(2.W))
        allocateThisCycle := numAllocateS0 +& j.U
        dispatchReady(2 * j + i) := emptyThisCycle > allocateThisCycle
      }
    }
  }
  else if (params.numEnq <= 2) {
    val numEmptyEntries = PopCount(statusArray.io.isValid.asBools.map(v => !v))
    val numAllocateS1 = PopCount(statusArray.io.update.map(_.enable))
    val realNumEmptyAfterS1 = numEmptyEntries - numAllocateS1
    val numEmptyAfterS1 = Wire(UInt(3.W)) // max: 4
    val highBits = (realNumEmptyAfterS1 >> 2).asUInt
    numEmptyAfterS1 := Mux(highBits.orR, 4.U, realNumEmptyAfterS1(1, 0))
    val numDeq = PopCount(VecInit(statusArray.io.deqResp.map(resp => resp.valid && resp.bits.success)))
    val emptyThisCycle = Reg(UInt(3.W)) // max: 6?
    emptyThisCycle := numEmptyAfterS1 + numDeq // max: 3 + numDeq = 5?
    val numAllocateS0 = PopCount(s0_doEnqueue)
    for (i <- 0 until params.numEnq) {
      val allocateThisCycle = Reg(UInt(2.W))
      allocateThisCycle := numAllocateS0 +& i.U
      dispatchReady(i) := emptyThisCycle > allocateThisCycle
    }
  }
  else {
    dispatchReady := select.io.allocate.map(_.valid)
  }

  for (i <- 0 until params.numEnq) {
    io.fromDispatch(i).ready := dispatchReady(i)
    XSError(s0_doEnqueue(i) && !select.io.allocate(i).valid, s"port $i should not enqueue\n")
    XSError(!RegNext(io.redirect.valid) && select.io.allocate(i).valid =/= dispatchReady(i), s"port $i performance deviation\n")
    s0_enqFlushed(i) := (if (params.dropOnRedirect) io.redirect.valid else io.fromDispatch(i).bits.robIdx.needFlush(io.redirect))
    s0_doEnqueue(i) := io.fromDispatch(i).fire && !s0_enqFlushed(i)
    val slowWakeup = io.slowPorts.map(_.bits.uop.wakeup(io.fromDispatch(i).bits, params.exuCfg.get))
    val fastWakeup = io.fastUopsIn.map(_.bits.wakeup(io.fromDispatch(i).bits, params.exuCfg.get))
    for (j <- 0 until params.numSrc) {
      val (slowStateMatch, slowDataMatch) = slowWakeup.map(_(j)).unzip
      s0_enqWakeup(i)(j) := VecInit(io.slowPorts.zip(slowStateMatch).map(x => x._1.valid && x._2)).asUInt
      s0_enqDataCapture(i)(j) := VecInit(io.slowPorts.zip(slowDataMatch).map(x => x._1.valid && x._2)).asUInt
      val (_, fastDataMatch) = fastWakeup.map(_(j)).unzip
      s0_fastWakeup(i)(j) := io.fastUopsIn.zip(fastDataMatch).map(x => x._1.valid && x._2)
    }
  }

  // Wakeup: uop from fastPort and exuOutput from slowPorts
  val wakeupValid = io.fastUopsIn.map(_.valid) ++ io.slowPorts.map(_.valid)
  val wakeupDest = io.fastUopsIn.map(_.bits) ++ io.slowPorts.map(_.bits.uop)
  for ((wakeup, (valid, dest)) <- statusArray.io.wakeup.zip(wakeupValid.zip(wakeupDest))) {
    wakeup.valid := valid
    wakeup.bits := dest
  }

  // select the issue instructions
  // Option 1: normal selection (do not care about the age)
  select.io.request := statusArray.io.canIssue

  // Option 2: select the oldest
  val enqVec = VecInit(s0_doEnqueue.zip(s0_allocatePtrOH).map{ case (d, b) => RegNext(Mux(d, b, 0.U)) })
  val s1_oldestSel = AgeDetector(params.numEntries, enqVec, statusArray.io.flushed, statusArray.io.canIssue)

  // send address to read uop and data
  // For better timing, we read the payload array before we determine which instruction to issue.
  // In this way, selection and payload read happen simultaneously.
  for (i <- 0 until params.numDeq) {
    payloadArray.io.read(i).addr := select.io.grant(i).bits
  }
  payloadArray.io.read.last.addr := s1_oldestSel.bits

  // For better timing, we add one more read port to data array when oldestFirst is enabled,
  // and select data after the arbiter decides which one to issue.
  // In this way, selection and data read happen simultaneously.
  for (i <- 0 until params.numDeq) {
    dataArray.io.read(i).addr := select.io.grant(i).bits
  }
  dataArray.io.read.last.addr := s1_oldestSel.bits

  def enqReverse[T <: Data](in: Seq[T]): Seq[T] = {
    if (params.numDeq == 2) {
      in.take(params.numDeq).reverse ++ in.drop(params.numDeq)
    }
    else in
  }
  /**
    * S1: read uop and data
    */
  val s1_slowPorts = RegNext(io.slowPorts)
  val s1_fastUops = RegNext(io.fastUopsIn)
  val s1_dispatchUops_dup = Reg(Vec(3, Vec(params.numEnq, Valid(new MicroOp))))
  val s1_delayedSrc = Wire(Vec(params.numEnq, Vec(params.numSrc, Bool())))
  val s1_allocatePtrOH_dup = RegNext(VecInit.fill(3)(VecInit(enqReverse(s0_allocatePtrOH))))
  val s1_allocatePtr = RegNext(VecInit(enqReverse(s0_allocatePtr)))
  val s1_enqWakeup = RegNext(VecInit(enqReverse(s0_enqWakeup)))
  val s1_enqDataCapture = RegNext(VecInit(enqReverse(s0_enqDataCapture)))
  val s1_fastWakeup = RegNext(VecInit(enqReverse(s0_fastWakeup)))
  val s1_in_selectPtr = select.io.grant
  val s1_in_selectPtrValid = s1_in_selectPtr.map(_.valid)
  val s1_in_selectPtrOH = s1_in_selectPtr.map(_.bits)
  val s1_in_oldestPtrOH = s1_oldestSel
  val s1_issue_oldest = Wire(Vec(params.numDeq, Bool()))
  val s1_issue_dispatch = Wire(Vec(params.numDeq, Bool()))
  val s1_out = Wire(Vec(params.numDeq, Decoupled(new ExuInput)))
  val s1_issuePtrOH = Wire(Vec(params.numDeq, Valid(UInt(params.numEntries.W))))
  val s1_issuePtr = s1_issuePtrOH.map(iss => OHToUInt(iss.bits))

  val numSelected = PopCount(s1_issuePtrOH.map(_.valid))
  val numReadyEntries = PopCount(statusArray.io.canIssue)
  val shouldSelected = Mux(numReadyEntries > params.numDeq.U, params.numDeq.U, numReadyEntries)
  XSError(numSelected < shouldSelected,
    p"performance regression: only $numSelected out of $shouldSelected selected (total: $numReadyEntries)\n")

  // Allocation: store dispatch uops into payload and data array
  s1_dispatchUops_dup.foreach(_.zip(enqReverse(io.fromDispatch)).zipWithIndex.foreach{ case ((uop, in), i) =>
    val s0_valid = in.fire && !enqReverse(s0_enqFlushed)(i)
    uop.valid := s0_valid
    when (s0_valid) {
      uop.bits := in.bits
      uop.bits.debugInfo.enqRsTime := GTimer()
      // a temp fix for blocked. This will release the load wait for some instructions earlier.
      // copied from status array
      if (params.checkWaitBit) {
        val blockNotReleased = isAfter(in.bits.sqIdx, io.checkwait.get.stIssuePtr)
        val storeAddrWaitforIsIssuing = VecInit((0 until StorePipelineWidth).map(i => {
          io.checkwait.get.memWaitUpdateReq.staIssue(i).valid &&
            io.checkwait.get.memWaitUpdateReq.staIssue(i).bits.uop.robIdx.value === in.bits.cf.waitForRobIdx.value
        })).asUInt.orR && !in.bits.cf.loadWaitStrict // is waiting for store addr ready
        uop.bits.cf.loadWaitBit := in.bits.cf.loadWaitBit &&
          !storeAddrWaitforIsIssuing &&
          blockNotReleased
      }
    }
  })

  // update status and payload array
  statusArray.io.redirect := io.redirect
  for (((statusUpdate, uop), i) <- statusArray.io.update.zip(s1_dispatchUops_dup.head).zipWithIndex) {
    s1_delayedSrc(i).foreach(_ := false.B)
    if (params.delayedFpRf) {
      when (uop.bits.needRfRPort(0, true, false)) {
        s1_delayedSrc(i)(0) := true.B
      }
    }
    statusUpdate.enable := uop.valid
    statusUpdate.addr := s1_allocatePtrOH_dup.head(i)
    statusUpdate.data.scheduled := s1_delayedSrc(i).asUInt.orR
    statusUpdate.data.blocked := params.checkWaitBit.B && uop.bits.cf.loadWaitBit
    val credit = if (params.delayedFpRf) 2 else 1
    statusUpdate.data.credit := Mux(s1_delayedSrc(i).asUInt.orR, credit.U, 0.U)
    for (j <- 0 until params.numSrc) {
      statusUpdate.data.srcState(j) := uop.bits.srcIsReady(j) || s1_enqWakeup(i)(j).asUInt.orR || s1_fastWakeup(i)(j).asUInt.orR
    }
    statusUpdate.data.midState := false.B
    statusUpdate.data.psrc := uop.bits.psrc.take(params.numSrc)
    statusUpdate.data.srcType := uop.bits.ctrl.srcType.take(params.numSrc)
    statusUpdate.data.robIdx := uop.bits.robIdx
    statusUpdate.data.sqIdx := uop.bits.sqIdx
    statusUpdate.data.waitForSqIdx := DontCare // generated by sq, will be updated later
    statusUpdate.data.waitForRobIdx := uop.bits.cf.waitForRobIdx // generated by mdp
    statusUpdate.data.waitForStoreData := false.B
    statusUpdate.data.strictWait := uop.bits.cf.loadWaitStrict
    statusUpdate.data.isFirstIssue := true.B
  }
  // We need to block issue until the corresponding store issues.
  if (io.checkwait.isDefined) {
    statusArray.io.stIssuePtr := io.checkwait.get.stIssuePtr
    statusArray.io.memWaitUpdateReq := io.checkwait.get.memWaitUpdateReq
  }
  for ((payloadWrite, i) <- payloadArray.io.write.zipWithIndex) {
    payloadWrite.enable := s1_dispatchUops_dup(1)(i).valid
    payloadWrite.addr := s1_allocatePtrOH_dup(1)(i)
    payloadWrite.data := s1_dispatchUops_dup(1)(i).bits
  }

  // Issue with priorities: (1) oldest uop; (2) selected uops; (3) dispatched uops.

  for ((issueGrant, i) <- statusArray.io.issueGranted.take(params.numEnq).zipWithIndex) {
    issueGrant.valid := (if (i >= params.numDeq) false.B else s1_issue_dispatch(i) && s1_out(i).ready)
    issueGrant.bits := s1_allocatePtrOH_dup.head(i)
    XSPerfAccumulate(s"deq_dispatch_bypass_$i", issueGrant.valid)
  }
  for ((issueGrant, i) <- statusArray.io.issueGranted.drop(params.numEnq).take(params.numDeq).zipWithIndex) {
    issueGrant.valid := s1_in_selectPtrValid(i) && !s1_issue_oldest(i) && s1_out(i).ready
    issueGrant.bits := s1_in_selectPtrOH(i)
    XSPerfAccumulate(s"deq_select_$i", issueGrant.valid)
  }
  if (params.oldestFirst._1) {
    statusArray.io.issueGranted.last.valid := ParallelMux(s1_issue_oldest, s1_out.map(_.ready))
    statusArray.io.issueGranted.last.bits := s1_in_oldestPtrOH.bits
    XSPerfAccumulate(s"deq_oldest", statusArray.io.issueGranted.last.valid)
  }

  s1_issue_oldest.foreach(_ := false.B)
  if (params.oldestFirst._1) {
    // When the reservation station has oldestFirst, we need to issue the oldest instruction if possible.
    // However, in this case, the select policy always selects at maximum numDeq instructions to issue.
    // Thus, we need an arbitration between the numDeq + 1 possibilities.
    val oldestSelection = Module(new OldestSelection(params))
    oldestSelection.io.in := s1_in_selectPtr
    oldestSelection.io.oldest := s1_in_oldestPtrOH
    // By default, we use the default victim index set in parameters.
    oldestSelection.io.canOverride := (0 until params.numDeq).map(_ == params.oldestFirst._3).map(_.B)
    s1_issue_oldest := oldestSelection.io.isOverrided
  }

  // Do the read data arbitration
  val s1_is_first_issue = Wire(Vec(params.numDeq, Bool()))
  val s1_all_src_ready = Wire(Vec(params.numDeq, Bool()))
  for (i <- 0 until params.numDeq) {
    val canBypass = s1_dispatchUops_dup.head(i).valid && statusArray.io.update(i).data.canIssue
    s1_issue_dispatch(i) := canBypass && !s1_issue_oldest(i) && !s1_in_selectPtrValid(i)

    s1_issuePtrOH(i).valid := s1_issue_oldest(i) || s1_in_selectPtrValid(i) || canBypass
    s1_issuePtrOH(i).bits := Mux(s1_issue_oldest(i), s1_in_oldestPtrOH.bits,
      Mux(s1_in_selectPtrValid(i), s1_in_selectPtrOH(i), s1_allocatePtrOH_dup.head(i)))

    s1_out(i).bits.uop := Mux(s1_issue_oldest(i), payloadArray.io.read.last.data,
      Mux(s1_in_selectPtrValid(i), payloadArray.io.read(i).data, s1_dispatchUops_dup.head(i).bits))
    s1_is_first_issue(i) := Mux(s1_issue_oldest(i), statusArray.io.isFirstIssue.last,
      Mux(s1_in_selectPtrValid(i), statusArray.io.isFirstIssue(params.numEnq + i),
        statusArray.io.update(i).data.isFirstIssue))
    s1_all_src_ready(i) := Mux(s1_issue_oldest(i), statusArray.io.allSrcReady.last,
        Mux(s1_in_selectPtrValid(i), statusArray.io.allSrcReady(params.numEnq + i),
          statusArray.io.update(i).data.allSrcReady))

    XSPerfAccumulate(s"deq_oldest_override_select_$i", s1_issue_oldest(i) && s1_in_selectPtrValid(i) && s1_out(i).ready)
  }
  s1_out.foreach(_.bits.uop.debugInfo.selectTime := GTimer())

  for (i <- 0 until params.numDeq) {
    s1_out(i).valid := s1_issuePtrOH(i).valid && !s1_out(i).bits.uop.robIdx.needFlush(io.redirect)
    if (io.feedback.isDefined) {
      // feedbackSlow
      statusArray.io.deqResp(2*i).valid := io.feedback.get(i).feedbackSlow.valid
      statusArray.io.deqResp(2*i).bits.rsMask := UIntToOH(io.feedback.get(i).feedbackSlow.bits.rsIdx)
      statusArray.io.deqResp(2*i).bits.success := io.feedback.get(i).feedbackSlow.bits.hit
      statusArray.io.deqResp(2*i).bits.resptype := io.feedback.get(i).feedbackSlow.bits.sourceType
      statusArray.io.deqResp(2*i).bits.dataInvalidSqIdx := io.feedback.get(i).feedbackSlow.bits.dataInvalidSqIdx
      // feedbackFast, for load pipeline only
      statusArray.io.deqResp(2*i+1).valid := io.feedback.get(i).feedbackFast.valid
      statusArray.io.deqResp(2*i+1).bits.rsMask := UIntToOH(io.feedback.get(i).feedbackFast.bits.rsIdx)
      statusArray.io.deqResp(2*i+1).bits.success := io.feedback.get(i).feedbackFast.bits.hit
      statusArray.io.deqResp(2*i+1).bits.resptype := io.feedback.get(i).feedbackFast.bits.sourceType
      statusArray.io.deqResp(2*i+1).bits.dataInvalidSqIdx := DontCare
    } else {
      // For FMAs that can be scheduled multiple times, only when
      // all source operands are ready we dequeue the instruction.
      val allSrcReady = if (params.hasMidState) s1_all_src_ready(i) else true.B
      statusArray.io.deqResp(2*i).valid := s1_in_selectPtrValid(i) && !s1_issue_oldest(i) && s1_out(i).ready && allSrcReady
      statusArray.io.deqResp(2*i).bits.rsMask := s1_in_selectPtrOH(i)
      statusArray.io.deqResp(2*i).bits.success := s2_deq(i).ready
      statusArray.io.deqResp(2*i).bits.resptype := DontCare
      statusArray.io.deqResp(2*i).bits.dataInvalidSqIdx := DontCare
      val allSrcReady1 = if (params.hasMidState) statusArray.io.update(i).data.allSrcReady else true.B
      statusArray.io.deqResp(2*i+1).valid := s1_issue_dispatch(i) && s1_out(i).ready && allSrcReady1
      statusArray.io.deqResp(2*i+1).bits.rsMask := s1_allocatePtrOH_dup.head(i)
      statusArray.io.deqResp(2*i+1).bits.success := s2_deq(i).ready
      statusArray.io.deqResp(2*i+1).bits.resptype := DontCare
      statusArray.io.deqResp(2*i+1).bits.dataInvalidSqIdx := DontCare
    }

    if (io.fastWakeup.isDefined) {
      val wakeupQueue = Module(new WakeupQueue(params.fixedLatency))
      val fuCheck = if (params.isMul) s1_out(i).bits.uop.ctrl.fuType === FuType.mul else true.B
      // TODO: optimize timing here since ready may be slow
      wakeupQueue.io.in.valid := s1_issuePtrOH(i).valid && s1_out(i).ready && fuCheck
      wakeupQueue.io.in.bits := s1_out(i).bits.uop
      wakeupQueue.io.in.bits.debugInfo.issueTime := GTimer() + 1.U
      wakeupQueue.io.redirect := io.redirect
      io.fastWakeup.get(i) := wakeupQueue.io.out
      XSPerfAccumulate(s"fast_blocked_$i", s1_issuePtrOH(i).valid && fuCheck && !s1_out(i).ready)
    }
  }
  if (!io.feedback.isDefined) {
    val allSrcReady = if (params.hasMidState) statusArray.io.allSrcReady.last else true.B
    statusArray.io.deqResp.last.valid := s1_issue_oldest.asUInt.orR && ParallelMux(s1_issue_oldest, s1_out.map(_.ready)) && allSrcReady
    statusArray.io.deqResp.last.bits.rsMask := s1_in_oldestPtrOH.bits
    statusArray.io.deqResp.last.bits.success := ParallelMux(s1_issue_oldest, s2_deq.map(_.ready))
    statusArray.io.deqResp.last.bits.resptype := DontCare
    statusArray.io.deqResp.last.bits.dataInvalidSqIdx := DontCare
  }
  statusArray.io.updateMidState := 0.U

  // select whether the source is from (whether slowPorts, regfile or imm)
  // for read-after-issue, it's done over the selected uop
  // for read-before-issue, it's done over the enqueue uop (and store the imm in dataArray to save space)
  // TODO: need to bypass data here.
  val immBypassedData = Wire(Vec(params.numEnq, Vec(params.numSrc, UInt(params.dataBits.W))))
  for (((uop, data), bypass) <- s1_dispatchUops_dup(2).map(_.bits).zip(enqReverse(io.srcRegValue)).zip(immBypassedData)) {
    val jumpPc = if (io.jump.isDefined) Some(io.jump.get.jumpPc) else None
    val jalr_target = if (io.jump.isDefined) Some(io.jump.get.jalr_target) else None
    bypass := ImmExtractor(params, uop, data, jumpPc, jalr_target)
  }

  /**
    * S1: Data broadcast (from Regfile and FUs) and read
    *
    * Note: this is only needed when read-before-issue
    */
  // dispatch data: the next cycle after enqueue
  for (i <- 0 until params.numEnq) {
    dataArray.io.write(i).enable := s1_dispatchUops_dup(2)(i).valid
    dataArray.io.write(i).mask := s1_dispatchUops_dup(2)(i).bits.srcIsReady.take(params.numSrc)
    dataArray.io.write(i).addr := s1_allocatePtrOH_dup(2)(i)
    dataArray.io.write(i).data := immBypassedData(i)
    if (params.delayedSrc) {
      for (j <- 0 until params.numSrc) {
        when (s1_delayedSrc(i)(j)) {
          dataArray.io.write(i).mask(j) := false.B
        }
        dataArray.io.delayedWrite(i).data := DontCare
        if (params.delayedFpRf) {
          dataArray.io.delayedWrite(i).mask(j) := RegNext(RegNext(s1_dispatchUops_dup.head(i).valid && s1_delayedSrc(i)(j)))
          dataArray.io.delayedWrite(i).addr    := RegNext(RegNext(dataArray.io.write(i).addr))
          dataArray.io.delayedWrite(i).data(0) := enqReverse(io.fpRegValue.get)(i)
        }
      }
    }
  }
  // data broadcast: from function units (only slow wakeup date are needed)
  val broadcastValid = io.slowPorts.map(_.valid)
  val broadcastValue = VecInit(io.slowPorts.map(_.bits.data))
  require(broadcastValid.size == params.numWakeup)
  require(broadcastValue.size == params.numWakeup)
  val slowWakeupMatchVec = Reg(Vec(params.numEntries, Vec(params.numSrc, UInt(params.numWakeup.W))))
  for (i <- 0 until params.numEntries) {
    for (j <- 0 until params.numSrc) {
      slowWakeupMatchVec(i)(j) := statusArray.io.wakeupMatch(i)(j)(params.allWakeup - 1, params.numFastWakeup)
    }
  }
  dataArray.io.multiWrite.zipWithIndex.foreach { case (w, i) =>
    w.enable := RegNext(broadcastValid(i))
    for (j <- 0 until params.numSrc) {
      val allocateValid = s1_enqDataCapture.zip(s1_dispatchUops_dup(2)).map(x => x._1(j)(i) && x._2.valid)
      val allocateDataCapture = ParallelMux(allocateValid, s1_allocatePtrOH_dup(2))
      w.addr(j) := VecInit(slowWakeupMatchVec.map(_(j)(i))).asUInt | allocateDataCapture
    }
    w.data := RegEnable(broadcastValue(i), broadcastValid(i))
  }

  /**
    * S1: read data from regfile
    */
  // Do the read data arbitration
  class DataSelect(implicit p: Parameters) extends XSModule {
    val io = IO(new Bundle {
      // one for override data, the others for original data
      val doOverride = Vec(params.numDeq, Input(Bool()))
      val readData = Vec(dataArray.io.read.length, Vec(params.numSrc, Input(UInt(params.dataBits.W))))
      // for data bypass from slowPorts
      val fromSlowPorts = Vec(dataArray.io.read.length + params.numEnq, Vec(params.numSrc, Input(UInt(dataArray.io.multiWrite.length.W))))
      val slowData = Vec(dataArray.io.multiWrite.length, Input(UInt(params.dataBits.W)))
      // for enq data
      val enqBypass = Vec(params.numDeq, Vec(params.numEnq, Input(Bool())))
      val enqData = Vec(params.numEnq, Vec(params.numSrc, Flipped(ValidIO(UInt(params.dataBits.W)))))
      // deq data
      val deqData = Vec(params.numDeq, Vec(params.numSrc, Output(UInt(params.dataBits.W))))
    })

    val slowCapture = io.fromSlowPorts.map(_.map(bySlow => (bySlow.orR, Mux1H(bySlow, io.slowData))))
    val realEnqData = io.enqData.zip(slowCapture.takeRight(params.numEnq)).map{ case (e, c) =>
      e.zip(c).map(x => Mux(x._2._1, x._2._2, x._1.bits))
    }

    for ((deq, i) <- io.deqData.zipWithIndex) {
      for (j <- 0 until params.numSrc) {
        // default deq data is selected from data array or from slow
        val normalData = Mux(slowCapture(i)(j)._1, slowCapture(i)(j)._2, io.readData(i)(j))
        val oldestData = Mux(slowCapture(params.numDeq)(j)._1, slowCapture(params.numDeq)(j)._2, io.readData.last(j))
        deq(j) := Mux(io.doOverride(i), oldestData, normalData)
        // when instructions are selected for dequeue after enq, we need to bypass data.
        when (io.enqBypass(i).asUInt.orR) {
          deq(j) := Mux1H(io.enqBypass(i), realEnqData.map(_(j)))
        }
      }
    }
  }

  // for read-before-issue, we need to bypass the enqueue data here
  // for read-after-issue, we need to bypass the imm here
  s1_out.foreach(_.bits.src := DontCare)
  // check enq data bypass (another form of broadcast except that we know where it hits) here
  val s1_select_bypass_s0 = Wire(Vec(params.numDeq, Vec(params.numEnq, Bool())))
  for ((bypass, i) <- s1_select_bypass_s0.zipWithIndex) {
    // bypass: Vec(config.numEnq, Bool())
    bypass.foreach(_ := false.B)
    bypass(i) := s1_issue_dispatch(i)
  }

  val dataSelect = Module(new DataSelect)
  dataSelect.io.doOverride := s1_issue_oldest
  dataSelect.io.readData := dataArray.io.read.map(_.data)
  val dataSlowCaptureAddr = dataArray.io.read.map(_.addr) ++ dataArray.io.write.map(_.addr)
  for ((port, addr) <- dataSelect.io.fromSlowPorts.zip(dataSlowCaptureAddr)) {
    for (j <- 0 until params.numSrc) {
      port(j) := VecInit(dataArray.io.multiWrite.map(w => w.enable && (addr & w.addr(j)).asUInt.orR)).asUInt
    }
  }
  dataSelect.io.slowData := dataArray.io.multiWrite.map(_.data)
  dataSelect.io.enqBypass := s1_select_bypass_s0
  for ((enq, i) <- dataSelect.io.enqData.zipWithIndex) {
    for (j <- 0 until params.numSrc) {
      enq(j).valid := RegNext(enqReverse(io.fromDispatch)(i).bits.srcIsReady(j))
      enq(j).bits := immBypassedData(i)(j)
    }
  }
  for (i <- 0 until params.numDeq) {
    for (j <- 0 until params.numSrc) {
      s1_out(i).bits.src(j) := dataSelect.io.deqData(i)(j)
    }
  }

  /**
    * S1: detect bypass from fast wakeup
    */
  // control: check the fast wakeup match
  val fastWakeupMatch = Reg(Vec(params.numEntries, Vec(params.numSrc, Vec(params.numFastWakeup, Bool()))))
  for (i <- 0 until params.numEntries) {
    for (j <- 0 until params.numSrc) {
      fastWakeupMatch(i)(j) := statusArray.io.wakeupMatch(i)(j).asBools.take(params.numFastWakeup)
    }
  }

  /**
    * S2: to function units
    */
  val s1_out_fire = s1_out.zip(s2_deq).map(x => x._1.valid && x._2.ready)
  val s2_issuePtr = s1_issuePtr.zip(s1_out_fire).map(x => RegEnable(x._1, x._2))
  val s2_issuePtrOH = s1_issuePtrOH.map(_.bits).zip(s1_out_fire).map(x => RegEnable(x._1, x._2))
  val s2_first_issue = s1_is_first_issue.zip(s1_out_fire).map(x => RegEnable(x._1, x._2))
  val s2_all_src_ready = s1_all_src_ready.zip(s1_out_fire).map(x => RegEnable(x._1, x._2))
  for (i <- 0 until params.numDeq) {
    // payload: send to function units
    // TODO: these should be done outside RS
    PipelineConnect(s1_out(i), s2_deq(i), s2_deq(i).ready || s2_deq(i).bits.uop.robIdx.needFlush(io.redirect), false.B)
    if (params.hasFeedback) {
      io.feedback.get(i).rsIdx := s2_issuePtr(i)
      io.feedback.get(i).isFirstIssue := s2_first_issue(i)
    }
    if (params.hasMidState) {
      io.fmaMid.get(i).waitForAdd := !s2_all_src_ready(i)
      io.fmaMid.get(i).in.valid := !s2_first_issue(i)
      XSPerfAccumulate(s"fma_partial2_issue_$i", io.deq(i).fire && io.fmaMid.get(i).waitForAdd)
      XSPerfAccumulate(s"fma_final_issue_$i", io.deq(i).fire && io.fmaMid.get(i).in.valid)
    }
    s2_deq(i).ready := !s2_deq(i).valid || io.deq(i).ready
    io.deq(i).valid := s2_deq(i).valid
    io.deq(i).bits := s2_deq(i).bits
    io.deq(i).bits.uop.debugInfo.issueTime := GTimer()

    // data: send to bypass network
    // TODO: these should be done outside RS
    if (params.numFastWakeup > 0) {
      val isNormalIssue = s1_issue_oldest(i) || s1_in_selectPtrValid(i)
      val normalIssuePtrOH = Mux(s1_issue_oldest(i), s1_in_oldestPtrOH.bits, s1_in_selectPtrOH(i))
      val normalFastWakeupMatch = Mux1H(normalIssuePtrOH, fastWakeupMatch)
      val wakeupBypassMask = Wire(Vec(params.numFastWakeup, Vec(params.numSrc, Bool())))
      for (j <- 0 until params.numFastWakeup) {
        for (k <- 0 until params.numSrc) {
          wakeupBypassMask(j)(k) := Mux(isNormalIssue, normalFastWakeupMatch(k)(j), s1_fastWakeup(i)(k)(j))
        }
      }

      val bypassNetwork = BypassNetwork(params.numSrc, params.numFastWakeup, params.dataBits, params.optDeqFirstStage)
      bypassNetwork.io.hold := !s2_deq(i).ready || !s1_out(i).valid
      bypassNetwork.io.source := s1_out(i).bits.src.take(params.numSrc)
      bypassNetwork.io.bypass.zip(wakeupBypassMask.zip(io.fastDatas)).foreach { case (by, (m, d)) =>
        by.valid := m
        by.data := d
      }
      bypassNetwork.io.target <> s2_deq(i).bits.src.take(params.numSrc)

      // For load instructions, if its source operand is bypassed from load,
      // we reduce its latency for one cycle since it does not need to read
      // from data array. Timing to be optimized later.
      if (params.isLoad) {
        // Condition: wakeup by load (to select load wakeup bits)
        io.load.get(i).fastMatch := Mux(s1_issuePtrOH(i).valid, VecInit(
          wakeupBypassMask.drop(exuParameters.AluCnt).take(exuParameters.LduCnt).map(_.asUInt.orR)
        ).asUInt, 0.U)
        io.load.get(i).fastImm := s1_out(i).bits.uop.ctrl.imm
      }

      for (j <- 0 until params.numFastWakeup) {
        XSPerfAccumulate(s"source_bypass_${j}_$i", s1_out(i).fire && wakeupBypassMask(j).asUInt.orR)
      }
    }
  }

  if (params.hasMidState) {
    // For FMA instrutions whose third operand is not ready, once they are successfully issued (T0),
    // the FMUL intermediate result will be ready in two clock cycles (T2).
    // If the third operand is ready at T2, this instruction will be selected in T3 and issued at T4.
    // Note that at cycle T4, FMUL finishes as well and it is able to proceed to FADD.
    // Thus, we can set the midState to true two cycles earlier at T0 and forward the result if possible.
    val midFinished2 = io.fmaMid.get.zip(io.deq).map(x => x._1.waitForAdd && x._2.fire)
    val updateMid = ParallelMux(midFinished2, s2_issuePtrOH)
    statusArray.io.updateMidState := updateMid

    // FMUL intermediate results are ready in two cycles
    val midFinished2T0 = midFinished2.zip(s2_deq).map{ case (v, deq) =>
      // However, it may be flushed by redirect at T0.
      // If flushed at T0, new instruction enters at T1 and writes the entry at T2.
      // This is a rare case because usually instructions enter RS in-order,
      // unless dispatch2 is blocked.
      v && !deq.bits.uop.robIdx.needFlush(io.redirect)
    }
    val midIssuePtrOHT1 = midFinished2T0.zip(s2_issuePtrOH).map(x => RegEnable(x._2, x._1))
    val midIssuePtrT1 = midFinished2T0.zip(s2_issuePtr).map(x => RegEnable(x._2, x._1))
    val midFinished2T1 = midFinished2T0.map(v => RegNext(v))
    // No flush here: the fma may dequeue at this stage.
    // If cancelled at T1, data written at T2. However, new instruction writes at least at T3.
    val midIssuePtrOHT2 = midFinished2T1.zip(midIssuePtrOHT1).map(x => RegEnable(x._2, x._1))
    val midIssuePtrT2 = midFinished2T1.zip(midIssuePtrT1).map(x => RegEnable(x._2, x._1))
    val midFinished2T2 = midFinished2T1.map(v => RegNext(v))
    for (i <- 0 until params.numDeq) {
      dataArray.io.partialWrite(i).enable := midFinished2T2(i)
      dataArray.io.partialWrite(i).mask := DontCare
      dataArray.io.partialWrite(i).addr := midIssuePtrOHT2(i)
      val writeData = io.fmaMid.get(i).out.bits.asUInt
      require(writeData.getWidth <= 2 * params.dataBits, s"why ${writeData.getWidth}???")
      require(writeData.getWidth > params.dataBits, s"why ${writeData.getWidth}???")
      dataArray.io.partialWrite(i).data(0) := writeData(params.dataBits - 1, 0)
      dataArray.io.partialWrite(i).data(1) := writeData(writeData.getWidth - 1, params.dataBits)
      val readData = Cat(io.deq(i).bits.src(1), io.deq(i).bits.src(0))
      io.fmaMid.get(i).in.bits := readData.asTypeOf(io.fmaMid.get(i).in.bits.cloneType)
    }

    // How to forward intermediate results:
    // (1) T0 issued FMA is selected at T1 and issued at T2: forward from FMUL results
    //     NOTE: In this case, this instruction has been issued and the entry is freed.
    //           Do NOT write data back to data array.
    // (2) T0 issued FMA is selected at T2: RegNext FMUL result at the issue stage
    // Thus, at issue stage:
    // (1.1) If the instruction matches FMA/FMUL two cycles ealier, we issue it and it goes to FADD
    // (1.2) If the instruction matches FMA/FMUL two cycles ealier and it's blocked, we need to hold the result
    // At select stage: (2) bypass FMUL intermediate results from write ports if possible.
    val issuedAtT0 = midFinished2T2.zip(midIssuePtrT2)
    for (i <- 0 until params.numDeq) {
      // cond11: condition (1.1) from different issue ports
      val cond11 = issuedAtT0.map(x => x._1 && x._2 === s2_issuePtr(i))
      for ((c, j) <- cond11.zipWithIndex) {
        when (c) {
          io.fmaMid.get(i).in.bits := io.fmaMid.get(j).out.bits
          // We should NOT write the intermediate result back to DataArray,
          // when this entry has been selected and arrived at the issue stage.
          // This entry may be allocated for new instructions from dispatch.
          when (io.deq(i).valid) {
            dataArray.io.partialWrite(j).enable := false.B
          }
        }
      }
      val cond11Issued = io.deq(i).fire && io.fmaMid.get(i).in.valid && VecInit(cond11).asUInt.orR
      XSPerfAccumulate(s"fma_final_issue_cond11_$i", cond11Issued)
      // cond12: blocked at the issue stage
      val cond12 = cond11.map(_ && io.deq(i).valid && !io.deq(i).ready)
      val hasCond12 = VecInit(cond12).asUInt.orR
      val hasCond12Reg = RegInit(false.B)
      when (hasCond12) {
        hasCond12Reg := true.B
      }.elsewhen (io.deq(i).ready) {
        hasCond12Reg := false.B
      }
      when (hasCond12Reg) {
        // TODO: remove these unnecessary registers (use pipeline registers instead)
        io.fmaMid.get(i).in.bits := RegEnable(Mux1H(cond12, io.fmaMid.get.map(_.out.bits)), hasCond12)
      }
      val cond12Issued = io.deq(i).fire && io.fmaMid.get(i).in.valid && hasCond12Reg
      XSPerfAccumulate(s"fma_final_issue_cond12_$i", cond12Issued)
      // cond2: selected at the select stage
      val cond2 = issuedAtT0.map(x => x._1 && x._2 === s1_issuePtr(i))
      for ((c, j) <- cond2.zipWithIndex) {
        when (c) {
          s1_out(i).bits.src(0) := dataArray.io.partialWrite(j).data(0)
          s1_out(i).bits.src(1) := dataArray.io.partialWrite(j).data(1)
        }
      }
      val cond2Selected = s1_out_fire(i) && VecInit(cond2).asUInt.orR
      XSPerfAccumulate(s"fma_final_selected_cond2_$i", cond2Selected)
    }
  }

  if (params.isJump) {
    val pcMem = Reg(Vec(params.numEntries, UInt(VAddrBits.W)))
    for (i <- 0 until params.numEntries) {
      val writeEn = VecInit(dataArray.io.write.map(w => w.enable && w.addr(i))).asUInt.orR
      when (writeEn) {
        pcMem(i) := io.jump.get.jumpPc
      }
    }
    for (i <- 0 until params.numDeq) {
      // currently we assert there's only one enqueue.
      require(params.numDeq == 1, "only one jump now")
      val oldestPc = Mux1H(s1_in_oldestPtrOH.bits, pcMem)
      val issuePc = Mux1H(s1_in_selectPtrOH(i), pcMem)
      val pcRead = Mux(s1_issue_oldest(i), oldestPc, issuePc)
      val pcBypass = Mux(s1_select_bypass_s0.asUInt.orR, io.jump.get.jumpPc, pcRead)
      io.deq(i).bits.uop.cf.pc := RegEnable(pcBypass, s1_out_fire(i))
    }
  }

  if (select.io.balance.isDefined) {
    require(params.numDeq == 2)
    val balance = select.io.balance.get
    balance.tick := (balance.out && !s1_out(0).fire && s1_out(1).fire) ||
      (!balance.out && s1_out(0).fire && !s1_out(1).fire && !io.fromDispatch(0).fire)
  }

  // logs
  for ((dispatch, i) <- io.fromDispatch.zipWithIndex) {
    XSDebug(dispatch.valid && !dispatch.ready, p"enq blocked, robIdx ${dispatch.bits.robIdx}\n")
    XSDebug(dispatch.fire, p"enq fire, robIdx ${dispatch.bits.robIdx}, srcState ${Binary(dispatch.bits.srcState.asUInt)}\n")
    XSPerfAccumulate(s"allocate_fire_$i", dispatch.fire)
    XSPerfAccumulate(s"allocate_valid_$i", dispatch.valid)
    XSPerfAccumulate(s"srcState_ready_$i", PopCount(dispatch.bits.srcState.map(_ === SrcState.rdy)))
    if (params.checkWaitBit) {
      XSPerfAccumulate(s"load_wait_$i", dispatch.fire && dispatch.bits.cf.loadWaitBit)
    }
  }

  for ((deq, i) <- io.deq.zipWithIndex) {
    XSDebug(deq.fire, p"deq fire, robIdx ${deq.bits.uop.robIdx}\n")
    XSDebug(deq.valid && !deq.ready, p"deq blocked, robIdx ${deq.bits.uop.robIdx}\n")
    XSPerfAccumulate(s"deq_fire_$i", deq.fire)
    XSPerfAccumulate(s"deq_valid_$i", deq.valid)
    if (params.hasFeedback) {
      XSPerfAccumulate(s"deq_not_first_issue_$i", deq.fire && !io.feedback.get(i).isFirstIssue)
    }
  }

  for (i <- 0 until params.numEntries) {
    val isSelected = VecInit(s1_issuePtrOH.map(s => s.valid && s.bits(i))).asUInt.orR
    XSPerfAccumulate(s"select_$i", isSelected)
    val isIssued = VecInit(s1_issuePtrOH.zip(s1_out_fire).map(s => s._2 && s._1.bits(i))).asUInt.orR
    XSPerfAccumulate(s"issue_$i", isIssued)
    for (j <- 0 until params.numSrc) {
      XSPerfAccumulate(s"num_wakeup_${i}_$j", slowWakeupMatchVec(i)(j).asUInt.orR)
    }
  }

  XSPerfAccumulate("redirect_num", io.redirect.valid)
  XSPerfAccumulate("allocate_num", PopCount(s0_doEnqueue))
  XSPerfHistogram("issue_num", PopCount(io.deq.map(_.valid)), true.B, 0, params.numDeq, 1)

  def size: Int = params.numEntries

  io.full := statusArray.io.isValid.andR
  XSPerfAccumulate("full", statusArray.io.isValid.andR)

  val perfEvents = Seq(("full", statusArray.io.isValid.andR))
  generatePerfEvent()
}
