

================================================================
== Vivado HLS Report for 'p_sc_stream_resize_up_inst_3_thread_sc_stream_resize'
================================================================
* Date:           Sat Feb 29 19:59:05 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        CNNAccel
* Solution:       default
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.887|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|    4|    4|    4|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          1|          1|  inf |    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   5050|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    174|    -|
|Register         |        -|      -|     624|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     624|   5224|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+------+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+------+------------+------------+
    |idx_fu_257_p2                     |     +    |      0|  0|    39|          32|           1|
    |and_ln414_1_fu_342_p2             |    and   |      0|  0|    48|          48|          48|
    |and_ln414_fu_297_p2               |    and   |      0|  0|   384|         384|         384|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|     2|           1|           1|
    |ap_condition_148                  |    and   |      0|  0|     2|           1|           1|
    |ap_condition_231                  |    and   |      0|  0|     2|           1|           1|
    |ap_predicate_op89_write_state4    |    and   |      0|  0|     2|           1|           1|
    |io_acc_block_signal_op85          |    and   |      0|  0|     2|           1|           1|
    |p_emptyn_nbread_fu_112_p4_0       |    and   |      0|  0|     2|           1|           1|
    |icmp_ln133_fu_231_p2              |   icmp   |      0|  0|    13|          16|           1|
    |icmp_ln134_fu_268_p2              |   icmp   |      0|  0|    20|          32|           1|
    |icmp_ln145_fu_245_p2              |   icmp   |      0|  0|    20|          32|           2|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|     2|           1|           1|
    |ap_condition_194                  |    or    |      0|  0|     2|           1|           1|
    |ap_predicate_op85_write_state4    |    or    |      0|  0|     2|           1|           1|
    |or_ln145_fu_251_p2                |    or    |      0|  0|     2|           1|           1|
    |p_Result_1_fu_357_p2              |    or    |      0|  0|    48|          48|          48|
    |p_Result_s_fu_312_p2              |    or    |      0|  0|   384|         384|         384|
    |shl_ln414_1_fu_306_p2             |    shl   |      0|  0|  1659|         384|         384|
    |shl_ln414_2_fu_330_p2             |    shl   |      0|  0|   161|          16|          48|
    |shl_ln414_3_fu_351_p2             |    shl   |      0|  0|   161|          48|          48|
    |shl_ln414_fu_285_p2               |    shl   |      0|  0|  1659|         128|         384|
    |ap_enable_pp0                     |    xor   |      0|  0|     2|           1|           2|
    |xor_ln414_1_fu_336_p2             |    xor   |      0|  0|    48|          48|           2|
    |xor_ln414_fu_291_p2               |    xor   |      0|  0|   384|         384|           2|
    +----------------------------------+----------+-------+---+------+------------+------------+
    |Total                             |          |      0|  0|  5050|        1995|        1749|
    +----------------------------------+----------+-------+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |EOP_0_reg_138                   |   9|          2|    1|          2|
    |EOP_3_reg_150                   |  15|          3|    1|          3|
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_EOP_0_phi_fu_142_p4  |   9|          2|    1|          2|
    |dout_0_blk_n                    |   9|          2|    1|          2|
    |dout_0_din                      |  21|          4|  384|       1536|
    |dout_1_blk_n                    |   9|          2|    1|          2|
    |dout_1_din                      |  15|          3|    1|          3|
    |dout_2_blk_n                    |   9|          2|    1|          2|
    |dout_2_din                      |  21|          4|   48|        192|
    |index_assign_fu_100             |   9|          2|   32|         64|
    |p_Val2_1_fu_108                 |   9|          2|   48|         96|
    |p_Val2_s_fu_104                 |   9|          2|  384|        768|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 174|         36|  905|       2678|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |EOP_0_reg_138            |    1|   0|    1|          0|
    |EOP_3_reg_150            |    1|   0|    1|          0|
    |ap_CS_fsm                |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |icmp_ln133_reg_419       |    1|   0|    1|          0|
    |icmp_ln134_reg_437       |    1|   0|    1|          0|
    |index_assign_fu_100      |   32|   0|   32|          0|
    |or_ln145_reg_433         |    1|   0|    1|          0|
    |p_Val2_1_fu_108          |   48|   0|   48|          0|
    |p_Val2_s_fu_104          |  384|   0|  384|          0|
    |p_emptyn_1_reg_400       |    1|   0|    1|          0|
    |tmpV_data_V_reg_404      |  128|   0|  128|          0|
    |tmpV_tkeep_V_reg_414     |   16|   0|   16|          0|
    |tmpV_tlast_V_reg_409     |    1|   0|    1|          0|
    |trunc_ln414_1_reg_428    |    2|   0|    2|          0|
    |trunc_ln414_reg_423      |    2|   0|    2|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  624|   0|  624|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | _sc_stream_resize_up_inst_3<128, 384>::thread_sc_stream_resize | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | _sc_stream_resize_up_inst_3<128, 384>::thread_sc_stream_resize | return value |
|din_0_dout     |  in |  128|   ap_fifo  |                              din_0                             |    pointer   |
|din_0_empty_n  |  in |    1|   ap_fifo  |                              din_0                             |    pointer   |
|din_0_read     | out |    1|   ap_fifo  |                              din_0                             |    pointer   |
|din_1_dout     |  in |    1|   ap_fifo  |                              din_1                             |    pointer   |
|din_1_empty_n  |  in |    1|   ap_fifo  |                              din_1                             |    pointer   |
|din_1_read     | out |    1|   ap_fifo  |                              din_1                             |    pointer   |
|din_2_dout     |  in |   16|   ap_fifo  |                              din_2                             |    pointer   |
|din_2_empty_n  |  in |    1|   ap_fifo  |                              din_2                             |    pointer   |
|din_2_read     | out |    1|   ap_fifo  |                              din_2                             |    pointer   |
|dout_0_din     | out |  384|   ap_fifo  |                             dout_0                             |    pointer   |
|dout_0_full_n  |  in |    1|   ap_fifo  |                             dout_0                             |    pointer   |
|dout_0_write   | out |    1|   ap_fifo  |                             dout_0                             |    pointer   |
|dout_1_din     | out |    1|   ap_fifo  |                             dout_1                             |    pointer   |
|dout_1_full_n  |  in |    1|   ap_fifo  |                             dout_1                             |    pointer   |
|dout_1_write   | out |    1|   ap_fifo  |                             dout_1                             |    pointer   |
|dout_2_din     | out |   48|   ap_fifo  |                             dout_2                             |    pointer   |
|dout_2_full_n  |  in |    1|   ap_fifo  |                             dout_2                             |    pointer   |
|dout_2_write   | out |    1|   ap_fifo  |                             dout_2                             |    pointer   |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+

