### ğŸ§  ROB å­æ¨¡çµ„ä»‹é¢èªªæ˜ï¼ˆReorder Bufferï¼‰

```systemverilog
module rob #(
    parameter config_pkg::cva6_cfg_t CVA6Cfg = config_pkg::cva6_cfg_empty,
    parameter bit IsRVFI = bit'(0),
    parameter type rs3_len_t = logic,
    parameter int unsigned NR_ENTRIES = 8  // ROB å¤§å°ï¼ˆå¿…é ˆç‚º 2 çš„å†ªæ¬¡ï¼‰
) (
    input  logic clk_i,                   // æ™‚é˜
    input  logic rst_ni,                  // éåŒæ­¥ resetï¼Œä½æœ‰æ•ˆ
    input  logic flush_unissued_instr_i,  // Flush æ‰€æœ‰æœªç™¼æ´¾çš„æŒ‡ä»¤ï¼ˆå¦‚ branch mispredictï¼‰
    input  logic unresolved_branch_i,     // æœªè§£æ±ºçš„åˆ†æ”¯ï¼ˆä¿ç•™ï¼‰
    input  logic flush_i,                 // Flush æ‰€æœ‰ç‹€æ…‹

    output logic sb_full_o,               // scoreboard æ˜¯å¦å·²æ»¿ï¼ˆä»£è¡¨ ROB æ»¿äº†ï¼‰

    // Register write-after-write hazard æª¢æŸ¥
    output ariane_pkg::fu_t [2**ariane_pkg::REG_ADDR_SIZE-1:0] rd_clobber_gpr_o, // æ¯å€‹ GPR å¯„å­˜å™¨ç›®å‰çš„å¯«å…¥ä¾†æºåŠŸèƒ½å–®å…ƒ
    output ariane_pkg::fu_t [2**ariane_pkg::REG_ADDR_SIZE-1:0] rd_clobber_fpr_o, // æ¯å€‹ FPR å¯„å­˜å™¨ç›®å‰çš„å¯«å…¥ä¾†æºåŠŸèƒ½å–®å…ƒ

    // ç™¼æ´¾æ™‚è¼¸å…¥å¯¦é«”ä¾†æºæš«å­˜å™¨ï¼ˆrs1/rs2/rs3ï¼‰ï¼ŒROB å…§è¨˜éŒ„é€™äº›å€¼
    input  logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs1_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs2_i,
    input  logic [CVA6Cfg.NrissuePorts-1:0][ariane_pkg::REG_ADDR_SIZE-1:0] rs3_i,

    // çµ¦ Issue Read Operand éšæ®µè®€å› ROB ä¸­ rs1/rs2/rs3 çš„å€¼
    output riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] rs1_o,
    output riscv::xlen_t [CVA6Cfg.NrissuePorts-1:0] rs2_o,
    output rs3_len_t     [CVA6Cfg.NrissuePorts-1:0] rs3_o,

    output logic [CVA6Cfg.NrissuePorts-1:0] rs1_valid_o, // rs1 è³‡æ–™æ˜¯å¦ valid
    output logic [CVA6Cfg.NrissuePorts-1:0] rs2_valid_o, // rs2 è³‡æ–™æ˜¯å¦ valid
    output logic [CVA6Cfg.NrissuePorts-1:0] rs3_valid_o, // rs3 è³‡æ–™æ˜¯å¦ valid

    // Commit éšæ®µï¼šROB è¼¸å‡ºä¸€æ‰¹å¯è¢« commit çš„æŒ‡ä»¤
    output scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] commit_instr_o,
    input  logic [CVA6Cfg.NrCommitPorts-1:0] commit_ack_i,

    // Rename éšæ®µå¯«å…¥æ–°çš„æŒ‡ä»¤ï¼ˆDecodedï¼‰
    input  scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] decoded_instr_i,
    input  logic [CVA6Cfg.NrCommitPorts-1:0] decoded_instr_valid_i,
    output logic [CVA6Cfg.NrCommitPorts-1:0] decoded_instr_ack_o,

    // ç™¼æ´¾åˆ° IROï¼ˆIssue/ReadOperandsï¼‰éšæ®µçš„æŒ‡ä»¤
    output scoreboard_entry_t [CVA6Cfg.NrCommitPorts-1:0] issue_instr_o,
    output logic [CVA6Cfg.NrCommitPorts-1:0] issue_instr_valid_o,
    input  logic [CVA6Cfg.NrCommitPorts-1:0] issue_ack_i,

    // å¯«å›éšæ®µè³‡è¨Šï¼ˆä¾æ“š trans_id åˆ¤å®šå“ªç­†æŒ‡ä»¤å®Œæˆï¼‰
    input  logic [CVA6Cfg.NrWbPorts-1:0][TRANS_ID_BITS-1:0] trans_id_i,
    input  logic [CVA6Cfg.NrWbPorts-1:0][riscv::XLEN-1:0]   wbdata_i,
    input  exception_t [CVA6Cfg.NrWbPorts-1:0]              ex_i,
    input  logic [CVA6Cfg.NrWbPorts-1:0]                    wt_valid_i,
    input  bp_resolve_t                                     resolved_branch_i,
    input  logic                                            x_we_i,

    // Load/Store Address å›å‚³è³‡è¨Šï¼ˆfor exception flushï¼‰
    input  [riscv::VLEN-1:0]                 lsu_addr_i,
    input  [(riscv::XLEN/8)-1:0]             lsu_rmask_i,
    input  [(riscv::XLEN/8)-1:0]             lsu_wmask_i,
    input  [TRANS_ID_BITS-1:0]              lsu_addr_trans_id_i,

    // Forwarding è³‡æ–™ï¼ˆXLEN å¯¬åº¦ï¼‰
    input riscv::xlen_t                     rs1_forwarding_i,
    input riscv::xlen_t                     rs2_forwarding_i,

    // Flush è³‡è¨Šè¼¸å‡º
    output logic [NR_ENTRIES-1:0]           flush_entry,
    output logic [NR_ENTRIES-1:0][3:0]      flush_fu,
    output logic [NR_ENTRIES-1:0][3:0]      flush_trans_id,
    output logic [NR_ENTRIES-1:0][63:0]     flush_lsu_addr
);
```

---

### ğŸ“˜ å°çµï¼šROB æ¨¡çµ„è·è²¬æ•´ç†

| éšæ®µ         | åŠŸèƒ½æè¿°                                                                 |
|--------------|--------------------------------------------------------------------------|
| Rename       | æ–°å¢æŒ‡ä»¤é€²å…¥ ROB                                                         |
| Issue        | å°‡ valid æŒ‡ä»¤é€å…¥ Issue & Read Operands éšæ®µ                            |
| Read Operands| æä¾›ä¾†æºæš«å­˜å™¨å€¼èˆ‡ valid æ¨™è¨˜                                            |
| Writeback    | æ ¹æ“š `trans_id` èˆ‡ `wbdata` å°‡çµæœå¯«å›è‡³ ROB å°æ‡‰ entry                 |
| Commit       | å°‡å·²å®ŒæˆæŒ‡ä»¤é€å‡ºï¼ˆç¬¦åˆ commit æ¢ä»¶ï¼‰                                     |
| Exception    | æ¥æ”¶åˆ†æ”¯è§£æ±ºèˆ‡ LSU åœ°å€ï¼Œç”¨æ–¼ trigger flush æˆ– exception è™•ç†            |
| Forwarding   | å›å‚³ forwarding å€¼çµ¦ ALUã€LSUã€FPU ç­‰å–®å…ƒ                                |
| Flush è™•ç†    | è¼¸å‡º `flush_entry` ç­‰ç›¸é—œè³‡è¨Šä»¥æ”¯æ´æ•´é«” pipeline æ¸…ç©º/å›å¾©æ©Ÿåˆ¶          |
