

================================================================
== Vivado HLS Report for 'quantize_activation'
================================================================
* Date:           Sat Nov 30 21:04:58 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_4th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.533 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3320|     3320| 33.200 us | 33.200 us |  3320|  3320|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- QUANTIZE_ACTIVATION_LOOP_2     |     1149|     1149|         3|          -|          -|   383|    no    |
        |- QUANTIZE_ACTIVATION_LOOP_3     |     2124|     2124|       354|          -|          -|     6|    no    |
        | + QUANTIZE_ACTIVATION_LOOP_4    |      352|      352|        22|          -|          -|    16|    no    |
        |  ++ QUANTIZE_ACTIVATION_LOOP_5  |       20|       20|         5|          -|          -|     4|    no    |
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      5|       0|    535|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     490|    296|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    311|    -|
|Register         |        -|      -|     457|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     947|   1142|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |dut_udiv_40ns_40neOg_U14  |dut_udiv_40ns_40neOg  |        0|      0|  490|  296|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  490|  296|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_fu_389_p2      |     *    |      5|  0|  29|          40|          40|
    |add_ln108_fu_417_p2       |     +    |      0|  0|  47|          40|          40|
    |add_ln128_fu_271_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln135_fu_305_p2       |     +    |      0|  0|  12|           3|           1|
    |add_ln136_fu_329_p2       |     +    |      0|  0|  15|           5|           1|
    |add_ln137_fu_335_p2       |     +    |      0|  0|  15|           7|           7|
    |add_ln138_fu_366_p2       |     +    |      0|  0|  12|           3|           1|
    |add_ln139_fu_372_p2       |     +    |      0|  0|  15|           9|           9|
    |add_ln700_fu_450_p2       |     +    |      0|  0|  31|           1|          24|
    |grp_fu_246_p2             |     -    |      0|  0|  47|           1|          40|
    |icmp_ln128_fu_260_p2      |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln135_fu_299_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln136_fu_323_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln138_fu_360_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln1494_26_fu_404_p2  |   icmp   |      0|  0|  21|          40|           1|
    |icmp_ln1494_fu_283_p2     |   icmp   |      0|  0|  21|          40|          40|
    |icmp_ln851_fu_444_p2      |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln887_fu_482_p2      |   icmp   |      0|  0|  18|          24|           9|
    |icmp_ln895_fu_487_p2      |   icmp   |      0|  0|  18|          17|           1|
    |or_ln887_fu_503_p2        |    or    |      0|  0|   2|           1|           1|
    |grp_fu_252_p3             |  select  |      0|  0|  40|           1|          40|
    |p_Val2_13_fu_288_p3       |  select  |      0|  0|  40|           1|          40|
    |select_ln108_fu_409_p3    |  select  |      0|  0|  17|           1|          16|
    |select_ln850_fu_464_p3    |  select  |      0|  0|  24|           1|          24|
    |select_ln851_fu_456_p3    |  select  |      0|  0|  24|           1|          24|
    |select_ln887_1_fu_509_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln887_fu_495_p3    |  select  |      0|  0|   9|           1|           9|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      5|  0| 535|         283|         400|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  245|         57|    1|         57|
    |input_0_V_address0     |   21|          4|    9|         36|
    |j_0_0_reg_194          |    9|          2|    9|         18|
    |ji_0_0_reg_216         |    9|          2|    5|         10|
    |jo_0_0_reg_205         |    9|          2|    3|          6|
    |k_0_0_reg_227          |    9|          2|    3|          6|
    |max_val_V_0_0_reg_184  |    9|          2|   40|         80|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  311|         71|   70|        213|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln128_reg_539            |   9|   0|    9|          0|
    |add_ln135_reg_567            |   3|   0|    3|          0|
    |add_ln136_reg_580            |   5|   0|    5|          0|
    |add_ln138_reg_613            |   3|   0|    3|          0|
    |ap_CS_fsm                    |  56|   0|   56|          0|
    |input_0_V_load_reg_627       |  40|   0|   40|          0|
    |j_0_0_reg_194                |   9|   0|    9|          0|
    |ji_0_0_reg_216               |   5|   0|    5|          0|
    |jo_0_0_reg_205               |   3|   0|    3|          0|
    |k_0_0_reg_227                |   3|   0|    3|          0|
    |max_val_V_0_0_reg_184        |  40|   0|   40|          0|
    |output_states_0_0_s_reg_590  |   7|   0|    7|          0|
    |output_states_1_0_s_reg_595  |   7|   0|    7|          0|
    |output_states_2_0_s_reg_600  |   7|   0|    7|          0|
    |output_states_3_0_s_reg_605  |   7|   0|    7|          0|
    |p_Val2_10_reg_526            |  40|   0|   40|          0|
    |p_Val2_12_reg_544            |  40|   0|   40|          0|
    |p_Val2_9_reg_632             |  40|   0|   40|          0|
    |select_ln850_reg_638         |  24|   0|   24|          0|
    |shl_ln1_reg_585              |   7|   0|    9|          2|
    |shl_ln_reg_572               |   3|   0|    7|          4|
    |tmp_76_reg_644               |  17|   0|   17|          0|
    |trunc_ln180_reg_623          |   2|   0|    2|          0|
    |udiv_ln1148_reg_555          |  40|   0|   40|          0|
    |zext_ln135_reg_559           |  40|   0|   56|         16|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 457|   0|  479|         22|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs | quantize_activation | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs | quantize_activation | return value |
|ap_start                      |  in |    1| ap_ctrl_hs | quantize_activation | return value |
|ap_done                       | out |    1| ap_ctrl_hs | quantize_activation | return value |
|ap_idle                       | out |    1| ap_ctrl_hs | quantize_activation | return value |
|ap_ready                      | out |    1| ap_ctrl_hs | quantize_activation | return value |
|ap_return                     | out |   40| ap_ctrl_hs | quantize_activation | return value |
|input_0_V_address0            | out |    9|  ap_memory |      input_0_V      |     array    |
|input_0_V_ce0                 | out |    1|  ap_memory |      input_0_V      |     array    |
|input_0_V_q0                  |  in |   40|  ap_memory |      input_0_V      |     array    |
|output_states_0_0_V_address0  | out |    7|  ap_memory | output_states_0_0_V |     array    |
|output_states_0_0_V_ce0       | out |    1|  ap_memory | output_states_0_0_V |     array    |
|output_states_0_0_V_we0       | out |    1|  ap_memory | output_states_0_0_V |     array    |
|output_states_0_0_V_d0        | out |    8|  ap_memory | output_states_0_0_V |     array    |
|output_states_1_0_V_address0  | out |    7|  ap_memory | output_states_1_0_V |     array    |
|output_states_1_0_V_ce0       | out |    1|  ap_memory | output_states_1_0_V |     array    |
|output_states_1_0_V_we0       | out |    1|  ap_memory | output_states_1_0_V |     array    |
|output_states_1_0_V_d0        | out |    8|  ap_memory | output_states_1_0_V |     array    |
|output_states_2_0_V_address0  | out |    7|  ap_memory | output_states_2_0_V |     array    |
|output_states_2_0_V_ce0       | out |    1|  ap_memory | output_states_2_0_V |     array    |
|output_states_2_0_V_we0       | out |    1|  ap_memory | output_states_2_0_V |     array    |
|output_states_2_0_V_d0        | out |    8|  ap_memory | output_states_2_0_V |     array    |
|output_states_3_0_V_address0  | out |    7|  ap_memory | output_states_3_0_V |     array    |
|output_states_3_0_V_ce0       | out |    1|  ap_memory | output_states_3_0_V |     array    |
|output_states_3_0_V_we0       | out |    1|  ap_memory | output_states_3_0_V |     array    |
|output_states_3_0_V_d0        | out |    8|  ap_memory | output_states_3_0_V |     array    |
+------------------------------+-----+-----+------------+---------------------+--------------+

