{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 06 11:41:22 2018 " "Info: Processing started: Sat Jan 06 11:41:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_single -c CPU_single --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_single -c CPU_single --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[0\] " "Warning: Node \"ALU:inst1\|data_bus\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[0\]_239 " "Warning: Node \"ALU:inst1\|data_bus\[0\]_239\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[5\] " "Warning: Node \"RAM:inst21\|s\[5\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[0\]_10365 " "Warning: Node \"RAM:inst21\|s\[0\]_10365\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[4\] " "Warning: Node \"RAM:inst21\|s\[4\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[8\] " "Warning: Node \"ALU:inst1\|data_bus\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[1\] " "Warning: Node \"RAM:inst21\|s\[1\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[0\] " "Warning: Node \"RAM:inst21\|s\[0\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[6\] " "Warning: Node \"ALU:inst1\|data_bus\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[7\] " "Warning: Node \"ALU:inst1\|data_bus\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[5\] " "Warning: Node \"ALU:inst1\|data_bus\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[6\] " "Warning: Node \"RAM:inst21\|s\[6\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[7\] " "Warning: Node \"RAM:inst21\|s\[7\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[3\] " "Warning: Node \"RAM:inst21\|s\[3\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RAM:inst21\|s\[2\] " "Warning: Node \"RAM:inst21\|s\[2\]\" is a latch" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[4\] " "Warning: Node \"ALU:inst1\|data_bus\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[1\] " "Warning: Node \"ALU:inst1\|data_bus\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[2\] " "Warning: Node \"ALU:inst1\|data_bus\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst1\|data_bus\[3\] " "Warning: Node \"ALU:inst1\|data_bus\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[0\] " "Warning: Node \"temp:temp_B\|s\[0\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[0\] " "Warning: Node \"temp:temp_A\|s\[0\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[1\] " "Warning: Node \"temp:temp_B\|s\[1\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[6\] " "Warning: Node \"temp:temp_B\|s\[6\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[5\] " "Warning: Node \"temp:temp_B\|s\[5\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[4\] " "Warning: Node \"temp:temp_B\|s\[4\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[2\] " "Warning: Node \"temp:temp_B\|s\[2\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[3\] " "Warning: Node \"temp:temp_B\|s\[3\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[6\] " "Warning: Node \"temp:temp_A\|s\[6\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[7\] " "Warning: Node \"temp:temp_A\|s\[7\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_B\|s\[7\] " "Warning: Node \"temp:temp_B\|s\[7\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[4\] " "Warning: Node \"temp:temp_A\|s\[4\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[2\] " "Warning: Node \"temp:temp_A\|s\[2\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[5\] " "Warning: Node \"temp:temp_A\|s\[5\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[1\] " "Warning: Node \"temp:temp_A\|s\[1\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "temp:temp_A\|s\[3\] " "Warning: Node \"temp:temp_A\|s\[3\]\" is a latch" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "49 " "Warning: Found 49 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[3\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[3\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[2\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[2\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[1\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[1\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[4\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[4\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[2\] " "Info: Detected ripple clock \"RAM:inst21\|s\[2\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[3\] " "Info: Detected ripple clock \"RAM:inst21\|s\[3\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[7\] " "Info: Detected ripple clock \"RAM:inst21\|s\[7\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[6\] " "Info: Detected ripple clock \"RAM:inst21\|s\[6\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[5\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[5\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[7\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[7\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[6\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[6\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[0\] " "Info: Detected ripple clock \"RAM:inst21\|s\[0\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[1\] " "Info: Detected ripple clock \"RAM:inst21\|s\[1\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[8\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[8\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[4\] " "Info: Detected ripple clock \"RAM:inst21\|s\[4\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[0\]_10365 " "Info: Detected ripple clock \"RAM:inst21\|s\[0\]_10365\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 0 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[0\]_10365" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "RAM:inst21\|s\[5\] " "Info: Detected ripple clock \"RAM:inst21\|s\[5\]\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|s\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[0\]_239 " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[0\]_239\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 0 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[0\]_239" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ALU:inst1\|data_bus\[0\] " "Info: Detected ripple clock \"ALU:inst1\|data_bus\[0\]\" as buffer" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst1\|data_bus\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|LOD_SA~7 " "Info: Detected gated clock \"console:inst2\|LOD_SA~7\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 11 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|LOD_SA~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|LOD_SB~5 " "Info: Detected gated clock \"console:inst2\|LOD_SB~5\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 11 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|LOD_SB~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "temp:temp_A\|s\[7\]~8 " "Info: Detected gated clock \"temp:temp_A\|s\[7\]~8\" as buffer" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "temp:temp_A\|s\[7\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "temp:temp_B\|s\[7\]~8 " "Info: Detected gated clock \"temp:temp_B\|s\[7\]~8\" as buffer" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "temp:temp_B\|s\[7\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|MADD\[0\]~6 " "Info: Detected gated clock \"console:inst2\|MADD\[0\]~6\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 15 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|MADD\[0\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|CS~11 " "Info: Detected gated clock \"console:inst2\|CS~11\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 14 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|CS~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|Equal2~0 " "Info: Detected gated clock \"decoder_comm:inst32\|Equal2~0\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 31 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "mux3_1:inst6\|Equal1~0 " "Info: Detected gated clock \"mux3_1:inst6\|Equal1~0\" as buffer" {  } { { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux3_1:inst6\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|Equal1~1 " "Info: Detected gated clock \"decoder_comm:inst32\|Equal1~1\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 26 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|WE~5 " "Info: Detected gated clock \"console:inst2\|WE~5\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 12 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|WE~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|MADD\[0\]~2 " "Info: Detected gated clock \"console:inst2\|MADD\[0\]~2\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 15 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|MADD\[0\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|JZ~1 " "Info: Detected gated clock \"decoder_comm:inst32\|JZ~1\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|JZ~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|JZ~2 " "Info: Detected gated clock \"decoder_comm:inst32\|JZ~2\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|JZ~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[2\]~10 " "Info: Detected gated clock \"RAM:inst21\|dout\[2\]~10\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[2\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[3\]~11 " "Info: Detected gated clock \"RAM:inst21\|dout\[3\]~11\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[3\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[1\]~9 " "Info: Detected gated clock \"RAM:inst21\|dout\[1\]~9\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[1\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[0\]~8 " "Info: Detected gated clock \"RAM:inst21\|dout\[0\]~8\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[0\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|process_1~4 " "Info: Detected gated clock \"console:inst2\|process_1~4\" as buffer" {  } { { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|process_1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|Equal1~0 " "Info: Detected gated clock \"decoder_comm:inst32\|Equal1~0\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 26 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[5\]~13 " "Info: Detected gated clock \"RAM:inst21\|dout\[5\]~13\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[5\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[6\]~12 " "Info: Detected gated clock \"RAM:inst21\|dout\[6\]~12\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[6\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "RAM:inst21\|dout\[4\]~14 " "Info: Detected gated clock \"RAM:inst21\|dout\[4\]~14\" as buffer" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "RAM:inst21\|dout\[4\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|LOD_SA~6 " "Info: Detected gated clock \"console:inst2\|LOD_SA~6\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 11 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|LOD_SA~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|Equal0~0 " "Info: Detected gated clock \"decoder_comm:inst32\|Equal0~0\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 21 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|JZ~3 " "Info: Detected gated clock \"decoder_comm:inst32\|JZ~3\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|JZ~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|JZ~0 " "Info: Detected gated clock \"decoder_comm:inst32\|JZ~0\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|JZ~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|process_0~3 " "Info: Detected gated clock \"console:inst2\|process_0~3\" as buffer" {  } { { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|process_0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "console:inst2\|cnt\[0\] " "Info: Detected ripple clock \"console:inst2\|cnt\[0\]\" as buffer" {  } { { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|cnt\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "console:inst2\|process_1~5 " "Info: Detected gated clock \"console:inst2\|process_1~5\" as buffer" {  } { { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "console:inst2\|process_1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "decoder_comm:inst32\|Equal0~1 " "Info: Detected gated clock \"decoder_comm:inst32\|Equal0~1\" as buffer" {  } { { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 21 -1 0 } } { "d:/download/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/download/quartus/bin/Assignment Editor.qase" 1 { { 0 "decoder_comm:inst32\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ALU:inst1\|data_bus\[5\] register RAM:inst21\|mem\[174\]\[3\] 22.76 MHz 43.946 ns Internal " "Info: Clock \"clk\" has Internal fmax of 22.76 MHz between source register \"ALU:inst1\|data_bus\[5\]\" and destination register \"RAM:inst21\|mem\[174\]\[3\]\" (period= 43.946 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.792 ns + Longest register register " "Info: + Longest register to register delay is 9.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALU:inst1\|data_bus\[5\] 1 REG LCCOMB_X16_Y11_N20 17 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X16_Y11_N20; Fanout = 17; REG Node = 'ALU:inst1\|data_bus\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst1|data_bus[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.202 ns) 1.644 ns decoder_comm:inst32\|JZ~1 2 COMB LCCOMB_X22_Y11_N12 1 " "Info: 2: + IC(1.442 ns) + CELL(0.202 ns) = 1.644 ns; Loc. = LCCOMB_X22_Y11_N12; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~1'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 2.211 ns decoder_comm:inst32\|JZ~3 3 COMB LCCOMB_X22_Y11_N18 1 " "Info: 3: + IC(0.361 ns) + CELL(0.206 ns) = 2.211 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~3'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 2.774 ns console:inst2\|process_0~4 4 COMB LCCOMB_X22_Y11_N10 7 " "Info: 4: + IC(0.357 ns) + CELL(0.206 ns) = 2.774 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 7; COMB Node = 'console:inst2\|process_0~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { decoder_comm:inst32|JZ~3 console:inst2|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.206 ns) 3.347 ns console:inst2\|CS~8 5 COMB LCCOMB_X22_Y11_N0 2 " "Info: 5: + IC(0.367 ns) + CELL(0.206 ns) = 3.347 ns; Loc. = LCCOMB_X22_Y11_N0; Fanout = 2; COMB Node = 'console:inst2\|CS~8'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { console:inst2|process_0~4 console:inst2|CS~8 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.371 ns) + CELL(0.206 ns) 3.924 ns RAM:inst21\|to_bus\[7\]~7 6 COMB LCCOMB_X22_Y11_N16 303 " "Info: 6: + IC(0.371 ns) + CELL(0.206 ns) = 3.924 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 303; COMB Node = 'RAM:inst21\|to_bus\[7\]~7'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { console:inst2|CS~8 RAM:inst21|to_bus[7]~7 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.221 ns) + CELL(0.370 ns) 6.515 ns RAM:inst21\|to_bus\[3\]~22 7 COMB LCCOMB_X13_Y9_N6 203 " "Info: 7: + IC(2.221 ns) + CELL(0.370 ns) = 6.515 ns; Loc. = LCCOMB_X13_Y9_N6; Fanout = 203; COMB Node = 'RAM:inst21\|to_bus\[3\]~22'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.591 ns" { RAM:inst21|to_bus[7]~7 RAM:inst21|to_bus[3]~22 } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.963 ns) + CELL(0.206 ns) 9.684 ns RAM:inst21\|mem\[174\]\[3\]~feeder 8 COMB LCCOMB_X28_Y4_N0 1 " "Info: 8: + IC(2.963 ns) + CELL(0.206 ns) = 9.684 ns; Loc. = LCCOMB_X28_Y4_N0; Fanout = 1; COMB Node = 'RAM:inst21\|mem\[174\]\[3\]~feeder'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.169 ns" { RAM:inst21|to_bus[3]~22 RAM:inst21|mem[174][3]~feeder } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.792 ns RAM:inst21\|mem\[174\]\[3\] 9 REG LCFF_X28_Y4_N1 2 " "Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 9.792 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 2; REG Node = 'RAM:inst21\|mem\[174\]\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { RAM:inst21|mem[174][3]~feeder RAM:inst21|mem[174][3] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.710 ns ( 17.46 % ) " "Info: Total cell delay = 1.710 ns ( 17.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.082 ns ( 82.54 % ) " "Info: Total interconnect delay = 8.082 ns ( 82.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "9.792 ns" { ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~8 RAM:inst21|to_bus[7]~7 RAM:inst21|to_bus[3]~22 RAM:inst21|mem[174][3]~feeder RAM:inst21|mem[174][3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "9.792 ns" { ALU:inst1|data_bus[5] {} decoder_comm:inst32|JZ~1 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~8 {} RAM:inst21|to_bus[7]~7 {} RAM:inst21|to_bus[3]~22 {} RAM:inst21|mem[174][3]~feeder {} RAM:inst21|mem[174][3] {} } { 0.000ns 1.442ns 0.361ns 0.357ns 0.367ns 0.371ns 2.221ns 2.963ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-12.221 ns - Smallest " "Info: - Smallest clock skew is -12.221 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.870 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 2081 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2081; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 2.870 ns RAM:inst21\|mem\[174\]\[3\] 3 REG LCFF_X28_Y4_N1 2 " "Info: 3: + IC(0.925 ns) + CELL(0.666 ns) = 2.870 ns; Loc. = LCFF_X28_Y4_N1; Fanout = 2; REG Node = 'RAM:inst21\|mem\[174\]\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clk~clkctrl RAM:inst21|mem[174][3] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.93 % ) " "Info: Total cell delay = 1.806 ns ( 62.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 37.07 % ) " "Info: Total interconnect delay = 1.064 ns ( 37.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { clk clk~clkctrl RAM:inst21|mem[174][3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.870 ns" { clk {} clk~combout {} clk~clkctrl {} RAM:inst21|mem[174][3] {} } { 0.000ns 0.000ns 0.139ns 0.925ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 15.091 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 15.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(0.970 ns) 4.471 ns console:inst2\|cnt\[0\] 2 REG LCFF_X26_Y13_N27 12 " "Info: 2: + IC(2.361 ns) + CELL(0.970 ns) = 4.471 ns; Loc. = LCFF_X26_Y13_N27; Fanout = 12; REG Node = 'console:inst2\|cnt\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.202 ns) 5.157 ns mux3_1:inst6\|Equal1~0 3 COMB LCCOMB_X26_Y13_N28 4 " "Info: 3: + IC(0.484 ns) + CELL(0.202 ns) = 5.157 ns; Loc. = LCCOMB_X26_Y13_N28; Fanout = 4; COMB Node = 'mux3_1:inst6\|Equal1~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { console:inst2|cnt[0] mux3_1:inst6|Equal1~0 } "NODE_NAME" } } { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.206 ns) 6.853 ns RAM:inst21\|s\[5\] 4 REG LCCOMB_X22_Y10_N0 11 " "Info: 4: + IC(1.490 ns) + CELL(0.206 ns) = 6.853 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 11; REG Node = 'RAM:inst21\|s\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { mux3_1:inst6|Equal1~0 RAM:inst21|s[5] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.370 ns) 8.714 ns decoder_comm:inst32\|Equal2~0 5 COMB LCCOMB_X25_Y13_N18 5 " "Info: 5: + IC(1.491 ns) + CELL(0.370 ns) = 8.714 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 5; COMB Node = 'decoder_comm:inst32\|Equal2~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 9.297 ns console:inst2\|process_1~4 6 COMB LCCOMB_X25_Y13_N30 1 " "Info: 6: + IC(0.377 ns) + CELL(0.206 ns) = 9.297 ns; Loc. = LCCOMB_X25_Y13_N30; Fanout = 1; COMB Node = 'console:inst2\|process_1~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 9.857 ns console:inst2\|process_1~5 7 COMB LCCOMB_X25_Y13_N0 5 " "Info: 7: + IC(0.354 ns) + CELL(0.206 ns) = 9.857 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 5; COMB Node = 'console:inst2\|process_1~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { console:inst2|process_1~4 console:inst2|process_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.370 ns) 11.276 ns console:inst2\|WE~5 8 COMB LCCOMB_X25_Y13_N14 2 " "Info: 8: + IC(1.049 ns) + CELL(0.370 ns) = 11.276 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 2; COMB Node = 'console:inst2\|WE~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { console:inst2|process_1~5 console:inst2|WE~5 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.651 ns) 13.454 ns ALU:inst1\|data_bus\[8\]~77 9 COMB LCCOMB_X23_Y11_N10 10 " "Info: 9: + IC(1.527 ns) + CELL(0.651 ns) = 13.454 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 10; COMB Node = 'ALU:inst1\|data_bus\[8\]~77'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { console:inst2|WE~5 ALU:inst1|data_bus[8]~77 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.206 ns) 15.091 ns ALU:inst1\|data_bus\[5\] 10 REG LCCOMB_X16_Y11_N20 17 " "Info: 10: + IC(1.431 ns) + CELL(0.206 ns) = 15.091 ns; Loc. = LCCOMB_X16_Y11_N20; Fanout = 17; REG Node = 'ALU:inst1\|data_bus\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.527 ns ( 30.00 % ) " "Info: Total cell delay = 4.527 ns ( 30.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.564 ns ( 70.00 % ) " "Info: Total interconnect delay = 10.564 ns ( 70.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "15.091 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "15.091 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[5] {} } { 0.000ns 0.000ns 2.361ns 0.484ns 1.490ns 1.491ns 0.377ns 0.354ns 1.049ns 1.527ns 1.431ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.206ns 0.370ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { clk clk~clkctrl RAM:inst21|mem[174][3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.870 ns" { clk {} clk~combout {} clk~clkctrl {} RAM:inst21|mem[174][3] {} } { 0.000ns 0.000ns 0.139ns 0.925ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "15.091 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "15.091 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[5] {} } { 0.000ns 0.000ns 2.361ns 0.484ns 1.490ns 1.491ns 0.377ns 0.354ns 1.049ns 1.527ns 1.431ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.206ns 0.370ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 14 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "9.792 ns" { ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~8 RAM:inst21|to_bus[7]~7 RAM:inst21|to_bus[3]~22 RAM:inst21|mem[174][3]~feeder RAM:inst21|mem[174][3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "9.792 ns" { ALU:inst1|data_bus[5] {} decoder_comm:inst32|JZ~1 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~8 {} RAM:inst21|to_bus[7]~7 {} RAM:inst21|to_bus[3]~22 {} RAM:inst21|mem[174][3]~feeder {} RAM:inst21|mem[174][3] {} } { 0.000ns 1.442ns 0.361ns 0.357ns 0.367ns 0.371ns 2.221ns 2.963ns 0.000ns } { 0.000ns 0.202ns 0.206ns 0.206ns 0.206ns 0.206ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { clk clk~clkctrl RAM:inst21|mem[174][3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.870 ns" { clk {} clk~combout {} clk~clkctrl {} RAM:inst21|mem[174][3] {} } { 0.000ns 0.000ns 0.139ns 0.925ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "15.091 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "15.091 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[5] {} } { 0.000ns 0.000ns 2.361ns 0.484ns 1.490ns 1.491ns 0.377ns 0.354ns 1.049ns 1.527ns 1.431ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.206ns 0.370ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 168 " "Warning: Circuit may not operate. Detected 168 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "GPR_group:inst11\|reg:A\|s\[6\] temp:temp_B\|s\[6\] clk 16.916 ns " "Info: Found hold time violation between source  pin or register \"GPR_group:inst11\|reg:A\|s\[6\]\" and destination pin or register \"temp:temp_B\|s\[6\]\" for clock \"clk\" (Hold time is 16.916 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "21.270 ns + Largest " "Info: + Largest clock skew is 21.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 24.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 24.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(0.970 ns) 4.471 ns console:inst2\|cnt\[0\] 2 REG LCFF_X26_Y13_N27 12 " "Info: 2: + IC(2.361 ns) + CELL(0.970 ns) = 4.471 ns; Loc. = LCFF_X26_Y13_N27; Fanout = 12; REG Node = 'console:inst2\|cnt\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.202 ns) 5.157 ns mux3_1:inst6\|Equal1~0 3 COMB LCCOMB_X26_Y13_N28 4 " "Info: 3: + IC(0.484 ns) + CELL(0.202 ns) = 5.157 ns; Loc. = LCCOMB_X26_Y13_N28; Fanout = 4; COMB Node = 'mux3_1:inst6\|Equal1~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { console:inst2|cnt[0] mux3_1:inst6|Equal1~0 } "NODE_NAME" } } { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.206 ns) 6.853 ns RAM:inst21\|s\[5\] 4 REG LCCOMB_X22_Y10_N0 11 " "Info: 4: + IC(1.490 ns) + CELL(0.206 ns) = 6.853 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 11; REG Node = 'RAM:inst21\|s\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { mux3_1:inst6|Equal1~0 RAM:inst21|s[5] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.370 ns) 8.714 ns decoder_comm:inst32\|Equal2~0 5 COMB LCCOMB_X25_Y13_N18 5 " "Info: 5: + IC(1.491 ns) + CELL(0.370 ns) = 8.714 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 5; COMB Node = 'decoder_comm:inst32\|Equal2~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 9.297 ns console:inst2\|process_1~4 6 COMB LCCOMB_X25_Y13_N30 1 " "Info: 6: + IC(0.377 ns) + CELL(0.206 ns) = 9.297 ns; Loc. = LCCOMB_X25_Y13_N30; Fanout = 1; COMB Node = 'console:inst2\|process_1~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 9.857 ns console:inst2\|process_1~5 7 COMB LCCOMB_X25_Y13_N0 5 " "Info: 7: + IC(0.354 ns) + CELL(0.206 ns) = 9.857 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 5; COMB Node = 'console:inst2\|process_1~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { console:inst2|process_1~4 console:inst2|process_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.370 ns) 11.276 ns console:inst2\|WE~5 8 COMB LCCOMB_X25_Y13_N14 2 " "Info: 8: + IC(1.049 ns) + CELL(0.370 ns) = 11.276 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 2; COMB Node = 'console:inst2\|WE~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { console:inst2|process_1~5 console:inst2|WE~5 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.651 ns) 13.454 ns ALU:inst1\|data_bus\[8\]~77 9 COMB LCCOMB_X23_Y11_N10 10 " "Info: 9: + IC(1.527 ns) + CELL(0.651 ns) = 13.454 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 10; COMB Node = 'ALU:inst1\|data_bus\[8\]~77'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { console:inst2|WE~5 ALU:inst1|data_bus[8]~77 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.206 ns) 15.091 ns ALU:inst1\|data_bus\[5\] 10 REG LCCOMB_X16_Y11_N20 17 " "Info: 10: + IC(1.431 ns) + CELL(0.206 ns) = 15.091 ns; Loc. = LCCOMB_X16_Y11_N20; Fanout = 17; REG Node = 'ALU:inst1\|data_bus\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.202 ns) 16.735 ns decoder_comm:inst32\|JZ~1 11 COMB LCCOMB_X22_Y11_N12 1 " "Info: 11: + IC(1.442 ns) + CELL(0.202 ns) = 16.735 ns; Loc. = LCCOMB_X22_Y11_N12; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~1'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 17.302 ns decoder_comm:inst32\|JZ~3 12 COMB LCCOMB_X22_Y11_N18 1 " "Info: 12: + IC(0.361 ns) + CELL(0.206 ns) = 17.302 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~3'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 17.865 ns console:inst2\|process_0~4 13 COMB LCCOMB_X22_Y11_N10 7 " "Info: 13: + IC(0.357 ns) + CELL(0.206 ns) = 17.865 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 7; COMB Node = 'console:inst2\|process_0~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { decoder_comm:inst32|JZ~3 console:inst2|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.624 ns) 20.001 ns console:inst2\|CS~11 14 COMB LCCOMB_X26_Y13_N10 2 " "Info: 14: + IC(1.512 ns) + CELL(0.624 ns) = 20.001 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 2; COMB Node = 'console:inst2\|CS~11'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.136 ns" { console:inst2|process_0~4 console:inst2|CS~11 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 20.567 ns temp:temp_B\|s\[7\]~8 15 COMB LCCOMB_X26_Y13_N14 1 " "Info: 15: + IC(0.360 ns) + CELL(0.206 ns) = 20.567 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 1; COMB Node = 'temp:temp_B\|s\[7\]~8'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { console:inst2|CS~11 temp:temp_B|s[7]~8 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.000 ns) 22.416 ns temp:temp_B\|s\[7\]~8clkctrl 16 COMB CLKCTRL_G7 8 " "Info: 16: + IC(1.849 ns) + CELL(0.000 ns) = 22.416 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'temp:temp_B\|s\[7\]~8clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.206 ns) 24.100 ns temp:temp_B\|s\[6\] 17 REG LCCOMB_X26_Y16_N28 10 " "Info: 17: + IC(1.478 ns) + CELL(0.206 ns) = 24.100 ns; Loc. = LCCOMB_X26_Y16_N28; Fanout = 10; REG Node = 'temp:temp_B\|s\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { temp:temp_B|s[7]~8clkctrl temp:temp_B|s[6] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.177 ns ( 25.63 % ) " "Info: Total cell delay = 6.177 ns ( 25.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.923 ns ( 74.37 % ) " "Info: Total interconnect delay = 17.923 ns ( 74.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "24.100 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "24.100 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[5] {} decoder_comm:inst32|JZ~1 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[6] {} } { 0.000ns 0.000ns 2.361ns 0.484ns 1.490ns 1.491ns 0.377ns 0.354ns 1.049ns 1.527ns 1.431ns 1.442ns 0.361ns 0.357ns 1.512ns 0.360ns 1.849ns 1.478ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.206ns 0.370ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.206ns 0.206ns 0.624ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.830 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 2081 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 2081; COMB Node = 'clk~clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.666 ns) 2.830 ns GPR_group:inst11\|reg:A\|s\[6\] 3 REG LCFF_X21_Y11_N25 3 " "Info: 3: + IC(0.885 ns) + CELL(0.666 ns) = 2.830 ns; Loc. = LCFF_X21_Y11_N25; Fanout = 3; REG Node = 'GPR_group:inst11\|reg:A\|s\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk~clkctrl GPR_group:inst11|reg:A|s[6] } "NODE_NAME" } } { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.82 % ) " "Info: Total cell delay = 1.806 ns ( 63.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 36.18 % ) " "Info: Total interconnect delay = 1.024 ns ( 36.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk clk~clkctrl GPR_group:inst11|reg:A|s[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk {} clk~combout {} clk~clkctrl {} GPR_group:inst11|reg:A|s[6] {} } { 0.000ns 0.000ns 0.139ns 0.885ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "24.100 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "24.100 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[5] {} decoder_comm:inst32|JZ~1 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[6] {} } { 0.000ns 0.000ns 2.361ns 0.484ns 1.490ns 1.491ns 0.377ns 0.354ns 1.049ns 1.527ns 1.431ns 1.442ns 0.361ns 0.357ns 1.512ns 0.360ns 1.849ns 1.478ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.206ns 0.370ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.206ns 0.206ns 0.624ns 0.206ns 0.000ns 0.206ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk clk~clkctrl GPR_group:inst11|reg:A|s[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk {} clk~combout {} clk~clkctrl {} GPR_group:inst11|reg:A|s[6] {} } { 0.000ns 0.000ns 0.139ns 0.885ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.050 ns - Shortest register register " "Info: - Shortest register to register delay is 4.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPR_group:inst11\|reg:A\|s\[6\] 1 REG LCFF_X21_Y11_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y11_N25; Fanout = 3; REG Node = 'GPR_group:inst11\|reg:A\|s\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR_group:inst11|reg:A|s[6] } "NODE_NAME" } } { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.366 ns) 0.822 ns GPR_group:inst11\|mux4_3_1:inst4\|dout\[6\]~21 2 COMB LCCOMB_X21_Y11_N0 2 " "Info: 2: + IC(0.456 ns) + CELL(0.366 ns) = 0.822 ns; Loc. = LCCOMB_X21_Y11_N0; Fanout = 2; COMB Node = 'GPR_group:inst11\|mux4_3_1:inst4\|dout\[6\]~21'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.822 ns" { GPR_group:inst11|reg:A|s[6] GPR_group:inst11|mux4_3_1:inst4|dout[6]~21 } "NODE_NAME" } } { "mux4_3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux4_3_1.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.370 ns) 2.641 ns temp:temp_B\|s\[6\]~10 3 COMB LCCOMB_X24_Y15_N0 1 " "Info: 3: + IC(1.449 ns) + CELL(0.370 ns) = 2.641 ns; Loc. = LCCOMB_X24_Y15_N0; Fanout = 1; COMB Node = 'temp:temp_B\|s\[6\]~10'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { GPR_group:inst11|mux4_3_1:inst4|dout[6]~21 temp:temp_B|s[6]~10 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.366 ns) 4.050 ns temp:temp_B\|s\[6\] 4 REG LCCOMB_X26_Y16_N28 10 " "Info: 4: + IC(1.043 ns) + CELL(0.366 ns) = 4.050 ns; Loc. = LCCOMB_X26_Y16_N28; Fanout = 10; REG Node = 'temp:temp_B\|s\[6\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.409 ns" { temp:temp_B|s[6]~10 temp:temp_B|s[6] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.102 ns ( 27.21 % ) " "Info: Total cell delay = 1.102 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.948 ns ( 72.79 % ) " "Info: Total interconnect delay = 2.948 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { GPR_group:inst11|reg:A|s[6] GPR_group:inst11|mux4_3_1:inst4|dout[6]~21 temp:temp_B|s[6]~10 temp:temp_B|s[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { GPR_group:inst11|reg:A|s[6] {} GPR_group:inst11|mux4_3_1:inst4|dout[6]~21 {} temp:temp_B|s[6]~10 {} temp:temp_B|s[6] {} } { 0.000ns 0.456ns 1.449ns 1.043ns } { 0.000ns 0.366ns 0.370ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "reg.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/reg.vhd" 20 -1 0 } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "24.100 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "24.100 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[5] {} decoder_comm:inst32|JZ~1 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[6] {} } { 0.000ns 0.000ns 2.361ns 0.484ns 1.490ns 1.491ns 0.377ns 0.354ns 1.049ns 1.527ns 1.431ns 1.442ns 0.361ns 0.357ns 1.512ns 0.360ns 1.849ns 1.478ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.206ns 0.370ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.206ns 0.206ns 0.624ns 0.206ns 0.000ns 0.206ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk clk~clkctrl GPR_group:inst11|reg:A|s[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk {} clk~combout {} clk~clkctrl {} GPR_group:inst11|reg:A|s[6] {} } { 0.000ns 0.000ns 0.139ns 0.885ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { GPR_group:inst11|reg:A|s[6] GPR_group:inst11|mux4_3_1:inst4|dout[6]~21 temp:temp_B|s[6]~10 temp:temp_B|s[6] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { GPR_group:inst11|reg:A|s[6] {} GPR_group:inst11|mux4_3_1:inst4|dout[6]~21 {} temp:temp_B|s[6]~10 {} temp:temp_B|s[6] {} } { 0.000ns 0.456ns 1.449ns 1.043ns } { 0.000ns 0.366ns 0.370ns 0.366ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "temp:temp_B\|s\[7\] std_in\[7\] reset 3.793 ns register " "Info: tsu for register \"temp:temp_B\|s\[7\]\" (data pin = \"std_in\[7\]\", clock pin = \"reset\") is 3.793 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.231 ns + Longest pin register " "Info: + Longest pin to register delay is 10.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns std_in\[7\] 1 PIN PIN_94 1 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_94; Fanout = 1; PIN Node = 'std_in\[7\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { std_in[7] } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 192 504 672 208 "std_in\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.797 ns) + CELL(0.651 ns) 8.412 ns temp:temp_B\|s\[7\]~9 2 COMB LCCOMB_X24_Y15_N6 1 " "Info: 2: + IC(6.797 ns) + CELL(0.651 ns) = 8.412 ns; Loc. = LCCOMB_X24_Y15_N6; Fanout = 1; COMB Node = 'temp:temp_B\|s\[7\]~9'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.448 ns" { std_in[7] temp:temp_B|s[7]~9 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.453 ns) + CELL(0.366 ns) 10.231 ns temp:temp_B\|s\[7\] 3 REG LCCOMB_X26_Y16_N6 11 " "Info: 3: + IC(1.453 ns) + CELL(0.366 ns) = 10.231 ns; Loc. = LCCOMB_X26_Y16_N6; Fanout = 11; REG Node = 'temp:temp_B\|s\[7\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.819 ns" { temp:temp_B|s[7]~9 temp:temp_B|s[7] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.981 ns ( 19.36 % ) " "Info: Total cell delay = 1.981 ns ( 19.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.250 ns ( 80.64 % ) " "Info: Total interconnect delay = 8.250 ns ( 80.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "10.231 ns" { std_in[7] temp:temp_B|s[7]~9 temp:temp_B|s[7] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "10.231 ns" { std_in[7] {} std_in[7]~combout {} temp:temp_B|s[7]~9 {} temp:temp_B|s[7] {} } { 0.000ns 0.000ns 6.797ns 1.453ns } { 0.000ns 0.964ns 0.651ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.260 ns + " "Info: + Micro setup delay of destination is 1.260 ns" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 7.698 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to destination register is 7.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 CLK PIN_24 19 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 19; CLK Node = 'reset'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.382 ns) + CELL(0.651 ns) 4.163 ns temp:temp_B\|s\[7\]~8 2 COMB LCCOMB_X26_Y13_N14 1 " "Info: 2: + IC(2.382 ns) + CELL(0.651 ns) = 4.163 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 1; COMB Node = 'temp:temp_B\|s\[7\]~8'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.033 ns" { reset temp:temp_B|s[7]~8 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.000 ns) 6.012 ns temp:temp_B\|s\[7\]~8clkctrl 3 COMB CLKCTRL_G7 8 " "Info: 3: + IC(1.849 ns) + CELL(0.000 ns) = 6.012 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'temp:temp_B\|s\[7\]~8clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.480 ns) + CELL(0.206 ns) 7.698 ns temp:temp_B\|s\[7\] 4 REG LCCOMB_X26_Y16_N6 11 " "Info: 4: + IC(1.480 ns) + CELL(0.206 ns) = 7.698 ns; Loc. = LCCOMB_X26_Y16_N6; Fanout = 11; REG Node = 'temp:temp_B\|s\[7\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { temp:temp_B|s[7]~8clkctrl temp:temp_B|s[7] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.987 ns ( 25.81 % ) " "Info: Total cell delay = 1.987 ns ( 25.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.711 ns ( 74.19 % ) " "Info: Total interconnect delay = 5.711 ns ( 74.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.698 ns" { reset temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[7] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "7.698 ns" { reset {} reset~combout {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[7] {} } { 0.000ns 0.000ns 2.382ns 1.849ns 1.480ns } { 0.000ns 1.130ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "10.231 ns" { std_in[7] temp:temp_B|s[7]~9 temp:temp_B|s[7] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "10.231 ns" { std_in[7] {} std_in[7]~combout {} temp:temp_B|s[7]~9 {} temp:temp_B|s[7] {} } { 0.000ns 0.000ns 6.797ns 1.453ns } { 0.000ns 0.964ns 0.651ns 0.366ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "7.698 ns" { reset temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[7] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "7.698 ns" { reset {} reset~combout {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[7] {} } { 0.000ns 0.000ns 2.382ns 1.849ns 1.480ns } { 0.000ns 1.130ns 0.651ns 0.000ns 0.206ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk std_out\[3\] temp:temp_B\|s\[3\] 31.086 ns register " "Info: tco from clock \"clk\" to destination pin \"std_out\[3\]\" through register \"temp:temp_B\|s\[3\]\" is 31.086 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 24.101 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 24.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(0.970 ns) 4.471 ns console:inst2\|cnt\[0\] 2 REG LCFF_X26_Y13_N27 12 " "Info: 2: + IC(2.361 ns) + CELL(0.970 ns) = 4.471 ns; Loc. = LCFF_X26_Y13_N27; Fanout = 12; REG Node = 'console:inst2\|cnt\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.202 ns) 5.157 ns mux3_1:inst6\|Equal1~0 3 COMB LCCOMB_X26_Y13_N28 4 " "Info: 3: + IC(0.484 ns) + CELL(0.202 ns) = 5.157 ns; Loc. = LCCOMB_X26_Y13_N28; Fanout = 4; COMB Node = 'mux3_1:inst6\|Equal1~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { console:inst2|cnt[0] mux3_1:inst6|Equal1~0 } "NODE_NAME" } } { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.206 ns) 6.853 ns RAM:inst21\|s\[5\] 4 REG LCCOMB_X22_Y10_N0 11 " "Info: 4: + IC(1.490 ns) + CELL(0.206 ns) = 6.853 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 11; REG Node = 'RAM:inst21\|s\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { mux3_1:inst6|Equal1~0 RAM:inst21|s[5] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.370 ns) 8.714 ns decoder_comm:inst32\|Equal2~0 5 COMB LCCOMB_X25_Y13_N18 5 " "Info: 5: + IC(1.491 ns) + CELL(0.370 ns) = 8.714 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 5; COMB Node = 'decoder_comm:inst32\|Equal2~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 9.297 ns console:inst2\|process_1~4 6 COMB LCCOMB_X25_Y13_N30 1 " "Info: 6: + IC(0.377 ns) + CELL(0.206 ns) = 9.297 ns; Loc. = LCCOMB_X25_Y13_N30; Fanout = 1; COMB Node = 'console:inst2\|process_1~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 9.857 ns console:inst2\|process_1~5 7 COMB LCCOMB_X25_Y13_N0 5 " "Info: 7: + IC(0.354 ns) + CELL(0.206 ns) = 9.857 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 5; COMB Node = 'console:inst2\|process_1~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { console:inst2|process_1~4 console:inst2|process_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.370 ns) 11.276 ns console:inst2\|WE~5 8 COMB LCCOMB_X25_Y13_N14 2 " "Info: 8: + IC(1.049 ns) + CELL(0.370 ns) = 11.276 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 2; COMB Node = 'console:inst2\|WE~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { console:inst2|process_1~5 console:inst2|WE~5 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.651 ns) 13.454 ns ALU:inst1\|data_bus\[8\]~77 9 COMB LCCOMB_X23_Y11_N10 10 " "Info: 9: + IC(1.527 ns) + CELL(0.651 ns) = 13.454 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 10; COMB Node = 'ALU:inst1\|data_bus\[8\]~77'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { console:inst2|WE~5 ALU:inst1|data_bus[8]~77 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.206 ns) 15.091 ns ALU:inst1\|data_bus\[5\] 10 REG LCCOMB_X16_Y11_N20 17 " "Info: 10: + IC(1.431 ns) + CELL(0.206 ns) = 15.091 ns; Loc. = LCCOMB_X16_Y11_N20; Fanout = 17; REG Node = 'ALU:inst1\|data_bus\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.202 ns) 16.735 ns decoder_comm:inst32\|JZ~1 11 COMB LCCOMB_X22_Y11_N12 1 " "Info: 11: + IC(1.442 ns) + CELL(0.202 ns) = 16.735 ns; Loc. = LCCOMB_X22_Y11_N12; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~1'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 17.302 ns decoder_comm:inst32\|JZ~3 12 COMB LCCOMB_X22_Y11_N18 1 " "Info: 12: + IC(0.361 ns) + CELL(0.206 ns) = 17.302 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~3'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 17.865 ns console:inst2\|process_0~4 13 COMB LCCOMB_X22_Y11_N10 7 " "Info: 13: + IC(0.357 ns) + CELL(0.206 ns) = 17.865 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 7; COMB Node = 'console:inst2\|process_0~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { decoder_comm:inst32|JZ~3 console:inst2|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.624 ns) 20.001 ns console:inst2\|CS~11 14 COMB LCCOMB_X26_Y13_N10 2 " "Info: 14: + IC(1.512 ns) + CELL(0.624 ns) = 20.001 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 2; COMB Node = 'console:inst2\|CS~11'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.136 ns" { console:inst2|process_0~4 console:inst2|CS~11 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 20.567 ns temp:temp_B\|s\[7\]~8 15 COMB LCCOMB_X26_Y13_N14 1 " "Info: 15: + IC(0.360 ns) + CELL(0.206 ns) = 20.567 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 1; COMB Node = 'temp:temp_B\|s\[7\]~8'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { console:inst2|CS~11 temp:temp_B|s[7]~8 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.000 ns) 22.416 ns temp:temp_B\|s\[7\]~8clkctrl 16 COMB CLKCTRL_G7 8 " "Info: 16: + IC(1.849 ns) + CELL(0.000 ns) = 22.416 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'temp:temp_B\|s\[7\]~8clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.206 ns) 24.101 ns temp:temp_B\|s\[3\] 17 REG LCCOMB_X26_Y16_N22 10 " "Info: 17: + IC(1.479 ns) + CELL(0.206 ns) = 24.101 ns; Loc. = LCCOMB_X26_Y16_N22; Fanout = 10; REG Node = 'temp:temp_B\|s\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.685 ns" { temp:temp_B|s[7]~8clkctrl temp:temp_B|s[3] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.177 ns ( 25.63 % ) " "Info: Total cell delay = 6.177 ns ( 25.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.924 ns ( 74.37 % ) " "Info: Total interconnect delay = 17.924 ns ( 74.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "24.101 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "24.101 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[5] {} decoder_comm:inst32|JZ~1 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[3] {} } { 0.000ns 0.000ns 2.361ns 0.484ns 1.490ns 1.491ns 0.377ns 0.354ns 1.049ns 1.527ns 1.431ns 1.442ns 0.361ns 0.357ns 1.512ns 0.360ns 1.849ns 1.479ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.206ns 0.370ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.206ns 0.206ns 0.624ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.985 ns + Longest register pin " "Info: + Longest register to pin delay is 6.985 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns temp:temp_B\|s\[3\] 1 REG LCCOMB_X26_Y16_N22 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y16_N22; Fanout = 10; REG Node = 'temp:temp_B\|s\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { temp:temp_B|s[3] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.709 ns) + CELL(3.276 ns) 6.985 ns std_out\[3\] 2 PIN PIN_89 0 " "Info: 2: + IC(3.709 ns) + CELL(3.276 ns) = 6.985 ns; Loc. = PIN_89; Fanout = 0; PIN Node = 'std_out\[3\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { temp:temp_B|s[3] std_out[3] } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 152 2152 2328 168 "std_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.276 ns ( 46.90 % ) " "Info: Total cell delay = 3.276 ns ( 46.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.709 ns ( 53.10 % ) " "Info: Total interconnect delay = 3.709 ns ( 53.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { temp:temp_B|s[3] std_out[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "6.985 ns" { temp:temp_B|s[3] {} std_out[3] {} } { 0.000ns 3.709ns } { 0.000ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "24.101 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "24.101 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[5] {} decoder_comm:inst32|JZ~1 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[3] {} } { 0.000ns 0.000ns 2.361ns 0.484ns 1.490ns 1.491ns 0.377ns 0.354ns 1.049ns 1.527ns 1.431ns 1.442ns 0.361ns 0.357ns 1.512ns 0.360ns 1.849ns 1.479ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.206ns 0.370ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.206ns 0.206ns 0.624ns 0.206ns 0.000ns 0.206ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "6.985 ns" { temp:temp_B|s[3] std_out[3] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "6.985 ns" { temp:temp_B|s[3] {} std_out[3] {} } { 0.000ns 3.709ns } { 0.000ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "temp:temp_B\|s\[4\] reset clk 18.771 ns register " "Info: th for register \"temp:temp_B\|s\[4\]\" (data pin = \"reset\", clock pin = \"clk\") is 18.771 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 24.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 24.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 2 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 2; CLK Node = 'clk'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 264 504 672 280 "clk" "" } { 384 984 1024 400 "CLK" "" } { 840 1320 1376 856 "CLK" "" } { 368 532 592 384 "CLK" "" } { 448 1296 1344 464 "CLK" "" } { 256 672 784 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.361 ns) + CELL(0.970 ns) 4.471 ns console:inst2\|cnt\[0\] 2 REG LCFF_X26_Y13_N27 12 " "Info: 2: + IC(2.361 ns) + CELL(0.970 ns) = 4.471 ns; Loc. = LCFF_X26_Y13_N27; Fanout = 12; REG Node = 'console:inst2\|cnt\[0\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { clk console:inst2|cnt[0] } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.202 ns) 5.157 ns mux3_1:inst6\|Equal1~0 3 COMB LCCOMB_X26_Y13_N28 4 " "Info: 3: + IC(0.484 ns) + CELL(0.202 ns) = 5.157 ns; Loc. = LCCOMB_X26_Y13_N28; Fanout = 4; COMB Node = 'mux3_1:inst6\|Equal1~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { console:inst2|cnt[0] mux3_1:inst6|Equal1~0 } "NODE_NAME" } } { "mux3_1.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/mux3_1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.490 ns) + CELL(0.206 ns) 6.853 ns RAM:inst21\|s\[5\] 4 REG LCCOMB_X22_Y10_N0 11 " "Info: 4: + IC(1.490 ns) + CELL(0.206 ns) = 6.853 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 11; REG Node = 'RAM:inst21\|s\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.696 ns" { mux3_1:inst6|Equal1~0 RAM:inst21|s[5] } "NODE_NAME" } } { "RAM.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/RAM.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.370 ns) 8.714 ns decoder_comm:inst32\|Equal2~0 5 COMB LCCOMB_X25_Y13_N18 5 " "Info: 5: + IC(1.491 ns) + CELL(0.370 ns) = 8.714 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 5; COMB Node = 'decoder_comm:inst32\|Equal2~0'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.861 ns" { RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.377 ns) + CELL(0.206 ns) 9.297 ns console:inst2\|process_1~4 6 COMB LCCOMB_X25_Y13_N30 1 " "Info: 6: + IC(0.377 ns) + CELL(0.206 ns) = 9.297 ns; Loc. = LCCOMB_X25_Y13_N30; Fanout = 1; COMB Node = 'console:inst2\|process_1~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.583 ns" { decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 9.857 ns console:inst2\|process_1~5 7 COMB LCCOMB_X25_Y13_N0 5 " "Info: 7: + IC(0.354 ns) + CELL(0.206 ns) = 9.857 ns; Loc. = LCCOMB_X25_Y13_N0; Fanout = 5; COMB Node = 'console:inst2\|process_1~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { console:inst2|process_1~4 console:inst2|process_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.370 ns) 11.276 ns console:inst2\|WE~5 8 COMB LCCOMB_X25_Y13_N14 2 " "Info: 8: + IC(1.049 ns) + CELL(0.370 ns) = 11.276 ns; Loc. = LCCOMB_X25_Y13_N14; Fanout = 2; COMB Node = 'console:inst2\|WE~5'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.419 ns" { console:inst2|process_1~5 console:inst2|WE~5 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.527 ns) + CELL(0.651 ns) 13.454 ns ALU:inst1\|data_bus\[8\]~77 9 COMB LCCOMB_X23_Y11_N10 10 " "Info: 9: + IC(1.527 ns) + CELL(0.651 ns) = 13.454 ns; Loc. = LCCOMB_X23_Y11_N10; Fanout = 10; COMB Node = 'ALU:inst1\|data_bus\[8\]~77'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.178 ns" { console:inst2|WE~5 ALU:inst1|data_bus[8]~77 } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.431 ns) + CELL(0.206 ns) 15.091 ns ALU:inst1\|data_bus\[5\] 10 REG LCCOMB_X16_Y11_N20 17 " "Info: 10: + IC(1.431 ns) + CELL(0.206 ns) = 15.091 ns; Loc. = LCCOMB_X16_Y11_N20; Fanout = 17; REG Node = 'ALU:inst1\|data_bus\[5\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/ALU.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.442 ns) + CELL(0.202 ns) 16.735 ns decoder_comm:inst32\|JZ~1 11 COMB LCCOMB_X22_Y11_N12 1 " "Info: 11: + IC(1.442 ns) + CELL(0.202 ns) = 16.735 ns; Loc. = LCCOMB_X22_Y11_N12; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~1'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 17.302 ns decoder_comm:inst32\|JZ~3 12 COMB LCCOMB_X22_Y11_N18 1 " "Info: 12: + IC(0.361 ns) + CELL(0.206 ns) = 17.302 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 1; COMB Node = 'decoder_comm:inst32\|JZ~3'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 } "NODE_NAME" } } { "decoder_comm.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/decoder_comm.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.357 ns) + CELL(0.206 ns) 17.865 ns console:inst2\|process_0~4 13 COMB LCCOMB_X22_Y11_N10 7 " "Info: 13: + IC(0.357 ns) + CELL(0.206 ns) = 17.865 ns; Loc. = LCCOMB_X22_Y11_N10; Fanout = 7; COMB Node = 'console:inst2\|process_0~4'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.563 ns" { decoder_comm:inst32|JZ~3 console:inst2|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.624 ns) 20.001 ns console:inst2\|CS~11 14 COMB LCCOMB_X26_Y13_N10 2 " "Info: 14: + IC(1.512 ns) + CELL(0.624 ns) = 20.001 ns; Loc. = LCCOMB_X26_Y13_N10; Fanout = 2; COMB Node = 'console:inst2\|CS~11'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.136 ns" { console:inst2|process_0~4 console:inst2|CS~11 } "NODE_NAME" } } { "console.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/console.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.206 ns) 20.567 ns temp:temp_B\|s\[7\]~8 15 COMB LCCOMB_X26_Y13_N14 1 " "Info: 15: + IC(0.360 ns) + CELL(0.206 ns) = 20.567 ns; Loc. = LCCOMB_X26_Y13_N14; Fanout = 1; COMB Node = 'temp:temp_B\|s\[7\]~8'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "0.566 ns" { console:inst2|CS~11 temp:temp_B|s[7]~8 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.849 ns) + CELL(0.000 ns) 22.416 ns temp:temp_B\|s\[7\]~8clkctrl 16 COMB CLKCTRL_G7 8 " "Info: 16: + IC(1.849 ns) + CELL(0.000 ns) = 22.416 ns; Loc. = CLKCTRL_G7; Fanout = 8; COMB Node = 'temp:temp_B\|s\[7\]~8clkctrl'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.849 ns" { temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.478 ns) + CELL(0.206 ns) 24.100 ns temp:temp_B\|s\[4\] 17 REG LCCOMB_X26_Y16_N12 10 " "Info: 17: + IC(1.478 ns) + CELL(0.206 ns) = 24.100 ns; Loc. = LCCOMB_X26_Y16_N12; Fanout = 10; REG Node = 'temp:temp_B\|s\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.684 ns" { temp:temp_B|s[7]~8clkctrl temp:temp_B|s[4] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.177 ns ( 25.63 % ) " "Info: Total cell delay = 6.177 ns ( 25.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.923 ns ( 74.37 % ) " "Info: Total interconnect delay = 17.923 ns ( 74.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "24.100 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "24.100 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[5] {} decoder_comm:inst32|JZ~1 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[4] {} } { 0.000ns 0.000ns 2.361ns 0.484ns 1.490ns 1.491ns 0.377ns 0.354ns 1.049ns 1.527ns 1.431ns 1.442ns 0.361ns 0.357ns 1.512ns 0.360ns 1.849ns 1.478ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.206ns 0.370ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.206ns 0.206ns 0.624ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.329 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 CLK PIN_24 19 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 19; CLK Node = 'reset'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU_single.bdf" "" { Schematic "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/CPU_single.bdf" { { 296 504 672 312 "reset" "" } { 384 1616 1680 400 "RESET" "" } { 384 529 592 400 "RESET" "" } { 432 1296 1344 448 "RESET" "" } { 152 1584 1648 168 "RESET" "" } { 288 672 784 304 "RESET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.360 ns) + CELL(0.370 ns) 3.860 ns temp:temp_B\|s\[4\]~12 2 COMB LCCOMB_X26_Y13_N30 1 " "Info: 2: + IC(2.360 ns) + CELL(0.370 ns) = 3.860 ns; Loc. = LCCOMB_X26_Y13_N30; Fanout = 1; COMB Node = 'temp:temp_B\|s\[4\]~12'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { reset temp:temp_B|s[4]~12 } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.103 ns) + CELL(0.366 ns) 5.329 ns temp:temp_B\|s\[4\] 3 REG LCCOMB_X26_Y16_N12 10 " "Info: 3: + IC(1.103 ns) + CELL(0.366 ns) = 5.329 ns; Loc. = LCCOMB_X26_Y16_N12; Fanout = 10; REG Node = 'temp:temp_B\|s\[4\]'" {  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { temp:temp_B|s[4]~12 temp:temp_B|s[4] } "NODE_NAME" } } { "temp.vhd" "" { Text "E:/Subjects/Logic and Computer Design/201626010110+李畅/CPU_LC_sin/temp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.866 ns ( 35.02 % ) " "Info: Total cell delay = 1.866 ns ( 35.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.463 ns ( 64.98 % ) " "Info: Total interconnect delay = 3.463 ns ( 64.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { reset temp:temp_B|s[4]~12 temp:temp_B|s[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { reset {} reset~combout {} temp:temp_B|s[4]~12 {} temp:temp_B|s[4] {} } { 0.000ns 0.000ns 2.360ns 1.103ns } { 0.000ns 1.130ns 0.370ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "24.100 ns" { clk console:inst2|cnt[0] mux3_1:inst6|Equal1~0 RAM:inst21|s[5] decoder_comm:inst32|Equal2~0 console:inst2|process_1~4 console:inst2|process_1~5 console:inst2|WE~5 ALU:inst1|data_bus[8]~77 ALU:inst1|data_bus[5] decoder_comm:inst32|JZ~1 decoder_comm:inst32|JZ~3 console:inst2|process_0~4 console:inst2|CS~11 temp:temp_B|s[7]~8 temp:temp_B|s[7]~8clkctrl temp:temp_B|s[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "24.100 ns" { clk {} clk~combout {} console:inst2|cnt[0] {} mux3_1:inst6|Equal1~0 {} RAM:inst21|s[5] {} decoder_comm:inst32|Equal2~0 {} console:inst2|process_1~4 {} console:inst2|process_1~5 {} console:inst2|WE~5 {} ALU:inst1|data_bus[8]~77 {} ALU:inst1|data_bus[5] {} decoder_comm:inst32|JZ~1 {} decoder_comm:inst32|JZ~3 {} console:inst2|process_0~4 {} console:inst2|CS~11 {} temp:temp_B|s[7]~8 {} temp:temp_B|s[7]~8clkctrl {} temp:temp_B|s[4] {} } { 0.000ns 0.000ns 2.361ns 0.484ns 1.490ns 1.491ns 0.377ns 0.354ns 1.049ns 1.527ns 1.431ns 1.442ns 0.361ns 0.357ns 1.512ns 0.360ns 1.849ns 1.478ns } { 0.000ns 1.140ns 0.970ns 0.202ns 0.206ns 0.370ns 0.206ns 0.206ns 0.370ns 0.651ns 0.206ns 0.202ns 0.206ns 0.206ns 0.624ns 0.206ns 0.000ns 0.206ns } "" } } { "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/download/quartus/bin/TimingClosureFloorplan.fld" "" "5.329 ns" { reset temp:temp_B|s[4]~12 temp:temp_B|s[4] } "NODE_NAME" } } { "d:/download/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/download/quartus/bin/Technology_Viewer.qrui" "5.329 ns" { reset {} reset~combout {} temp:temp_B|s[4]~12 {} temp:temp_B|s[4] {} } { 0.000ns 0.000ns 2.360ns 1.103ns } { 0.000ns 1.130ns 0.370ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 39 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 06 11:41:29 2018 " "Info: Processing ended: Sat Jan 06 11:41:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
