module INSTRUCTION_CONTROL_UNIT (HF_CLK, BLANK, CHANGE_C_INS, INS, C_INS);

	input  logic        HF_CLK, BLANK, CHANGE_C_INS;
	output logic [31:0] INS, C_INS;
	logic WRITE;
	
	logic [9:0] NEW_INS_ADD, READ_INS_ADD, GIM_ADD;
	logic RST_INS_COUNT, ALL_INS_CMLPTED, EQU;
	
	NEW_INSTRUCTION_VERIFICATOR 
		NIV (HF_CLK, RST_INS_COUNT, INS, EQU, WRITE);
	
	EQUAL_COMPARATOR_MODULE #(10) 
		ALL_INS_CMLPTED_CMP (NEW_INS_ADD, READ_INS_ADD, ALL_INS_CMLPTED);
		
	_OR
		RST_COUNT_OR (ALL_INS_CMLPTED, ~BLANK, RST_INS_COUNT);
		
	COUNTER_MODULE 
		NEW_INS_CM  (EQU,          RST_INS_COUNT, NEW_INS_ADD),
		READ_INS_CM (CHANGE_C_INS, RST_INS_COUNT, READ_INS_ADD);
		
	N_BITS_ONE_SELECT_MUX_MODULE #(10)
		INS_ADD_MUX (NEW_INS_ADD, READ_INS_ADD, EQU, GIM_ADD);
	
	MEMORY_MODULE #(32, 10)
		GRAPHIC_INSTRUCTION_MEMORY (HF_CLK, ALL_INS_CMLPTED, GIM_ADD, WRITE, INS, C_INS);
		
endmodule 