

================================================================
== Vitis HLS Report for 'case_1'
================================================================
* Date:           Fri Sep 26 17:52:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.52>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_data_2_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_2" [HLS/case_1/case_1.cc:22]   --->   Operation 28 'read' 'in_data_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_data_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_7" [HLS/case_1/case_1.cc:32]   --->   Operation 29 'read' 'in_data_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in8 = trunc i16 %in_data_7_read" [HLS/case_1/case_1.cc:32]   --->   Operation 30 'trunc' 'in8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln181 = trunc i16 %in_data_2_read" [HLS/case_1/case_1.cc:181]   --->   Operation 31 'trunc' 'trunc_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i4 %in8" [HLS/case_1/case_1.cc:181]   --->   Operation 32 'sext' 'sext_ln181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (4.52ns)   --->   "%m19 = mul i10 %trunc_ln181, i10 %sext_ln181" [HLS/case_1/case_1.cc:181]   --->   Operation 33 'mul' 'm19' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.13>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln183 = sext i10 %m19" [HLS/case_1/case_1.cc:183]   --->   Operation 34 'sext' 'sext_ln183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (7.13ns)   --->   "%mul_ln183 = mul i20 %sext_ln183, i20 %sext_ln183" [HLS/case_1/case_1.cc:183]   --->   Operation 35 'mul' 'mul_ln183' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specfucore_ln3 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln183, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:3]   --->   Operation 36 'specfucore' 'specfucore_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%m21 = trunc i20 %mul_ln183" [HLS/case_1/case_1.cc:183]   --->   Operation 37 'trunc' 'm21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i20 %mul_ln183" [HLS/case_1/case_1.cc:200]   --->   Operation 38 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.27>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%in5 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_4" [HLS/case_1/case_1.cc:26]   --->   Operation 39 'read' 'in5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%in6 = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_5" [HLS/case_1/case_1.cc:28]   --->   Operation 40 'read' 'in6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%in_data_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_6" [HLS/case_1/case_1.cc:30]   --->   Operation 41 'read' 'in_data_6_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%in7 = trunc i16 %in_data_6_read" [HLS/case_1/case_1.cc:30]   --->   Operation 42 'trunc' 'in7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%in_data_14_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_14" [HLS/case_1/case_1.cc:46]   --->   Operation 43 'read' 'in_data_14_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%in15 = trunc i16 %in_data_14_read" [HLS/case_1/case_1.cc:46]   --->   Operation 44 'trunc' 'in15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i16 %in6" [HLS/case_1/case_1.cc:184]   --->   Operation 45 'zext' 'zext_ln184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln184_1 = zext i9 %in7" [HLS/case_1/case_1.cc:184]   --->   Operation 46 'zext' 'zext_ln184_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (9.27ns)   --->   "%mul_ln184 = mul i19 %zext_ln184, i19 %zext_ln184_1" [HLS/case_1/case_1.cc:184]   --->   Operation 47 'mul' 'mul_ln184' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%m22 = trunc i19 %mul_ln184" [HLS/case_1/case_1.cc:184]   --->   Operation 48 'trunc' 'm22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specfucore_ln4 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln184, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:4]   --->   Operation 49 'specfucore' 'specfucore_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i16 %in5" [HLS/case_1/case_1.cc:185]   --->   Operation 50 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln185_1 = zext i10 %m21" [HLS/case_1/case_1.cc:185]   --->   Operation 51 'zext' 'zext_ln185_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln185_2 = zext i10 %m21" [HLS/case_1/case_1.cc:185]   --->   Operation 52 'zext' 'zext_ln185_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (9.27ns)   --->   "%mul_ln185 = mul i19 %zext_ln185, i19 %zext_ln185_2" [HLS/case_1/case_1.cc:185]   --->   Operation 53 'mul' 'mul_ln185' <Predicate = true> <Delay = 9.27> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 9.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%m23 = trunc i19 %mul_ln185" [HLS/case_1/case_1.cc:185]   --->   Operation 54 'trunc' 'm23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specfucore_ln5 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln185, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:5]   --->   Operation 55 'specfucore' 'specfucore_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i16 %in_data_14_read" [HLS/case_1/case_1.cc:186]   --->   Operation 56 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln186_1 = trunc i16 %in_data_6_read" [HLS/case_1/case_1.cc:186]   --->   Operation 57 'trunc' 'trunc_ln186_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (3.78ns)   --->   "%m24 = mul i6 %trunc_ln186, i6 %trunc_ln186_1" [HLS/case_1/case_1.cc:186]   --->   Operation 58 'mul' 'm24' <Predicate = true> <Delay = 3.78> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i16 %in_data_14_read" [HLS/case_1/case_1.cc:188]   --->   Operation 59 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i10 %in15" [HLS/case_1/case_1.cc:188]   --->   Operation 60 'zext' 'zext_ln188_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (7.13ns)   --->   "%mul_ln188 = mul i20 %zext_ln185_1, i20 %zext_ln188_1" [HLS/case_1/case_1.cc:188]   --->   Operation 61 'mul' 'mul_ln188' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%m26 = trunc i20 %mul_ln188" [HLS/case_1/case_1.cc:188]   --->   Operation 62 'trunc' 'm26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln188, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:8]   --->   Operation 63 'specfucore' 'specfucore_ln8' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.78>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%in_data_10_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_10" [HLS/case_1/case_1.cc:38]   --->   Operation 64 'read' 'in_data_10_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%in11 = trunc i16 %in_data_10_read" [HLS/case_1/case_1.cc:38]   --->   Operation 65 'trunc' 'in11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%in_data_12_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_12" [HLS/case_1/case_1.cc:42]   --->   Operation 66 'read' 'in_data_12_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%in13 = trunc i16 %in_data_12_read" [HLS/case_1/case_1.cc:42]   --->   Operation 67 'trunc' 'in13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%in_data_13_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_13" [HLS/case_1/case_1.cc:44]   --->   Operation 68 'read' 'in_data_13_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%in14 = trunc i16 %in_data_13_read" [HLS/case_1/case_1.cc:44]   --->   Operation 69 'trunc' 'in14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%in_data_16_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_16" [HLS/case_1/case_1.cc:50]   --->   Operation 70 'read' 'in_data_16_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%in17 = trunc i16 %in_data_16_read" [HLS/case_1/case_1.cc:50]   --->   Operation 71 'trunc' 'in17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%in_data_17_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_17" [HLS/case_1/case_1.cc:52]   --->   Operation 72 'read' 'in_data_17_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%in18 = trunc i16 %in_data_17_read" [HLS/case_1/case_1.cc:52]   --->   Operation 73 'trunc' 'in18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln187 = sext i8 %in14" [HLS/case_1/case_1.cc:187]   --->   Operation 74 'sext' 'sext_ln187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln187 = trunc i16 %in_data_13_read" [HLS/case_1/case_1.cc:187]   --->   Operation 75 'trunc' 'trunc_ln187' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.78ns)   --->   "%m25 = add i5 %trunc_ln187, i5 %in13" [HLS/case_1/case_1.cc:187]   --->   Operation 76 'add' 'm25' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln189 = sext i6 %m24" [HLS/case_1/case_1.cc:189]   --->   Operation 77 'sext' 'sext_ln189' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.91ns)   --->   "%add_ln189 = add i9 %sext_ln187, i9 %sext_ln189" [HLS/case_1/case_1.cc:189]   --->   Operation 78 'add' 'add_ln189' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln190_1 = zext i9 %m23" [HLS/case_1/case_1.cc:190]   --->   Operation 79 'zext' 'zext_ln190_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln190_2 = zext i8 %in14" [HLS/case_1/case_1.cc:190]   --->   Operation 80 'zext' 'zext_ln190_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (6.78ns)   --->   "%mul_ln190 = mul i15 %zext_ln190_1, i15 %zext_ln190_2" [HLS/case_1/case_1.cc:190]   --->   Operation 81 'mul' 'mul_ln190' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%m28 = trunc i15 %mul_ln190" [HLS/case_1/case_1.cc:190]   --->   Operation 82 'trunc' 'm28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%specfucore_ln10 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln190, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:10]   --->   Operation 83 'specfucore' 'specfucore_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i9 %in18" [HLS/case_1/case_1.cc:191]   --->   Operation 84 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln191_1 = sext i9 %in11" [HLS/case_1/case_1.cc:191]   --->   Operation 85 'sext' 'sext_ln191_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.82ns)   --->   "%m29 = add i10 %sext_ln191, i10 %sext_ln191_1" [HLS/case_1/case_1.cc:191]   --->   Operation 86 'add' 'm29' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln195 = trunc i16 %in_data_16_read" [HLS/case_1/case_1.cc:195]   --->   Operation 87 'trunc' 'trunc_ln195' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.73ns)   --->   "%m31 = add i10 %trunc_ln195, i10 %m29" [HLS/case_1/case_1.cc:193]   --->   Operation 88 'add' 'm31' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (1.73ns)   --->   "%m32 = add i10 %trunc_ln195, i10 %sext_ln191" [HLS/case_1/case_1.cc:194]   --->   Operation 89 'add' 'm32' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (4.52ns)   --->   "%m33 = mul i10 %trunc_ln195, i10 %m26" [HLS/case_1/case_1.cc:195]   --->   Operation 90 'mul' 'm33' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i9 %in17" [HLS/case_1/case_1.cc:197]   --->   Operation 91 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i9 %m22" [HLS/case_1/case_1.cc:197]   --->   Operation 92 'zext' 'zext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (6.78ns)   --->   "%mul_ln197 = mul i18 %zext_ln197_1, i18 %zext_ln197" [HLS/case_1/case_1.cc:197]   --->   Operation 93 'mul' 'mul_ln197' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%m35 = trunc i18 %mul_ln197" [HLS/case_1/case_1.cc:197]   --->   Operation 94 'trunc' 'm35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specfucore_ln17 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln197, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:17]   --->   Operation 95 'specfucore' 'specfucore_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln200_1 = trunc i10 %m29" [HLS/case_1/case_1.cc:200]   --->   Operation 96 'trunc' 'trunc_ln200_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (3.49ns)   --->   "%m38 = mul i5 %trunc_ln200, i5 %trunc_ln200_1" [HLS/case_1/case_1.cc:200]   --->   Operation 97 'mul' 'm38' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln201 = trunc i10 %m29" [HLS/case_1/case_1.cc:201]   --->   Operation 98 'trunc' 'trunc_ln201' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln201_1 = trunc i15 %mul_ln190" [HLS/case_1/case_1.cc:201]   --->   Operation 99 'trunc' 'trunc_ln201_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i10 %m29" [HLS/case_1/case_1.cc:204]   --->   Operation 100 'trunc' 'trunc_ln204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i15 %mul_ln190" [HLS/case_1/case_1.cc:208]   --->   Operation 101 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln308 = sext i9 %add_ln189" [HLS/case_1/case_1.cc:308]   --->   Operation 102 'sext' 'sext_ln308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln309 = sext i9 %m35" [HLS/case_1/case_1.cc:309]   --->   Operation 103 'sext' 'sext_ln309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln308 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln308" [HLS/case_1/case_1.cc:308]   --->   Operation 104 'write' 'write_ln308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln309 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln309" [HLS/case_1/case_1.cc:309]   --->   Operation 105 'write' 'write_ln309' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.13>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%in_data_9_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_9" [HLS/case_1/case_1.cc:36]   --->   Operation 106 'read' 'in_data_9_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%in_data_15_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_15" [HLS/case_1/case_1.cc:48]   --->   Operation 107 'read' 'in_data_15_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i16 %in_data_15_read" [HLS/case_1/case_1.cc:182]   --->   Operation 108 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln182_1 = trunc i16 %in_data_9_read" [HLS/case_1/case_1.cc:182]   --->   Operation 109 'trunc' 'trunc_ln182_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.62ns)   --->   "%m20 = mul i3 %trunc_ln182, i3 %trunc_ln182_1" [HLS/case_1/case_1.cc:182]   --->   Operation 110 'mul' 'm20' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i3 %trunc_ln188" [HLS/case_1/case_1.cc:188]   --->   Operation 111 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln190 = zext i9 %m23" [HLS/case_1/case_1.cc:190]   --->   Operation 112 'zext' 'zext_ln190' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i3 %m20" [HLS/case_1/case_1.cc:192]   --->   Operation 113 'zext' 'zext_ln192' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (3.22ns)   --->   "%mul_ln192 = mul i6 %zext_ln188, i6 %zext_ln192" [HLS/case_1/case_1.cc:192]   --->   Operation 114 'mul' 'mul_ln192' <Predicate = true> <Delay = 3.22> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%m30 = trunc i6 %mul_ln192" [HLS/case_1/case_1.cc:192]   --->   Operation 115 'trunc' 'm30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%specfucore_ln12 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln192, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:12]   --->   Operation 116 'specfucore' 'specfucore_ln12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln196 = sext i9 %in18" [HLS/case_1/case_1.cc:196]   --->   Operation 117 'sext' 'sext_ln196' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %m31" [HLS/case_1/case_1.cc:196]   --->   Operation 118 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (7.13ns)   --->   "%mul_ln196 = mul i19 %zext_ln196, i19 %sext_ln196" [HLS/case_1/case_1.cc:196]   --->   Operation 119 'mul' 'mul_ln196' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%m34 = trunc i19 %mul_ln196" [HLS/case_1/case_1.cc:196]   --->   Operation 120 'trunc' 'm34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln196, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:16]   --->   Operation 121 'specfucore' 'specfucore_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i10 %m26" [HLS/case_1/case_1.cc:198]   --->   Operation 122 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln198_1 = zext i10 %m26" [HLS/case_1/case_1.cc:198]   --->   Operation 123 'zext' 'zext_ln198_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln198_2 = zext i5 %m25" [HLS/case_1/case_1.cc:198]   --->   Operation 124 'zext' 'zext_ln198_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (7.13ns)   --->   "%mul_ln198 = mul i11 %zext_ln198_1, i11 %zext_ln198_2" [HLS/case_1/case_1.cc:198]   --->   Operation 125 'mul' 'mul_ln198' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%m36 = trunc i11 %mul_ln198" [HLS/case_1/case_1.cc:198]   --->   Operation 126 'trunc' 'm36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln198, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:18]   --->   Operation 127 'specfucore' 'specfucore_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i10 %m32" [HLS/case_1/case_1.cc:199]   --->   Operation 128 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i10 %m32" [HLS/case_1/case_1.cc:199]   --->   Operation 129 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (7.13ns)   --->   "%mul_ln199 = mul i19 %zext_ln190, i19 %zext_ln199_1" [HLS/case_1/case_1.cc:199]   --->   Operation 130 'mul' 'mul_ln199' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%m37 = trunc i19 %mul_ln199" [HLS/case_1/case_1.cc:199]   --->   Operation 131 'trunc' 'm37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%specfucore_ln19 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln199, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:19]   --->   Operation 132 'specfucore' 'specfucore_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.62ns)   --->   "%m39 = mul i3 %trunc_ln201, i3 %trunc_ln201_1" [HLS/case_1/case_1.cc:201]   --->   Operation 133 'mul' 'm39' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln202 = sext i7 %m28" [HLS/case_1/case_1.cc:202]   --->   Operation 134 'sext' 'sext_ln202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (7.13ns)   --->   "%mul_ln202 = mul i15 %zext_ln198, i15 %sext_ln202" [HLS/case_1/case_1.cc:202]   --->   Operation 135 'mul' 'mul_ln202' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln212 = trunc i15 %mul_ln202" [HLS/case_1/case_1.cc:212]   --->   Operation 136 'trunc' 'trunc_ln212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%specfucore_ln22 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln202, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:22]   --->   Operation 137 'specfucore' 'specfucore_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i10 %m33" [HLS/case_1/case_1.cc:205]   --->   Operation 138 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (7.13ns)   --->   "%mul_ln205 = mul i20 %zext_ln205, i20 %zext_ln199" [HLS/case_1/case_1.cc:205]   --->   Operation 139 'mul' 'mul_ln205' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%m43 = trunc i20 %mul_ln205" [HLS/case_1/case_1.cc:205]   --->   Operation 140 'trunc' 'm43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%specfucore_ln25 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln205, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:25]   --->   Operation 141 'specfucore' 'specfucore_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln207 = trunc i19 %mul_ln196" [HLS/case_1/case_1.cc:207]   --->   Operation 142 'trunc' 'trunc_ln207' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.13>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %m39" [HLS/case_1/case_1.cc:203]   --->   Operation 143 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (5.90ns)   --->   "%mul_ln203 = mul i7 %zext_ln203, i7 %m28" [HLS/case_1/case_1.cc:203]   --->   Operation 144 'mul' 'mul_ln203' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%m41 = trunc i7 %mul_ln203" [HLS/case_1/case_1.cc:203]   --->   Operation 145 'trunc' 'm41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%specfucore_ln23 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln203, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:23]   --->   Operation 146 'specfucore' 'specfucore_ln23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln204 = sext i3 %m30" [HLS/case_1/case_1.cc:204]   --->   Operation 147 'sext' 'sext_ln204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (1.91ns)   --->   "%add_ln207 = add i8 %sext_ln204, i8 %trunc_ln204" [HLS/case_1/case_1.cc:207]   --->   Operation 148 'add' 'add_ln207' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%m42 = trunc i8 %add_ln207" [HLS/case_1/case_1.cc:204]   --->   Operation 149 'trunc' 'm42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i10 %m43" [HLS/case_1/case_1.cc:206]   --->   Operation 150 'zext' 'zext_ln206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln206_2 = zext i10 %m43" [HLS/case_1/case_1.cc:206]   --->   Operation 151 'zext' 'zext_ln206_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln206_3 = zext i10 %m43" [HLS/case_1/case_1.cc:206]   --->   Operation 152 'zext' 'zext_ln206_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln206_4 = zext i5 %m38" [HLS/case_1/case_1.cc:206]   --->   Operation 153 'zext' 'zext_ln206_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (7.13ns)   --->   "%mul_ln206 = mul i11 %zext_ln206_4, i11 %zext_ln206_3" [HLS/case_1/case_1.cc:206]   --->   Operation 154 'mul' 'mul_ln206' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%m44 = trunc i11 %mul_ln206" [HLS/case_1/case_1.cc:206]   --->   Operation 155 'trunc' 'm44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%specfucore_ln26 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln206, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:26]   --->   Operation 156 'specfucore' 'specfucore_ln26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (4.17ns)   --->   "%m45 = mul i8 %trunc_ln207, i8 %add_ln207" [HLS/case_1/case_1.cc:207]   --->   Operation 157 'mul' 'm45' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/1] (7.13ns)   --->   "%mul_ln210 = mul i20 %zext_ln205, i20 %zext_ln206_2" [HLS/case_1/case_1.cc:210]   --->   Operation 158 'mul' 'mul_ln210' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln227 = trunc i20 %mul_ln210" [HLS/case_1/case_1.cc:227]   --->   Operation 159 'trunc' 'trunc_ln227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (0.00ns)   --->   "%specfucore_ln30 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln210, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:30]   --->   Operation 160 'specfucore' 'specfucore_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i10 %m34" [HLS/case_1/case_1.cc:213]   --->   Operation 161 'zext' 'zext_ln213' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 162 [1/1] (7.13ns)   --->   "%mul_ln213 = mul i20 %zext_ln213, i20 %zext_ln206_2" [HLS/case_1/case_1.cc:213]   --->   Operation 162 'mul' 'mul_ln213' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln227_1 = trunc i20 %mul_ln213" [HLS/case_1/case_1.cc:227]   --->   Operation 163 'trunc' 'trunc_ln227_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%specfucore_ln33 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln213, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:33]   --->   Operation 164 'specfucore' 'specfucore_ln33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%m51 = trunc i20 %mul_ln213" [HLS/case_1/case_1.cc:213]   --->   Operation 165 'trunc' 'm51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i9 %m37" [HLS/case_1/case_1.cc:214]   --->   Operation 166 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (7.13ns)   --->   "%mul_ln214 = mul i19 %zext_ln214, i19 %zext_ln206" [HLS/case_1/case_1.cc:214]   --->   Operation 167 'mul' 'mul_ln214' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%m52 = trunc i19 %mul_ln214" [HLS/case_1/case_1.cc:214]   --->   Operation 168 'trunc' 'm52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%specfucore_ln34 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln214, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:34]   --->   Operation 169 'specfucore' 'specfucore_ln34' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.13>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln206_1 = zext i10 %m43" [HLS/case_1/case_1.cc:206]   --->   Operation 170 'zext' 'zext_ln206_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (3.49ns)   --->   "%m46 = mul i5 %m44, i5 %trunc_ln208" [HLS/case_1/case_1.cc:208]   --->   Operation 171 'mul' 'm46' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i5 %m44" [HLS/case_1/case_1.cc:209]   --->   Operation 172 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i7 %m42" [HLS/case_1/case_1.cc:211]   --->   Operation 173 'zext' 'zext_ln211' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (7.13ns)   --->   "%mul_ln211 = mul i15 %zext_ln206_1, i15 %zext_ln211" [HLS/case_1/case_1.cc:211]   --->   Operation 174 'mul' 'mul_ln211' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%m49 = trunc i15 %mul_ln211" [HLS/case_1/case_1.cc:211]   --->   Operation 175 'trunc' 'm49' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%specfucore_ln31 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln211, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:31]   --->   Operation 176 'specfucore' 'specfucore_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln212 = sext i5 %m44" [HLS/case_1/case_1.cc:212]   --->   Operation 177 'sext' 'sext_ln212' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (3.74ns)   --->   "%m50 = mul i7 %trunc_ln212, i7 %sext_ln212" [HLS/case_1/case_1.cc:212]   --->   Operation 178 'mul' 'm50' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln216 = sext i3 %m41" [HLS/case_1/case_1.cc:216]   --->   Operation 179 'sext' 'sext_ln216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i15 %mul_ln211" [HLS/case_1/case_1.cc:216]   --->   Operation 180 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%trunc_ln222 = trunc i7 %m50" [HLS/case_1/case_1.cc:222]   --->   Operation 181 'trunc' 'trunc_ln222' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (4.86ns)   --->   "%mul_ln220 = mul i7 %zext_ln209, i7 %sext_ln216" [HLS/case_1/case_1.cc:220]   --->   Operation 182 'mul' 'mul_ln220' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%m58 = trunc i7 %mul_ln220" [HLS/case_1/case_1.cc:220]   --->   Operation 183 'trunc' 'm58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%specfucore_ln40 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln220, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:40]   --->   Operation 184 'specfucore' 'specfucore_ln40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i7 %m50" [HLS/case_1/case_1.cc:225]   --->   Operation 185 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln310 = sext i5 %m46" [HLS/case_1/case_1.cc:310]   --->   Operation 186 'sext' 'sext_ln310' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%write_ln310 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln310" [HLS/case_1/case_1.cc:310]   --->   Operation 187 'write' 'write_ln310' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 6.73>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln209 = sext i5 %m44" [HLS/case_1/case_1.cc:209]   --->   Operation 188 'sext' 'sext_ln209' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (4.17ns)   --->   "%m47 = mul i8 %m45, i8 %sext_ln209" [HLS/case_1/case_1.cc:209]   --->   Operation 189 'mul' 'm47' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln216_1 = sext i3 %m41" [HLS/case_1/case_1.cc:216]   --->   Operation 190 'sext' 'sext_ln216_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (1.73ns)   --->   "%m54 = add i4 %trunc_ln216, i4 %sext_ln216_1" [HLS/case_1/case_1.cc:216]   --->   Operation 191 'add' 'm54' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 192 [1/1] (1.87ns)   --->   "%m55 = add i7 %m49, i7 %m50" [HLS/case_1/case_1.cc:217]   --->   Operation 192 'add' 'm55' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln219 = sext i8 %m45" [HLS/case_1/case_1.cc:219]   --->   Operation 193 'sext' 'sext_ln219' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 194 [1/1] (1.73ns)   --->   "%add_ln233 = add i10 %m43, i10 %sext_ln219" [HLS/case_1/case_1.cc:233]   --->   Operation 194 'add' 'add_ln233' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%sext_ln221 = sext i3 %m58" [HLS/case_1/case_1.cc:221]   --->   Operation 195 'sext' 'sext_ln221' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (4.86ns)   --->   "%mul_ln221 = mul i8 %sext_ln209, i8 %sext_ln221" [HLS/case_1/case_1.cc:221]   --->   Operation 196 'mul' 'mul_ln221' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%specfucore_ln41 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln221, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:41]   --->   Operation 197 'specfucore' 'specfucore_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%m59 = trunc i8 %mul_ln221" [HLS/case_1/case_1.cc:221]   --->   Operation 198 'trunc' 'm59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln222_1 = trunc i4 %m54" [HLS/case_1/case_1.cc:222]   --->   Operation 199 'trunc' 'trunc_ln222_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (1.56ns)   --->   "%m60 = add i2 %trunc_ln222_1, i2 %trunc_ln222" [HLS/case_1/case_1.cc:222]   --->   Operation 200 'add' 'm60' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln223 = sext i7 %m50" [HLS/case_1/case_1.cc:223]   --->   Operation 201 'sext' 'sext_ln223' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln223_1 = sext i5 %m59" [HLS/case_1/case_1.cc:223]   --->   Operation 202 'sext' 'sext_ln223_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (1.87ns)   --->   "%m61 = add i8 %sext_ln223, i8 %sext_ln223_1" [HLS/case_1/case_1.cc:223]   --->   Operation 203 'add' 'm61' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln224 = sext i7 %m49" [HLS/case_1/case_1.cc:224]   --->   Operation 204 'sext' 'sext_ln224' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln224_1 = sext i8 %m45" [HLS/case_1/case_1.cc:224]   --->   Operation 205 'sext' 'sext_ln224_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (6.42ns)   --->   "%mul_ln224 = mul i15 %sext_ln224_1, i15 %sext_ln224" [HLS/case_1/case_1.cc:224]   --->   Operation 206 'mul' 'mul_ln224' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln224, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:44]   --->   Operation 207 'specfucore' 'specfucore_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%m62 = trunc i15 %mul_ln224" [HLS/case_1/case_1.cc:224]   --->   Operation 208 'trunc' 'm62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln225_1 = trunc i4 %m54" [HLS/case_1/case_1.cc:225]   --->   Operation 209 'trunc' 'trunc_ln225_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (1.62ns)   --->   "%m63 = mul i3 %trunc_ln225_1, i3 %trunc_ln225" [HLS/case_1/case_1.cc:225]   --->   Operation 210 'mul' 'm63' <Predicate = true> <Delay = 1.62> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln226 = sext i7 %m55" [HLS/case_1/case_1.cc:226]   --->   Operation 211 'sext' 'sext_ln226' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln226_1 = sext i9 %m52" [HLS/case_1/case_1.cc:226]   --->   Operation 212 'sext' 'sext_ln226_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 213 [1/1] (1.82ns)   --->   "%add_ln226 = add i10 %sext_ln226_1, i10 %sext_ln226" [HLS/case_1/case_1.cc:226]   --->   Operation 213 'add' 'add_ln226' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln226_2 = sext i10 %add_ln226" [HLS/case_1/case_1.cc:226]   --->   Operation 214 'sext' 'sext_ln226_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%sext_ln236 = sext i3 %m58" [HLS/case_1/case_1.cc:236]   --->   Operation 215 'sext' 'sext_ln236' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln236 = trunc i10 %add_ln233" [HLS/case_1/case_1.cc:236]   --->   Operation 216 'trunc' 'trunc_ln236' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (2.34ns)   --->   "%m74 = mul i4 %trunc_ln236, i4 %sext_ln236" [HLS/case_1/case_1.cc:236]   --->   Operation 217 'mul' 'm74' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln311 = sext i8 %m47" [HLS/case_1/case_1.cc:311]   --->   Operation 218 'sext' 'sext_ln311' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln311 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %sext_ln311" [HLS/case_1/case_1.cc:311]   --->   Operation 219 'write' 'write_ln311' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln312 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln226_2" [HLS/case_1/case_1.cc:312]   --->   Operation 220 'write' 'write_ln312' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.42>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i5 %m36" [HLS/case_1/case_1.cc:215]   --->   Operation 221 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i3 %m41" [HLS/case_1/case_1.cc:215]   --->   Operation 222 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (4.86ns)   --->   "%mul_ln215 = mul i8 %zext_ln215, i8 %sext_ln215" [HLS/case_1/case_1.cc:215]   --->   Operation 223 'mul' 'mul_ln215' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%m53 = trunc i8 %mul_ln215" [HLS/case_1/case_1.cc:215]   --->   Operation 224 'trunc' 'm53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns)   --->   "%specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln215, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:35]   --->   Operation 225 'specfucore' 'specfucore_ln35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i8 %mul_ln215" [HLS/case_1/case_1.cc:218]   --->   Operation 226 'trunc' 'trunc_ln218' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln229 = sext i3 %m63" [HLS/case_1/case_1.cc:229]   --->   Operation 227 'sext' 'sext_ln229' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln229_1 = sext i8 %m61" [HLS/case_1/case_1.cc:229]   --->   Operation 228 'sext' 'sext_ln229_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (6.42ns)   --->   "%mul_ln229 = mul i11 %sext_ln229_1, i11 %sext_ln229" [HLS/case_1/case_1.cc:229]   --->   Operation 229 'mul' 'mul_ln229' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [1/1] (0.00ns)   --->   "%specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln229, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:49]   --->   Operation 230 'specfucore' 'specfucore_ln49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns)   --->   "%m67 = trunc i11 %mul_ln229" [HLS/case_1/case_1.cc:229]   --->   Operation 231 'trunc' 'm67' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.13>
ST_10 : Operation 232 [1/1] (2.34ns)   --->   "%m56 = mul i4 %m54, i4 %trunc_ln218" [HLS/case_1/case_1.cc:218]   --->   Operation 232 'mul' 'm56' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 233 [3/3] (1.05ns) (grouped into DSP with root node m82)   --->   "%m65 = mul i10 %trunc_ln227_1, i10 %trunc_ln227" [HLS/case_1/case_1.cc:227]   --->   Operation 233 'mul' 'm65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln228_3 = sext i5 %m59" [HLS/case_1/case_1.cc:228]   --->   Operation 234 'sext' 'sext_ln228_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln228 = zext i10 %add_ln233" [HLS/case_1/case_1.cc:228]   --->   Operation 235 'zext' 'zext_ln228' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (7.13ns)   --->   "%mul_ln228 = mul i13 %zext_ln228, i13 %sext_ln228_3" [HLS/case_1/case_1.cc:228]   --->   Operation 236 'mul' 'mul_ln228' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [1/1] (0.00ns)   --->   "%m66 = trunc i13 %mul_ln228" [HLS/case_1/case_1.cc:228]   --->   Operation 237 'trunc' 'm66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 238 [1/1] (0.00ns)   --->   "%specfucore_ln48 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln228, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:48]   --->   Operation 238 'specfucore' 'specfucore_ln48' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln230 = sext i8 %m67" [HLS/case_1/case_1.cc:230]   --->   Operation 239 'sext' 'sext_ln230' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln230 = zext i8 %m67" [HLS/case_1/case_1.cc:230]   --->   Operation 240 'zext' 'zext_ln230' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln230_1 = sext i4 %m54" [HLS/case_1/case_1.cc:230]   --->   Operation 241 'sext' 'sext_ln230_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (6.42ns)   --->   "%mul_ln230 = mul i9 %zext_ln230, i9 %sext_ln230_1" [HLS/case_1/case_1.cc:230]   --->   Operation 242 'mul' 'mul_ln230' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%m68 = trunc i9 %mul_ln230" [HLS/case_1/case_1.cc:230]   --->   Operation 243 'trunc' 'm68' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (0.00ns)   --->   "%specfucore_ln50 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln230, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:50]   --->   Operation 244 'specfucore' 'specfucore_ln50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln231 = zext i9 %m51" [HLS/case_1/case_1.cc:231]   --->   Operation 245 'zext' 'zext_ln231' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (6.78ns)   --->   "%mul_ln231 = mul i17 %zext_ln231, i17 %sext_ln230" [HLS/case_1/case_1.cc:231]   --->   Operation 246 'mul' 'mul_ln231' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%m69 = trunc i17 %mul_ln231" [HLS/case_1/case_1.cc:231]   --->   Operation 247 'trunc' 'm69' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%specfucore_ln51 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln231, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:51]   --->   Operation 248 'specfucore' 'specfucore_ln51' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln233 = sext i3 %m58" [HLS/case_1/case_1.cc:233]   --->   Operation 249 'sext' 'sext_ln233' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 250 [1/1] (1.73ns)   --->   "%m71 = add i10 %add_ln233, i10 %sext_ln233" [HLS/case_1/case_1.cc:233]   --->   Operation 250 'add' 'm71' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln234 = sext i4 %m56" [HLS/case_1/case_1.cc:234]   --->   Operation 251 'sext' 'sext_ln234' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln234_1 = sext i4 %m54" [HLS/case_1/case_1.cc:234]   --->   Operation 252 'sext' 'sext_ln234_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 253 [1/1] (4.34ns)   --->   "%mul_ln234 = mul i8 %sext_ln234, i8 %sext_ln234_1" [HLS/case_1/case_1.cc:234]   --->   Operation 253 'mul' 'mul_ln234' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/1] (0.00ns)   --->   "%specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln234, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:54]   --->   Operation 254 'specfucore' 'specfucore_ln54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%m72 = trunc i8 %mul_ln234" [HLS/case_1/case_1.cc:234]   --->   Operation 255 'trunc' 'm72' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns)   --->   "%sext_ln313 = sext i4 %m68" [HLS/case_1/case_1.cc:313]   --->   Operation 256 'sext' 'sext_ln313' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (0.00ns)   --->   "%write_ln313 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln313" [HLS/case_1/case_1.cc:313]   --->   Operation 257 'write' 'write_ln313' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.13>
ST_11 : Operation 258 [2/3] (1.05ns) (grouped into DSP with root node m82)   --->   "%m65 = mul i10 %trunc_ln227_1, i10 %trunc_ln227" [HLS/case_1/case_1.cc:227]   --->   Operation 258 'mul' 'm65' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln228 = sext i5 %m59" [HLS/case_1/case_1.cc:228]   --->   Operation 259 'sext' 'sext_ln228' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln228_1 = sext i5 %m59" [HLS/case_1/case_1.cc:228]   --->   Operation 260 'sext' 'sext_ln228_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln228_2 = sext i5 %m59" [HLS/case_1/case_1.cc:228]   --->   Operation 261 'sext' 'sext_ln228_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i5 %m53" [HLS/case_1/case_1.cc:232]   --->   Operation 262 'zext' 'zext_ln232' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (4.86ns)   --->   "%mul_ln232 = mul i10 %zext_ln232, i10 %sext_ln228_2" [HLS/case_1/case_1.cc:232]   --->   Operation 263 'mul' 'mul_ln232' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i10 %mul_ln232" [HLS/case_1/case_1.cc:248]   --->   Operation 264 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%specfucore_ln52 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln232, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:52]   --->   Operation 265 'specfucore' 'specfucore_ln52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln235 = sext i9 %m69" [HLS/case_1/case_1.cc:235]   --->   Operation 266 'sext' 'sext_ln235' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln235_1 = sext i6 %m66" [HLS/case_1/case_1.cc:235]   --->   Operation 267 'sext' 'sext_ln235_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (1.82ns)   --->   "%add_ln235 = add i10 %sext_ln235, i10 %sext_ln235_1" [HLS/case_1/case_1.cc:235]   --->   Operation 268 'add' 'add_ln235' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln237 = sext i9 %m69" [HLS/case_1/case_1.cc:237]   --->   Operation 269 'sext' 'sext_ln237' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln237 = zext i9 %m69" [HLS/case_1/case_1.cc:237]   --->   Operation 270 'zext' 'zext_ln237' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln237_1 = zext i9 %m69" [HLS/case_1/case_1.cc:237]   --->   Operation 271 'zext' 'zext_ln237_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (6.78ns)   --->   "%mul_ln237 = mul i14 %zext_ln237_1, i14 %sext_ln228_1" [HLS/case_1/case_1.cc:237]   --->   Operation 272 'mul' 'mul_ln237' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%m75 = trunc i14 %mul_ln237" [HLS/case_1/case_1.cc:237]   --->   Operation 273 'trunc' 'm75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%specfucore_ln57 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln237, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:57]   --->   Operation 274 'specfucore' 'specfucore_ln57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%sext_ln238 = sext i2 %m60" [HLS/case_1/case_1.cc:238]   --->   Operation 275 'sext' 'sext_ln238' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (4.86ns)   --->   "%m76 = mul i7 %sext_ln228, i7 %sext_ln238" [HLS/case_1/case_1.cc:238]   --->   Operation 276 'mul' 'm76' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%specfucore_ln58 = specfucore void @_ssdm_op_SpecFUCore, i7 %m76, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:58]   --->   Operation 277 'specfucore' 'specfucore_ln58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln239_1 = zext i10 %m71" [HLS/case_1/case_1.cc:239]   --->   Operation 278 'zext' 'zext_ln239_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 279 [1/1] (7.13ns)   --->   "%mul_ln239 = mul i11 %zext_ln239_1, i11 %zext_ln237" [HLS/case_1/case_1.cc:239]   --->   Operation 279 'mul' 'mul_ln239' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 280 [1/1] (0.00ns)   --->   "%m77 = trunc i11 %mul_ln239" [HLS/case_1/case_1.cc:239]   --->   Operation 280 'trunc' 'm77' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 281 [1/1] (0.00ns)   --->   "%specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln239, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:59]   --->   Operation 281 'specfucore' 'specfucore_ln59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln240 = sext i4 %m72" [HLS/case_1/case_1.cc:240]   --->   Operation 282 'sext' 'sext_ln240' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 283 [1/1] (6.78ns)   --->   "%mul_ln240 = mul i13 %sext_ln237, i13 %sext_ln240" [HLS/case_1/case_1.cc:240]   --->   Operation 283 'mul' 'mul_ln240' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [1/1] (0.00ns)   --->   "%specfucore_ln60 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln240, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:60]   --->   Operation 284 'specfucore' 'specfucore_ln60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 285 [1/1] (0.00ns)   --->   "%m78 = trunc i13 %mul_ln240" [HLS/case_1/case_1.cc:240]   --->   Operation 285 'trunc' 'm78' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln241 = sext i4 %m74" [HLS/case_1/case_1.cc:241]   --->   Operation 286 'sext' 'sext_ln241' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 287 [1/1] (6.78ns)   --->   "%mul_ln241 = mul i13 %sext_ln237, i13 %sext_ln241" [HLS/case_1/case_1.cc:241]   --->   Operation 287 'mul' 'mul_ln241' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [1/1] (0.00ns)   --->   "%specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln241, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:61]   --->   Operation 288 'specfucore' 'specfucore_ln61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%m79 = trunc i13 %mul_ln241" [HLS/case_1/case_1.cc:241]   --->   Operation 289 'trunc' 'm79' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln252_1 = trunc i13 %mul_ln241" [HLS/case_1/case_1.cc:252]   --->   Operation 290 'trunc' 'trunc_ln252_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln314 = sext i8 %m75" [HLS/case_1/case_1.cc:314]   --->   Operation 291 'sext' 'sext_ln314' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%write_ln314 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln314" [HLS/case_1/case_1.cc:314]   --->   Operation 292 'write' 'write_ln314' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 293 [1/3] (0.00ns) (grouped into DSP with root node m82)   --->   "%m65 = mul i10 %trunc_ln227_1, i10 %trunc_ln227" [HLS/case_1/case_1.cc:227]   --->   Operation 293 'mul' 'm65' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i8 %m62" [HLS/case_1/case_1.cc:242]   --->   Operation 294 'zext' 'zext_ln242' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln242_1 = zext i8 %m78" [HLS/case_1/case_1.cc:242]   --->   Operation 295 'zext' 'zext_ln242_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln242_2 = zext i8 %m78" [HLS/case_1/case_1.cc:242]   --->   Operation 296 'zext' 'zext_ln242_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 297 [1/1] (6.42ns)   --->   "%mul_ln242 = mul i16 %zext_ln242_2, i16 %zext_ln242" [HLS/case_1/case_1.cc:242]   --->   Operation 297 'mul' 'mul_ln242' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 298 [1/1] (0.00ns)   --->   "%m80 = trunc i16 %mul_ln242" [HLS/case_1/case_1.cc:242]   --->   Operation 298 'trunc' 'm80' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 299 [1/1] (0.00ns)   --->   "%specfucore_ln62 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln242, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:62]   --->   Operation 299 'specfucore' 'specfucore_ln62' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 300 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i9 %m79" [HLS/case_1/case_1.cc:243]   --->   Operation 300 'sext' 'sext_ln243' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln243_1 = sext i10 %add_ln235" [HLS/case_1/case_1.cc:243]   --->   Operation 301 'sext' 'sext_ln243_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 302 [1/1] (4.52ns)   --->   "%mul_ln243 = mul i19 %sext_ln243_1, i19 %sext_ln243" [HLS/case_1/case_1.cc:243]   --->   Operation 302 'mul' 'mul_ln243' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 303 [1/1] (0.00ns)   --->   "%m81 = trunc i19 %mul_ln243" [HLS/case_1/case_1.cc:243]   --->   Operation 303 'trunc' 'm81' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln244 = sext i5 %m77" [HLS/case_1/case_1.cc:244]   --->   Operation 304 'sext' 'sext_ln244' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 305 [2/2] (2.10ns) (root node of the DSP)   --->   "%m82 = add i10 %m65, i10 %sext_ln244" [HLS/case_1/case_1.cc:261]   --->   Operation 305 'add' 'm82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln246 = sext i7 %m76" [HLS/case_1/case_1.cc:246]   --->   Operation 306 'sext' 'sext_ln246' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 307 [1/1] (6.42ns)   --->   "%mul_ln246 = mul i15 %zext_ln242_1, i15 %sext_ln246" [HLS/case_1/case_1.cc:246]   --->   Operation 307 'mul' 'mul_ln246' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 308 [1/1] (0.00ns)   --->   "%m84 = trunc i15 %mul_ln246" [HLS/case_1/case_1.cc:246]   --->   Operation 308 'trunc' 'm84' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 309 [1/1] (0.00ns)   --->   "%specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln246, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:66]   --->   Operation 309 'specfucore' 'specfucore_ln66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln247 = sext i8 %m67" [HLS/case_1/case_1.cc:247]   --->   Operation 310 'sext' 'sext_ln247' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 311 [1/1] (4.52ns)   --->   "%m85 = mul i10 %m71, i10 %sext_ln247" [HLS/case_1/case_1.cc:247]   --->   Operation 311 'mul' 'm85' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (3.49ns)   --->   "%m86 = mul i5 %trunc_ln248, i5 %m77" [HLS/case_1/case_1.cc:248]   --->   Operation 312 'mul' 'm86' <Predicate = true> <Delay = 3.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 313 [1/1] (0.00ns)   --->   "%sext_ln249 = sext i10 %add_ln235" [HLS/case_1/case_1.cc:249]   --->   Operation 313 'sext' 'sext_ln249' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln249_1 = sext i7 %m76" [HLS/case_1/case_1.cc:249]   --->   Operation 314 'sext' 'sext_ln249_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] (4.52ns)   --->   "%m87 = mul i13 %sext_ln249, i13 %sext_ln249_1" [HLS/case_1/case_1.cc:249]   --->   Operation 315 'mul' 'm87' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%specfucore_ln71 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln246, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:71]   --->   Operation 316 'specfucore' 'specfucore_ln71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 317 [1/1] (0.00ns)   --->   "%m89 = trunc i15 %mul_ln246" [HLS/case_1/case_1.cc:251]   --->   Operation 317 'trunc' 'm89' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i19 %mul_ln243" [HLS/case_1/case_1.cc:252]   --->   Operation 318 'trunc' 'trunc_ln252' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (1.91ns)   --->   "%m90 = add i8 %trunc_ln252, i8 %trunc_ln252_1" [HLS/case_1/case_1.cc:252]   --->   Operation 319 'add' 'm90' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln253 = trunc i15 %mul_ln246" [HLS/case_1/case_1.cc:253]   --->   Operation 320 'trunc' 'trunc_ln253' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln253_1 = trunc i13 %m87" [HLS/case_1/case_1.cc:253]   --->   Operation 321 'trunc' 'trunc_ln253_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln255 = trunc i13 %m87" [HLS/case_1/case_1.cc:255]   --->   Operation 322 'trunc' 'trunc_ln255' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [1/1] (1.73ns)   --->   "%m93 = add i10 %trunc_ln255, i10 %m81" [HLS/case_1/case_1.cc:255]   --->   Operation 323 'add' 'm93' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln256_1 = trunc i10 %m85" [HLS/case_1/case_1.cc:256]   --->   Operation 324 'trunc' 'trunc_ln256_1' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 7.13>
ST_13 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln239 = zext i10 %m71" [HLS/case_1/case_1.cc:239]   --->   Operation 325 'zext' 'zext_ln239' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 326 [1/2] (2.10ns) (root node of the DSP)   --->   "%m82 = add i10 %m65, i10 %sext_ln244" [HLS/case_1/case_1.cc:261]   --->   Operation 326 'add' 'm82' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln245_1 = zext i8 %m80" [HLS/case_1/case_1.cc:245]   --->   Operation 327 'zext' 'zext_ln245_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln245_2 = zext i8 %m80" [HLS/case_1/case_1.cc:245]   --->   Operation 328 'zext' 'zext_ln245_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 329 [1/1] (7.13ns)   --->   "%mul_ln245 = mul i17 %zext_ln239, i17 %zext_ln245_2" [HLS/case_1/case_1.cc:245]   --->   Operation 329 'mul' 'mul_ln245' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 330 [1/1] (0.00ns)   --->   "%m83 = trunc i17 %mul_ln245" [HLS/case_1/case_1.cc:245]   --->   Operation 330 'trunc' 'm83' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 331 [1/1] (0.00ns)   --->   "%specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln245, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:65]   --->   Operation 331 'specfucore' 'specfucore_ln65' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln250 = sext i5 %m77" [HLS/case_1/case_1.cc:250]   --->   Operation 332 'sext' 'sext_ln250' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 333 [1/1] (6.42ns)   --->   "%mul_ln250 = mul i13 %zext_ln245_1, i13 %sext_ln250" [HLS/case_1/case_1.cc:250]   --->   Operation 333 'mul' 'mul_ln250' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i13 %mul_ln250" [HLS/case_1/case_1.cc:256]   --->   Operation 334 'trunc' 'trunc_ln256' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 335 [1/1] (0.00ns)   --->   "%specfucore_ln70 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln250, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:70]   --->   Operation 335 'specfucore' 'specfucore_ln70' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 336 [1/1] (2.34ns)   --->   "%m91 = mul i4 %trunc_ln253, i4 %trunc_ln253_1" [HLS/case_1/case_1.cc:253]   --->   Operation 336 'mul' 'm91' <Predicate = true> <Delay = 2.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln254 = sext i6 %m89" [HLS/case_1/case_1.cc:254]   --->   Operation 337 'sext' 'sext_ln254' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln254_1 = sext i8 %m90" [HLS/case_1/case_1.cc:254]   --->   Operation 338 'sext' 'sext_ln254_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 339 [1/1] (4.17ns)   --->   "%m92 = mul i13 %sext_ln254_1, i13 %sext_ln254" [HLS/case_1/case_1.cc:254]   --->   Operation 339 'mul' 'm92' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 340 [1/1] (0.00ns)   --->   "%sext_ln259 = sext i8 %m90" [HLS/case_1/case_1.cc:259]   --->   Operation 340 'sext' 'sext_ln259' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln259_1 = sext i10 %m85" [HLS/case_1/case_1.cc:259]   --->   Operation 341 'sext' 'sext_ln259_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 342 [1/1] (4.52ns)   --->   "%mul_ln259 = mul i16 %sext_ln259_1, i16 %sext_ln259" [HLS/case_1/case_1.cc:259]   --->   Operation 342 'mul' 'mul_ln259' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 343 [1/1] (4.52ns)   --->   "%m98 = mul i10 %m93, i10 %m82" [HLS/case_1/case_1.cc:260]   --->   Operation 343 'mul' 'm98' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i5 %m86" [HLS/case_1/case_1.cc:265]   --->   Operation 344 'zext' 'zext_ln265' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln265_1 = zext i10 %m93" [HLS/case_1/case_1.cc:265]   --->   Operation 345 'zext' 'zext_ln265_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 346 [1/1] (7.13ns)   --->   "%mul_ln265 = mul i11 %zext_ln265_1, i11 %zext_ln265" [HLS/case_1/case_1.cc:265]   --->   Operation 346 'mul' 'mul_ln265' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "%m103 = trunc i11 %mul_ln265" [HLS/case_1/case_1.cc:265]   --->   Operation 347 'trunc' 'm103' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 348 [1/1] (0.00ns)   --->   "%specfucore_ln85 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln265, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:85]   --->   Operation 348 'specfucore' 'specfucore_ln85' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln268_1 = trunc i13 %mul_ln250" [HLS/case_1/case_1.cc:268]   --->   Operation 349 'trunc' 'trunc_ln268_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 350 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i10 %m98" [HLS/case_1/case_1.cc:269]   --->   Operation 350 'trunc' 'trunc_ln269' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln315 = sext i8 %m83" [HLS/case_1/case_1.cc:315]   --->   Operation 351 'sext' 'sext_ln315' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln316 = sext i4 %m91" [HLS/case_1/case_1.cc:316]   --->   Operation 352 'sext' 'sext_ln316' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 353 [1/1] (0.00ns)   --->   "%write_ln315 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln315" [HLS/case_1/case_1.cc:315]   --->   Operation 353 'write' 'write_ln315' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 354 [1/1] (0.00ns)   --->   "%write_ln316 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln316" [HLS/case_1/case_1.cc:316]   --->   Operation 354 'write' 'write_ln316' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 355 [1/1] (0.00ns)   --->   "%write_ln317 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %mul_ln259" [HLS/case_1/case_1.cc:317]   --->   Operation 355 'write' 'write_ln317' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.20>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i8 %m80" [HLS/case_1/case_1.cc:245]   --->   Operation 356 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln253 = sext i6 %m89" [HLS/case_1/case_1.cc:253]   --->   Operation 357 'sext' 'sext_ln253' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (4.17ns)   --->   "%m94 = mul i8 %trunc_ln256, i8 %trunc_ln256_1" [HLS/case_1/case_1.cc:256]   --->   Operation 358 'mul' 'm94' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i10 %m82" [HLS/case_1/case_1.cc:257]   --->   Operation 359 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln257_1 = zext i10 %m82" [HLS/case_1/case_1.cc:257]   --->   Operation 360 'zext' 'zext_ln257_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (7.13ns)   --->   "%mul_ln257 = mul i15 %zext_ln257_1, i15 %zext_ln245" [HLS/case_1/case_1.cc:257]   --->   Operation 361 'mul' 'mul_ln257' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i15 %mul_ln257" [HLS/case_1/case_1.cc:268]   --->   Operation 362 'trunc' 'trunc_ln268' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln257, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:77]   --->   Operation 363 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i10 %m98" [HLS/case_1/case_1.cc:262]   --->   Operation 364 'zext' 'zext_ln262' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln262_1 = zext i10 %m98" [HLS/case_1/case_1.cc:262]   --->   Operation 365 'zext' 'zext_ln262_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (7.13ns)   --->   "%mul_ln262 = mul i20 %zext_ln262_1, i20 %zext_ln257" [HLS/case_1/case_1.cc:262]   --->   Operation 366 'mul' 'mul_ln262' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%m100 = trunc i20 %mul_ln262" [HLS/case_1/case_1.cc:262]   --->   Operation 367 'trunc' 'm100' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%specfucore_ln82 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln262, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:82]   --->   Operation 368 'specfucore' 'specfucore_ln82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i13 %m92" [HLS/case_1/case_1.cc:263]   --->   Operation 369 'zext' 'zext_ln263' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln263_1 = zext i13 %m92" [HLS/case_1/case_1.cc:263]   --->   Operation 370 'zext' 'zext_ln263_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (8.20ns)   --->   "%mul_ln263 = mul i19 %zext_ln263_1, i19 %sext_ln253" [HLS/case_1/case_1.cc:263]   --->   Operation 371 'mul' 'mul_ln263' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln275 = trunc i19 %mul_ln263" [HLS/case_1/case_1.cc:275]   --->   Operation 372 'trunc' 'trunc_ln275' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%specfucore_ln83 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln263, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:83]   --->   Operation 373 'specfucore' 'specfucore_ln83' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (8.20ns)   --->   "%mul_ln267 = mul i15 %zext_ln262, i15 %zext_ln263" [HLS/case_1/case_1.cc:267]   --->   Operation 374 'mul' 'mul_ln267' <Predicate = true> <Delay = 8.20> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 8.20> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%m105 = trunc i15 %mul_ln267" [HLS/case_1/case_1.cc:267]   --->   Operation 375 'trunc' 'm105' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%specfucore_ln87 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln267, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:87]   --->   Operation 376 'specfucore' 'specfucore_ln87' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 7.13>
ST_15 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln258 = sext i6 %m89" [HLS/case_1/case_1.cc:258]   --->   Operation 377 'sext' 'sext_ln258' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln258_1 = sext i8 %m84" [HLS/case_1/case_1.cc:258]   --->   Operation 378 'sext' 'sext_ln258_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 379 [1/1] (1.91ns)   --->   "%add_ln258 = add i9 %sext_ln258_1, i9 %sext_ln258" [HLS/case_1/case_1.cc:258]   --->   Operation 379 'add' 'add_ln258' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln261 = sext i9 %add_ln258" [HLS/case_1/case_1.cc:261]   --->   Operation 380 'sext' 'sext_ln261' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 381 [1/1] (4.52ns)   --->   "%m99 = mul i10 %m82, i10 %sext_ln261" [HLS/case_1/case_1.cc:261]   --->   Operation 381 'mul' 'm99' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln264_1 = zext i8 %m94" [HLS/case_1/case_1.cc:264]   --->   Operation 382 'zext' 'zext_ln264_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln264_3 = zext i10 %m100" [HLS/case_1/case_1.cc:264]   --->   Operation 383 'zext' 'zext_ln264_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln264_4 = zext i10 %m100" [HLS/case_1/case_1.cc:264]   --->   Operation 384 'zext' 'zext_ln264_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 385 [1/1] (7.13ns)   --->   "%mul_ln264 = mul i17 %zext_ln264_4, i17 %zext_ln264_1" [HLS/case_1/case_1.cc:264]   --->   Operation 385 'mul' 'mul_ln264' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 386 [1/1] (0.00ns)   --->   "%m102 = trunc i17 %mul_ln264" [HLS/case_1/case_1.cc:264]   --->   Operation 386 'trunc' 'm102' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 387 [1/1] (0.00ns)   --->   "%specfucore_ln84 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln264, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:84]   --->   Operation 387 'specfucore' 'specfucore_ln84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 388 [1/1] (7.13ns)   --->   "%mul_ln266 = mul i20 %zext_ln262_1, i20 %zext_ln264_3" [HLS/case_1/case_1.cc:266]   --->   Operation 388 'mul' 'mul_ln266' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 389 [1/1] (0.00ns)   --->   "%m104 = trunc i20 %mul_ln266" [HLS/case_1/case_1.cc:266]   --->   Operation 389 'trunc' 'm104' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 390 [1/1] (0.00ns)   --->   "%specfucore_ln86 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln266, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:86]   --->   Operation 390 'specfucore' 'specfucore_ln86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 391 [1/1] (3.74ns)   --->   "%m106 = mul i7 %trunc_ln268, i7 %trunc_ln268_1" [HLS/case_1/case_1.cc:268]   --->   Operation 391 'mul' 'm106' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln269_1 = trunc i20 %mul_ln266" [HLS/case_1/case_1.cc:269]   --->   Operation 392 'trunc' 'trunc_ln269_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln271 = trunc i17 %mul_ln264" [HLS/case_1/case_1.cc:271]   --->   Operation 393 'trunc' 'trunc_ln271' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln271_1 = trunc i9 %add_ln258" [HLS/case_1/case_1.cc:271]   --->   Operation 394 'trunc' 'trunc_ln271_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 395 [1/1] (4.35ns)   --->   "%m113 = mul i9 %trunc_ln275, i9 %add_ln258" [HLS/case_1/case_1.cc:275]   --->   Operation 395 'mul' 'm113' <Predicate = true> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.13>
ST_16 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln264_2 = zext i10 %m100" [HLS/case_1/case_1.cc:264]   --->   Operation 396 'zext' 'zext_ln264_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 397 [1/1] (1.91ns)   --->   "%m107 = add i8 %trunc_ln269, i8 %trunc_ln269_1" [HLS/case_1/case_1.cc:269]   --->   Operation 397 'add' 'm107' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 398 [1/1] (3.74ns)   --->   "%m109 = mul i7 %trunc_ln271, i7 %trunc_ln271_1" [HLS/case_1/case_1.cc:271]   --->   Operation 398 'mul' 'm109' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i7 %m106" [HLS/case_1/case_1.cc:276]   --->   Operation 399 'zext' 'zext_ln276' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 400 [1/1] (7.13ns)   --->   "%mul_ln276 = mul i15 %zext_ln264_2, i15 %zext_ln276" [HLS/case_1/case_1.cc:276]   --->   Operation 400 'mul' 'mul_ln276' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 401 [1/1] (0.00ns)   --->   "%m114 = trunc i15 %mul_ln276" [HLS/case_1/case_1.cc:276]   --->   Operation 401 'trunc' 'm114' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 402 [1/1] (0.00ns)   --->   "%specfucore_ln96 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln276, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:96]   --->   Operation 402 'specfucore' 'specfucore_ln96' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln277 = sext i7 %m105" [HLS/case_1/case_1.cc:277]   --->   Operation 403 'sext' 'sext_ln277' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 404 [1/1] (4.17ns)   --->   "%m115 = mul i8 %m102, i8 %sext_ln277" [HLS/case_1/case_1.cc:277]   --->   Operation 404 'mul' 'm115' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i10 %m104" [HLS/case_1/case_1.cc:281]   --->   Operation 405 'zext' 'zext_ln281' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 406 [1/1] (7.13ns)   --->   "%mul_ln281 = mul i15 %zext_ln281, i15 %zext_ln281" [HLS/case_1/case_1.cc:281]   --->   Operation 406 'mul' 'mul_ln281' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 407 [1/1] (0.00ns)   --->   "%m119 = trunc i15 %mul_ln281" [HLS/case_1/case_1.cc:281]   --->   Operation 407 'trunc' 'm119' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 408 [1/1] (0.00ns)   --->   "%specfucore_ln101 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln281, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:101]   --->   Operation 408 'specfucore' 'specfucore_ln101' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 409 [1/1] (0.00ns)   --->   "%sext_ln319 = sext i7 %m119" [HLS/case_1/case_1.cc:319]   --->   Operation 409 'sext' 'sext_ln319' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 410 [1/1] (0.00ns)   --->   "%write_ln319 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln319" [HLS/case_1/case_1.cc:319]   --->   Operation 410 'write' 'write_ln319' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.42>
ST_17 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i8 %m94" [HLS/case_1/case_1.cc:264]   --->   Operation 411 'zext' 'zext_ln264' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i5 %m103" [HLS/case_1/case_1.cc:272]   --->   Operation 412 'zext' 'zext_ln272' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln272_2 = zext i8 %m107" [HLS/case_1/case_1.cc:272]   --->   Operation 413 'zext' 'zext_ln272_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 414 [1/1] (6.42ns)   --->   "%mul_ln272 = mul i11 %zext_ln272_2, i11 %zext_ln272" [HLS/case_1/case_1.cc:272]   --->   Operation 414 'mul' 'mul_ln272' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 415 [1/1] (0.00ns)   --->   "%m110 = trunc i11 %mul_ln272" [HLS/case_1/case_1.cc:272]   --->   Operation 415 'trunc' 'm110' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 416 [1/1] (0.00ns)   --->   "%specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln272, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:92]   --->   Operation 416 'specfucore' 'specfucore_ln92' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i7 %m109" [HLS/case_1/case_1.cc:274]   --->   Operation 417 'zext' 'zext_ln274' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 418 [1/1] (6.42ns)   --->   "%mul_ln274 = mul i15 %zext_ln274, i15 %zext_ln264" [HLS/case_1/case_1.cc:274]   --->   Operation 418 'mul' 'mul_ln274' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 419 [1/1] (0.00ns)   --->   "%m112 = trunc i15 %mul_ln274" [HLS/case_1/case_1.cc:274]   --->   Operation 419 'trunc' 'm112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 420 [1/1] (0.00ns)   --->   "%specfucore_ln94 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln274, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:94]   --->   Operation 420 'specfucore' 'specfucore_ln94' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln318 = sext i7 %m112" [HLS/case_1/case_1.cc:318]   --->   Operation 421 'sext' 'sext_ln318' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 422 [1/1] (0.00ns)   --->   "%write_ln318 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln318" [HLS/case_1/case_1.cc:318]   --->   Operation 422 'write' 'write_ln318' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 4.86>
ST_18 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln273 = zext i5 %m110" [HLS/case_1/case_1.cc:273]   --->   Operation 423 'zext' 'zext_ln273' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 424 [1/1] (4.86ns)   --->   "%mul_ln273 = mul i10 %zext_ln273, i10 %zext_ln273" [HLS/case_1/case_1.cc:273]   --->   Operation 424 'mul' 'mul_ln273' <Predicate = true> <Delay = 4.86> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 425 [1/1] (0.00ns)   --->   "%m111 = trunc i10 %mul_ln273" [HLS/case_1/case_1.cc:273]   --->   Operation 425 'trunc' 'm111' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 426 [1/1] (0.00ns)   --->   "%specfucore_ln93 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln273, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:93]   --->   Operation 426 'specfucore' 'specfucore_ln93' <Predicate = true> <Delay = 0.00>

State 19 <SV = 18> <Delay = 7.13>
ST_19 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln270 = sext i7 %m105" [HLS/case_1/case_1.cc:270]   --->   Operation 427 'sext' 'sext_ln270' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 428 [1/1] (5.90ns)   --->   "%mul_ln270 = mul i14 %sext_ln270, i14 %sext_ln270" [HLS/case_1/case_1.cc:270]   --->   Operation 428 'mul' 'mul_ln270' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 429 [1/1] (0.00ns)   --->   "%specfucore_ln90 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln270, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:90]   --->   Operation 429 'specfucore' 'specfucore_ln90' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 430 [1/1] (0.00ns)   --->   "%m108 = trunc i14 %mul_ln270" [HLS/case_1/case_1.cc:270]   --->   Operation 430 'trunc' 'm108' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 431 [1/1] (0.00ns)   --->   "%sext_ln279 = sext i5 %m111" [HLS/case_1/case_1.cc:279]   --->   Operation 431 'sext' 'sext_ln279' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln279 = zext i10 %m99" [HLS/case_1/case_1.cc:279]   --->   Operation 432 'zext' 'zext_ln279' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 433 [1/1] (7.13ns)   --->   "%mul_ln279 = mul i15 %zext_ln279, i15 %sext_ln279" [HLS/case_1/case_1.cc:279]   --->   Operation 433 'mul' 'mul_ln279' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 434 [1/1] (0.00ns)   --->   "%trunc_ln280 = trunc i15 %mul_ln279" [HLS/case_1/case_1.cc:280]   --->   Operation 434 'trunc' 'trunc_ln280' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 435 [1/1] (0.00ns)   --->   "%specfucore_ln99 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln279, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:99]   --->   Operation 435 'specfucore' 'specfucore_ln99' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 436 [1/1] (0.00ns)   --->   "%m117 = trunc i15 %mul_ln279" [HLS/case_1/case_1.cc:279]   --->   Operation 436 'trunc' 'm117' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln300_1 = trunc i15 %mul_ln279" [HLS/case_1/case_1.cc:300]   --->   Operation 437 'trunc' 'trunc_ln300_1' <Predicate = true> <Delay = 0.00>

State 20 <SV = 19> <Delay = 6.42>
ST_20 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln272_1 = zext i8 %m107" [HLS/case_1/case_1.cc:272]   --->   Operation 438 'zext' 'zext_ln272_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 439 [1/1] (0.00ns)   --->   "%zext_ln276_1 = zext i7 %m106" [HLS/case_1/case_1.cc:276]   --->   Operation 439 'zext' 'zext_ln276_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i7 %m117" [HLS/case_1/case_1.cc:280]   --->   Operation 440 'zext' 'zext_ln280' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln280 = sext i8 %m108" [HLS/case_1/case_1.cc:280]   --->   Operation 441 'sext' 'sext_ln280' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 442 [1/1] (4.52ns)   --->   "%m118 = mul i10 %trunc_ln280, i10 %sext_ln280" [HLS/case_1/case_1.cc:280]   --->   Operation 442 'mul' 'm118' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln282 = sext i8 %m108" [HLS/case_1/case_1.cc:282]   --->   Operation 443 'sext' 'sext_ln282' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 444 [1/1] (6.42ns)   --->   "%mul_ln282 = mul i16 %zext_ln272_1, i16 %sext_ln282" [HLS/case_1/case_1.cc:282]   --->   Operation 444 'mul' 'mul_ln282' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 445 [1/1] (0.00ns)   --->   "%m120 = trunc i16 %mul_ln282" [HLS/case_1/case_1.cc:282]   --->   Operation 445 'trunc' 'm120' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 446 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln282, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:102]   --->   Operation 446 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 447 [1/1] (5.90ns)   --->   "%mul_ln283 = mul i14 %zext_ln280, i14 %zext_ln276_1" [HLS/case_1/case_1.cc:283]   --->   Operation 447 'mul' 'mul_ln283' <Predicate = true> <Delay = 5.90> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 448 [1/1] (0.00ns)   --->   "%m121 = trunc i14 %mul_ln283" [HLS/case_1/case_1.cc:283]   --->   Operation 448 'trunc' 'm121' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 449 [1/1] (0.00ns)   --->   "%specfucore_ln103 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln283, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:103]   --->   Operation 449 'specfucore' 'specfucore_ln103' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 450 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i9 %m113" [HLS/case_1/case_1.cc:287]   --->   Operation 450 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 451 [1/1] (1.73ns)   --->   "%m125 = add i10 %sext_ln287, i10 %m118" [HLS/case_1/case_1.cc:287]   --->   Operation 451 'add' 'm125' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 452 [1/1] (0.00ns)   --->   "%trunc_ln294_1 = trunc i10 %m125" [HLS/case_1/case_1.cc:294]   --->   Operation 452 'trunc' 'trunc_ln294_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln295 = trunc i10 %m125" [HLS/case_1/case_1.cc:295]   --->   Operation 453 'trunc' 'trunc_ln295' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 7.13>
ST_21 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln284_1 = zext i10 %m118" [HLS/case_1/case_1.cc:284]   --->   Operation 454 'zext' 'zext_ln284_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 455 [1/1] (7.13ns)   --->   "%mul_ln284 = mul i15 %zext_ln284_1, i15 %sext_ln279" [HLS/case_1/case_1.cc:284]   --->   Operation 455 'mul' 'mul_ln284' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 456 [1/1] (0.00ns)   --->   "%m122 = trunc i15 %mul_ln284" [HLS/case_1/case_1.cc:284]   --->   Operation 456 'trunc' 'm122' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 457 [1/1] (0.00ns)   --->   "%specfucore_ln104 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln284, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:104]   --->   Operation 457 'specfucore' 'specfucore_ln104' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 458 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %m111, i1 0" [HLS/case_1/case_1.cc:288]   --->   Operation 458 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 459 [1/1] (0.00ns)   --->   "%trunc_ln300 = trunc i15 %mul_ln284" [HLS/case_1/case_1.cc:300]   --->   Operation 459 'trunc' 'trunc_ln300' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 460 [1/1] (0.00ns)   --->   "%sext_ln294 = sext i10 %m125" [HLS/case_1/case_1.cc:294]   --->   Operation 460 'sext' 'sext_ln294' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln298 = sext i6 %shl_ln" [HLS/case_1/case_1.cc:298]   --->   Operation 461 'sext' 'sext_ln298' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 462 [1/1] (7.13ns)   --->   "%mul_ln298 = mul i16 %sext_ln294, i16 %sext_ln298" [HLS/case_1/case_1.cc:298]   --->   Operation 462 'mul' 'mul_ln298' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 463 [1/1] (0.00ns)   --->   "%specfucore_ln118 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln298, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:118]   --->   Operation 463 'specfucore' 'specfucore_ln118' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 464 [1/1] (0.00ns)   --->   "%m136 = trunc i16 %mul_ln298" [HLS/case_1/case_1.cc:298]   --->   Operation 464 'trunc' 'm136' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln321 = sext i11 %m136" [HLS/case_1/case_1.cc:321]   --->   Operation 465 'sext' 'sext_ln321' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 466 [1/1] (0.00ns)   --->   "%write_ln321 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %sext_ln321" [HLS/case_1/case_1.cc:321]   --->   Operation 466 'write' 'write_ln321' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.13>
ST_22 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i10 %m122" [HLS/case_1/case_1.cc:285]   --->   Operation 467 'zext' 'zext_ln285' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln285_1 = zext i10 %m122" [HLS/case_1/case_1.cc:285]   --->   Operation 468 'zext' 'zext_ln285_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 469 [1/1] (0.00ns)   --->   "%zext_ln285_2 = zext i8 %m115" [HLS/case_1/case_1.cc:285]   --->   Operation 469 'zext' 'zext_ln285_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 470 [1/1] (7.13ns)   --->   "%mul_ln285 = mul i17 %zext_ln285_1, i17 %zext_ln285_2" [HLS/case_1/case_1.cc:285]   --->   Operation 470 'mul' 'mul_ln285' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 471 [1/1] (0.00ns)   --->   "%m123 = trunc i17 %mul_ln285" [HLS/case_1/case_1.cc:285]   --->   Operation 471 'trunc' 'm123' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 472 [1/1] (0.00ns)   --->   "%specfucore_ln105 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln285, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:105]   --->   Operation 472 'specfucore' 'specfucore_ln105' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln289 = sext i7 %m114" [HLS/case_1/case_1.cc:289]   --->   Operation 473 'sext' 'sext_ln289' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 474 [1/1] (7.13ns)   --->   "%mul_ln289 = mul i17 %zext_ln285_1, i17 %sext_ln289" [HLS/case_1/case_1.cc:289]   --->   Operation 474 'mul' 'mul_ln289' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 475 [1/1] (0.00ns)   --->   "%m127 = trunc i17 %mul_ln289" [HLS/case_1/case_1.cc:289]   --->   Operation 475 'trunc' 'm127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 476 [1/1] (0.00ns)   --->   "%specfucore_ln109 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln289, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:109]   --->   Operation 476 'specfucore' 'specfucore_ln109' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln291 = zext i8 %m120" [HLS/case_1/case_1.cc:291]   --->   Operation 477 'zext' 'zext_ln291' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 478 [1/1] (7.13ns)   --->   "%mul_ln291 = mul i13 %zext_ln285, i13 %zext_ln291" [HLS/case_1/case_1.cc:291]   --->   Operation 478 'mul' 'mul_ln291' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 479 [1/1] (0.00ns)   --->   "%m129 = trunc i13 %mul_ln291" [HLS/case_1/case_1.cc:291]   --->   Operation 479 'trunc' 'm129' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 480 [1/1] (0.00ns)   --->   "%specfucore_ln111 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln291, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:111]   --->   Operation 480 'specfucore' 'specfucore_ln111' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 481 [3/3] (1.05ns) (grouped into DSP with root node m138)   --->   "%mul_ln300 = mul i9 %trunc_ln300, i9 %trunc_ln300_1" [HLS/case_1/case_1.cc:300]   --->   Operation 481 'mul' 'mul_ln300' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i17 %mul_ln289" [HLS/case_1/case_1.cc:294]   --->   Operation 482 'trunc' 'trunc_ln294' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 483 [1/1] (4.17ns)   --->   "%m133 = mul i8 %trunc_ln295, i8 %m120" [HLS/case_1/case_1.cc:295]   --->   Operation 483 'mul' 'm133' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i17 %mul_ln289" [HLS/case_1/case_1.cc:297]   --->   Operation 484 'trunc' 'trunc_ln297' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln306 = trunc i8 %m133" [HLS/case_1/case_1.cc:306]   --->   Operation 485 'trunc' 'trunc_ln306' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln320 = sext i6 %m129" [HLS/case_1/case_1.cc:320]   --->   Operation 486 'sext' 'sext_ln320' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 487 [1/1] (0.00ns)   --->   "%write_ln320 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln320" [HLS/case_1/case_1.cc:320]   --->   Operation 487 'write' 'write_ln320' <Predicate = true> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.13>
ST_23 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln286 = zext i8 %m123" [HLS/case_1/case_1.cc:286]   --->   Operation 488 'zext' 'zext_ln286' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 489 [1/1] (7.13ns)   --->   "%mul_ln286 = mul i17 %zext_ln285_1, i17 %zext_ln286" [HLS/case_1/case_1.cc:286]   --->   Operation 489 'mul' 'mul_ln286' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 490 [1/1] (0.00ns)   --->   "%m124 = trunc i17 %mul_ln286" [HLS/case_1/case_1.cc:286]   --->   Operation 490 'trunc' 'm124' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 491 [1/1] (0.00ns)   --->   "%specfucore_ln106 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln286, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:106]   --->   Operation 491 'specfucore' 'specfucore_ln106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 492 [1/1] (4.52ns)   --->   "%m130 = mul i10 %m127, i10 %m104" [HLS/case_1/case_1.cc:292]   --->   Operation 492 'mul' 'm130' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 493 [2/3] (1.05ns) (grouped into DSP with root node m138)   --->   "%mul_ln300 = mul i9 %trunc_ln300, i9 %trunc_ln300_1" [HLS/case_1/case_1.cc:300]   --->   Operation 493 'mul' 'mul_ln300' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i4 %trunc_ln294" [HLS/case_1/case_1.cc:294]   --->   Operation 494 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln294_1 = zext i4 %trunc_ln294_1" [HLS/case_1/case_1.cc:294]   --->   Operation 495 'zext' 'zext_ln294_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 496 [1/1] (4.34ns)   --->   "%mul_ln294 = mul i8 %zext_ln294, i8 %zext_ln294_1" [HLS/case_1/case_1.cc:294]   --->   Operation 496 'mul' 'mul_ln294' <Predicate = true> <Delay = 4.34> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 4.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 497 [1/1] (0.00ns)   --->   "%m132 = trunc i8 %mul_ln294" [HLS/case_1/case_1.cc:294]   --->   Operation 497 'trunc' 'm132' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 498 [1/1] (0.00ns)   --->   "%specfucore_ln114 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln294, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:114]   --->   Operation 498 'specfucore' 'specfucore_ln114' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln296 = sext i8 %m133" [HLS/case_1/case_1.cc:296]   --->   Operation 499 'sext' 'sext_ln296' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln296_1 = sext i7 %m121" [HLS/case_1/case_1.cc:296]   --->   Operation 500 'sext' 'sext_ln296_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 501 [1/1] (6.42ns)   --->   "%mul_ln296 = mul i15 %sext_ln296, i15 %sext_ln296_1" [HLS/case_1/case_1.cc:296]   --->   Operation 501 'mul' 'mul_ln296' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 502 [1/1] (0.00ns)   --->   "%specfucore_ln116 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln296, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:116]   --->   Operation 502 'specfucore' 'specfucore_ln116' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 503 [1/1] (0.00ns)   --->   "%m134 = trunc i15 %mul_ln296" [HLS/case_1/case_1.cc:296]   --->   Operation 503 'trunc' 'm134' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln300_2 = trunc i10 %m130" [HLS/case_1/case_1.cc:300]   --->   Operation 504 'trunc' 'trunc_ln300_2' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.13>
ST_24 : Operation 505 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i10 %m118" [HLS/case_1/case_1.cc:284]   --->   Operation 505 'zext' 'zext_ln284' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln290 = sext i8 %m124" [HLS/case_1/case_1.cc:290]   --->   Operation 506 'sext' 'sext_ln290' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 507 [1/1] (7.13ns)   --->   "%mul_ln290 = mul i18 %zext_ln284, i18 %sext_ln290" [HLS/case_1/case_1.cc:290]   --->   Operation 507 'mul' 'mul_ln290' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 508 [1/1] (0.00ns)   --->   "%m128 = trunc i18 %mul_ln290" [HLS/case_1/case_1.cc:290]   --->   Operation 508 'trunc' 'm128' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 509 [1/1] (0.00ns)   --->   "%specfucore_ln110 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln290, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:110]   --->   Operation 509 'specfucore' 'specfucore_ln110' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 510 [1/3] (0.00ns) (grouped into DSP with root node m138)   --->   "%mul_ln300 = mul i9 %trunc_ln300, i9 %trunc_ln300_1" [HLS/case_1/case_1.cc:300]   --->   Operation 510 'mul' 'mul_ln300' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 511 [3/3] (1.05ns) (grouped into DSP with root node add_ln304)   --->   "%mul_ln297 = mul i8 %m124, i8 %trunc_ln297" [HLS/case_1/case_1.cc:297]   --->   Operation 511 'mul' 'mul_ln297' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln299 = zext i8 %m120" [HLS/case_1/case_1.cc:299]   --->   Operation 512 'zext' 'zext_ln299' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln299_1 = zext i4 %m132" [HLS/case_1/case_1.cc:299]   --->   Operation 513 'zext' 'zext_ln299_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 514 [1/1] (6.42ns)   --->   "%mul_ln299 = mul i9 %zext_ln299_1, i9 %zext_ln299" [HLS/case_1/case_1.cc:299]   --->   Operation 514 'mul' 'mul_ln299' <Predicate = true> <Delay = 6.42> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 515 [1/1] (0.00ns)   --->   "%m137 = trunc i9 %mul_ln299" [HLS/case_1/case_1.cc:299]   --->   Operation 515 'trunc' 'm137' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 516 [1/1] (0.00ns)   --->   "%specfucore_ln119 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln299, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:119]   --->   Operation 516 'specfucore' 'specfucore_ln119' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 517 [2/2] (2.10ns) (root node of the DSP)   --->   "%m138 = add i9 %trunc_ln300_2, i9 %mul_ln300" [HLS/case_1/case_1.cc:300]   --->   Operation 517 'add' 'm138' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i10 %m134" [HLS/case_1/case_1.cc:302]   --->   Operation 518 'zext' 'zext_ln302' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln302_1 = zext i10 %m130" [HLS/case_1/case_1.cc:302]   --->   Operation 519 'zext' 'zext_ln302_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 520 [1/1] (7.13ns)   --->   "%mul_ln302 = mul i20 %zext_ln302_1, i20 %zext_ln302" [HLS/case_1/case_1.cc:302]   --->   Operation 520 'mul' 'mul_ln302' <Predicate = true> <Delay = 7.13> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 7.13> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 521 [1/1] (0.00ns)   --->   "%m140 = trunc i20 %mul_ln302" [HLS/case_1/case_1.cc:302]   --->   Operation 521 'trunc' 'm140' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 522 [1/1] (0.00ns)   --->   "%specfucore_ln122 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln302, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:122]   --->   Operation 522 'specfucore' 'specfucore_ln122' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln323 = sext i10 %m140" [HLS/case_1/case_1.cc:323]   --->   Operation 523 'sext' 'sext_ln323' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 524 [1/1] (0.00ns)   --->   "%write_ln323 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln323" [HLS/case_1/case_1.cc:323]   --->   Operation 524 'write' 'write_ln323' <Predicate = true> <Delay = 0.00>

State 25 <SV = 24> <Delay = 6.78>
ST_25 : Operation 525 [2/3] (1.05ns) (grouped into DSP with root node add_ln304)   --->   "%mul_ln297 = mul i8 %m124, i8 %trunc_ln297" [HLS/case_1/case_1.cc:297]   --->   Operation 525 'mul' 'mul_ln297' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 526 [1/2] (2.10ns) (root node of the DSP)   --->   "%m138 = add i9 %trunc_ln300_2, i9 %mul_ln300" [HLS/case_1/case_1.cc:300]   --->   Operation 526 'add' 'm138' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i9 %m128" [HLS/case_1/case_1.cc:303]   --->   Operation 527 'zext' 'zext_ln303' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln303 = sext i4 %m137" [HLS/case_1/case_1.cc:303]   --->   Operation 528 'sext' 'sext_ln303' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 529 [1/1] (6.78ns)   --->   "%mul_ln303 = mul i13 %zext_ln303, i13 %sext_ln303" [HLS/case_1/case_1.cc:303]   --->   Operation 529 'mul' 'mul_ln303' <Predicate = true> <Delay = 6.78> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 530 [1/1] (0.00ns)   --->   "%m141 = trunc i13 %mul_ln303" [HLS/case_1/case_1.cc:303]   --->   Operation 530 'trunc' 'm141' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 531 [1/1] (0.00ns)   --->   "%specfucore_ln123 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln303, i64 12, i64 4, i64 18446744073709551615" [/home/hyeon/ironman/IronMan/test/synthetic_case_generation/directive_tmp.tcl:123]   --->   Operation 531 'specfucore' 'specfucore_ln123' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln306 = sext i4 %m137" [HLS/case_1/case_1.cc:306]   --->   Operation 532 'sext' 'sext_ln306' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 533 [1/1] (3.74ns)   --->   "%mul_ln306 = mul i7 %trunc_ln306, i7 %sext_ln306" [HLS/case_1/case_1.cc:306]   --->   Operation 533 'mul' 'mul_ln306' <Predicate = true> <Delay = 3.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 534 [1/1] (0.00ns)   --->   "%m144 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %mul_ln306, i1 0" [HLS/case_1/case_1.cc:306]   --->   Operation 534 'bitconcatenate' 'm144' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln322 = sext i9 %m138" [HLS/case_1/case_1.cc:322]   --->   Operation 535 'sext' 'sext_ln322' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln324 = sext i9 %m141" [HLS/case_1/case_1.cc:324]   --->   Operation 536 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln326 = sext i8 %m144" [HLS/case_1/case_1.cc:326]   --->   Operation 537 'sext' 'sext_ln326' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 538 [1/1] (0.00ns)   --->   "%write_ln322 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln322" [HLS/case_1/case_1.cc:322]   --->   Operation 538 'write' 'write_ln322' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 539 [1/1] (0.00ns)   --->   "%write_ln324 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln324" [HLS/case_1/case_1.cc:324]   --->   Operation 539 'write' 'write_ln324' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 540 [1/1] (0.00ns)   --->   "%write_ln326 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_18, i16 %sext_ln326" [HLS/case_1/case_1.cc:326]   --->   Operation 540 'write' 'write_ln326' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 2.10>
ST_26 : Operation 541 [1/3] (0.00ns) (grouped into DSP with root node add_ln304)   --->   "%mul_ln297 = mul i8 %m124, i8 %trunc_ln297" [HLS/case_1/case_1.cc:297]   --->   Operation 541 'mul' 'mul_ln297' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln301 = sext i7 %m121" [HLS/case_1/case_1.cc:301]   --->   Operation 542 'sext' 'sext_ln301' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 543 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln304 = add i8 %mul_ln297, i8 %sext_ln301" [HLS/case_1/case_1.cc:304]   --->   Operation 543 'add' 'add_ln304' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 4.01>
ST_27 : Operation 544 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_51" [HLS/case_1/case_1.cc:6]   --->   Operation 544 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 545 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0"   --->   Operation 545 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 546 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 546 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 547 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1"   --->   Operation 547 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 548 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 548 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 549 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2"   --->   Operation 549 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 550 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 550 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 551 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3"   --->   Operation 551 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 552 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 552 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 553 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4"   --->   Operation 553 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 554 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 554 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 555 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_5"   --->   Operation 555 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 556 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_5, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 556 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 557 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_6"   --->   Operation 557 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 558 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_6, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 558 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 559 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_7"   --->   Operation 559 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 560 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_7, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 560 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 561 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_8"   --->   Operation 561 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 562 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_8, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 562 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 563 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_9"   --->   Operation 563 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 564 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_9, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 564 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 565 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_10"   --->   Operation 565 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 566 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_10, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 566 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 567 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_11"   --->   Operation 567 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 568 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_11, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 568 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 569 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_12"   --->   Operation 569 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 570 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_12, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 570 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 571 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_13"   --->   Operation 571 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 572 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_13, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 572 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 573 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_14"   --->   Operation 573 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 574 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_14, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 574 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 575 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_15"   --->   Operation 575 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 576 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_15, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 576 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 577 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_16"   --->   Operation 577 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 578 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_16, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 578 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 579 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_17"   --->   Operation 579 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 580 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_17, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 580 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 581 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0"   --->   Operation 581 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 582 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 582 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 583 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1"   --->   Operation 583 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 584 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 584 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 585 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2"   --->   Operation 585 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 586 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 586 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 587 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3"   --->   Operation 587 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 588 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 588 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 589 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4"   --->   Operation 589 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 590 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 590 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 591 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5"   --->   Operation 591 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 592 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 592 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 593 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6"   --->   Operation 593 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 594 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 594 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 595 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7"   --->   Operation 595 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 596 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 596 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 597 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8"   --->   Operation 597 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 598 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 598 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 599 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9"   --->   Operation 599 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 600 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 600 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 601 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10"   --->   Operation 601 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 602 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 602 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 603 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11"   --->   Operation 603 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 604 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 604 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 605 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12"   --->   Operation 605 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 606 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 606 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 607 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13"   --->   Operation 607 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 608 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 608 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 609 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14"   --->   Operation 609 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 610 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 610 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 611 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15"   --->   Operation 611 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 612 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 612 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 613 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16"   --->   Operation 613 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 614 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 614 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 615 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17"   --->   Operation 615 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 616 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 616 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 617 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_18"   --->   Operation 617 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 618 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_18, void @empty_67, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59, i32 4294967295, i32 0, i32 0"   --->   Operation 618 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 619 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57" [HLS/case_1/case_1.cc:182]   --->   Operation 619 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 620 [1/1] (0.00ns)   --->   "%rend159 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin1" [HLS/case_1/case_1.cc:183]   --->   Operation 620 'specregionend' 'rend159' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 621 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65" [HLS/case_1/case_1.cc:183]   --->   Operation 621 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 622 [1/1] (0.00ns)   --->   "%rend155 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin3" [HLS/case_1/case_1.cc:184]   --->   Operation 622 'specregionend' 'rend155' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 623 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37" [HLS/case_1/case_1.cc:184]   --->   Operation 623 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 624 [1/1] (0.00ns)   --->   "%rend153 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin5" [HLS/case_1/case_1.cc:185]   --->   Operation 624 'specregionend' 'rend153' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 625 [1/1] (0.00ns)   --->   "%rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62" [HLS/case_1/case_1.cc:187]   --->   Operation 625 'specregionbegin' 'rbegin9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 626 [1/1] (0.00ns)   --->   "%rend149 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin9" [HLS/case_1/case_1.cc:188]   --->   Operation 626 'specregionend' 'rend149' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 627 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61" [HLS/case_1/case_1.cc:189]   --->   Operation 627 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 628 [1/1] (0.00ns)   --->   "%rend145 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin" [HLS/case_1/case_1.cc:190]   --->   Operation 628 'specregionend' 'rend145' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 629 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33" [HLS/case_1/case_1.cc:191]   --->   Operation 629 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 630 [1/1] (0.00ns)   --->   "%rend141 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin6" [HLS/case_1/case_1.cc:192]   --->   Operation 630 'specregionend' 'rend141' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 631 [1/1] (0.00ns)   --->   "%rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41" [HLS/case_1/case_1.cc:195]   --->   Operation 631 'specregionbegin' 'rbegin7' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 632 [1/1] (0.00ns)   --->   "%rend133 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin7" [HLS/case_1/case_1.cc:196]   --->   Operation 632 'specregionend' 'rend133' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 633 [1/1] (0.00ns)   --->   "%rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56" [HLS/case_1/case_1.cc:196]   --->   Operation 633 'specregionbegin' 'rbegin8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 634 [1/1] (0.00ns)   --->   "%rend131 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin8" [HLS/case_1/case_1.cc:197]   --->   Operation 634 'specregionend' 'rend131' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 635 [1/1] (0.00ns)   --->   "%rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38" [HLS/case_1/case_1.cc:197]   --->   Operation 635 'specregionbegin' 'rbegin11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 636 [1/1] (0.00ns)   --->   "%rend129 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin11" [HLS/case_1/case_1.cc:198]   --->   Operation 636 'specregionend' 'rend129' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 637 [1/1] (0.00ns)   --->   "%rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46" [HLS/case_1/case_1.cc:198]   --->   Operation 637 'specregionbegin' 'rbegin13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 638 [1/1] (0.00ns)   --->   "%rend127 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin13" [HLS/case_1/case_1.cc:199]   --->   Operation 638 'specregionend' 'rend127' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 639 [1/1] (0.00ns)   --->   "%rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45" [HLS/case_1/case_1.cc:201]   --->   Operation 639 'specregionbegin' 'rbegin15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 640 [1/1] (0.00ns)   --->   "%rend125 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin15" [HLS/case_1/case_1.cc:202]   --->   Operation 640 'specregionend' 'rend125' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 641 [1/1] (0.00ns)   --->   "%rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52" [HLS/case_1/case_1.cc:202]   --->   Operation 641 'specregionbegin' 'rbegin17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 642 [1/1] (0.00ns)   --->   "%rend123 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin17" [HLS/case_1/case_1.cc:203]   --->   Operation 642 'specregionend' 'rend123' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 643 [1/1] (0.00ns)   --->   "%rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60" [HLS/case_1/case_1.cc:204]   --->   Operation 643 'specregionbegin' 'rbegin19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 644 [1/1] (0.00ns)   --->   "%rend121 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin19" [HLS/case_1/case_1.cc:205]   --->   Operation 644 'specregionend' 'rend121' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 645 [1/1] (0.00ns)   --->   "%rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43" [HLS/case_1/case_1.cc:205]   --->   Operation 645 'specregionbegin' 'rbegin21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 646 [1/1] (0.00ns)   --->   "%rend119 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin21" [HLS/case_1/case_1.cc:206]   --->   Operation 646 'specregionend' 'rend119' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 647 [1/1] (0.00ns)   --->   "%rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42" [HLS/case_1/case_1.cc:209]   --->   Operation 647 'specregionbegin' 'rbegin23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 648 [1/1] (0.00ns)   --->   "%rend117 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin23" [HLS/case_1/case_1.cc:210]   --->   Operation 648 'specregionend' 'rend117' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 649 [1/1] (0.00ns)   --->   "%rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58" [HLS/case_1/case_1.cc:210]   --->   Operation 649 'specregionbegin' 'rbegin25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 650 [1/1] (0.00ns)   --->   "%rend115 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin25" [HLS/case_1/case_1.cc:211]   --->   Operation 650 'specregionend' 'rend115' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 651 [1/1] (0.00ns)   --->   "%rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49" [HLS/case_1/case_1.cc:212]   --->   Operation 651 'specregionbegin' 'rbegin27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 652 [1/1] (0.00ns)   --->   "%rend111 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin27" [HLS/case_1/case_1.cc:213]   --->   Operation 652 'specregionend' 'rend111' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 653 [1/1] (0.00ns)   --->   "%rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48" [HLS/case_1/case_1.cc:213]   --->   Operation 653 'specregionbegin' 'rbegin29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 654 [1/1] (0.00ns)   --->   "%rend109 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin29" [HLS/case_1/case_1.cc:214]   --->   Operation 654 'specregionend' 'rend109' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 655 [1/1] (0.00ns)   --->   "%rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55" [HLS/case_1/case_1.cc:214]   --->   Operation 655 'specregionbegin' 'rbegin31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 656 [1/1] (0.00ns)   --->   "%rend107 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin31" [HLS/case_1/case_1.cc:215]   --->   Operation 656 'specregionend' 'rend107' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 657 [1/1] (0.00ns)   --->   "%rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63" [HLS/case_1/case_1.cc:219]   --->   Operation 657 'specregionbegin' 'rbegin33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 658 [1/1] (0.00ns)   --->   "%rend101 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin33" [HLS/case_1/case_1.cc:220]   --->   Operation 658 'specregionend' 'rend101' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 659 [1/1] (0.00ns)   --->   "%rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53" [HLS/case_1/case_1.cc:220]   --->   Operation 659 'specregionbegin' 'rbegin35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 660 [1/1] (0.00ns)   --->   "%rend99 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin35" [HLS/case_1/case_1.cc:221]   --->   Operation 660 'specregionend' 'rend99' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 661 [1/1] (0.00ns)   --->   "%rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35" [HLS/case_1/case_1.cc:223]   --->   Operation 661 'specregionbegin' 'rbegin37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 662 [1/1] (0.00ns)   --->   "%rend97 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin37" [HLS/case_1/case_1.cc:224]   --->   Operation 662 'specregionend' 'rend97' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 663 [1/1] (0.00ns)   --->   "%rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50" [HLS/case_1/case_1.cc:227]   --->   Operation 663 'specregionbegin' 'rbegin39' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 664 [1/1] (0.00ns)   --->   "%rend93 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin39" [HLS/case_1/case_1.cc:228]   --->   Operation 664 'specregionend' 'rend93' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 665 [1/1] (0.00ns)   --->   "%rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26" [HLS/case_1/case_1.cc:228]   --->   Operation 665 'specregionbegin' 'rbegin41' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 666 [1/1] (0.00ns)   --->   "%rend89 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin41" [HLS/case_1/case_1.cc:229]   --->   Operation 666 'specregionend' 'rend89' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 667 [1/1] (0.00ns)   --->   "%rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40" [HLS/case_1/case_1.cc:229]   --->   Operation 667 'specregionbegin' 'rbegin43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 668 [1/1] (0.00ns)   --->   "%rend87 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin43" [HLS/case_1/case_1.cc:230]   --->   Operation 668 'specregionend' 'rend87' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 669 [1/1] (0.00ns)   --->   "%rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24" [HLS/case_1/case_1.cc:230]   --->   Operation 669 'specregionbegin' 'rbegin45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 670 [1/1] (0.00ns)   --->   "%rend85 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin45" [HLS/case_1/case_1.cc:231]   --->   Operation 670 'specregionend' 'rend85' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 671 [1/1] (0.00ns)   --->   "%rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47" [HLS/case_1/case_1.cc:231]   --->   Operation 671 'specregionbegin' 'rbegin46' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 672 [1/1] (0.00ns)   --->   "%rend83 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin46" [HLS/case_1/case_1.cc:232]   --->   Operation 672 'specregionend' 'rend83' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 673 [1/1] (0.00ns)   --->   "%rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54" [HLS/case_1/case_1.cc:233]   --->   Operation 673 'specregionbegin' 'rbegin47' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 674 [1/1] (0.00ns)   --->   "%rend79 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin47" [HLS/case_1/case_1.cc:234]   --->   Operation 674 'specregionend' 'rend79' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 675 [1/1] (0.00ns)   --->   "%rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44" [HLS/case_1/case_1.cc:236]   --->   Operation 675 'specregionbegin' 'rbegin49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 676 [1/1] (0.00ns)   --->   "%rend77 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin49" [HLS/case_1/case_1.cc:237]   --->   Operation 676 'specregionend' 'rend77' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 677 [1/1] (0.00ns)   --->   "%rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34" [HLS/case_1/case_1.cc:237]   --->   Operation 677 'specregionbegin' 'rbegin51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 678 [1/1] (0.00ns)   --->   "%rend75 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin51" [HLS/case_1/case_1.cc:238]   --->   Operation 678 'specregionend' 'rend75' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 679 [1/1] (0.00ns)   --->   "%rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31" [HLS/case_1/case_1.cc:238]   --->   Operation 679 'specregionbegin' 'rbegin52' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 680 [1/1] (0.00ns)   --->   "%rend73 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin52" [HLS/case_1/case_1.cc:239]   --->   Operation 680 'specregionend' 'rend73' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 681 [1/1] (0.00ns)   --->   "%rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30" [HLS/case_1/case_1.cc:239]   --->   Operation 681 'specregionbegin' 'rbegin53' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 682 [1/1] (0.00ns)   --->   "%rend71 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin53" [HLS/case_1/case_1.cc:240]   --->   Operation 682 'specregionend' 'rend71' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 683 [1/1] (0.00ns)   --->   "%rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29" [HLS/case_1/case_1.cc:240]   --->   Operation 683 'specregionbegin' 'rbegin54' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 684 [1/1] (0.00ns)   --->   "%rend67 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin54" [HLS/case_1/case_1.cc:241]   --->   Operation 684 'specregionend' 'rend67' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 685 [1/1] (0.00ns)   --->   "%rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28" [HLS/case_1/case_1.cc:241]   --->   Operation 685 'specregionbegin' 'rbegin55' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 686 [1/1] (0.00ns)   --->   "%rend65 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin55" [HLS/case_1/case_1.cc:242]   --->   Operation 686 'specregionend' 'rend65' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 687 [1/1] (0.00ns)   --->   "%rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27" [HLS/case_1/case_1.cc:244]   --->   Operation 687 'specregionbegin' 'rbegin57' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 688 [1/1] (0.00ns)   --->   "%rend63 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin57" [HLS/case_1/case_1.cc:245]   --->   Operation 688 'specregionend' 'rend63' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 689 [1/1] (0.00ns)   --->   "%rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17" [HLS/case_1/case_1.cc:245]   --->   Operation 689 'specregionbegin' 'rbegin59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 690 [1/1] (0.00ns)   --->   "%rend61 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin59" [HLS/case_1/case_1.cc:246]   --->   Operation 690 'specregionend' 'rend61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 691 [1/1] (0.00ns)   --->   "%rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25" [HLS/case_1/case_1.cc:249]   --->   Operation 691 'specregionbegin' 'rbegin58' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 692 [1/1] (0.00ns)   --->   "%rend59 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin58" [HLS/case_1/case_1.cc:250]   --->   Operation 692 'specregionend' 'rend59' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 693 [1/1] (0.00ns)   --->   "%rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64" [HLS/case_1/case_1.cc:250]   --->   Operation 693 'specregionbegin' 'rbegin56' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 694 [1/1] (0.00ns)   --->   "%rend57 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin56" [HLS/case_1/case_1.cc:251]   --->   Operation 694 'specregionend' 'rend57' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 695 [1/1] (0.00ns)   --->   "%rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36" [HLS/case_1/case_1.cc:256]   --->   Operation 695 'specregionbegin' 'rbegin50' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 696 [1/1] (0.00ns)   --->   "%rend51 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin50" [HLS/case_1/case_1.cc:257]   --->   Operation 696 'specregionend' 'rend51' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 697 [1/1] (0.00ns)   --->   "%rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4" [HLS/case_1/case_1.cc:261]   --->   Operation 697 'specregionbegin' 'rbegin48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 698 [1/1] (0.00ns)   --->   "%rend49 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin48" [HLS/case_1/case_1.cc:262]   --->   Operation 698 'specregionend' 'rend49' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 699 [1/1] (0.00ns)   --->   "%rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3" [HLS/case_1/case_1.cc:262]   --->   Operation 699 'specregionbegin' 'rbegin44' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 700 [1/1] (0.00ns)   --->   "%rend45 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin44" [HLS/case_1/case_1.cc:263]   --->   Operation 700 'specregionend' 'rend45' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 701 [1/1] (0.00ns)   --->   "%rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2" [HLS/case_1/case_1.cc:263]   --->   Operation 701 'specregionbegin' 'rbegin42' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 702 [1/1] (0.00ns)   --->   "%rend43 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin42" [HLS/case_1/case_1.cc:264]   --->   Operation 702 'specregionend' 'rend43' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 703 [1/1] (0.00ns)   --->   "%rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [HLS/case_1/case_1.cc:264]   --->   Operation 703 'specregionbegin' 'rbegin40' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 704 [1/1] (0.00ns)   --->   "%rend41 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin40" [HLS/case_1/case_1.cc:265]   --->   Operation 704 'specregionend' 'rend41' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 705 [1/1] (0.00ns)   --->   "%rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18" [HLS/case_1/case_1.cc:265]   --->   Operation 705 'specregionbegin' 'rbegin38' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 706 [1/1] (0.00ns)   --->   "%rend39 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin38" [HLS/case_1/case_1.cc:266]   --->   Operation 706 'specregionend' 'rend39' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 707 [1/1] (0.00ns)   --->   "%rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9" [HLS/case_1/case_1.cc:266]   --->   Operation 707 'specregionbegin' 'rbegin36' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 708 [1/1] (0.00ns)   --->   "%rend37 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin36" [HLS/case_1/case_1.cc:267]   --->   Operation 708 'specregionend' 'rend37' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 709 [1/1] (0.00ns)   --->   "%rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [HLS/case_1/case_1.cc:269]   --->   Operation 709 'specregionbegin' 'rbegin34' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 710 [1/1] (0.00ns)   --->   "%rend35 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin34" [HLS/case_1/case_1.cc:270]   --->   Operation 710 'specregionend' 'rend35' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 711 [1/1] (0.00ns)   --->   "%rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [HLS/case_1/case_1.cc:271]   --->   Operation 711 'specregionbegin' 'rbegin32' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 712 [1/1] (0.00ns)   --->   "%rend33 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin32" [HLS/case_1/case_1.cc:272]   --->   Operation 712 'specregionend' 'rend33' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 713 [1/1] (0.00ns)   --->   "%rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22" [HLS/case_1/case_1.cc:272]   --->   Operation 713 'specregionbegin' 'rbegin30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 714 [1/1] (0.00ns)   --->   "%rend31 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin30" [HLS/case_1/case_1.cc:273]   --->   Operation 714 'specregionend' 'rend31' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 715 [1/1] (0.00ns)   --->   "%rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21" [HLS/case_1/case_1.cc:273]   --->   Operation 715 'specregionbegin' 'rbegin28' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 716 [1/1] (0.00ns)   --->   "%rend29 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin28" [HLS/case_1/case_1.cc:274]   --->   Operation 716 'specregionend' 'rend29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 717 [1/1] (0.00ns)   --->   "%rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [HLS/case_1/case_1.cc:275]   --->   Operation 717 'specregionbegin' 'rbegin26' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 718 [1/1] (0.00ns)   --->   "%rend27 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin26" [HLS/case_1/case_1.cc:276]   --->   Operation 718 'specregionend' 'rend27' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 719 [1/1] (0.00ns)   --->   "%rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14" [HLS/case_1/case_1.cc:278]   --->   Operation 719 'specregionbegin' 'rbegin22' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 720 [1/1] (0.00ns)   --->   "%rend23 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin22" [HLS/case_1/case_1.cc:279]   --->   Operation 720 'specregionend' 'rend23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 721 [1/1] (0.00ns)   --->   "%rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [HLS/case_1/case_1.cc:280]   --->   Operation 721 'specregionbegin' 'rbegin20' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 722 [1/1] (0.00ns)   --->   "%rend21 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin20" [HLS/case_1/case_1.cc:281]   --->   Operation 722 'specregionend' 'rend21' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 723 [1/1] (0.00ns)   --->   "%rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [HLS/case_1/case_1.cc:281]   --->   Operation 723 'specregionbegin' 'rbegin18' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 724 [1/1] (0.00ns)   --->   "%rend19 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin18" [HLS/case_1/case_1.cc:282]   --->   Operation 724 'specregionend' 'rend19' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 725 [1/1] (0.00ns)   --->   "%rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11" [HLS/case_1/case_1.cc:282]   --->   Operation 725 'specregionbegin' 'rbegin16' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 726 [1/1] (0.00ns)   --->   "%rend17 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin16" [HLS/case_1/case_1.cc:283]   --->   Operation 726 'specregionend' 'rend17' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 727 [1/1] (0.00ns)   --->   "%rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10" [HLS/case_1/case_1.cc:283]   --->   Operation 727 'specregionbegin' 'rbegin14' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 728 [1/1] (0.00ns)   --->   "%rend15 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin14" [HLS/case_1/case_1.cc:284]   --->   Operation 728 'specregionend' 'rend15' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 729 [1/1] (0.00ns)   --->   "%rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66" [HLS/case_1/case_1.cc:284]   --->   Operation 729 'specregionbegin' 'rbegin12' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 730 [1/1] (0.00ns)   --->   "%rend13 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin12" [HLS/case_1/case_1.cc:285]   --->   Operation 730 'specregionend' 'rend13' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 731 [1/1] (0.00ns)   --->   "%rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [HLS/case_1/case_1.cc:285]   --->   Operation 731 'specregionbegin' 'rbegin10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 732 [1/1] (0.00ns)   --->   "%rend11 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin10" [HLS/case_1/case_1.cc:286]   --->   Operation 732 'specregionend' 'rend11' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 733 [1/1] (0.00ns)   --->   "%rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23" [HLS/case_1/case_1.cc:288]   --->   Operation 733 'specregionbegin' 'rbegin4' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 734 [1/1] (0.00ns)   --->   "%rend5 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin4" [HLS/case_1/case_1.cc:289]   --->   Operation 734 'specregionend' 'rend5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 735 [1/1] (0.00ns)   --->   "%rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20" [HLS/case_1/case_1.cc:289]   --->   Operation 735 'specregionbegin' 'rbegin60' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 736 [1/1] (0.00ns)   --->   "%rend161 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin60" [HLS/case_1/case_1.cc:290]   --->   Operation 736 'specregionend' 'rend161' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 737 [1/1] (0.00ns)   --->   "%rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19" [HLS/case_1/case_1.cc:290]   --->   Operation 737 'specregionbegin' 'rbegin61' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 738 [1/1] (0.00ns)   --->   "%rend157 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin61" [HLS/case_1/case_1.cc:291]   --->   Operation 738 'specregionend' 'rend157' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 739 [1/1] (0.00ns)   --->   "%rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39" [HLS/case_1/case_1.cc:293]   --->   Operation 739 'specregionbegin' 'rbegin62' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 740 [1/1] (0.00ns)   --->   "%rend135 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin62" [HLS/case_1/case_1.cc:294]   --->   Operation 740 'specregionend' 'rend135' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 741 [1/1] (0.00ns)   --->   "%rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8" [HLS/case_1/case_1.cc:295]   --->   Operation 741 'specregionbegin' 'rbegin63' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 742 [1/1] (0.00ns)   --->   "%rend113 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin63" [HLS/case_1/case_1.cc:296]   --->   Operation 742 'specregionend' 'rend113' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 743 [1/1] (0.00ns)   --->   "%rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6" [HLS/case_1/case_1.cc:297]   --->   Operation 743 'specregionbegin' 'rbegin64' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 744 [1/1] (0.00ns)   --->   "%rend91 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin64" [HLS/case_1/case_1.cc:298]   --->   Operation 744 'specregionend' 'rend91' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 745 [1/1] (0.00ns)   --->   "%rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5" [HLS/case_1/case_1.cc:298]   --->   Operation 745 'specregionbegin' 'rbegin65' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 746 [1/1] (0.00ns)   --->   "%rend69 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin65" [HLS/case_1/case_1.cc:299]   --->   Operation 746 'specregionend' 'rend69' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 747 [1/1] (0.00ns)   --->   "%rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0" [HLS/case_1/case_1.cc:301]   --->   Operation 747 'specregionbegin' 'rbegin24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 748 [1/1] (0.00ns)   --->   "%rend25 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin24" [HLS/case_1/case_1.cc:302]   --->   Operation 748 'specregionend' 'rend25' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 749 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32" [HLS/case_1/case_1.cc:302]   --->   Operation 749 'specregionbegin' 'rbegin2' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 750 [1/1] (0.00ns)   --->   "%rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin2" [HLS/case_1/case_1.cc:303]   --->   Operation 750 'specregionend' 'rend3' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 751 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln304 = add i8 %mul_ln297, i8 %sext_ln301" [HLS/case_1/case_1.cc:304]   --->   Operation 751 'add' 'add_ln304' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 752 [1/1] (1.91ns)   --->   "%m142 = add i8 %add_ln304, i8 %m133" [HLS/case_1/case_1.cc:304]   --->   Operation 752 'add' 'm142' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln325 = sext i8 %m142" [HLS/case_1/case_1.cc:325]   --->   Operation 753 'sext' 'sext_ln325' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 754 [1/1] (0.00ns)   --->   "%write_ln325 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln325" [HLS/case_1/case_1.cc:325]   --->   Operation 754 'write' 'write_ln325' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 755 [1/1] (0.00ns)   --->   "%ret_ln329 = ret" [HLS/case_1/case_1.cc:329]   --->   Operation 755 'ret' 'ret_ln329' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.520ns
The critical path consists of the following:
	wire read operation ('in_data_2_read', HLS/case_1/case_1.cc:22) on port 'in_data_2' (HLS/case_1/case_1.cc:22) [113]  (0.000 ns)
	'mul' operation 10 bit ('m19', HLS/case_1/case_1.cc:181) [136]  (4.520 ns)

 <State 2>: 7.138ns
The critical path consists of the following:
	'mul' operation 20 bit ('mul_ln183', HLS/case_1/case_1.cc:183) [142]  (7.138 ns)

 <State 3>: 9.275ns
The critical path consists of the following:
	wire read operation ('in6', HLS/case_1/case_1.cc:28) on port 'in_data_5' (HLS/case_1/case_1.cc:28) [115]  (0.000 ns)
	'mul' operation 19 bit ('mul_ln184', HLS/case_1/case_1.cc:184) [149]  (9.275 ns)

 <State 4>: 6.782ns
The critical path consists of the following:
	wire read operation ('in_data_13_read', HLS/case_1/case_1.cc:44) on port 'in_data_13' (HLS/case_1/case_1.cc:44) [125]  (0.000 ns)
	'mul' operation 15 bit ('mul_ln190', HLS/case_1/case_1.cc:190) [181]  (6.782 ns)

 <State 5>: 7.138ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln196', HLS/case_1/case_1.cc:196) [201]  (7.138 ns)

 <State 6>: 7.138ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln206', HLS/case_1/case_1.cc:206) [261]  (7.138 ns)

 <State 7>: 7.138ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln211', HLS/case_1/case_1.cc:211) [279]  (7.138 ns)

 <State 8>: 6.735ns
The critical path consists of the following:
	'mul' operation 8 bit ('mul_ln221', HLS/case_1/case_1.cc:221) [322]  (4.865 ns)
	'add' operation 8 bit ('m61', HLS/case_1/case_1.cc:223) [330]  (1.870 ns)

 <State 9>: 6.426ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln229', HLS/case_1/case_1.cc:229) [359]  (6.426 ns)

 <State 10>: 7.138ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln228', HLS/case_1/case_1.cc:228) [352]  (7.138 ns)

 <State 11>: 7.138ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln239', HLS/case_1/case_1.cc:239) [414]  (7.138 ns)

 <State 12>: 6.435ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln243', HLS/case_1/case_1.cc:243) [440]  (4.520 ns)
	'add' operation 8 bit ('m90', HLS/case_1/case_1.cc:252) [476]  (1.915 ns)

 <State 13>: 7.138ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln245', HLS/case_1/case_1.cc:245) [448]  (7.138 ns)

 <State 14>: 8.207ns
The critical path consists of the following:
	'mul' operation 19 bit ('mul_ln263', HLS/case_1/case_1.cc:263) [514]  (8.207 ns)

 <State 15>: 7.138ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln264', HLS/case_1/case_1.cc:264) [524]  (7.138 ns)

 <State 16>: 7.138ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln276', HLS/case_1/case_1.cc:276) [583]  (7.138 ns)

 <State 17>: 6.426ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln272', HLS/case_1/case_1.cc:272) [563]  (6.426 ns)

 <State 18>: 4.865ns
The critical path consists of the following:
	'mul' operation 10 bit ('mul_ln273', HLS/case_1/case_1.cc:273) [569]  (4.865 ns)

 <State 19>: 7.138ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln279', HLS/case_1/case_1.cc:279) [592]  (7.138 ns)

 <State 20>: 6.426ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln282', HLS/case_1/case_1.cc:282) [608]  (6.426 ns)

 <State 21>: 7.138ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln284', HLS/case_1/case_1.cc:284) [620]  (7.138 ns)

 <State 22>: 7.138ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln285', HLS/case_1/case_1.cc:285) [628]  (7.138 ns)

 <State 23>: 7.138ns
The critical path consists of the following:
	'mul' operation 17 bit ('mul_ln286', HLS/case_1/case_1.cc:286) [634]  (7.138 ns)

 <State 24>: 7.138ns
The critical path consists of the following:
	'mul' operation 18 bit ('mul_ln290', HLS/case_1/case_1.cc:290) [649]  (7.138 ns)

 <State 25>: 6.782ns
The critical path consists of the following:
	'mul' operation 13 bit ('mul_ln303', HLS/case_1/case_1.cc:303) [710]  (6.782 ns)

 <State 26>: 2.100ns
The critical path consists of the following:
	'mul' operation 8 bit of DSP[714] ('mul_ln297', HLS/case_1/case_1.cc:297) [683]  (0.000 ns)
	'add' operation 8 bit of DSP[714] ('add_ln304', HLS/case_1/case_1.cc:304) [714]  (2.100 ns)

 <State 27>: 4.015ns
The critical path consists of the following:
	'add' operation 8 bit of DSP[714] ('add_ln304', HLS/case_1/case_1.cc:304) [714]  (2.100 ns)
	'add' operation 8 bit ('m142', HLS/case_1/case_1.cc:304) [715]  (1.915 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
