/// Auto-generated bit field definitions for RTC
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::rtc {

using namespace alloy::hal::bitfields;

// ============================================================================
// RTC Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Update Request Time Register
    /// Position: 0, Width: 1
    /// Access: read-write
    using UPDTIM = BitField<0, 1>;
    constexpr uint32_t UPDTIM_Pos = 0;
    constexpr uint32_t UPDTIM_Msk = UPDTIM::mask;

    /// Update Request Calendar Register
    /// Position: 1, Width: 1
    /// Access: read-write
    using UPDCAL = BitField<1, 1>;
    constexpr uint32_t UPDCAL_Pos = 1;
    constexpr uint32_t UPDCAL_Msk = UPDCAL::mask;

    /// Time Event Selection
    /// Position: 8, Width: 2
    /// Access: read-write
    using TIMEVSEL = BitField<8, 2>;
    constexpr uint32_t TIMEVSEL_Pos = 8;
    constexpr uint32_t TIMEVSEL_Msk = TIMEVSEL::mask;
    /// Enumerated values for TIMEVSEL
    namespace timevsel {
        constexpr uint32_t MINUTE = 0;
        constexpr uint32_t HOUR = 1;
        constexpr uint32_t MIDNIGHT = 2;
        constexpr uint32_t NOON = 3;
    }

    /// Calendar Event Selection
    /// Position: 16, Width: 2
    /// Access: read-write
    using CALEVSEL = BitField<16, 2>;
    constexpr uint32_t CALEVSEL_Pos = 16;
    constexpr uint32_t CALEVSEL_Msk = CALEVSEL::mask;
    /// Enumerated values for CALEVSEL
    namespace calevsel {
        constexpr uint32_t WEEK = 0;
        constexpr uint32_t MONTH = 1;
        constexpr uint32_t YEAR = 2;
    }

}  // namespace cr

/// MR - Mode Register
namespace mr {
    /// 12-/24-hour Mode
    /// Position: 0, Width: 1
    /// Access: read-write
    using HRMOD = BitField<0, 1>;
    constexpr uint32_t HRMOD_Pos = 0;
    constexpr uint32_t HRMOD_Msk = HRMOD::mask;

}  // namespace mr

/// TIMR - Time Register
namespace timr {
    /// Current Second
    /// Position: 0, Width: 7
    /// Access: read-write
    using SEC = BitField<0, 7>;
    constexpr uint32_t SEC_Pos = 0;
    constexpr uint32_t SEC_Msk = SEC::mask;

    /// Current Minute
    /// Position: 8, Width: 7
    /// Access: read-write
    using MIN = BitField<8, 7>;
    constexpr uint32_t MIN_Pos = 8;
    constexpr uint32_t MIN_Msk = MIN::mask;

    /// Current Hour
    /// Position: 16, Width: 6
    /// Access: read-write
    using HOUR = BitField<16, 6>;
    constexpr uint32_t HOUR_Pos = 16;
    constexpr uint32_t HOUR_Msk = HOUR::mask;

    /// Ante Meridiem Post Meridiem Indicator
    /// Position: 22, Width: 1
    /// Access: read-write
    using AMPM = BitField<22, 1>;
    constexpr uint32_t AMPM_Pos = 22;
    constexpr uint32_t AMPM_Msk = AMPM::mask;

}  // namespace timr

/// CALR - Calendar Register
namespace calr {
    /// Current Century
    /// Position: 0, Width: 7
    /// Access: read-write
    using CENT = BitField<0, 7>;
    constexpr uint32_t CENT_Pos = 0;
    constexpr uint32_t CENT_Msk = CENT::mask;

    /// Current Year
    /// Position: 8, Width: 8
    /// Access: read-write
    using YEAR = BitField<8, 8>;
    constexpr uint32_t YEAR_Pos = 8;
    constexpr uint32_t YEAR_Msk = YEAR::mask;

    /// Current Month
    /// Position: 16, Width: 5
    /// Access: read-write
    using MONTH = BitField<16, 5>;
    constexpr uint32_t MONTH_Pos = 16;
    constexpr uint32_t MONTH_Msk = MONTH::mask;

    /// Current Day in Current Week
    /// Position: 21, Width: 3
    /// Access: read-write
    using DAY = BitField<21, 3>;
    constexpr uint32_t DAY_Pos = 21;
    constexpr uint32_t DAY_Msk = DAY::mask;

    /// Current Day in Current Month
    /// Position: 24, Width: 6
    /// Access: read-write
    using DATE = BitField<24, 6>;
    constexpr uint32_t DATE_Pos = 24;
    constexpr uint32_t DATE_Msk = DATE::mask;

}  // namespace calr

/// TIMALR - Time Alarm Register
namespace timalr {
    /// Second Alarm
    /// Position: 0, Width: 7
    /// Access: read-write
    using SEC = BitField<0, 7>;
    constexpr uint32_t SEC_Pos = 0;
    constexpr uint32_t SEC_Msk = SEC::mask;

    /// Second Alarm Enable
    /// Position: 7, Width: 1
    /// Access: read-write
    using SECEN = BitField<7, 1>;
    constexpr uint32_t SECEN_Pos = 7;
    constexpr uint32_t SECEN_Msk = SECEN::mask;

    /// Minute Alarm
    /// Position: 8, Width: 7
    /// Access: read-write
    using MIN = BitField<8, 7>;
    constexpr uint32_t MIN_Pos = 8;
    constexpr uint32_t MIN_Msk = MIN::mask;

    /// Minute Alarm Enable
    /// Position: 15, Width: 1
    /// Access: read-write
    using MINEN = BitField<15, 1>;
    constexpr uint32_t MINEN_Pos = 15;
    constexpr uint32_t MINEN_Msk = MINEN::mask;

    /// Hour Alarm
    /// Position: 16, Width: 6
    /// Access: read-write
    using HOUR = BitField<16, 6>;
    constexpr uint32_t HOUR_Pos = 16;
    constexpr uint32_t HOUR_Msk = HOUR::mask;

    /// AM/PM Indicator
    /// Position: 22, Width: 1
    /// Access: read-write
    using AMPM = BitField<22, 1>;
    constexpr uint32_t AMPM_Pos = 22;
    constexpr uint32_t AMPM_Msk = AMPM::mask;

    /// Hour Alarm Enable
    /// Position: 23, Width: 1
    /// Access: read-write
    using HOUREN = BitField<23, 1>;
    constexpr uint32_t HOUREN_Pos = 23;
    constexpr uint32_t HOUREN_Msk = HOUREN::mask;

}  // namespace timalr

/// CALALR - Calendar Alarm Register
namespace calalr {
    /// Month Alarm
    /// Position: 16, Width: 5
    /// Access: read-write
    using MONTH = BitField<16, 5>;
    constexpr uint32_t MONTH_Pos = 16;
    constexpr uint32_t MONTH_Msk = MONTH::mask;

    /// Month Alarm Enable
    /// Position: 23, Width: 1
    /// Access: read-write
    using MTHEN = BitField<23, 1>;
    constexpr uint32_t MTHEN_Pos = 23;
    constexpr uint32_t MTHEN_Msk = MTHEN::mask;

    /// Date Alarm
    /// Position: 24, Width: 6
    /// Access: read-write
    using DATE = BitField<24, 6>;
    constexpr uint32_t DATE_Pos = 24;
    constexpr uint32_t DATE_Msk = DATE::mask;

    /// Date Alarm Enable
    /// Position: 31, Width: 1
    /// Access: read-write
    using DATEEN = BitField<31, 1>;
    constexpr uint32_t DATEEN_Pos = 31;
    constexpr uint32_t DATEEN_Msk = DATEEN::mask;

}  // namespace calalr

/// SR - Status Register
namespace sr {
    /// Acknowledge for Update
    /// Position: 0, Width: 1
    /// Access: read-only
    using ACKUPD = BitField<0, 1>;
    constexpr uint32_t ACKUPD_Pos = 0;
    constexpr uint32_t ACKUPD_Msk = ACKUPD::mask;
    /// Enumerated values for ACKUPD
    namespace ackupd {
        constexpr uint32_t FREERUN = 0;
        constexpr uint32_t UPDATE = 1;
    }

    /// Alarm Flag
    /// Position: 1, Width: 1
    /// Access: read-only
    using ALARM = BitField<1, 1>;
    constexpr uint32_t ALARM_Pos = 1;
    constexpr uint32_t ALARM_Msk = ALARM::mask;
    /// Enumerated values for ALARM
    namespace alarm {
        constexpr uint32_t NO_ALARMEVENT = 0;
        constexpr uint32_t ALARMEVENT = 1;
    }

    /// Second Event
    /// Position: 2, Width: 1
    /// Access: read-only
    using SEC = BitField<2, 1>;
    constexpr uint32_t SEC_Pos = 2;
    constexpr uint32_t SEC_Msk = SEC::mask;
    /// Enumerated values for SEC
    namespace sec {
        constexpr uint32_t NO_SECEVENT = 0;
        constexpr uint32_t SECEVENT = 1;
    }

    /// Time Event
    /// Position: 3, Width: 1
    /// Access: read-only
    using TIMEV = BitField<3, 1>;
    constexpr uint32_t TIMEV_Pos = 3;
    constexpr uint32_t TIMEV_Msk = TIMEV::mask;
    /// Enumerated values for TIMEV
    namespace timev {
        constexpr uint32_t NO_TIMEVENT = 0;
        constexpr uint32_t TIMEVENT = 1;
    }

    /// Calendar Event
    /// Position: 4, Width: 1
    /// Access: read-only
    using CALEV = BitField<4, 1>;
    constexpr uint32_t CALEV_Pos = 4;
    constexpr uint32_t CALEV_Msk = CALEV::mask;
    /// Enumerated values for CALEV
    namespace calev {
        constexpr uint32_t NO_CALEVENT = 0;
        constexpr uint32_t CALEVENT = 1;
    }

}  // namespace sr

/// SCCR - Status Clear Command Register
namespace sccr {
    /// Acknowledge Clear
    /// Position: 0, Width: 1
    /// Access: write-only
    using ACKCLR = BitField<0, 1>;
    constexpr uint32_t ACKCLR_Pos = 0;
    constexpr uint32_t ACKCLR_Msk = ACKCLR::mask;

    /// Alarm Clear
    /// Position: 1, Width: 1
    /// Access: write-only
    using ALRCLR = BitField<1, 1>;
    constexpr uint32_t ALRCLR_Pos = 1;
    constexpr uint32_t ALRCLR_Msk = ALRCLR::mask;

    /// Second Clear
    /// Position: 2, Width: 1
    /// Access: write-only
    using SECCLR = BitField<2, 1>;
    constexpr uint32_t SECCLR_Pos = 2;
    constexpr uint32_t SECCLR_Msk = SECCLR::mask;

    /// Time Clear
    /// Position: 3, Width: 1
    /// Access: write-only
    using TIMCLR = BitField<3, 1>;
    constexpr uint32_t TIMCLR_Pos = 3;
    constexpr uint32_t TIMCLR_Msk = TIMCLR::mask;

    /// Calendar Clear
    /// Position: 4, Width: 1
    /// Access: write-only
    using CALCLR = BitField<4, 1>;
    constexpr uint32_t CALCLR_Pos = 4;
    constexpr uint32_t CALCLR_Msk = CALCLR::mask;

}  // namespace sccr

/// IER - Interrupt Enable Register
namespace ier {
    /// Acknowledge Update Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using ACKEN = BitField<0, 1>;
    constexpr uint32_t ACKEN_Pos = 0;
    constexpr uint32_t ACKEN_Msk = ACKEN::mask;

    /// Alarm Interrupt Enable
    /// Position: 1, Width: 1
    /// Access: write-only
    using ALREN = BitField<1, 1>;
    constexpr uint32_t ALREN_Pos = 1;
    constexpr uint32_t ALREN_Msk = ALREN::mask;

    /// Second Event Interrupt Enable
    /// Position: 2, Width: 1
    /// Access: write-only
    using SECEN = BitField<2, 1>;
    constexpr uint32_t SECEN_Pos = 2;
    constexpr uint32_t SECEN_Msk = SECEN::mask;

    /// Time Event Interrupt Enable
    /// Position: 3, Width: 1
    /// Access: write-only
    using TIMEN = BitField<3, 1>;
    constexpr uint32_t TIMEN_Pos = 3;
    constexpr uint32_t TIMEN_Msk = TIMEN::mask;

    /// Calendar Event Interrupt Enable
    /// Position: 4, Width: 1
    /// Access: write-only
    using CALEN = BitField<4, 1>;
    constexpr uint32_t CALEN_Pos = 4;
    constexpr uint32_t CALEN_Msk = CALEN::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Acknowledge Update Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using ACKDIS = BitField<0, 1>;
    constexpr uint32_t ACKDIS_Pos = 0;
    constexpr uint32_t ACKDIS_Msk = ACKDIS::mask;

    /// Alarm Interrupt Disable
    /// Position: 1, Width: 1
    /// Access: write-only
    using ALRDIS = BitField<1, 1>;
    constexpr uint32_t ALRDIS_Pos = 1;
    constexpr uint32_t ALRDIS_Msk = ALRDIS::mask;

    /// Second Event Interrupt Disable
    /// Position: 2, Width: 1
    /// Access: write-only
    using SECDIS = BitField<2, 1>;
    constexpr uint32_t SECDIS_Pos = 2;
    constexpr uint32_t SECDIS_Msk = SECDIS::mask;

    /// Time Event Interrupt Disable
    /// Position: 3, Width: 1
    /// Access: write-only
    using TIMDIS = BitField<3, 1>;
    constexpr uint32_t TIMDIS_Pos = 3;
    constexpr uint32_t TIMDIS_Msk = TIMDIS::mask;

    /// Calendar Event Interrupt Disable
    /// Position: 4, Width: 1
    /// Access: write-only
    using CALDIS = BitField<4, 1>;
    constexpr uint32_t CALDIS_Pos = 4;
    constexpr uint32_t CALDIS_Msk = CALDIS::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Acknowledge Update Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using ACK = BitField<0, 1>;
    constexpr uint32_t ACK_Pos = 0;
    constexpr uint32_t ACK_Msk = ACK::mask;

    /// Alarm Interrupt Mask
    /// Position: 1, Width: 1
    /// Access: read-only
    using ALR = BitField<1, 1>;
    constexpr uint32_t ALR_Pos = 1;
    constexpr uint32_t ALR_Msk = ALR::mask;

    /// Second Event Interrupt Mask
    /// Position: 2, Width: 1
    /// Access: read-only
    using SEC = BitField<2, 1>;
    constexpr uint32_t SEC_Pos = 2;
    constexpr uint32_t SEC_Msk = SEC::mask;

    /// Time Event Interrupt Mask
    /// Position: 3, Width: 1
    /// Access: read-only
    using TIM = BitField<3, 1>;
    constexpr uint32_t TIM_Pos = 3;
    constexpr uint32_t TIM_Msk = TIM::mask;

    /// Calendar Event Interrupt Mask
    /// Position: 4, Width: 1
    /// Access: read-only
    using CAL = BitField<4, 1>;
    constexpr uint32_t CAL_Pos = 4;
    constexpr uint32_t CAL_Msk = CAL::mask;

}  // namespace imr

/// VER - Valid Entry Register
namespace ver {
    /// Non-valid Time
    /// Position: 0, Width: 1
    /// Access: read-only
    using NVTIM = BitField<0, 1>;
    constexpr uint32_t NVTIM_Pos = 0;
    constexpr uint32_t NVTIM_Msk = NVTIM::mask;

    /// Non-valid Calendar
    /// Position: 1, Width: 1
    /// Access: read-only
    using NVCAL = BitField<1, 1>;
    constexpr uint32_t NVCAL_Pos = 1;
    constexpr uint32_t NVCAL_Msk = NVCAL::mask;

    /// Non-valid Time Alarm
    /// Position: 2, Width: 1
    /// Access: read-only
    using NVTIMALR = BitField<2, 1>;
    constexpr uint32_t NVTIMALR_Pos = 2;
    constexpr uint32_t NVTIMALR_Msk = NVTIMALR::mask;

    /// Non-valid Calendar Alarm
    /// Position: 3, Width: 1
    /// Access: read-only
    using NVCALALR = BitField<3, 1>;
    constexpr uint32_t NVCALALR_Pos = 3;
    constexpr uint32_t NVCALALR_Msk = NVCALALR::mask;

}  // namespace ver

/// WPMR - Write Protect Mode Register
namespace wpmr {
    /// Write Protect Enable
    /// Position: 0, Width: 1
    /// Access: read-write
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protect KEY
    /// Position: 8, Width: 24
    /// Access: read-write
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5395523;
    }

}  // namespace wpmr

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::rtc
