Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul 11 19:22:41 2022
| Host         : goossens-Precision-5530 running 64-bit Ubuntu 22.04 LTS
| Command      : report_control_sets -verbose -file design_1_2c_wrapper_control_sets_placed.rpt
| Design       : design_1_2c_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   372 |
|    Minimum number of control sets                        |   372 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   850 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   372 |
| >= 0 to < 4        |    14 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |    16 |
| >= 16              |   213 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             490 |          234 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             296 |          144 |
| Yes          | No                    | No                     |            5578 |         1719 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            5090 |         1547 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                            Enable Signal                                                                            |                                                                      Set/Reset Signal                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                            | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                           | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/pop                                                                            | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                         | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rdata/pop                                                                                         | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                          |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/pop                                                                           | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push                                                                          |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                         |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_burst/U_fifo_srl/push_0                                                                         |                                                                                                                                                            |                1 |              1 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                            |                1 |              2 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                         | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                       | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/push                                                                         | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_0                                                                     | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/mOutPtr[3]_i_1_n_0                                                                       | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                       | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                    | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                         | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/mOutPtr[3]_i_1__4_n_0                                                                     | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                       | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                          | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_3                                                                       | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/raddr[3]_i_1__3_n_0                                                          | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/raddr[3]_i_1__4_n_0                                                         | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_resp/raddr[3]_i_1__2_n_0                                                                       | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/raddr_reg[0][0]                                                               | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/pop_0                                                                         | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/user_resp/mOutPtr[3]_i_1__3_n_0                                                                    | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                            |                3 |              4 |         1.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                4 |              4 |         1.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/buff_wdata/U_fifo_mem/push                                                                         | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                            |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/m_axi_gmem_ARREADY_3                                                                       | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              4 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_burst/raddr[3]_i_1__1_n_0                                                                       | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              4 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg[0]                                                           |                                                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                      | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_CS_fsm_reg[2]                                                              | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                4 |              5 |         1.25 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_CS_fsm_reg[2]                                                              | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                4 |              5 |         1.25 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                        | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                               |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                   | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_742_reg[0]_0[0]                                                                |                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                       | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                              | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              5 |         1.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                     | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                              | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                          | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_742_reg[0]_0[0]                                                                |                                                                                                                                                            |                1 |              5 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/mOutPtr[4]_i_1__5_n_0                                                        | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/s_ready_t_reg[0]                                                              | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                     | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_resp/mOutPtr[4]_i_1__4_n_0                                                                     | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/any_grant                                                                     | design_1_2c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_burst/mOutPtr[4]_i_1__3_n_0                                                                     | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/WVALID_Dummy_reg[0]                                              | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              5 |         1.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/mOutPtr[4]_i_1__6_n_0                                                       | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              5 |         1.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/mOutPtr[4]_i_1__7_n_0                                                                      | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/E[0]                                                                          | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/sel                                                               |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/buff_wdata/mOutPtr[4]_i_1__1_n_0                                                                   | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                1 |              5 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg[0]                                                           |                                                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_742_reg[1]_0[0]                                                                |                                                                                                                                                            |                2 |              6 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_742_reg[1]_1[0]                                                                |                                                                                                                                                            |                4 |              6 |         1.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                             |                2 |              6 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                       |                1 |              6 |         6.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                        |                2 |              6 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                        |                2 |              6 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                             |                1 |              6 |         6.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_1[0]                                       |                2 |              6 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                      | design_1_2c_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                      |                1 |              6 |         6.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_742_reg[1]_1[0]                                                                |                                                                                                                                                            |                3 |              6 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_fu_742_reg[1]_0[0]                                                                |                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_0[0]                                                         |                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_32_fu_4660                                                                 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_func3_V_reg_18862_pp0_iter2_reg_reg[1]__0                                 |                3 |              7 |         2.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_32_fu_4660                                                                 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_func3_V_reg_18862_pp0_iter2_reg_reg[1]__0                                 |                4 |              7 |         1.75 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg_0[0]                                                         |                                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192570                                                                    | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18886_reg[1]_1                                                     |                1 |              8 |         8.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192570                                                                    | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18886_reg[1]_2                                                     |                3 |              8 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192570                                                                    | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18886_reg[1]_3                                                     |                2 |              8 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192570                                                                    |                                                                                                                                                            |                4 |              8 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/f_from_f_is_valid_V_fu_6820                                                              |                                                                                                                                                            |                2 |              8 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                      | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              8 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                             | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                        |                3 |              8 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/WEBWE[0]                                                                      | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              8 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192570                                                                    | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18886_reg[1]_1                                                     |                2 |              8 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/f_from_f_is_valid_V_fu_6820                                                              |                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192570                                                                    | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18886_reg[1]_2                                                     |                1 |              8 |         8.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192570                                                                    | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18886_reg[1]_3                                                     |                1 |              8 |         8.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/full_n_reg_1[0]                                                             | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/ap_rst_n_0[0]                                                        |                3 |              8 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln100_2_reg_192570                                                                    |                                                                                                                                                            |                3 |              8 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                            |                4 |              9 |         2.25 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                            |                4 |              9 |         2.25 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1019_reg[0]                                                                  | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1019_reg[0]_1                                                       |                3 |              9 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1019_reg[0]                                                                  | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1019_reg[0]_1                                                       |                3 |              9 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                       | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |              9 |         1.80 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/mOutPtr[8]_i_1_n_0                                                                       | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |              9 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                     |                                                                                                                                                            |                5 |              9 |         1.80 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                     |                                                                                                                                                            |                4 |              9 |         2.25 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |         1.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg                                                     | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |             10 |         3.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_0[0]                                       |                2 |             10 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                     |                2 |             10 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                     |                2 |             10 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                6 |             10 |         1.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg                                                     | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                3 |             10 |         3.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_0[0]                                       |                2 |             10 |         5.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                6 |             12 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1056_reg[0]_0[0]                                                 |                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                4 |             12 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1056_reg[0]_0[0]                                                 |                                                                                                                                                            |                5 |             12 |         2.40 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                4 |             12 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |                8 |             12 |         1.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                            |                2 |             14 |         7.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                3 |             14 |         4.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18854_reg[0]                                                         |                                                                                                                                                            |                5 |             15 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/d_from_f_is_valid_V_reg_19159_reg[0][0]                                                  |                                                                                                                                                            |                2 |             15 |         7.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/E[0]                                                                                                       |                                                                                                                                                            |                9 |             15 |         1.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/d_from_f_is_valid_V_reg_19159_reg[0][0]                                                  |                                                                                                                                                            |                2 |             15 |         7.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                      |                                                                                                                                                            |                5 |             15 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/E[0]                                                                                                       |                                                                                                                                                            |               10 |             15 |         1.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[1][0]                                                                       |                                                                                                                                                            |                4 |             15 |         3.75 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[1][0]                                                                       |                                                                                                                                                            |                4 |             15 |         3.75 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1019_reg[0]_2[0]                                                             |                                                                                                                                                            |                2 |             15 |         7.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_from_e_is_load_V_fu_734_reg[0]_0[0]                                                     |                                                                                                                                                            |                6 |             15 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_from_e_is_load_V_fu_734_reg[0]_0[0]                                                     |                                                                                                                                                            |                5 |             15 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/E[0]                                                                                      |                                                                                                                                                            |                2 |             15 |         7.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_is_load_V_reg_18854_reg[0]                                                         |                                                                                                                                                            |                4 |             15 |         3.75 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1019_reg[0]_2[0]                                                             |                                                                                                                                                            |                2 |             15 |         7.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192620                                                                     | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18886_reg[1]_0                                                     |                4 |             16 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192620                                                                     | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18886_reg[1]_0                                                     |                3 |             16 |         5.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192620                                                                     | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18886_reg[1]                                                       |                2 |             16 |         8.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/shl_ln90_2_reg_192620                                                                     | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/msize_V_2_reg_18886_reg[1]                                                       |                4 |             16 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1056_reg[0][0]                                                    |                                                                                                                                                            |                7 |             18 |         2.57 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1056_reg[0][0]                                                    |                                                                                                                                                            |                8 |             18 |         2.25 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/aw_hs                                                                                                      |                                                                                                                                                            |                5 |             18 |         3.60 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/aw_hs                                                                                                      |                                                                                                                                                            |                5 |             18 |         3.60 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                            |                7 |             21 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg                                                              |                                                                                                                                                            |                9 |             23 |         2.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter0_reg                                                              |                                                                                                                                                            |                9 |             23 |         2.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                            |                9 |             24 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_32_fu_4660                                                                 |                                                                                                                                                            |               17 |             25 |         1.47 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/w_from_m_value_32_fu_4660                                                                 |                                                                                                                                                            |               10 |             25 |         2.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[1]_1                                                                        |                                                                                                                                                            |               10 |             31 |         3.10 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_CS_fsm_reg[1]_1                                                                        |                                                                                                                                                            |               21 |             31 |         1.48 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                   | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               13 |             32 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[1][0]                                           | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4][0]                                           | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[3][0]                                           | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2][0]                                           | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_6[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[4]_0[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               17 |             32 |         1.88 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                   | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             32 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[2][0]                                           | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_3[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[1]_1[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[1]_0[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_enable_reg_pp0_iter1_reg[0]                                                            |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[4]_1[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[2]_1[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[2]_0[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[2]_2[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               17 |             32 |         1.88 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_enable_reg_pp0_iter1_reg[0]                                                            |                                                                                                                                                            |                9 |             32 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1031_reg[0][0]                                                      |                                                                                                                                                            |               13 |             32 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_5[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/buff_wdata/ap_enable_reg_pp0_iter2_reg[0]                                                          |                                                                                                                                                            |               13 |             32 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_3[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_2[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               16 |             32 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_4[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_0[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_1[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[3]_2[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[3]_0[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_0[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_enable_reg_pp0_iter1_reg_0                                                             | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[3]_1[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[4][0]                                           | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_7[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_6[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_5[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               20 |             32 |         1.60 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_4[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1031_reg[0]_2[0]                                                    |                                                                                                                                                            |               24 |             32 |         1.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_2[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_1[0]                                         | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[2][0]                                           | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_2[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_1[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_0[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[1][0]                                           | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                6 |             32 |         5.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4][0]                                           | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[3][0]                                           | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2][0]                                           | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_6[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_3[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[1]_1[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               12 |             32 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[1]_0[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[2]_1[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[2]_0[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[2]_2[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[4]_1[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[4]_0[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               15 |             32 |         2.13 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/buff_wdata/ap_enable_reg_pp0_iter2_reg[0]                                                          |                                                                                                                                                            |               22 |             32 |         1.45 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[3]_2[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1031_reg[0][0]                                                      |                                                                                                                                                            |               11 |             32 |         2.91 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/e_to_m_is_valid_V_reg_1031_reg[0]_2[0]                                                    |                                                                                                                                                            |               25 |             32 |         1.28 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_5[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_3[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               11 |             32 |         2.91 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_2[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               14 |             32 |         2.29 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_0[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_1[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                7 |             32 |         4.57 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[4]_4[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[3]_0[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[3]_1[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter2_reg_reg[4][0]                                           | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_7[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_6[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               10 |             32 |         3.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_5[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |               13 |             32 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/m_to_w_rd_V_2_reg_19058_pp0_iter1_reg_reg[2]_4[0]                                         | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                9 |             32 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                   | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               11 |             32 |         2.91 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                          |                                                                                                                                                            |               18 |             32 |         1.78 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                     | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               13 |             32 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_enable_reg_pp0_iter1_reg_0                                                             | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                                                                                   | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               14 |             32 |         2.29 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/int_ip_num[31]_i_1_n_0                                                                                     | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               15 |             32 |         2.13 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/int_data_ram[63]_i_1_n_0                                                                                   | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               12 |             32 |         2.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/rdata[31]_i_1_n_0                                                                                          |                                                                                                                                                            |               21 |             32 |         1.52 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/control_s_axi_U/int_data_ram[31]_i_1_n_0                                                                                   | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             32 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      | design_1_2c_i/multicycle_pipeline_0/inst/control_s_axi_U/clear                                                                                             |                8 |             32 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                8 |             33 |         4.12 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                6 |             33 |         5.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_0[0]                                                         |                                                                                                                                                            |               18 |             33 |         1.83 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                            |                6 |             33 |         5.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                            |               10 |             33 |         3.30 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p1                                                                                     |                                                                                                                                                            |               11 |             33 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |                6 |             33 |         5.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rdata/load_p2                                                                                     |                                                                                                                                                            |                5 |             33 |         6.60 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_enable_reg_pp0_iter1_reg_0[0]                                                         |                                                                                                                                                            |               27 |             33 |         1.22 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_14410                                                           | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_1441                                                   |               11 |             33 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |                7 |             33 |         4.71 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_14410                                                           | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/buff_wdata/is_reg_computed_0_0_reg_1441                                                   |               11 |             33 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                            |                9 |             34 |         3.78 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                            |                8 |             35 |         4.38 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                             |                                                                                                                                                            |                5 |             37 |         7.40 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/push                                                             |                                                                                                                                                            |                5 |             37 |         7.40 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                              | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             37 |         7.40 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/pop                                                              | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                5 |             37 |         7.40 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                            |               10 |             47 |         4.70 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1056_pp0_iter1_reg_reg[0][0]                                     |                                                                                                                                                            |               29 |             47 |         1.62 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1056_pp0_iter1_reg_reg[0][0]                                     |                                                                                                                                                            |               24 |             47 |         1.96 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                            |               15 |             47 |         3.13 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                     | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               12 |             52 |         4.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                       | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             52 |         5.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                       | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             52 |         5.78 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               13 |             52 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/E[0]                                                                                     | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                7 |             52 |         7.43 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                            |               12 |             52 |         4.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               15 |             52 |         3.47 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               13 |             52 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1019_reg[0]                                                                  |                                                                                                                                                            |               10 |             53 |         5.30 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               10 |             53 |         5.30 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.sect_handling_reg_3[0]                                                | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             53 |         5.89 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_reg_1019_reg[0]                                                                  |                                                                                                                                                            |               15 |             53 |         3.53 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/d_i_is_branch_V_2_fu_574[0]_i_6_0[0]                                                     |                                                                                                                                                            |               21 |             55 |         2.62 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/d_i_is_branch_V_2_fu_574[0]_i_6_0[0]                                                     |                                                                                                                                                            |               19 |             55 |         2.89 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      |                                                                                                                                                            |               11 |             57 |         5.18 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/sel                                                                                      |                                                                                                                                                            |               12 |             57 |         4.75 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               12 |             62 |         5.17 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_13_in                                                                                    | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               12 |             62 |         5.17 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/tmp_10_reg_18875_pp0_iter2_reg_reg[0][0]                                                 |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/msize_V_2_reg_18886_pp0_iter2_reg_reg[1][0]                                              |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[2]_0[0]                                                                    |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/tmp_10_reg_18875_pp0_iter2_reg_reg[0][0]                                                 |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/msize_V_2_reg_18886_pp0_iter2_reg_reg[1][0]                                              |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/ap_CS_fsm_reg[2]_0[0]                                                                    |                                                                                                                                                            |               16 |             62 |         3.88 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                           |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               12 |             63 |         5.25 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/push                                                                           |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                            | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/pop                                                                            | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/p_14_in                                                                                    | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               14 |             63 |         4.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                        |                                                                                                                                                            |                8 |             63 |         7.88 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/push_0                                                                        |                                                                                                                                                            |                9 |             63 |         7.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                           | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             63 |         7.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/pop                                                                           | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                8 |             63 |         7.88 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                        | design_1_2c_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |               37 |             64 |         1.73 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                      |                                                                                                                                                            |               19 |             64 |         3.37 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                     |                                                                                                                                                            |               25 |             64 |         2.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                  |                                                                                                                                                            |               16 |             64 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_1_reg_19066_pp0_iter1_reg_reg[0][0]                                              |                                                                                                                                                            |               32 |             64 |         2.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_wait_V_1_reg_19066_pp0_iter1_reg_reg[0][0]                                              |                                                                                                                                                            |               26 |             64 |         2.46 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/tmp_valid_reg[0]                                                                          | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               17 |             64 |         3.76 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/tmp_valid_reg[0]                                                                          | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               16 |             64 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/tmp_valid_reg_0[0]                                                                                  |                                                                                                                                                            |               13 |             64 |         4.92 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/rs_wreq/load_p1                                                                                     |                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/rs_rreq/load_p1                                                                                      |                                                                                                                                                            |               20 |             64 |         3.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/ap_CS_fsm_state15                                                                                                          | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               18 |             64 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                     | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               20 |             64 |         3.20 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/store_unit/E[0]                                                                                               |                                                                                                                                                            |               18 |             64 |         3.56 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/ap_CS_fsm_state15                                                                                                          | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               22 |             64 |         2.91 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/E[0]                                                                                     | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               22 |             64 |         2.91 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/store_unit/E[0]                                                                                               |                                                                                                                                                            |               17 |             64 |         3.76 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/ap_CS_fsm_reg_n_0_[0]                                                                                                      |                                                                                                                                                            |               18 |             65 |         3.61 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/ap_CS_fsm_reg_n_0_[0]                                                                                                      |                                                                                                                                                            |               19 |             65 |         3.42 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               15 |             66 |         4.40 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1056_reg[0][0]                                                   |                                                                                                                                                            |               21 |             66 |         3.14 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                        |                                                                                                                                                            |               23 |             66 |         2.87 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                             |                                                                                                                                                            |               16 |             66 |         4.12 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                               | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             66 |         7.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/i_to_e_is_valid_V_2_reg_1056_reg[0][0]                                                   |                                                                                                                                                            |               20 |             66 |         3.30 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                              |                                                                                                                                                            |                9 |             66 |         7.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/could_multi_bursts.next_loop                                                             | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               13 |             66 |         5.08 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/E[0]                                                             |                                                                                                                                                            |               22 |             66 |         3.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/pop                                                               | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |                9 |             66 |         7.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/rs_req/load_p1                                                                        |                                                                                                                                                            |               24 |             66 |         2.75 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/push                                                              |                                                                                                                                                            |                9 |             66 |         7.33 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1056_reg[0]_0                                                     |                                                                                                                                                            |               20 |             67 |         3.35 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/i_to_e_is_valid_V_2_reg_1056_reg[0]_0                                                     |                                                                                                                                                            |               19 |             67 |         3.53 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_phi_reg_pp0_iter0_d_i_func3_V_reg_16970                                                |                                                                                                                                                            |               12 |             68 |         5.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                            |               17 |             68 |         4.00 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               20 |             68 |         3.40 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               16 |             68 |         4.25 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/ap_phi_reg_pp0_iter0_d_i_func3_V_reg_16970                                                |                                                                                                                                                            |               16 |             68 |         4.25 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               12 |             68 |         5.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               12 |             68 |         5.67 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                            |               16 |             68 |         4.25 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]       |                                                                                                                                                            |               16 |             68 |         4.25 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/axi_interconnect_0/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                            |               18 |             68 |         3.78 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               50 |            104 |         2.08 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               50 |            104 |         2.08 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                  | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               31 |            126 |         4.06 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                  | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               36 |            126 |         3.50 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               31 |            126 |         4.06 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/fifo_burst/next_wreq                                                                                | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/bus_write/wreq_throttle/req_fifo/U_fifo_srl/SR[0]                                                    |               23 |            126 |         5.48 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_CS_fsm_reg[2]                                                              |                                                                                                                                                            |               60 |            158 |         2.63 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_CS_fsm_reg[2]                                                              |                                                                                                                                                            |               57 |            158 |         2.77 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/p_867_in                                                                                  |                                                                                                                                                            |               79 |            383 |         4.85 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 | design_1_2c_i/multicycle_pipeline_1/inst/gmem_m_axi_U/load_unit/fifo_rreq/p_867_in                                                                                  |                                                                                                                                                            |               92 |            383 |         4.16 |
|  design_1_2c_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                     |                                                                                                                                                            |              235 |            495 |         2.11 |
+----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


