// Seed: 413946219
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    input tri1 id_7,
    input wor id_8,
    input supply1 id_9,
    output uwire id_10,
    output tri0 id_11,
    output wor id_12,
    output tri1 id_13
);
endmodule
module module_1 (
    input  tri0  id_0,
    output wire  id_1,
    output uwire id_2,
    input  wand  id_3,
    input  tri1  id_4,
    output wand  id_5,
    input  tri1  id_6,
    output tri0  id_7,
    input  wand  id_8,
    input  wand  id_9,
    input  tri1  id_10,
    output tri   id_11
);
  wire id_13;
  wire id_14;
  assign id_5 = id_0;
  module_0(
      id_8, id_10, id_6, id_7, id_9, id_11, id_6, id_8, id_4, id_3, id_5, id_2, id_2, id_1
  );
endmodule
