# ğŸš¦ Traffic Light Controller (TLC) using FSM with Delay Counters

**By: Sai Srivardhan Lingala ğŸ§ âœ¨**

---

## ğŸ“Œ Overview

This project implements a **Finite State Machine (FSM)**-based **Traffic Light Controller** for a highway and a country road intersection. It uses an **internal delay counter** to manage transition delays **without inserting extra wait states**.

The design prioritizes the **highway traffic**, only allowing the **country road** green access if a vehicle is detected via a sensor (`X`).

---

## ğŸ’¡ Problem Statement

### ğŸ›£ï¸ Scenario:

* **Two Roads:**

  * `Highway (hwy)` â€“ Main road with default priority.
  * `Country Road (cntry)` â€“ Side road with conditional priority.
* **Goal:**
  Efficiently control traffic lights using an FSM that transitions through:

  1. Green â†’ Yellow â†’ Red (for each direction)
  2. Internal delay counters for realistic light transitions.
  3. A sensor input (`X`) to detect waiting vehicles on the country road.

---

## ğŸ§  Key Features

* âœ… **Priority-based FSM Design**
* â±ï¸ **Built-in Delay Handling** using a 4-bit counter (no external wait states)
* ğŸ’¡ **Sensor-based Activation** for side-road traffic
* ğŸ§ª **Fully Simulated Testbench** with waveform support (GTKWave)
* ğŸ§¾ **Comprehensive VCD Dump for Debugging**
* ğŸ§¼ Clean Verilog Best Practices (blocking/non-blocking, parameterized states)

---

## âš™ï¸ FSM Architecture

```text
       (X=1)                                         (X=1)
  S0 â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º S1 â”€â”€[Y2RDELAY]â”€â”€â–º S2 â”€â”€[R2GDELAY]â”€â”€â–º S3 â”€â”€â”
   â–²                                                       â”‚
   â”‚                                            [X=0]      â”‚
   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€[Y2RDELAY]â—„â”€â”€â”€â”€ S4 â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
```

| State | Highway | Country | Description             |
| ----- | ------- | ------- | ----------------------- |
| `S0`  | GREEN   | RED     | Default highway flow    |
| `S1`  | YELLOW  | RED     | Prepare highway to stop |
| `S2`  | RED     | RED     | All stop (intermediate) |
| `S3`  | RED     | GREEN   | Country road gets green |
| `S4`  | RED     | YELLOW  | Prepare country to stop |

---

## ğŸ”§ Delay Configuration

| Name       | Macro      | Value (Clock Cycles) |
| ---------- | ---------- | -------------------- |
| Yellowâ†’Red | `Y2RDELAY` | 2                    |
| Redâ†’Green  | `R2GDELAY` | 2                    |

---

## ğŸ“¦ Files Included

| File Name                      | ğŸ“Œ Icon | Description                                                                 |
|-------------------------------|:--------:|-----------------------------------------------------------------------------|
| `TLC.v`                       | ğŸ”§       | Main FSM-based traffic light controller design (Verilog HDL)               |
| `test_tb.v`                   | ğŸ§ª       | Testbench to simulate and validate the FSM behavior                        |
| `Output in terminal.png`      | ğŸ“¸       | Snapshot of terminal output during simulation showing signal/state activity|
| `State definition.png`        | ğŸ§¾       | Descriptive table showing state encodings and light mappings               |
| `Traffic light controller.png`| ğŸ–¼ï¸       | System-level layout of the traffic light logic                             |
| `State transition diagram.png`| ğŸ”       | FSM state transition diagram for visualizing the controller behavior       |
| `README.md`                   | ğŸ“˜       | Project documentation and instructions (this file!)                        |

---

## ğŸ§ª Testbench Details

### âœ… What It Tests:

* Default no-car case: highway stays green.
* Sensor X triggers side-road transition.
* Delay logic validation for yellow/red switches.
* Multiple car events (entry & exit) handled.

### ğŸ“½ï¸ Simulation Highlights:

```verilog
$monitor("Time=%0t | X=%b | HWY=%b | CNTRY=%b | STATE=%0d | DELAY=%0d", 
         $time, X, hwy, cntry, uut.state, uut.delay_counter);
```

ğŸ§  **Monitor output includes state, sensor input, and delay counters** for maximum visibility.

---

## ğŸŒŠ GTKWave Setup (Optional but Recommended)

To view waveforms:

1. Run your simulation (using `iverilog` + `vvp`):

   ```bash
   iverilog -o test.out TLC.v test_tb.v
   vvp test.out
   ```

2. Open waveform:

   ```bash
   gtkwave test.vcd
   ```

---


## ğŸš€ Future Improvements (for Advanced Learners)

* ğŸ”„ **Programmable delay values** via inputs
* ğŸ“¦ Add AXI/UART interfaces for SoC integration
* ğŸ›‘ Emergency vehicle interrupt logic
* ğŸ§  AI edge detection for smart traffic management

---

## ğŸ‘¨â€ğŸ’» Author

**Sai Srivardhan Lingala**
ğŸ§  Passionate about Hardware Design | Verilog | System Design
ğŸ“« [LinkedIn](https://www.linkedin.com/in/sai-srivardhan-lingala) | âœ‰ï¸ [saisrivardhanlingala@gmail.com](mailto:saisrivardhanlingala@gmail.com)

---

## ğŸ“œ License

MIT License. Free to use, modify, and share for learning or projects.

---

