
STM32F407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011174  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  08011300  08011300  00021300  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080118d8  080118d8  00030274  2**0
                  CONTENTS
  4 .ARM          00000008  080118d8  080118d8  000218d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080118e0  080118e0  00030274  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080118e0  080118e0  000218e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080118e4  080118e4  000218e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000274  20000000  080118e8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b24  20000278  08011b5c  00030278  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000d9c  08011b5c  00030d9c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030274  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002a443  00000000  00000000  000302a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000057b6  00000000  00000000  0005a6e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c08  00000000  00000000  0005fea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000019f8  00000000  00000000  00061aa8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026b4b  00000000  00000000  000634a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026c58  00000000  00000000  00089feb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d96d6  00000000  00000000  000b0c43  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018a319  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007b00  00000000  00000000  0018a36c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000278 	.word	0x20000278
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080112e4 	.word	0x080112e4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000027c 	.word	0x2000027c
 80001c4:	080112e4 	.word	0x080112e4

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpun>:
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	d102      	bne.n	8000a84 <__aeabi_dcmpun+0x10>
 8000a7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a82:	d10a      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x20>
 8000a8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a92:	d102      	bne.n	8000a9a <__aeabi_dcmpun+0x26>
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	f04f 0001 	mov.w	r0, #1
 8000a9e:	4770      	bx	lr

08000aa0 <__aeabi_d2iz>:
 8000aa0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa8:	d215      	bcs.n	8000ad6 <__aeabi_d2iz+0x36>
 8000aaa:	d511      	bpl.n	8000ad0 <__aeabi_d2iz+0x30>
 8000aac:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ab0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab4:	d912      	bls.n	8000adc <__aeabi_d2iz+0x3c>
 8000ab6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000abe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ac2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ac6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aca:	bf18      	it	ne
 8000acc:	4240      	negne	r0, r0
 8000ace:	4770      	bx	lr
 8000ad0:	f04f 0000 	mov.w	r0, #0
 8000ad4:	4770      	bx	lr
 8000ad6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ada:	d105      	bne.n	8000ae8 <__aeabi_d2iz+0x48>
 8000adc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	bf08      	it	eq
 8000ae2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ae6:	4770      	bx	lr
 8000ae8:	f04f 0000 	mov.w	r0, #0
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_uldivmod>:
 8000b90:	b953      	cbnz	r3, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b92:	b94a      	cbnz	r2, 8000ba8 <__aeabi_uldivmod+0x18>
 8000b94:	2900      	cmp	r1, #0
 8000b96:	bf08      	it	eq
 8000b98:	2800      	cmpeq	r0, #0
 8000b9a:	bf1c      	itt	ne
 8000b9c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ba0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ba4:	f000 b96e 	b.w	8000e84 <__aeabi_idiv0>
 8000ba8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bb0:	f000 f806 	bl	8000bc0 <__udivmoddi4>
 8000bb4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bbc:	b004      	add	sp, #16
 8000bbe:	4770      	bx	lr

08000bc0 <__udivmoddi4>:
 8000bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bc4:	9d08      	ldr	r5, [sp, #32]
 8000bc6:	4604      	mov	r4, r0
 8000bc8:	468c      	mov	ip, r1
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	f040 8083 	bne.w	8000cd6 <__udivmoddi4+0x116>
 8000bd0:	428a      	cmp	r2, r1
 8000bd2:	4617      	mov	r7, r2
 8000bd4:	d947      	bls.n	8000c66 <__udivmoddi4+0xa6>
 8000bd6:	fab2 f282 	clz	r2, r2
 8000bda:	b142      	cbz	r2, 8000bee <__udivmoddi4+0x2e>
 8000bdc:	f1c2 0020 	rsb	r0, r2, #32
 8000be0:	fa24 f000 	lsr.w	r0, r4, r0
 8000be4:	4091      	lsls	r1, r2
 8000be6:	4097      	lsls	r7, r2
 8000be8:	ea40 0c01 	orr.w	ip, r0, r1
 8000bec:	4094      	lsls	r4, r2
 8000bee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bf2:	0c23      	lsrs	r3, r4, #16
 8000bf4:	fbbc f6f8 	udiv	r6, ip, r8
 8000bf8:	fa1f fe87 	uxth.w	lr, r7
 8000bfc:	fb08 c116 	mls	r1, r8, r6, ip
 8000c00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c04:	fb06 f10e 	mul.w	r1, r6, lr
 8000c08:	4299      	cmp	r1, r3
 8000c0a:	d909      	bls.n	8000c20 <__udivmoddi4+0x60>
 8000c0c:	18fb      	adds	r3, r7, r3
 8000c0e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c12:	f080 8119 	bcs.w	8000e48 <__udivmoddi4+0x288>
 8000c16:	4299      	cmp	r1, r3
 8000c18:	f240 8116 	bls.w	8000e48 <__udivmoddi4+0x288>
 8000c1c:	3e02      	subs	r6, #2
 8000c1e:	443b      	add	r3, r7
 8000c20:	1a5b      	subs	r3, r3, r1
 8000c22:	b2a4      	uxth	r4, r4
 8000c24:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c28:	fb08 3310 	mls	r3, r8, r0, r3
 8000c2c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c30:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c34:	45a6      	cmp	lr, r4
 8000c36:	d909      	bls.n	8000c4c <__udivmoddi4+0x8c>
 8000c38:	193c      	adds	r4, r7, r4
 8000c3a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c3e:	f080 8105 	bcs.w	8000e4c <__udivmoddi4+0x28c>
 8000c42:	45a6      	cmp	lr, r4
 8000c44:	f240 8102 	bls.w	8000e4c <__udivmoddi4+0x28c>
 8000c48:	3802      	subs	r0, #2
 8000c4a:	443c      	add	r4, r7
 8000c4c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c50:	eba4 040e 	sub.w	r4, r4, lr
 8000c54:	2600      	movs	r6, #0
 8000c56:	b11d      	cbz	r5, 8000c60 <__udivmoddi4+0xa0>
 8000c58:	40d4      	lsrs	r4, r2
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c60:	4631      	mov	r1, r6
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	b902      	cbnz	r2, 8000c6a <__udivmoddi4+0xaa>
 8000c68:	deff      	udf	#255	; 0xff
 8000c6a:	fab2 f282 	clz	r2, r2
 8000c6e:	2a00      	cmp	r2, #0
 8000c70:	d150      	bne.n	8000d14 <__udivmoddi4+0x154>
 8000c72:	1bcb      	subs	r3, r1, r7
 8000c74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c78:	fa1f f887 	uxth.w	r8, r7
 8000c7c:	2601      	movs	r6, #1
 8000c7e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c82:	0c21      	lsrs	r1, r4, #16
 8000c84:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000c8c:	fb08 f30c 	mul.w	r3, r8, ip
 8000c90:	428b      	cmp	r3, r1
 8000c92:	d907      	bls.n	8000ca4 <__udivmoddi4+0xe4>
 8000c94:	1879      	adds	r1, r7, r1
 8000c96:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c9a:	d202      	bcs.n	8000ca2 <__udivmoddi4+0xe2>
 8000c9c:	428b      	cmp	r3, r1
 8000c9e:	f200 80e9 	bhi.w	8000e74 <__udivmoddi4+0x2b4>
 8000ca2:	4684      	mov	ip, r0
 8000ca4:	1ac9      	subs	r1, r1, r3
 8000ca6:	b2a3      	uxth	r3, r4
 8000ca8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cac:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cb0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cb4:	fb08 f800 	mul.w	r8, r8, r0
 8000cb8:	45a0      	cmp	r8, r4
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0x10c>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0x10a>
 8000cc4:	45a0      	cmp	r8, r4
 8000cc6:	f200 80d9 	bhi.w	8000e7c <__udivmoddi4+0x2bc>
 8000cca:	4618      	mov	r0, r3
 8000ccc:	eba4 0408 	sub.w	r4, r4, r8
 8000cd0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cd4:	e7bf      	b.n	8000c56 <__udivmoddi4+0x96>
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d909      	bls.n	8000cee <__udivmoddi4+0x12e>
 8000cda:	2d00      	cmp	r5, #0
 8000cdc:	f000 80b1 	beq.w	8000e42 <__udivmoddi4+0x282>
 8000ce0:	2600      	movs	r6, #0
 8000ce2:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce6:	4630      	mov	r0, r6
 8000ce8:	4631      	mov	r1, r6
 8000cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cee:	fab3 f683 	clz	r6, r3
 8000cf2:	2e00      	cmp	r6, #0
 8000cf4:	d14a      	bne.n	8000d8c <__udivmoddi4+0x1cc>
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d302      	bcc.n	8000d00 <__udivmoddi4+0x140>
 8000cfa:	4282      	cmp	r2, r0
 8000cfc:	f200 80b8 	bhi.w	8000e70 <__udivmoddi4+0x2b0>
 8000d00:	1a84      	subs	r4, r0, r2
 8000d02:	eb61 0103 	sbc.w	r1, r1, r3
 8000d06:	2001      	movs	r0, #1
 8000d08:	468c      	mov	ip, r1
 8000d0a:	2d00      	cmp	r5, #0
 8000d0c:	d0a8      	beq.n	8000c60 <__udivmoddi4+0xa0>
 8000d0e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d12:	e7a5      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000d14:	f1c2 0320 	rsb	r3, r2, #32
 8000d18:	fa20 f603 	lsr.w	r6, r0, r3
 8000d1c:	4097      	lsls	r7, r2
 8000d1e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d22:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d26:	40d9      	lsrs	r1, r3
 8000d28:	4330      	orrs	r0, r6
 8000d2a:	0c03      	lsrs	r3, r0, #16
 8000d2c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d30:	fa1f f887 	uxth.w	r8, r7
 8000d34:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d38:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d3c:	fb06 f108 	mul.w	r1, r6, r8
 8000d40:	4299      	cmp	r1, r3
 8000d42:	fa04 f402 	lsl.w	r4, r4, r2
 8000d46:	d909      	bls.n	8000d5c <__udivmoddi4+0x19c>
 8000d48:	18fb      	adds	r3, r7, r3
 8000d4a:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000d4e:	f080 808d 	bcs.w	8000e6c <__udivmoddi4+0x2ac>
 8000d52:	4299      	cmp	r1, r3
 8000d54:	f240 808a 	bls.w	8000e6c <__udivmoddi4+0x2ac>
 8000d58:	3e02      	subs	r6, #2
 8000d5a:	443b      	add	r3, r7
 8000d5c:	1a5b      	subs	r3, r3, r1
 8000d5e:	b281      	uxth	r1, r0
 8000d60:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d64:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d68:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d6c:	fb00 f308 	mul.w	r3, r0, r8
 8000d70:	428b      	cmp	r3, r1
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x1c4>
 8000d74:	1879      	adds	r1, r7, r1
 8000d76:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d7a:	d273      	bcs.n	8000e64 <__udivmoddi4+0x2a4>
 8000d7c:	428b      	cmp	r3, r1
 8000d7e:	d971      	bls.n	8000e64 <__udivmoddi4+0x2a4>
 8000d80:	3802      	subs	r0, #2
 8000d82:	4439      	add	r1, r7
 8000d84:	1acb      	subs	r3, r1, r3
 8000d86:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000d8a:	e778      	b.n	8000c7e <__udivmoddi4+0xbe>
 8000d8c:	f1c6 0c20 	rsb	ip, r6, #32
 8000d90:	fa03 f406 	lsl.w	r4, r3, r6
 8000d94:	fa22 f30c 	lsr.w	r3, r2, ip
 8000d98:	431c      	orrs	r4, r3
 8000d9a:	fa20 f70c 	lsr.w	r7, r0, ip
 8000d9e:	fa01 f306 	lsl.w	r3, r1, r6
 8000da2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000da6:	fa21 f10c 	lsr.w	r1, r1, ip
 8000daa:	431f      	orrs	r7, r3
 8000dac:	0c3b      	lsrs	r3, r7, #16
 8000dae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000db2:	fa1f f884 	uxth.w	r8, r4
 8000db6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dbe:	fb09 fa08 	mul.w	sl, r9, r8
 8000dc2:	458a      	cmp	sl, r1
 8000dc4:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc8:	fa00 f306 	lsl.w	r3, r0, r6
 8000dcc:	d908      	bls.n	8000de0 <__udivmoddi4+0x220>
 8000dce:	1861      	adds	r1, r4, r1
 8000dd0:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000dd4:	d248      	bcs.n	8000e68 <__udivmoddi4+0x2a8>
 8000dd6:	458a      	cmp	sl, r1
 8000dd8:	d946      	bls.n	8000e68 <__udivmoddi4+0x2a8>
 8000dda:	f1a9 0902 	sub.w	r9, r9, #2
 8000dde:	4421      	add	r1, r4
 8000de0:	eba1 010a 	sub.w	r1, r1, sl
 8000de4:	b2bf      	uxth	r7, r7
 8000de6:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dea:	fb0e 1110 	mls	r1, lr, r0, r1
 8000dee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000df2:	fb00 f808 	mul.w	r8, r0, r8
 8000df6:	45b8      	cmp	r8, r7
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x24a>
 8000dfa:	19e7      	adds	r7, r4, r7
 8000dfc:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e00:	d22e      	bcs.n	8000e60 <__udivmoddi4+0x2a0>
 8000e02:	45b8      	cmp	r8, r7
 8000e04:	d92c      	bls.n	8000e60 <__udivmoddi4+0x2a0>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4427      	add	r7, r4
 8000e0a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e0e:	eba7 0708 	sub.w	r7, r7, r8
 8000e12:	fba0 8902 	umull	r8, r9, r0, r2
 8000e16:	454f      	cmp	r7, r9
 8000e18:	46c6      	mov	lr, r8
 8000e1a:	4649      	mov	r1, r9
 8000e1c:	d31a      	bcc.n	8000e54 <__udivmoddi4+0x294>
 8000e1e:	d017      	beq.n	8000e50 <__udivmoddi4+0x290>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x27a>
 8000e22:	ebb3 020e 	subs.w	r2, r3, lr
 8000e26:	eb67 0701 	sbc.w	r7, r7, r1
 8000e2a:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e2e:	40f2      	lsrs	r2, r6
 8000e30:	ea4c 0202 	orr.w	r2, ip, r2
 8000e34:	40f7      	lsrs	r7, r6
 8000e36:	e9c5 2700 	strd	r2, r7, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	462e      	mov	r6, r5
 8000e44:	4628      	mov	r0, r5
 8000e46:	e70b      	b.n	8000c60 <__udivmoddi4+0xa0>
 8000e48:	4606      	mov	r6, r0
 8000e4a:	e6e9      	b.n	8000c20 <__udivmoddi4+0x60>
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	e6fd      	b.n	8000c4c <__udivmoddi4+0x8c>
 8000e50:	4543      	cmp	r3, r8
 8000e52:	d2e5      	bcs.n	8000e20 <__udivmoddi4+0x260>
 8000e54:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e58:	eb69 0104 	sbc.w	r1, r9, r4
 8000e5c:	3801      	subs	r0, #1
 8000e5e:	e7df      	b.n	8000e20 <__udivmoddi4+0x260>
 8000e60:	4608      	mov	r0, r1
 8000e62:	e7d2      	b.n	8000e0a <__udivmoddi4+0x24a>
 8000e64:	4660      	mov	r0, ip
 8000e66:	e78d      	b.n	8000d84 <__udivmoddi4+0x1c4>
 8000e68:	4681      	mov	r9, r0
 8000e6a:	e7b9      	b.n	8000de0 <__udivmoddi4+0x220>
 8000e6c:	4666      	mov	r6, ip
 8000e6e:	e775      	b.n	8000d5c <__udivmoddi4+0x19c>
 8000e70:	4630      	mov	r0, r6
 8000e72:	e74a      	b.n	8000d0a <__udivmoddi4+0x14a>
 8000e74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e78:	4439      	add	r1, r7
 8000e7a:	e713      	b.n	8000ca4 <__udivmoddi4+0xe4>
 8000e7c:	3802      	subs	r0, #2
 8000e7e:	443c      	add	r4, r7
 8000e80:	e724      	b.n	8000ccc <__udivmoddi4+0x10c>
 8000e82:	bf00      	nop

08000e84 <__aeabi_idiv0>:
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop

08000e88 <DelayMicro>:
//----------------------------------------------------------------------------------------
/*
 * Function make us delay
 */
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b085      	sub	sp, #20
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
	uint32_t test_micros = SystemCoreClock;
 8000e90:	4b0c      	ldr	r3, [pc, #48]	; (8000ec4 <DelayMicro+0x3c>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	60fb      	str	r3, [r7, #12]
	micros *= (SystemCoreClock / 100000) /84;
 8000e96:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <DelayMicro+0x3c>)
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a0b      	ldr	r2, [pc, #44]	; (8000ec8 <DelayMicro+0x40>)
 8000e9c:	fba2 2303 	umull	r2, r3, r2, r3
 8000ea0:	0ddb      	lsrs	r3, r3, #23
 8000ea2:	687a      	ldr	r2, [r7, #4]
 8000ea4:	fb02 f303 	mul.w	r3, r2, r3
 8000ea8:	607b      	str	r3, [r7, #4]
	while (micros--);
 8000eaa:	bf00      	nop
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	1e5a      	subs	r2, r3, #1
 8000eb0:	607a      	str	r2, [r7, #4]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d1fa      	bne.n	8000eac <DelayMicro+0x24>
}
 8000eb6:	bf00      	nop
 8000eb8:	bf00      	nop
 8000eba:	3714      	adds	r7, #20
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec2:	4770      	bx	lr
 8000ec4:	20000008 	.word	0x20000008
 8000ec8:	ffa71ee7 	.word	0xffa71ee7

08000ecc <NRF24_ReadReg>:
//----------------------------------------------------------------------------------------
uint8_t NRF24_ReadReg(uint8_t addr)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b086      	sub	sp, #24
 8000ed0:	af02      	add	r7, sp, #8
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	71fb      	strb	r3, [r7, #7]
  uint8_t dt=0, cmd;
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	73fb      	strb	r3, [r7, #15]
  CS_ON;
 8000eda:	2200      	movs	r2, #0
 8000edc:	2110      	movs	r1, #16
 8000ede:	4813      	ldr	r0, [pc, #76]	; (8000f2c <NRF24_ReadReg+0x60>)
 8000ee0:	f006 f8b0 	bl	8007044 <HAL_GPIO_WritePin>
  HAL_SPI_TransmitReceive(&hspi1,&addr,&dt,1,1000);
 8000ee4:	f107 020f 	add.w	r2, r7, #15
 8000ee8:	1df9      	adds	r1, r7, #7
 8000eea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eee:	9300      	str	r3, [sp, #0]
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	480f      	ldr	r0, [pc, #60]	; (8000f30 <NRF24_ReadReg+0x64>)
 8000ef4:	f00b f82e 	bl	800bf54 <HAL_SPI_TransmitReceive>
  if (addr!=STATUS_NRF)
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	2b07      	cmp	r3, #7
 8000efc:	d00c      	beq.n	8000f18 <NRF24_ReadReg+0x4c>
  {
	  cmd=0xFF;
 8000efe:	23ff      	movs	r3, #255	; 0xff
 8000f00:	73bb      	strb	r3, [r7, #14]
	  HAL_SPI_TransmitReceive(&hspi1,&cmd,&dt,1,1000);
 8000f02:	f107 020f 	add.w	r2, r7, #15
 8000f06:	f107 010e 	add.w	r1, r7, #14
 8000f0a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f0e:	9300      	str	r3, [sp, #0]
 8000f10:	2301      	movs	r3, #1
 8000f12:	4807      	ldr	r0, [pc, #28]	; (8000f30 <NRF24_ReadReg+0x64>)
 8000f14:	f00b f81e 	bl	800bf54 <HAL_SPI_TransmitReceive>
  }
  CS_OFF;
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2110      	movs	r1, #16
 8000f1c:	4803      	ldr	r0, [pc, #12]	; (8000f2c <NRF24_ReadReg+0x60>)
 8000f1e:	f006 f891 	bl	8007044 <HAL_GPIO_WritePin>
  return dt;
 8000f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3710      	adds	r7, #16
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	40020800 	.word	0x40020800
 8000f30:	2000047c 	.word	0x2000047c

08000f34 <NRF24_WriteReg>:
//----------------------------------------------------------------------------------------
void NRF24_WriteReg(uint8_t addr, uint8_t dt)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	460a      	mov	r2, r1
 8000f3e:	71fb      	strb	r3, [r7, #7]
 8000f40:	4613      	mov	r3, r2
 8000f42:	71bb      	strb	r3, [r7, #6]
  addr |= W_REGISTER;								// Add write bit
 8000f44:	79fb      	ldrb	r3, [r7, #7]
 8000f46:	f043 0320 	orr.w	r3, r3, #32
 8000f4a:	b2db      	uxtb	r3, r3
 8000f4c:	71fb      	strb	r3, [r7, #7]
  CS_ON;
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2110      	movs	r1, #16
 8000f52:	480d      	ldr	r0, [pc, #52]	; (8000f88 <NRF24_WriteReg+0x54>)
 8000f54:	f006 f876 	bl	8007044 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);	// Send address in bus
 8000f58:	1df9      	adds	r1, r7, #7
 8000f5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f5e:	2201      	movs	r2, #1
 8000f60:	480a      	ldr	r0, [pc, #40]	; (8000f8c <NRF24_WriteReg+0x58>)
 8000f62:	f00a fdaa 	bl	800baba <HAL_SPI_Transmit>
  HAL_SPI_Transmit(&hspi1,&dt,1,1000);				// Send data in bus
 8000f66:	1db9      	adds	r1, r7, #6
 8000f68:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	4807      	ldr	r0, [pc, #28]	; (8000f8c <NRF24_WriteReg+0x58>)
 8000f70:	f00a fda3 	bl	800baba <HAL_SPI_Transmit>
  CS_OFF;
 8000f74:	2201      	movs	r2, #1
 8000f76:	2110      	movs	r1, #16
 8000f78:	4803      	ldr	r0, [pc, #12]	; (8000f88 <NRF24_WriteReg+0x54>)
 8000f7a:	f006 f863 	bl	8007044 <HAL_GPIO_WritePin>
}
 8000f7e:	bf00      	nop
 8000f80:	3708      	adds	r7, #8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40020800 	.word	0x40020800
 8000f8c:	2000047c 	.word	0x2000047c

08000f90 <NRF24_ToggleFeatures>:
//----------------------------------------------------------------------------------------
void NRF24_ToggleFeatures(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
  uint8_t dt[1] = {ACTIVATE};
 8000f96:	2350      	movs	r3, #80	; 0x50
 8000f98:	713b      	strb	r3, [r7, #4]
  CS_ON;
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2110      	movs	r1, #16
 8000f9e:	480f      	ldr	r0, [pc, #60]	; (8000fdc <NRF24_ToggleFeatures+0x4c>)
 8000fa0:	f006 f850 	bl	8007044 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8000fa4:	1d39      	adds	r1, r7, #4
 8000fa6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000faa:	2201      	movs	r2, #1
 8000fac:	480c      	ldr	r0, [pc, #48]	; (8000fe0 <NRF24_ToggleFeatures+0x50>)
 8000fae:	f00a fd84 	bl	800baba <HAL_SPI_Transmit>
  DelayMicro(1);
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	f7ff ff68 	bl	8000e88 <DelayMicro>
  dt[0] = 0x73;
 8000fb8:	2373      	movs	r3, #115	; 0x73
 8000fba:	713b      	strb	r3, [r7, #4]
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 8000fbc:	1d39      	adds	r1, r7, #4
 8000fbe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fc2:	2201      	movs	r2, #1
 8000fc4:	4806      	ldr	r0, [pc, #24]	; (8000fe0 <NRF24_ToggleFeatures+0x50>)
 8000fc6:	f00a fd78 	bl	800baba <HAL_SPI_Transmit>
  CS_OFF;
 8000fca:	2201      	movs	r2, #1
 8000fcc:	2110      	movs	r1, #16
 8000fce:	4803      	ldr	r0, [pc, #12]	; (8000fdc <NRF24_ToggleFeatures+0x4c>)
 8000fd0:	f006 f838 	bl	8007044 <HAL_GPIO_WritePin>
}
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	40020800 	.word	0x40020800
 8000fe0:	2000047c 	.word	0x2000047c

08000fe4 <NRF24_Read_Buf>:
//----------------------------------------------------------------------------------------
void NRF24_Read_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b082      	sub	sp, #8
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	4603      	mov	r3, r0
 8000fec:	6039      	str	r1, [r7, #0]
 8000fee:	71fb      	strb	r3, [r7, #7]
 8000ff0:	4613      	mov	r3, r2
 8000ff2:	71bb      	strb	r3, [r7, #6]
  CS_ON;
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	2110      	movs	r1, #16
 8000ff8:	480d      	ldr	r0, [pc, #52]	; (8001030 <NRF24_Read_Buf+0x4c>)
 8000ffa:	f006 f823 	bl	8007044 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);			// Send address in bus
 8000ffe:	1df9      	adds	r1, r7, #7
 8001000:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001004:	2201      	movs	r2, #1
 8001006:	480b      	ldr	r0, [pc, #44]	; (8001034 <NRF24_Read_Buf+0x50>)
 8001008:	f00a fd57 	bl	800baba <HAL_SPI_Transmit>
  HAL_SPI_Receive(&hspi1,pBuf,bytes,1000);			// Save data in buffer
 800100c:	79bb      	ldrb	r3, [r7, #6]
 800100e:	b29a      	uxth	r2, r3
 8001010:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001014:	6839      	ldr	r1, [r7, #0]
 8001016:	4807      	ldr	r0, [pc, #28]	; (8001034 <NRF24_Read_Buf+0x50>)
 8001018:	f00a fe8b 	bl	800bd32 <HAL_SPI_Receive>
  CS_OFF;
 800101c:	2201      	movs	r2, #1
 800101e:	2110      	movs	r1, #16
 8001020:	4803      	ldr	r0, [pc, #12]	; (8001030 <NRF24_Read_Buf+0x4c>)
 8001022:	f006 f80f 	bl	8007044 <HAL_GPIO_WritePin>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40020800 	.word	0x40020800
 8001034:	2000047c 	.word	0x2000047c

08001038 <NRF24_Write_Buf>:
//----------------------------------------------------------------------------------------
void NRF24_Write_Buf(uint8_t addr,uint8_t *pBuf,uint8_t bytes)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	6039      	str	r1, [r7, #0]
 8001042:	71fb      	strb	r3, [r7, #7]
 8001044:	4613      	mov	r3, r2
 8001046:	71bb      	strb	r3, [r7, #6]
  addr |= W_REGISTER;								//Add write bit
 8001048:	79fb      	ldrb	r3, [r7, #7]
 800104a:	f043 0320 	orr.w	r3, r3, #32
 800104e:	b2db      	uxtb	r3, r3
 8001050:	71fb      	strb	r3, [r7, #7]
  CS_ON;
 8001052:	2200      	movs	r2, #0
 8001054:	2110      	movs	r1, #16
 8001056:	480f      	ldr	r0, [pc, #60]	; (8001094 <NRF24_Write_Buf+0x5c>)
 8001058:	f005 fff4 	bl	8007044 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,&addr,1,1000);			// Send address in bus
 800105c:	1df9      	adds	r1, r7, #7
 800105e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001062:	2201      	movs	r2, #1
 8001064:	480c      	ldr	r0, [pc, #48]	; (8001098 <NRF24_Write_Buf+0x60>)
 8001066:	f00a fd28 	bl	800baba <HAL_SPI_Transmit>
  DelayMicro(1);
 800106a:	2001      	movs	r0, #1
 800106c:	f7ff ff0c 	bl	8000e88 <DelayMicro>
  HAL_SPI_Transmit(&hspi1,pBuf,bytes,1000);			// Send data in buffer
 8001070:	79bb      	ldrb	r3, [r7, #6]
 8001072:	b29a      	uxth	r2, r3
 8001074:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001078:	6839      	ldr	r1, [r7, #0]
 800107a:	4807      	ldr	r0, [pc, #28]	; (8001098 <NRF24_Write_Buf+0x60>)
 800107c:	f00a fd1d 	bl	800baba <HAL_SPI_Transmit>
  CS_OFF;
 8001080:	2201      	movs	r2, #1
 8001082:	2110      	movs	r1, #16
 8001084:	4803      	ldr	r0, [pc, #12]	; (8001094 <NRF24_Write_Buf+0x5c>)
 8001086:	f005 ffdd 	bl	8007044 <HAL_GPIO_WritePin>
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	40020800 	.word	0x40020800
 8001098:	2000047c 	.word	0x2000047c

0800109c <NRF24_FlushRX>:
//----------------------------------------------------------------------------------------
void NRF24_FlushRX(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
  uint8_t dt[1] = {FLUSH_RX};
 80010a2:	23e2      	movs	r3, #226	; 0xe2
 80010a4:	713b      	strb	r3, [r7, #4]
  CS_ON;
 80010a6:	2200      	movs	r2, #0
 80010a8:	2110      	movs	r1, #16
 80010aa:	480b      	ldr	r0, [pc, #44]	; (80010d8 <NRF24_FlushRX+0x3c>)
 80010ac:	f005 ffca 	bl	8007044 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 80010b0:	1d39      	adds	r1, r7, #4
 80010b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010b6:	2201      	movs	r2, #1
 80010b8:	4808      	ldr	r0, [pc, #32]	; (80010dc <NRF24_FlushRX+0x40>)
 80010ba:	f00a fcfe 	bl	800baba <HAL_SPI_Transmit>
  DelayMicro(1);
 80010be:	2001      	movs	r0, #1
 80010c0:	f7ff fee2 	bl	8000e88 <DelayMicro>
  CS_OFF;
 80010c4:	2201      	movs	r2, #1
 80010c6:	2110      	movs	r1, #16
 80010c8:	4803      	ldr	r0, [pc, #12]	; (80010d8 <NRF24_FlushRX+0x3c>)
 80010ca:	f005 ffbb 	bl	8007044 <HAL_GPIO_WritePin>
}
 80010ce:	bf00      	nop
 80010d0:	3708      	adds	r7, #8
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bd80      	pop	{r7, pc}
 80010d6:	bf00      	nop
 80010d8:	40020800 	.word	0x40020800
 80010dc:	2000047c 	.word	0x2000047c

080010e0 <NRF24_FlushTX>:
//----------------------------------------------------------------------------------------
void NRF24_FlushTX(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
  uint8_t dt[1] = {FLUSH_TX};
 80010e6:	23e1      	movs	r3, #225	; 0xe1
 80010e8:	713b      	strb	r3, [r7, #4]
  CS_ON;
 80010ea:	2200      	movs	r2, #0
 80010ec:	2110      	movs	r1, #16
 80010ee:	480b      	ldr	r0, [pc, #44]	; (800111c <NRF24_FlushTX+0x3c>)
 80010f0:	f005 ffa8 	bl	8007044 <HAL_GPIO_WritePin>
  HAL_SPI_Transmit(&hspi1,dt,1,1000);
 80010f4:	1d39      	adds	r1, r7, #4
 80010f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010fa:	2201      	movs	r2, #1
 80010fc:	4808      	ldr	r0, [pc, #32]	; (8001120 <NRF24_FlushTX+0x40>)
 80010fe:	f00a fcdc 	bl	800baba <HAL_SPI_Transmit>
  DelayMicro(1);
 8001102:	2001      	movs	r0, #1
 8001104:	f7ff fec0 	bl	8000e88 <DelayMicro>
  CS_OFF;
 8001108:	2201      	movs	r2, #1
 800110a:	2110      	movs	r1, #16
 800110c:	4803      	ldr	r0, [pc, #12]	; (800111c <NRF24_FlushTX+0x3c>)
 800110e:	f005 ff99 	bl	8007044 <HAL_GPIO_WritePin>
}
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop
 800111c:	40020800 	.word	0x40020800
 8001120:	2000047c 	.word	0x2000047c

08001124 <NRF24L01_RX_Mode>:
//----------------------------------------------------------------------------------------
void NRF24L01_RX_Mode(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
  uint8_t regval=0x00;
 800112a:	2300      	movs	r3, #0
 800112c:	71fb      	strb	r3, [r7, #7]
  regval = NRF24_ReadReg(CONFIG);			// 0x0B  -> 0b 0000 1010
 800112e:	2000      	movs	r0, #0
 8001130:	f7ff fecc 	bl	8000ecc <NRF24_ReadReg>
 8001134:	4603      	mov	r3, r0
 8001136:	71fb      	strb	r3, [r7, #7]
  if((regval != 0x08) | (regval != 0x0B) )
 8001138:	79fb      	ldrb	r3, [r7, #7]
 800113a:	2b08      	cmp	r3, #8
 800113c:	bf14      	ite	ne
 800113e:	2301      	movne	r3, #1
 8001140:	2300      	moveq	r3, #0
 8001142:	b2da      	uxtb	r2, r3
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	2b0b      	cmp	r3, #11
 8001148:	bf14      	ite	ne
 800114a:	2301      	movne	r3, #1
 800114c:	2300      	moveq	r3, #0
 800114e:	b2db      	uxtb	r3, r3
 8001150:	4313      	orrs	r3, r2
 8001152:	b2db      	uxtb	r3, r3
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <NRF24L01_RX_Mode+0x38>
  {
	  // Error
	  int fuc = 99;
 8001158:	2363      	movs	r3, #99	; 0x63
 800115a:	603b      	str	r3, [r7, #0]
  }

  regval |= (1<<PWR_UP) | (1<<PRIM_RX);    // Power up module. Write PWR_UP and PRIM_RX bits
 800115c:	79fb      	ldrb	r3, [r7, #7]
 800115e:	f043 0303 	orr.w	r3, r3, #3
 8001162:	71fb      	strb	r3, [r7, #7]

  // regval = 0x7B;
  NRF24_WriteReg(CONFIG,regval);
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	4619      	mov	r1, r3
 8001168:	2000      	movs	r0, #0
 800116a:	f7ff fee3 	bl	8000f34 <NRF24_WriteReg>
  // Debug read CONFIG register   //////////////////////////////////////////////////
  NRF24_WriteReg(CONFIG, 0x33);     // <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<< IRQ WORK  ~ 130 us
 800116e:	2133      	movs	r1, #51	; 0x33
 8001170:	2000      	movs	r0, #0
 8001172:	f7ff fedf 	bl	8000f34 <NRF24_WriteReg>
  //NRF24_WriteReg(CONFIG, 0x7B);   my test
  regval = NRF24_ReadReg(CONFIG);
 8001176:	2000      	movs	r0, #0
 8001178:	f7ff fea8 	bl	8000ecc <NRF24_ReadReg>
 800117c:	4603      	mov	r3, r0
 800117e:	71fb      	strb	r3, [r7, #7]
  ////////////////////////////////////////////////////////////////////////////////////
  CE_SET;
 8001180:	2201      	movs	r2, #1
 8001182:	2108      	movs	r1, #8
 8001184:	4806      	ldr	r0, [pc, #24]	; (80011a0 <NRF24L01_RX_Mode+0x7c>)
 8001186:	f005 ff5d 	bl	8007044 <HAL_GPIO_WritePin>
  DelayMicro(150); // Delay 130 us
 800118a:	2096      	movs	r0, #150	; 0x96
 800118c:	f7ff fe7c 	bl	8000e88 <DelayMicro>
  // Flush buffers
  NRF24_FlushRX();
 8001190:	f7ff ff84 	bl	800109c <NRF24_FlushRX>
  NRF24_FlushTX();
 8001194:	f7ff ffa4 	bl	80010e0 <NRF24_FlushTX>
}
 8001198:	bf00      	nop
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	40020000 	.word	0x40020000

080011a4 <NRF24L01_Receive>:
//----------------------------------------------------------------------------------------
// Function waite Low IRQ signal from NRF module
void NRF24L01_Receive(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
  uint8_t status=0x01;
 80011aa:	2301      	movs	r3, #1
 80011ac:	71fb      	strb	r3, [r7, #7]
  uint16_t dt_1=0;
 80011ae:	2300      	movs	r3, #0
 80011b0:	80bb      	strh	r3, [r7, #4]
  uint16_t dt_2=0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	807b      	strh	r3, [r7, #2]
  // NO IRQ fFROM NRF  !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
  while((GPIO_PinState)IRQ == GPIO_PIN_SET) {}	// Waiting interrupt from IRQ
 80011b6:	bf00      	nop
 80011b8:	2120      	movs	r1, #32
 80011ba:	4816      	ldr	r0, [pc, #88]	; (8001214 <NRF24L01_Receive+0x70>)
 80011bc:	f005 ff2a 	bl	8007014 <HAL_GPIO_ReadPin>
 80011c0:	4603      	mov	r3, r0
 80011c2:	2b01      	cmp	r3, #1
 80011c4:	d0f8      	beq.n	80011b8 <NRF24L01_Receive+0x14>
//  while(HAL_GPIO_ReadPin(IRQ_GPIO_PORT, IRQ_nrf_Pin) != GPIO_PIN_RESET)
//  {
//	  int g= 99;
//	  g++;
//  }
  status = NRF24_ReadReg(STATUS_NRF);
 80011c6:	2007      	movs	r0, #7
 80011c8:	f7ff fe80 	bl	8000ecc <NRF24_ReadReg>
 80011cc:	4603      	mov	r3, r0
 80011ce:	71fb      	strb	r3, [r7, #7]
//  sprintf(str1,"STATUS: 0x%02X\r\n",status);
//  HAL_UART_Transmit(&huart2,(uint8_t*)str1,strlen(str1),0x1000);

//  LED_TGL;
  DelayMicro(10);
 80011d0:	200a      	movs	r0, #10
 80011d2:	f7ff fe59 	bl	8000e88 <DelayMicro>
  status = NRF24_ReadReg(STATUS_NRF);
 80011d6:	2007      	movs	r0, #7
 80011d8:	f7ff fe78 	bl	8000ecc <NRF24_ReadReg>
 80011dc:	4603      	mov	r3, r0
 80011de:	71fb      	strb	r3, [r7, #7]
  if(status & 0x40)		//	     FIFO  (Check RX_DR flag)
 80011e0:	79fb      	ldrb	r3, [r7, #7]
 80011e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d010      	beq.n	800120c <NRF24L01_Receive+0x68>
   {
      NRF24_Read_Buf(RD_RX_PLOAD,RX_BUF,TX_PLOAD_WIDTH);
 80011ea:	2205      	movs	r2, #5
 80011ec:	490a      	ldr	r1, [pc, #40]	; (8001218 <NRF24L01_Receive+0x74>)
 80011ee:	2061      	movs	r0, #97	; 0x61
 80011f0:	f7ff fef8 	bl	8000fe4 <NRF24_Read_Buf>
      dt_1 = *(int16_t*)RX_BUF;
 80011f4:	4b08      	ldr	r3, [pc, #32]	; (8001218 <NRF24L01_Receive+0x74>)
 80011f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011fa:	80bb      	strh	r3, [r7, #4]
      //Clear_7219();
      //Number_7219(dt);
      dt_2 = *(int16_t*)(RX_BUF+2);
 80011fc:	4b07      	ldr	r3, [pc, #28]	; (800121c <NRF24L01_Receive+0x78>)
 80011fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001202:	807b      	strh	r3, [r7, #2]
     // NumberL_7219(dt);
      NRF24_WriteReg(STATUS_NRF, 0x40);		// Turn off
 8001204:	2140      	movs	r1, #64	; 0x40
 8001206:	2007      	movs	r0, #7
 8001208:	f7ff fe94 	bl	8000f34 <NRF24_WriteReg>
    }
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40020800 	.word	0x40020800
 8001218:	20000294 	.word	0x20000294
 800121c:	20000296 	.word	0x20000296

08001220 <NRF24_ini>:
//----------------------------------------------------------------------------------------
void NRF24_ini(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	af00      	add	r7, sp, #0
	CE_RESET;
 8001224:	2200      	movs	r2, #0
 8001226:	2108      	movs	r1, #8
 8001228:	4823      	ldr	r0, [pc, #140]	; (80012b8 <NRF24_ini+0x98>)
 800122a:	f005 ff0b 	bl	8007044 <HAL_GPIO_WritePin>
	DelayMicro(5000);
 800122e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001232:	f7ff fe29 	bl	8000e88 <DelayMicro>

	NRF24_WriteReg(CONFIG, 0x0a); // Set PWR_UP bit, enable CRC(1 byte) &Prim_RX:0 (Transmitter) 0b 0000 1010
 8001236:	210a      	movs	r1, #10
 8001238:	2000      	movs	r0, #0
 800123a:	f7ff fe7b 	bl	8000f34 <NRF24_WriteReg>

	DelayMicro(5000);
 800123e:	f241 3088 	movw	r0, #5000	; 0x1388
 8001242:	f7ff fe21 	bl	8000e88 <DelayMicro>

	NRF24_WriteReg(EN_AA, 0x02); 			// Enable Pipe1
 8001246:	2102      	movs	r1, #2
 8001248:	2001      	movs	r0, #1
 800124a:	f7ff fe73 	bl	8000f34 <NRF24_WriteReg>
	NRF24_WriteReg(EN_RXADDR, 0x02); 		// Enable Pipe1
 800124e:	2102      	movs	r1, #2
 8001250:	2002      	movs	r0, #2
 8001252:	f7ff fe6f 	bl	8000f34 <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_AW, 0x01); 		// Setup address width=3 bytes
 8001256:	2101      	movs	r1, #1
 8001258:	2003      	movs	r0, #3
 800125a:	f7ff fe6b 	bl	8000f34 <NRF24_WriteReg>
	NRF24_WriteReg(SETUP_RETR, 0x5F); 		// 1500us, 15 retrans
 800125e:	215f      	movs	r1, #95	; 0x5f
 8001260:	2004      	movs	r0, #4
 8001262:	f7ff fe67 	bl	8000f34 <NRF24_WriteReg>
	NRF24_ToggleFeatures();					// Send activated command
 8001266:	f7ff fe93 	bl	8000f90 <NRF24_ToggleFeatures>
	NRF24_WriteReg(FEATURE, 0);				// Turn off all FEATURE register
 800126a:	2100      	movs	r1, #0
 800126c:	201d      	movs	r0, #29
 800126e:	f7ff fe61 	bl	8000f34 <NRF24_WriteReg>
	NRF24_WriteReg(DYNPD, 0); 				// Turn off all payload length data pipe
 8001272:	2100      	movs	r1, #0
 8001274:	201c      	movs	r0, #28
 8001276:	f7ff fe5d 	bl	8000f34 <NRF24_WriteReg>
	NRF24_WriteReg(STATUS_NRF, 0x70); 		// Reset flags for IRQ
 800127a:	2170      	movs	r1, #112	; 0x70
 800127c:	2007      	movs	r0, #7
 800127e:	f7ff fe59 	bl	8000f34 <NRF24_WriteReg>
	NRF24_WriteReg(RF_CH, 76); 				// Frequency = 2476 MHz
 8001282:	214c      	movs	r1, #76	; 0x4c
 8001284:	2005      	movs	r0, #5
 8001286:	f7ff fe55 	bl	8000f34 <NRF24_WriteReg>
	NRF24_WriteReg(RF_SETUP, 0x06); 		//TX_PWR:0dBm, Datarate:1Mbps
 800128a:	2106      	movs	r1, #6
 800128c:	2006      	movs	r0, #6
 800128e:	f7ff fe51 	bl	8000f34 <NRF24_WriteReg>

	NRF24_Write_Buf(TX_ADDR, TX_ADDRESS, TX_ADR_WIDTH);
 8001292:	2203      	movs	r2, #3
 8001294:	4909      	ldr	r1, [pc, #36]	; (80012bc <NRF24_ini+0x9c>)
 8001296:	2010      	movs	r0, #16
 8001298:	f7ff fece 	bl	8001038 <NRF24_Write_Buf>
	NRF24_Write_Buf(RX_ADDR_P1, TX_ADDRESS, TX_ADR_WIDTH);
 800129c:	2203      	movs	r2, #3
 800129e:	4907      	ldr	r1, [pc, #28]	; (80012bc <NRF24_ini+0x9c>)
 80012a0:	200b      	movs	r0, #11
 80012a2:	f7ff fec9 	bl	8001038 <NRF24_Write_Buf>
	NRF24_WriteReg(RX_PW_P1, TX_PLOAD_WIDTH);				 //Number of bytes in RX
 80012a6:	2105      	movs	r1, #5
 80012a8:	2012      	movs	r0, #18
 80012aa:	f7ff fe43 	bl	8000f34 <NRF24_WriteReg>
	NRF24L01_RX_Mode();
 80012ae:	f7ff ff39 	bl	8001124 <NRF24L01_RX_Mode>

	//test_nrf();
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	40020000 	.word	0x40020000
 80012bc:	20000000 	.word	0x20000000

080012c0 <test_nrf>:
//----------------------------------------------------------------------------------------
// Read config data from nrf registers
void test_nrf(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b088      	sub	sp, #32
 80012c4:	af00      	add	r7, sp, #0
	uint8_t dt_reg=0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	77fb      	strb	r3, [r7, #31]

	HAL_Delay(1);
 80012ca:	2001      	movs	r0, #1
 80012cc:	f005 fbd0 	bl	8006a70 <HAL_Delay>

	uint8_t CONFIG_reg_dump = NRF24_ReadReg(CONFIG);			// 0x0B
 80012d0:	2000      	movs	r0, #0
 80012d2:	f7ff fdfb 	bl	8000ecc <NRF24_ReadReg>
 80012d6:	4603      	mov	r3, r0
 80012d8:	77bb      	strb	r3, [r7, #30]
	uint8_t EN_AA_reg_dump = NRF24_ReadReg(EN_AA);			    // 0x02
 80012da:	2001      	movs	r0, #1
 80012dc:	f7ff fdf6 	bl	8000ecc <NRF24_ReadReg>
 80012e0:	4603      	mov	r3, r0
 80012e2:	777b      	strb	r3, [r7, #29]
	uint8_t EN_RXADDR_reg_dump = NRF24_ReadReg(EN_RXADDR); 		// 0x02
 80012e4:	2002      	movs	r0, #2
 80012e6:	f7ff fdf1 	bl	8000ecc <NRF24_ReadReg>
 80012ea:	4603      	mov	r3, r0
 80012ec:	773b      	strb	r3, [r7, #28]
	uint8_t STATUS_NRF_reg_dump = NRF24_ReadReg(STATUS_NRF);    // 0x0E
 80012ee:	2007      	movs	r0, #7
 80012f0:	f7ff fdec 	bl	8000ecc <NRF24_ReadReg>
 80012f4:	4603      	mov	r3, r0
 80012f6:	76fb      	strb	r3, [r7, #27]
	uint8_t RF_SETUP_reg_dump = NRF24_ReadReg(RF_SETUP);		// 0x06
 80012f8:	2006      	movs	r0, #6
 80012fa:	f7ff fde7 	bl	8000ecc <NRF24_ReadReg>
 80012fe:	4603      	mov	r3, r0
 8001300:	76bb      	strb	r3, [r7, #26]

	uint8_t TX_ADDR_dump[10] = {0};
 8001302:	2300      	movs	r3, #0
 8001304:	613b      	str	r3, [r7, #16]
 8001306:	f107 0314 	add.w	r3, r7, #20
 800130a:	2200      	movs	r2, #0
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	809a      	strh	r2, [r3, #4]
	uint8_t RX_ADDR_dump[10] = {0};
 8001310:	2300      	movs	r3, #0
 8001312:	607b      	str	r3, [r7, #4]
 8001314:	f107 0308 	add.w	r3, r7, #8
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	809a      	strh	r2, [r3, #4]

	NRF24_Read_Buf(TX_ADDR,TX_ADDR_dump,3);						// 0xb3,0xb4,0x01
 800131e:	f107 0310 	add.w	r3, r7, #16
 8001322:	2203      	movs	r2, #3
 8001324:	4619      	mov	r1, r3
 8001326:	2010      	movs	r0, #16
 8001328:	f7ff fe5c 	bl	8000fe4 <NRF24_Read_Buf>
	NRF24_Read_Buf(RX_ADDR_P1,RX_ADDR_dump,3);					// 0xb3,0xb4,0x01
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	2203      	movs	r2, #3
 8001330:	4619      	mov	r1, r3
 8001332:	200b      	movs	r0, #11
 8001334:	f7ff fe56 	bl	8000fe4 <NRF24_Read_Buf>

	dt_reg = 0;  // For debug
 8001338:	2300      	movs	r3, #0
 800133a:	77fb      	strb	r3, [r7, #31]
}
 800133c:	bf00      	nop
 800133e:	3720      	adds	r7, #32
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}

08001344 <nrf_communication_test>:



void nrf_communication_test(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
	NRF24_ini();
 8001348:	f7ff ff6a 	bl	8001220 <NRF24_ini>
	test_nrf();
 800134c:	f7ff ffb8 	bl	80012c0 <test_nrf>

	while(1)
	{
		NRF24L01_Receive();
 8001350:	f7ff ff28 	bl	80011a4 <NRF24L01_Receive>
 8001354:	e7fc      	b.n	8001350 <nrf_communication_test+0xc>
	...

08001358 <read_digits>:
#include <stdbool.h>


//----------------------------------------------------------------------------------------
void read_digits(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
	char digith = 0;;
 800135e:	2300      	movs	r3, #0
 8001360:	71fb      	strb	r3, [r7, #7]

	digith = read_one_digit_from_keyboard();
 8001362:	f000 f853 	bl	800140c <read_one_digit_from_keyboard>
 8001366:	4603      	mov	r3, r0
 8001368:	71fb      	strb	r3, [r7, #7]
	if(digith == '#')						// Clean buffer
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	2b23      	cmp	r3, #35	; 0x23
 800136e:	d10a      	bne.n	8001386 <read_digits+0x2e>
	{
		memset(keyboard.keyboard_digits_buffer, '\0', sizeof(keyboard.keyboard_digits_buffer));
 8001370:	221e      	movs	r2, #30
 8001372:	2100      	movs	r1, #0
 8001374:	4824      	ldr	r0, [pc, #144]	; (8001408 <read_digits+0xb0>)
 8001376:	f00f fb73 	bl	8010a60 <memset>
		keyboard.read_digits_position = 0;
 800137a:	4b23      	ldr	r3, [pc, #140]	; (8001408 <read_digits+0xb0>)
 800137c:	2200      	movs	r2, #0
 800137e:	625a      	str	r2, [r3, #36]	; 0x24
		keyboard.read_one_digit_status = false;
 8001380:	4b21      	ldr	r3, [pc, #132]	; (8001408 <read_digits+0xb0>)
 8001382:	2200      	movs	r2, #0
 8001384:	77da      	strb	r2, [r3, #31]
	}
	if(digith == '*')						// If pressed enter
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	2b2a      	cmp	r3, #42	; 0x2a
 800138a:	d109      	bne.n	80013a0 <read_digits+0x48>
	{
		keyboard.all_digits_was_read = true;
 800138c:	4b1e      	ldr	r3, [pc, #120]	; (8001408 <read_digits+0xb0>)
 800138e:	2201      	movs	r2, #1
 8001390:	f883 2020 	strb.w	r2, [r3, #32]
		keyboard.read_one_digit_status = false;
 8001394:	4b1c      	ldr	r3, [pc, #112]	; (8001408 <read_digits+0xb0>)
 8001396:	2200      	movs	r2, #0
 8001398:	77da      	strb	r2, [r3, #31]
		keyboard.read_digits_position = 0;
 800139a:	4b1b      	ldr	r3, [pc, #108]	; (8001408 <read_digits+0xb0>)
 800139c:	2200      	movs	r2, #0
 800139e:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if((digith != '\0') && (digith != '#')&& (digith != '*'))
 80013a0:	79fb      	ldrb	r3, [r7, #7]
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d028      	beq.n	80013f8 <read_digits+0xa0>
 80013a6:	79fb      	ldrb	r3, [r7, #7]
 80013a8:	2b23      	cmp	r3, #35	; 0x23
 80013aa:	d025      	beq.n	80013f8 <read_digits+0xa0>
 80013ac:	79fb      	ldrb	r3, [r7, #7]
 80013ae:	2b2a      	cmp	r3, #42	; 0x2a
 80013b0:	d022      	beq.n	80013f8 <read_digits+0xa0>
	{
		if(keyboard.read_digits_position <= keyboard.how_meny_digits_must_be_written)
 80013b2:	4b15      	ldr	r3, [pc, #84]	; (8001408 <read_digits+0xb0>)
 80013b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013b6:	4a14      	ldr	r2, [pc, #80]	; (8001408 <read_digits+0xb0>)
 80013b8:	7f92      	ldrb	r2, [r2, #30]
 80013ba:	4293      	cmp	r3, r2
 80013bc:	dc11      	bgt.n	80013e2 <read_digits+0x8a>
		{
			keyboard.keyboard_digits_buffer[keyboard.read_digits_position] = digith;
 80013be:	4b12      	ldr	r3, [pc, #72]	; (8001408 <read_digits+0xb0>)
 80013c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013c2:	4911      	ldr	r1, [pc, #68]	; (8001408 <read_digits+0xb0>)
 80013c4:	79fa      	ldrb	r2, [r7, #7]
 80013c6:	54ca      	strb	r2, [r1, r3]
			keyboard.read_digits_position++;
 80013c8:	4b0f      	ldr	r3, [pc, #60]	; (8001408 <read_digits+0xb0>)
 80013ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013cc:	3301      	adds	r3, #1
 80013ce:	4a0e      	ldr	r2, [pc, #56]	; (8001408 <read_digits+0xb0>)
 80013d0:	6253      	str	r3, [r2, #36]	; 0x24
			keyboard.all_digits_was_read = false;
 80013d2:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <read_digits+0xb0>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	f883 2020 	strb.w	r2, [r3, #32]
			keyboard.read_one_digit_status = true;
 80013da:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <read_digits+0xb0>)
 80013dc:	2201      	movs	r2, #1
 80013de:	77da      	strb	r2, [r3, #31]
		if(keyboard.read_digits_position <= keyboard.how_meny_digits_must_be_written)
 80013e0:	e00e      	b.n	8001400 <read_digits+0xa8>
		}
		else								// If entered all digits
		{
			keyboard.all_digits_was_read = true;
 80013e2:	4b09      	ldr	r3, [pc, #36]	; (8001408 <read_digits+0xb0>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	f883 2020 	strb.w	r2, [r3, #32]
			keyboard.read_one_digit_status = false;
 80013ea:	4b07      	ldr	r3, [pc, #28]	; (8001408 <read_digits+0xb0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	77da      	strb	r2, [r3, #31]
			keyboard.read_digits_position = 0;
 80013f0:	4b05      	ldr	r3, [pc, #20]	; (8001408 <read_digits+0xb0>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	625a      	str	r2, [r3, #36]	; 0x24
		if(keyboard.read_digits_position <= keyboard.how_meny_digits_must_be_written)
 80013f6:	e003      	b.n	8001400 <read_digits+0xa8>
		}
	}
	else									// If didn't enter any key
	{
		keyboard.read_one_digit_status = false;
 80013f8:	4b03      	ldr	r3, [pc, #12]	; (8001408 <read_digits+0xb0>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	77da      	strb	r2, [r3, #31]
	}
}
 80013fe:	bf00      	nop
 8001400:	bf00      	nop
 8001402:	3708      	adds	r7, #8
 8001404:	46bd      	mov	sp, r7
 8001406:	bd80      	pop	{r7, pc}
 8001408:	200002b4 	.word	0x200002b4

0800140c <read_one_digit_from_keyboard>:

//----------------------------------------------------------------------------------------
char read_one_digit_from_keyboard(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
	char digit = '\0';
 8001412:	2300      	movs	r3, #0
 8001414:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 8001416:	2200      	movs	r2, #0
 8001418:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800141c:	48cf      	ldr	r0, [pc, #828]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800141e:	f005 fe11 	bl	8007044 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 8001422:	2200      	movs	r2, #0
 8001424:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001428:	48cc      	ldr	r0, [pc, #816]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800142a:	f005 fe0b 	bl	8007044 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 800142e:	2200      	movs	r2, #0
 8001430:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001434:	48c9      	ldr	r0, [pc, #804]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001436:	f005 fe05 	bl	8007044 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 800143a:	2200      	movs	r2, #0
 800143c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001440:	48c6      	ldr	r0, [pc, #792]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001442:	f005 fdff 	bl	8007044 <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 8001446:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800144a:	48c5      	ldr	r0, [pc, #788]	; (8001760 <read_one_digit_from_keyboard+0x354>)
 800144c:	f005 fde2 	bl	8007014 <HAL_GPIO_ReadPin>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d169      	bne.n	800152a <read_one_digit_from_keyboard+0x11e>
	{
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 8001456:	2200      	movs	r2, #0
 8001458:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800145c:	48bf      	ldr	r0, [pc, #764]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800145e:	f005 fdf1 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 8001462:	2201      	movs	r2, #1
 8001464:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001468:	48bc      	ldr	r0, [pc, #752]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800146a:	f005 fdeb 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 800146e:	2201      	movs	r2, #1
 8001470:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001474:	48b9      	ldr	r0, [pc, #740]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001476:	f005 fde5 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 800147a:	2201      	movs	r2, #1
 800147c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001480:	48b6      	ldr	r0, [pc, #728]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001482:	f005 fddf 	bl	8007044 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 8001486:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800148a:	48b5      	ldr	r0, [pc, #724]	; (8001760 <read_one_digit_from_keyboard+0x354>)
 800148c:	f005 fdc2 	bl	8007014 <HAL_GPIO_ReadPin>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d101      	bne.n	800149a <read_one_digit_from_keyboard+0x8e>
		{
			digit = '1';
 8001496:	2331      	movs	r3, #49	; 0x31
 8001498:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_SET);
 800149a:	2201      	movs	r2, #1
 800149c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014a0:	48ae      	ldr	r0, [pc, #696]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80014a2:	f005 fdcf 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 80014a6:	2200      	movs	r2, #0
 80014a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014ac:	48ab      	ldr	r0, [pc, #684]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80014ae:	f005 fdc9 	bl	8007044 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 80014b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014b6:	48aa      	ldr	r0, [pc, #680]	; (8001760 <read_one_digit_from_keyboard+0x354>)
 80014b8:	f005 fdac 	bl	8007014 <HAL_GPIO_ReadPin>
 80014bc:	4603      	mov	r3, r0
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d101      	bne.n	80014c6 <read_one_digit_from_keyboard+0xba>
		{
			digit = '4';
 80014c2:	2334      	movs	r3, #52	; 0x34
 80014c4:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 80014c6:	2201      	movs	r2, #1
 80014c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014cc:	48a3      	ldr	r0, [pc, #652]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80014ce:	f005 fdb9 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 80014d2:	2200      	movs	r2, #0
 80014d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014d8:	48a0      	ldr	r0, [pc, #640]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80014da:	f005 fdb3 	bl	8007044 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 80014de:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014e2:	489f      	ldr	r0, [pc, #636]	; (8001760 <read_one_digit_from_keyboard+0x354>)
 80014e4:	f005 fd96 	bl	8007014 <HAL_GPIO_ReadPin>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <read_one_digit_from_keyboard+0xe6>
		{
			digit =  '7';
 80014ee:	2337      	movs	r3, #55	; 0x37
 80014f0:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 80014f2:	2201      	movs	r2, #1
 80014f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014f8:	4898      	ldr	r0, [pc, #608]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80014fa:	f005 fda3 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 80014fe:	2200      	movs	r2, #0
 8001500:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001504:	4895      	ldr	r0, [pc, #596]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001506:	f005 fd9d 	bl	8007044 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_1_Pin) == GPIO_PIN_RESET)	// Entered 1 or 4 or 7 or *
 800150a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800150e:	4894      	ldr	r0, [pc, #592]	; (8001760 <read_one_digit_from_keyboard+0x354>)
 8001510:	f005 fd80 	bl	8007014 <HAL_GPIO_ReadPin>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <read_one_digit_from_keyboard+0x112>
		{
			digit =  '*';
 800151a:	232a      	movs	r3, #42	; 0x2a
 800151c:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 800151e:	2201      	movs	r2, #1
 8001520:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001524:	488d      	ldr	r0, [pc, #564]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001526:	f005 fd8d 	bl	8007044 <HAL_GPIO_WritePin>
	}
	////////////////////////////////////////////////////////////////
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 800152a:	2200      	movs	r2, #0
 800152c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001530:	488a      	ldr	r0, [pc, #552]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001532:	f005 fd87 	bl	8007044 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800153c:	4887      	ldr	r0, [pc, #540]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800153e:	f005 fd81 	bl	8007044 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8001542:	2200      	movs	r2, #0
 8001544:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001548:	4884      	ldr	r0, [pc, #528]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800154a:	f005 fd7b 	bl	8007044 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 800154e:	2200      	movs	r2, #0
 8001550:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001554:	4881      	ldr	r0, [pc, #516]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001556:	f005 fd75 	bl	8007044 <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)	// Entered 2 or 5 or 8 or 0
 800155a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800155e:	4880      	ldr	r0, [pc, #512]	; (8001760 <read_one_digit_from_keyboard+0x354>)
 8001560:	f005 fd58 	bl	8007014 <HAL_GPIO_ReadPin>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d169      	bne.n	800163e <read_one_digit_from_keyboard+0x232>
	{
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 800156a:	2200      	movs	r2, #0
 800156c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001570:	487a      	ldr	r0, [pc, #488]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001572:	f005 fd67 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 8001576:	2201      	movs	r2, #1
 8001578:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800157c:	4877      	ldr	r0, [pc, #476]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800157e:	f005 fd61 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 8001582:	2201      	movs	r2, #1
 8001584:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001588:	4874      	ldr	r0, [pc, #464]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800158a:	f005 fd5b 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 800158e:	2201      	movs	r2, #1
 8001590:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001594:	4871      	ldr	r0, [pc, #452]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001596:	f005 fd55 	bl	8007044 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 800159a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800159e:	4870      	ldr	r0, [pc, #448]	; (8001760 <read_one_digit_from_keyboard+0x354>)
 80015a0:	f005 fd38 	bl	8007014 <HAL_GPIO_ReadPin>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d101      	bne.n	80015ae <read_one_digit_from_keyboard+0x1a2>
		{
			digit =  '2';
 80015aa:	2332      	movs	r3, #50	; 0x32
 80015ac:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_SET);
 80015ae:	2201      	movs	r2, #1
 80015b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015b4:	4869      	ldr	r0, [pc, #420]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80015b6:	f005 fd45 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 80015ba:	2200      	movs	r2, #0
 80015bc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015c0:	4866      	ldr	r0, [pc, #408]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80015c2:	f005 fd3f 	bl	8007044 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 80015c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015ca:	4865      	ldr	r0, [pc, #404]	; (8001760 <read_one_digit_from_keyboard+0x354>)
 80015cc:	f005 fd22 	bl	8007014 <HAL_GPIO_ReadPin>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d101      	bne.n	80015da <read_one_digit_from_keyboard+0x1ce>
		{
			digit =  '5';
 80015d6:	2335      	movs	r3, #53	; 0x35
 80015d8:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 80015da:	2201      	movs	r2, #1
 80015dc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015e0:	485e      	ldr	r0, [pc, #376]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80015e2:	f005 fd2f 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 80015e6:	2200      	movs	r2, #0
 80015e8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015ec:	485b      	ldr	r0, [pc, #364]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80015ee:	f005 fd29 	bl	8007044 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 80015f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015f6:	485a      	ldr	r0, [pc, #360]	; (8001760 <read_one_digit_from_keyboard+0x354>)
 80015f8:	f005 fd0c 	bl	8007014 <HAL_GPIO_ReadPin>
 80015fc:	4603      	mov	r3, r0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d101      	bne.n	8001606 <read_one_digit_from_keyboard+0x1fa>
		{
			digit = '8';
 8001602:	2338      	movs	r3, #56	; 0x38
 8001604:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 8001606:	2201      	movs	r2, #1
 8001608:	f44f 7100 	mov.w	r1, #512	; 0x200
 800160c:	4853      	ldr	r0, [pc, #332]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800160e:	f005 fd19 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8001612:	2200      	movs	r2, #0
 8001614:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001618:	4850      	ldr	r0, [pc, #320]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800161a:	f005 fd13 	bl	8007044 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOB, KEYBOARD_COLUMN_2_Pin) == GPIO_PIN_RESET)
 800161e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001622:	484f      	ldr	r0, [pc, #316]	; (8001760 <read_one_digit_from_keyboard+0x354>)
 8001624:	f005 fcf6 	bl	8007014 <HAL_GPIO_ReadPin>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d101      	bne.n	8001632 <read_one_digit_from_keyboard+0x226>
		{
			digit = '0';
 800162e:	2330      	movs	r3, #48	; 0x30
 8001630:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 8001632:	2201      	movs	r2, #1
 8001634:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001638:	4848      	ldr	r0, [pc, #288]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800163a:	f005 fd03 	bl	8007044 <HAL_GPIO_WritePin>
	}

	////////////////////////////////////////////////////////////////
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 800163e:	2200      	movs	r2, #0
 8001640:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001644:	4845      	ldr	r0, [pc, #276]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001646:	f005 fcfd 	bl	8007044 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 800164a:	2200      	movs	r2, #0
 800164c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001650:	4842      	ldr	r0, [pc, #264]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001652:	f005 fcf7 	bl	8007044 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 8001656:	2200      	movs	r2, #0
 8001658:	f44f 7100 	mov.w	r1, #512	; 0x200
 800165c:	483f      	ldr	r0, [pc, #252]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800165e:	f005 fcf1 	bl	8007044 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8001662:	2200      	movs	r2, #0
 8001664:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001668:	483c      	ldr	r0, [pc, #240]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800166a:	f005 fceb 	bl	8007044 <HAL_GPIO_WritePin>
	if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)	// Entered 3 or 6 or 9 or    // <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
 800166e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001672:	483c      	ldr	r0, [pc, #240]	; (8001764 <read_one_digit_from_keyboard+0x358>)
 8001674:	f005 fcce 	bl	8007014 <HAL_GPIO_ReadPin>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d169      	bne.n	8001752 <read_one_digit_from_keyboard+0x346>
	{
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_RESET);
 800167e:	2200      	movs	r2, #0
 8001680:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001684:	4835      	ldr	r0, [pc, #212]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001686:	f005 fcdd 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 800168a:	2201      	movs	r2, #1
 800168c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001690:	4832      	ldr	r0, [pc, #200]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001692:	f005 fcd7 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 8001696:	2201      	movs	r2, #1
 8001698:	f44f 7100 	mov.w	r1, #512	; 0x200
 800169c:	482f      	ldr	r0, [pc, #188]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800169e:	f005 fcd1 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 80016a2:	2201      	movs	r2, #1
 80016a4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016a8:	482c      	ldr	r0, [pc, #176]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80016aa:	f005 fccb 	bl	8007044 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 80016ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016b2:	482c      	ldr	r0, [pc, #176]	; (8001764 <read_one_digit_from_keyboard+0x358>)
 80016b4:	f005 fcae 	bl	8007014 <HAL_GPIO_ReadPin>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d101      	bne.n	80016c2 <read_one_digit_from_keyboard+0x2b6>
		{
			digit = '3';
 80016be:	2333      	movs	r3, #51	; 0x33
 80016c0:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_1_Pin, GPIO_PIN_SET);
 80016c2:	2201      	movs	r2, #1
 80016c4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016c8:	4824      	ldr	r0, [pc, #144]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80016ca:	f005 fcbb 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_RESET);
 80016ce:	2200      	movs	r2, #0
 80016d0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016d4:	4821      	ldr	r0, [pc, #132]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80016d6:	f005 fcb5 	bl	8007044 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 80016da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016de:	4821      	ldr	r0, [pc, #132]	; (8001764 <read_one_digit_from_keyboard+0x358>)
 80016e0:	f005 fc98 	bl	8007014 <HAL_GPIO_ReadPin>
 80016e4:	4603      	mov	r3, r0
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d101      	bne.n	80016ee <read_one_digit_from_keyboard+0x2e2>
		{
			digit = '6';
 80016ea:	2336      	movs	r3, #54	; 0x36
 80016ec:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_2_Pin, GPIO_PIN_SET);
 80016ee:	2201      	movs	r2, #1
 80016f0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016f4:	4819      	ldr	r0, [pc, #100]	; (800175c <read_one_digit_from_keyboard+0x350>)
 80016f6:	f005 fca5 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_RESET);
 80016fa:	2200      	movs	r2, #0
 80016fc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001700:	4816      	ldr	r0, [pc, #88]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001702:	f005 fc9f 	bl	8007044 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 8001706:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800170a:	4816      	ldr	r0, [pc, #88]	; (8001764 <read_one_digit_from_keyboard+0x358>)
 800170c:	f005 fc82 	bl	8007014 <HAL_GPIO_ReadPin>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d101      	bne.n	800171a <read_one_digit_from_keyboard+0x30e>
		{
			digit = '9';
 8001716:	2339      	movs	r3, #57	; 0x39
 8001718:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_3_Pin, GPIO_PIN_SET);
 800171a:	2201      	movs	r2, #1
 800171c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001720:	480e      	ldr	r0, [pc, #56]	; (800175c <read_one_digit_from_keyboard+0x350>)
 8001722:	f005 fc8f 	bl	8007044 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_RESET);
 8001726:	2200      	movs	r2, #0
 8001728:	f44f 7180 	mov.w	r1, #256	; 0x100
 800172c:	480b      	ldr	r0, [pc, #44]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800172e:	f005 fc89 	bl	8007044 <HAL_GPIO_WritePin>
		if(HAL_GPIO_ReadPin(GPIOE, KEYBOARD_COLUMN_3_Pin) == GPIO_PIN_RESET)
 8001732:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001736:	480b      	ldr	r0, [pc, #44]	; (8001764 <read_one_digit_from_keyboard+0x358>)
 8001738:	f005 fc6c 	bl	8007014 <HAL_GPIO_ReadPin>
 800173c:	4603      	mov	r3, r0
 800173e:	2b00      	cmp	r3, #0
 8001740:	d101      	bne.n	8001746 <read_one_digit_from_keyboard+0x33a>
		{
			digit = '#';
 8001742:	2323      	movs	r3, #35	; 0x23
 8001744:	71fb      	strb	r3, [r7, #7]
		}
		HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin, GPIO_PIN_SET);
 8001746:	2201      	movs	r2, #1
 8001748:	f44f 7180 	mov.w	r1, #256	; 0x100
 800174c:	4803      	ldr	r0, [pc, #12]	; (800175c <read_one_digit_from_keyboard+0x350>)
 800174e:	f005 fc79 	bl	8007044 <HAL_GPIO_WritePin>
	}
	return digit;
 8001752:	79fb      	ldrb	r3, [r7, #7]
}
 8001754:	4618      	mov	r0, r3
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40020c00 	.word	0x40020c00
 8001760:	40020400 	.word	0x40020400
 8001764:	40021000 	.word	0x40021000

08001768 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b082      	sub	sp, #8
 800176c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800176e:	f005 f90d 	bl	800698c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001772:	f000 f849 	bl	8001808 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001776:	f000 faf9 	bl	8001d6c <MX_GPIO_Init>
  MX_SPI1_Init();
 800177a:	f000 f971 	bl	8001a60 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 800177e:	f00e fe45 	bl	801040c <MX_USB_HOST_Init>
  MX_TIM2_Init();
 8001782:	f000 fa31 	bl	8001be8 <MX_TIM2_Init>
  MX_SPI2_Init();
 8001786:	f000 f9a1 	bl	8001acc <MX_SPI2_Init>
  MX_RNG_Init();
 800178a:	f000 f955 	bl	8001a38 <MX_RNG_Init>
  MX_TIM3_Init();
 800178e:	f000 fa79 	bl	8001c84 <MX_TIM3_Init>
  MX_TIM1_Init();
 8001792:	f000 f9d1 	bl	8001b38 <MX_TIM1_Init>
  MX_I2C3_Init();
 8001796:	f000 f8f3 	bl	8001980 <MX_I2C3_Init>
  MX_I2C2_Init();
 800179a:	f000 f8c3 	bl	8001924 <MX_I2C2_Init>
  MX_I2S3_Init();
 800179e:	f000 f91d 	bl	80019dc <MX_I2S3_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80017a2:	f000 f8b3 	bl	800190c <MX_NVIC_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  //int delay = 10;

  ILI9341_Init();
 80017a6:	f001 fa7d 	bl	8002ca4 <ILI9341_Init>
  ILI9341_Fill_Screen(BLACK);
 80017aa:	2000      	movs	r0, #0
 80017ac:	f001 fc20 	bl	8002ff0 <ILI9341_Fill_Screen>
  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);          // was  SCREEN_HORIZONTAL_2
 80017b0:	2003      	movs	r0, #3
 80017b2:	f001 fa19 	bl	8002be8 <ILI9341_Set_Rotation>


  ILI9341_Fill_Screen(BLACK);
 80017b6:	2000      	movs	r0, #0
 80017b8:	f001 fc1a 	bl	8002ff0 <ILI9341_Fill_Screen>
  int number_of_tests = 100;
 80017bc:	2364      	movs	r3, #100	; 0x64
 80017be:	607b      	str	r3, [r7, #4]
  speed_test_LCD(number_of_tests);
 80017c0:	6878      	ldr	r0, [r7, #4]
 80017c2:	f002 fae1 	bl	8003d88 <speed_test_LCD>

  ILI9341_Fill_Screen(BLACK);
 80017c6:	2000      	movs	r0, #0
 80017c8:	f001 fc12 	bl	8002ff0 <ILI9341_Fill_Screen>

  // Start scan digits ///////////////////////////////
  HAL_TIM_Base_Start_IT(&htim3);			// Start read digits
 80017cc:	480c      	ldr	r0, [pc, #48]	; (8001800 <main+0x98>)
 80017ce:	f00a fee3 	bl	800c598 <HAL_TIM_Base_Start_IT>
  HAL_TIM_OC_Start_IT(&htim3, TIM_CHANNEL_1);
 80017d2:	2100      	movs	r1, #0
 80017d4:	480a      	ldr	r0, [pc, #40]	; (8001800 <main+0x98>)
 80017d6:	f00a ff4f 	bl	800c678 <HAL_TIM_OC_Start_IT>
  keyboard.how_meny_digits_must_be_written = 10;
 80017da:	4b0a      	ldr	r3, [pc, #40]	; (8001804 <main+0x9c>)
 80017dc:	220a      	movs	r2, #10
 80017de:	779a      	strb	r2, [r3, #30]
  // Encoder /////////////////////////////////////////
//  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
//  int32_t prevCounter = 0;
  ////////////////////////////////////////////////////

  detect_all_sensors_and_init();			// Detect all devices which connected to i2c2 and i2c3
 80017e0:	f003 fdb8 	bl	8005354 <detect_all_sensors_and_init>
  measure_sensors();
 80017e4:	f003 fdde 	bl	80053a4 <measure_sensors>
  HAL_Delay(1000);
 80017e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017ec:	f005 f940 	bl	8006a70 <HAL_Delay>

  //NRF24_ini();
  nrf_communication_test();
 80017f0:	f7ff fda8 	bl	8001344 <nrf_communication_test>
	  /////////////////////////////////////////////////////////////////


	  //I2C_3_scaner();

	 menu();
 80017f4:	f001 fd46 	bl	8003284 <menu>
//	  HAL_TIM_Base_Stop_IT(&htim3);				// Stop timer measure
//	  ARR_REG = TIM3-> CNT;


    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80017f8:	f00e fe2e 	bl	8010458 <MX_USB_HOST_Process>
	 menu();
 80017fc:	e7fa      	b.n	80017f4 <main+0x8c>
 80017fe:	bf00      	nop
 8001800:	200003dc 	.word	0x200003dc
 8001804:	200002b4 	.word	0x200002b4

08001808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b098      	sub	sp, #96	; 0x60
 800180c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800180e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001812:	2230      	movs	r2, #48	; 0x30
 8001814:	2100      	movs	r1, #0
 8001816:	4618      	mov	r0, r3
 8001818:	f00f f922 	bl	8010a60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800181c:	f107 031c 	add.w	r3, r7, #28
 8001820:	2200      	movs	r2, #0
 8001822:	601a      	str	r2, [r3, #0]
 8001824:	605a      	str	r2, [r3, #4]
 8001826:	609a      	str	r2, [r3, #8]
 8001828:	60da      	str	r2, [r3, #12]
 800182a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800182c:	f107 030c 	add.w	r3, r7, #12
 8001830:	2200      	movs	r2, #0
 8001832:	601a      	str	r2, [r3, #0]
 8001834:	605a      	str	r2, [r3, #4]
 8001836:	609a      	str	r2, [r3, #8]
 8001838:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800183a:	2300      	movs	r3, #0
 800183c:	60bb      	str	r3, [r7, #8]
 800183e:	4b31      	ldr	r3, [pc, #196]	; (8001904 <SystemClock_Config+0xfc>)
 8001840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001842:	4a30      	ldr	r2, [pc, #192]	; (8001904 <SystemClock_Config+0xfc>)
 8001844:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001848:	6413      	str	r3, [r2, #64]	; 0x40
 800184a:	4b2e      	ldr	r3, [pc, #184]	; (8001904 <SystemClock_Config+0xfc>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001852:	60bb      	str	r3, [r7, #8]
 8001854:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001856:	2300      	movs	r3, #0
 8001858:	607b      	str	r3, [r7, #4]
 800185a:	4b2b      	ldr	r3, [pc, #172]	; (8001908 <SystemClock_Config+0x100>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a2a      	ldr	r2, [pc, #168]	; (8001908 <SystemClock_Config+0x100>)
 8001860:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001864:	6013      	str	r3, [r2, #0]
 8001866:	4b28      	ldr	r3, [pc, #160]	; (8001908 <SystemClock_Config+0x100>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800186e:	607b      	str	r3, [r7, #4]
 8001870:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001872:	2301      	movs	r3, #1
 8001874:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001876:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800187a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800187c:	2302      	movs	r3, #2
 800187e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001880:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001884:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001886:	2308      	movs	r3, #8
 8001888:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 800188a:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800188e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001890:	2302      	movs	r3, #2
 8001892:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001894:	2307      	movs	r3, #7
 8001896:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001898:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800189c:	4618      	mov	r0, r3
 800189e:	f009 fa55 	bl	800ad4c <HAL_RCC_OscConfig>
 80018a2:	4603      	mov	r3, r0
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d001      	beq.n	80018ac <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80018a8:	f000 fc0c 	bl	80020c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018ac:	230f      	movs	r3, #15
 80018ae:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018b0:	2302      	movs	r3, #2
 80018b2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018b4:	2300      	movs	r3, #0
 80018b6:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018bc:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018c2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018c4:	f107 031c 	add.w	r3, r7, #28
 80018c8:	2105      	movs	r1, #5
 80018ca:	4618      	mov	r0, r3
 80018cc:	f009 fcb6 	bl	800b23c <HAL_RCC_ClockConfig>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80018d6:	f000 fbf5 	bl	80020c4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80018da:	2301      	movs	r3, #1
 80018dc:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80018de:	23c0      	movs	r3, #192	; 0xc0
 80018e0:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80018e2:	2302      	movs	r3, #2
 80018e4:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80018e6:	f107 030c 	add.w	r3, r7, #12
 80018ea:	4618      	mov	r0, r3
 80018ec:	f009 fe8e 	bl	800b60c <HAL_RCCEx_PeriphCLKConfig>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d001      	beq.n	80018fa <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80018f6:	f000 fbe5 	bl	80020c4 <Error_Handler>
  }
}
 80018fa:	bf00      	nop
 80018fc:	3760      	adds	r7, #96	; 0x60
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	40023800 	.word	0x40023800
 8001908:	40007000 	.word	0x40007000

0800190c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0
  /* TIM2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001910:	2200      	movs	r2, #0
 8001912:	2100      	movs	r1, #0
 8001914:	201c      	movs	r0, #28
 8001916:	f005 f9aa 	bl	8006c6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800191a:	201c      	movs	r0, #28
 800191c:	f005 f9c3 	bl	8006ca6 <HAL_NVIC_EnableIRQ>
}
 8001920:	bf00      	nop
 8001922:	bd80      	pop	{r7, pc}

08001924 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001928:	4b12      	ldr	r3, [pc, #72]	; (8001974 <MX_I2C2_Init+0x50>)
 800192a:	4a13      	ldr	r2, [pc, #76]	; (8001978 <MX_I2C2_Init+0x54>)
 800192c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800192e:	4b11      	ldr	r3, [pc, #68]	; (8001974 <MX_I2C2_Init+0x50>)
 8001930:	4a12      	ldr	r2, [pc, #72]	; (800197c <MX_I2C2_Init+0x58>)
 8001932:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001934:	4b0f      	ldr	r3, [pc, #60]	; (8001974 <MX_I2C2_Init+0x50>)
 8001936:	2200      	movs	r2, #0
 8001938:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800193a:	4b0e      	ldr	r3, [pc, #56]	; (8001974 <MX_I2C2_Init+0x50>)
 800193c:	2200      	movs	r2, #0
 800193e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001940:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <MX_I2C2_Init+0x50>)
 8001942:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001946:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001948:	4b0a      	ldr	r3, [pc, #40]	; (8001974 <MX_I2C2_Init+0x50>)
 800194a:	2200      	movs	r2, #0
 800194c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <MX_I2C2_Init+0x50>)
 8001950:	2200      	movs	r2, #0
 8001952:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001954:	4b07      	ldr	r3, [pc, #28]	; (8001974 <MX_I2C2_Init+0x50>)
 8001956:	2200      	movs	r2, #0
 8001958:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800195a:	4b06      	ldr	r3, [pc, #24]	; (8001974 <MX_I2C2_Init+0x50>)
 800195c:	2200      	movs	r2, #0
 800195e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001960:	4804      	ldr	r0, [pc, #16]	; (8001974 <MX_I2C2_Init+0x50>)
 8001962:	f007 f91f 	bl	8008ba4 <HAL_I2C_Init>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800196c:	f000 fbaa 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20000388 	.word	0x20000388
 8001978:	40005800 	.word	0x40005800
 800197c:	000186a0 	.word	0x000186a0

08001980 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001984:	4b12      	ldr	r3, [pc, #72]	; (80019d0 <MX_I2C3_Init+0x50>)
 8001986:	4a13      	ldr	r2, [pc, #76]	; (80019d4 <MX_I2C3_Init+0x54>)
 8001988:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800198a:	4b11      	ldr	r3, [pc, #68]	; (80019d0 <MX_I2C3_Init+0x50>)
 800198c:	4a12      	ldr	r2, [pc, #72]	; (80019d8 <MX_I2C3_Init+0x58>)
 800198e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001990:	4b0f      	ldr	r3, [pc, #60]	; (80019d0 <MX_I2C3_Init+0x50>)
 8001992:	2200      	movs	r2, #0
 8001994:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001996:	4b0e      	ldr	r3, [pc, #56]	; (80019d0 <MX_I2C3_Init+0x50>)
 8001998:	2200      	movs	r2, #0
 800199a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800199c:	4b0c      	ldr	r3, [pc, #48]	; (80019d0 <MX_I2C3_Init+0x50>)
 800199e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019a2:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019a4:	4b0a      	ldr	r3, [pc, #40]	; (80019d0 <MX_I2C3_Init+0x50>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 80019aa:	4b09      	ldr	r3, [pc, #36]	; (80019d0 <MX_I2C3_Init+0x50>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019b0:	4b07      	ldr	r3, [pc, #28]	; (80019d0 <MX_I2C3_Init+0x50>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019b6:	4b06      	ldr	r3, [pc, #24]	; (80019d0 <MX_I2C3_Init+0x50>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 80019bc:	4804      	ldr	r0, [pc, #16]	; (80019d0 <MX_I2C3_Init+0x50>)
 80019be:	f007 f8f1 	bl	8008ba4 <HAL_I2C_Init>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d001      	beq.n	80019cc <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80019c8:	f000 fb7c 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80019cc:	bf00      	nop
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	200002dc 	.word	0x200002dc
 80019d4:	40005c00 	.word	0x40005c00
 80019d8:	000186a0 	.word	0x000186a0

080019dc <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80019e0:	4b13      	ldr	r3, [pc, #76]	; (8001a30 <MX_I2S3_Init+0x54>)
 80019e2:	4a14      	ldr	r2, [pc, #80]	; (8001a34 <MX_I2S3_Init+0x58>)
 80019e4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80019e6:	4b12      	ldr	r3, [pc, #72]	; (8001a30 <MX_I2S3_Init+0x54>)
 80019e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019ec:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80019ee:	4b10      	ldr	r3, [pc, #64]	; (8001a30 <MX_I2S3_Init+0x54>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80019f4:	4b0e      	ldr	r3, [pc, #56]	; (8001a30 <MX_I2S3_Init+0x54>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80019fa:	4b0d      	ldr	r3, [pc, #52]	; (8001a30 <MX_I2S3_Init+0x54>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8001a00:	4b0b      	ldr	r3, [pc, #44]	; (8001a30 <MX_I2S3_Init+0x54>)
 8001a02:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001a06:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001a08:	4b09      	ldr	r3, [pc, #36]	; (8001a30 <MX_I2S3_Init+0x54>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001a0e:	4b08      	ldr	r3, [pc, #32]	; (8001a30 <MX_I2S3_Init+0x54>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001a14:	4b06      	ldr	r3, [pc, #24]	; (8001a30 <MX_I2S3_Init+0x54>)
 8001a16:	2201      	movs	r2, #1
 8001a18:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001a1a:	4805      	ldr	r0, [pc, #20]	; (8001a30 <MX_I2S3_Init+0x54>)
 8001a1c:	f008 fcf6 	bl	800a40c <HAL_I2S_Init>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d001      	beq.n	8001a2a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001a26:	f000 fb4d 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001a2a:	bf00      	nop
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	2000051c 	.word	0x2000051c
 8001a34:	40003c00 	.word	0x40003c00

08001a38 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8001a3c:	4b06      	ldr	r3, [pc, #24]	; (8001a58 <MX_RNG_Init+0x20>)
 8001a3e:	4a07      	ldr	r2, [pc, #28]	; (8001a5c <MX_RNG_Init+0x24>)
 8001a40:	601a      	str	r2, [r3, #0]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001a42:	4805      	ldr	r0, [pc, #20]	; (8001a58 <MX_RNG_Init+0x20>)
 8001a44:	f009 ff22 	bl	800b88c <HAL_RNG_Init>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <MX_RNG_Init+0x1a>
  {
    Error_Handler();
 8001a4e:	f000 fb39 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001a52:	bf00      	nop
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	2000046c 	.word	0x2000046c
 8001a5c:	50060800 	.word	0x50060800

08001a60 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a64:	4b17      	ldr	r3, [pc, #92]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001a66:	4a18      	ldr	r2, [pc, #96]	; (8001ac8 <MX_SPI1_Init+0x68>)
 8001a68:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a6a:	4b16      	ldr	r3, [pc, #88]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001a6c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a70:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a72:	4b14      	ldr	r3, [pc, #80]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a78:	4b12      	ldr	r3, [pc, #72]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a7e:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a84:	4b0f      	ldr	r3, [pc, #60]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a8a:	4b0e      	ldr	r3, [pc, #56]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001a8c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a90:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8001a92:	4b0c      	ldr	r3, [pc, #48]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001a94:	2228      	movs	r2, #40	; 0x28
 8001a96:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a98:	4b0a      	ldr	r3, [pc, #40]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a9e:	4b09      	ldr	r3, [pc, #36]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001aa4:	4b07      	ldr	r3, [pc, #28]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001aa6:	2200      	movs	r2, #0
 8001aa8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001aaa:	4b06      	ldr	r3, [pc, #24]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001aac:	220a      	movs	r2, #10
 8001aae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001ab0:	4804      	ldr	r0, [pc, #16]	; (8001ac4 <MX_SPI1_Init+0x64>)
 8001ab2:	f009 ff79 	bl	800b9a8 <HAL_SPI_Init>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001abc:	f000 fb02 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001ac0:	bf00      	nop
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	2000047c 	.word	0x2000047c
 8001ac8:	40013000 	.word	0x40013000

08001acc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001ad0:	4b17      	ldr	r3, [pc, #92]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001ad2:	4a18      	ldr	r2, [pc, #96]	; (8001b34 <MX_SPI2_Init+0x68>)
 8001ad4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001ad6:	4b16      	ldr	r3, [pc, #88]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001ad8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001adc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001ade:	4b14      	ldr	r3, [pc, #80]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ae4:	4b12      	ldr	r3, [pc, #72]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001aea:	4b11      	ldr	r3, [pc, #68]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001af0:	4b0f      	ldr	r3, [pc, #60]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001af6:	4b0e      	ldr	r3, [pc, #56]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001af8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001afc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001afe:	4b0c      	ldr	r3, [pc, #48]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001b04:	4b0a      	ldr	r3, [pc, #40]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001b0a:	4b09      	ldr	r3, [pc, #36]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b10:	4b07      	ldr	r3, [pc, #28]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001b16:	4b06      	ldr	r3, [pc, #24]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001b18:	220a      	movs	r2, #10
 8001b1a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001b1c:	4804      	ldr	r0, [pc, #16]	; (8001b30 <MX_SPI2_Init+0x64>)
 8001b1e:	f009 ff43 	bl	800b9a8 <HAL_SPI_Init>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d001      	beq.n	8001b2c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001b28:	f000 facc 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001b2c:	bf00      	nop
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	20000330 	.word	0x20000330
 8001b34:	40003800 	.word	0x40003800

08001b38 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b08c      	sub	sp, #48	; 0x30
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b3e:	f107 030c 	add.w	r3, r7, #12
 8001b42:	2224      	movs	r2, #36	; 0x24
 8001b44:	2100      	movs	r1, #0
 8001b46:	4618      	mov	r0, r3
 8001b48:	f00e ff8a 	bl	8010a60 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b4c:	1d3b      	adds	r3, r7, #4
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b54:	4b22      	ldr	r3, [pc, #136]	; (8001be0 <MX_TIM1_Init+0xa8>)
 8001b56:	4a23      	ldr	r2, [pc, #140]	; (8001be4 <MX_TIM1_Init+0xac>)
 8001b58:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b5a:	4b21      	ldr	r3, [pc, #132]	; (8001be0 <MX_TIM1_Init+0xa8>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b60:	4b1f      	ldr	r3, [pc, #124]	; (8001be0 <MX_TIM1_Init+0xa8>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001b66:	4b1e      	ldr	r3, [pc, #120]	; (8001be0 <MX_TIM1_Init+0xa8>)
 8001b68:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b6c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b6e:	4b1c      	ldr	r3, [pc, #112]	; (8001be0 <MX_TIM1_Init+0xa8>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b74:	4b1a      	ldr	r3, [pc, #104]	; (8001be0 <MX_TIM1_Init+0xa8>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b7a:	4b19      	ldr	r3, [pc, #100]	; (8001be0 <MX_TIM1_Init+0xa8>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001b80:	2301      	movs	r3, #1
 8001b82:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b84:	2300      	movs	r3, #0
 8001b86:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b88:	2301      	movs	r3, #1
 8001b8a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001b90:	2300      	movs	r3, #0
 8001b92:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b94:	2300      	movs	r3, #0
 8001b96:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001ba4:	f107 030c 	add.w	r3, r7, #12
 8001ba8:	4619      	mov	r1, r3
 8001baa:	480d      	ldr	r0, [pc, #52]	; (8001be0 <MX_TIM1_Init+0xa8>)
 8001bac:	f00a fecb 	bl	800c946 <HAL_TIM_Encoder_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8001bb6:	f000 fa85 	bl	80020c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bc2:	1d3b      	adds	r3, r7, #4
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4806      	ldr	r0, [pc, #24]	; (8001be0 <MX_TIM1_Init+0xa8>)
 8001bc8:	f00b fd30 	bl	800d62c <HAL_TIMEx_MasterConfigSynchronization>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001bd2:	f000 fa77 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001bd6:	bf00      	nop
 8001bd8:	3730      	adds	r7, #48	; 0x30
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd80      	pop	{r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000424 	.word	0x20000424
 8001be4:	40010000 	.word	0x40010000

08001be8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b086      	sub	sp, #24
 8001bec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bee:	f107 0308 	add.w	r3, r7, #8
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	601a      	str	r2, [r3, #0]
 8001bf6:	605a      	str	r2, [r3, #4]
 8001bf8:	609a      	str	r2, [r3, #8]
 8001bfa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bfc:	463b      	mov	r3, r7
 8001bfe:	2200      	movs	r2, #0
 8001c00:	601a      	str	r2, [r3, #0]
 8001c02:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c04:	4b1e      	ldr	r3, [pc, #120]	; (8001c80 <MX_TIM2_Init+0x98>)
 8001c06:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c0a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 839;
 8001c0c:	4b1c      	ldr	r3, [pc, #112]	; (8001c80 <MX_TIM2_Init+0x98>)
 8001c0e:	f240 3247 	movw	r2, #839	; 0x347
 8001c12:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c14:	4b1a      	ldr	r3, [pc, #104]	; (8001c80 <MX_TIM2_Init+0x98>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2000;
 8001c1a:	4b19      	ldr	r3, [pc, #100]	; (8001c80 <MX_TIM2_Init+0x98>)
 8001c1c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001c20:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c22:	4b17      	ldr	r3, [pc, #92]	; (8001c80 <MX_TIM2_Init+0x98>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c28:	4b15      	ldr	r3, [pc, #84]	; (8001c80 <MX_TIM2_Init+0x98>)
 8001c2a:	2280      	movs	r2, #128	; 0x80
 8001c2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001c2e:	4814      	ldr	r0, [pc, #80]	; (8001c80 <MX_TIM2_Init+0x98>)
 8001c30:	f00a fc62 	bl	800c4f8 <HAL_TIM_Base_Init>
 8001c34:	4603      	mov	r3, r0
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d001      	beq.n	8001c3e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001c3a:	f000 fa43 	bl	80020c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c42:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001c44:	f107 0308 	add.w	r3, r7, #8
 8001c48:	4619      	mov	r1, r3
 8001c4a:	480d      	ldr	r0, [pc, #52]	; (8001c80 <MX_TIM2_Init+0x98>)
 8001c4c:	f00b f8e8 	bl	800ce20 <HAL_TIM_ConfigClockSource>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001c56:	f000 fa35 	bl	80020c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_ENABLE;
 8001c5a:	2310      	movs	r3, #16
 8001c5c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c62:	463b      	mov	r3, r7
 8001c64:	4619      	mov	r1, r3
 8001c66:	4806      	ldr	r0, [pc, #24]	; (8001c80 <MX_TIM2_Init+0x98>)
 8001c68:	f00b fce0 	bl	800d62c <HAL_TIMEx_MasterConfigSynchronization>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001c72:	f000 fa27 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c76:	bf00      	nop
 8001c78:	3718      	adds	r7, #24
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	200004d4 	.word	0x200004d4

08001c84 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b08e      	sub	sp, #56	; 0x38
 8001c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c8a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]
 8001c96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c98:	f107 0320 	add.w	r3, r7, #32
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	601a      	str	r2, [r3, #0]
 8001ca0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ca2:	1d3b      	adds	r3, r7, #4
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]
 8001cb0:	615a      	str	r2, [r3, #20]
 8001cb2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cb4:	4b2b      	ldr	r3, [pc, #172]	; (8001d64 <MX_TIM3_Init+0xe0>)
 8001cb6:	4a2c      	ldr	r2, [pc, #176]	; (8001d68 <MX_TIM3_Init+0xe4>)
 8001cb8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 2099;
 8001cba:	4b2a      	ldr	r3, [pc, #168]	; (8001d64 <MX_TIM3_Init+0xe0>)
 8001cbc:	f640 0233 	movw	r2, #2099	; 0x833
 8001cc0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cc2:	4b28      	ldr	r3, [pc, #160]	; (8001d64 <MX_TIM3_Init+0xe0>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8001cc8:	4b26      	ldr	r3, [pc, #152]	; (8001d64 <MX_TIM3_Init+0xe0>)
 8001cca:	f242 7210 	movw	r2, #10000	; 0x2710
 8001cce:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cd0:	4b24      	ldr	r3, [pc, #144]	; (8001d64 <MX_TIM3_Init+0xe0>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cd6:	4b23      	ldr	r3, [pc, #140]	; (8001d64 <MX_TIM3_Init+0xe0>)
 8001cd8:	2280      	movs	r2, #128	; 0x80
 8001cda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cdc:	4821      	ldr	r0, [pc, #132]	; (8001d64 <MX_TIM3_Init+0xe0>)
 8001cde:	f00a fc0b 	bl	800c4f8 <HAL_TIM_Base_Init>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001ce8:	f000 f9ec 	bl	80020c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001cf0:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cf2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	481a      	ldr	r0, [pc, #104]	; (8001d64 <MX_TIM3_Init+0xe0>)
 8001cfa:	f00b f891 	bl	800ce20 <HAL_TIM_ConfigClockSource>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001d04:	f000 f9de 	bl	80020c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001d08:	4816      	ldr	r0, [pc, #88]	; (8001d64 <MX_TIM3_Init+0xe0>)
 8001d0a:	f00a fdc3 	bl	800c894 <HAL_TIM_PWM_Init>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001d14:	f000 f9d6 	bl	80020c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d18:	2300      	movs	r3, #0
 8001d1a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d20:	f107 0320 	add.w	r3, r7, #32
 8001d24:	4619      	mov	r1, r3
 8001d26:	480f      	ldr	r0, [pc, #60]	; (8001d64 <MX_TIM3_Init+0xe0>)
 8001d28:	f00b fc80 	bl	800d62c <HAL_TIMEx_MasterConfigSynchronization>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001d32:	f000 f9c7 	bl	80020c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d36:	2360      	movs	r3, #96	; 0x60
 8001d38:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d42:	2300      	movs	r3, #0
 8001d44:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d46:	1d3b      	adds	r3, r7, #4
 8001d48:	2200      	movs	r2, #0
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4805      	ldr	r0, [pc, #20]	; (8001d64 <MX_TIM3_Init+0xe0>)
 8001d4e:	f00a ffa9 	bl	800cca4 <HAL_TIM_PWM_ConfigChannel>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001d58:	f000 f9b4 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d5c:	bf00      	nop
 8001d5e:	3738      	adds	r7, #56	; 0x38
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	200003dc 	.word	0x200003dc
 8001d68:	40000400 	.word	0x40000400

08001d6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b08c      	sub	sp, #48	; 0x30
 8001d70:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d72:	f107 031c 	add.w	r3, r7, #28
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	605a      	str	r2, [r3, #4]
 8001d7c:	609a      	str	r2, [r3, #8]
 8001d7e:	60da      	str	r2, [r3, #12]
 8001d80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001d82:	2300      	movs	r3, #0
 8001d84:	61bb      	str	r3, [r7, #24]
 8001d86:	4bb6      	ldr	r3, [pc, #728]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8a:	4ab5      	ldr	r2, [pc, #724]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001d8c:	f043 0310 	orr.w	r3, r3, #16
 8001d90:	6313      	str	r3, [r2, #48]	; 0x30
 8001d92:	4bb3      	ldr	r3, [pc, #716]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d96:	f003 0310 	and.w	r3, r3, #16
 8001d9a:	61bb      	str	r3, [r7, #24]
 8001d9c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d9e:	2300      	movs	r3, #0
 8001da0:	617b      	str	r3, [r7, #20]
 8001da2:	4baf      	ldr	r3, [pc, #700]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da6:	4aae      	ldr	r2, [pc, #696]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001da8:	f043 0304 	orr.w	r3, r3, #4
 8001dac:	6313      	str	r3, [r2, #48]	; 0x30
 8001dae:	4bac      	ldr	r3, [pc, #688]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db2:	f003 0304 	and.w	r3, r3, #4
 8001db6:	617b      	str	r3, [r7, #20]
 8001db8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	613b      	str	r3, [r7, #16]
 8001dbe:	4ba8      	ldr	r3, [pc, #672]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	4aa7      	ldr	r2, [pc, #668]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001dc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dca:	4ba5      	ldr	r3, [pc, #660]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dd2:	613b      	str	r3, [r7, #16]
 8001dd4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60fb      	str	r3, [r7, #12]
 8001dda:	4ba1      	ldr	r3, [pc, #644]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	4aa0      	ldr	r2, [pc, #640]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001de0:	f043 0301 	orr.w	r3, r3, #1
 8001de4:	6313      	str	r3, [r2, #48]	; 0x30
 8001de6:	4b9e      	ldr	r3, [pc, #632]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	4b9a      	ldr	r3, [pc, #616]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	4a99      	ldr	r2, [pc, #612]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001dfc:	f043 0302 	orr.w	r3, r3, #2
 8001e00:	6313      	str	r3, [r2, #48]	; 0x30
 8001e02:	4b97      	ldr	r3, [pc, #604]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e06:	f003 0302 	and.w	r3, r3, #2
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	607b      	str	r3, [r7, #4]
 8001e12:	4b93      	ldr	r3, [pc, #588]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	4a92      	ldr	r2, [pc, #584]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001e18:	f043 0308 	orr.w	r3, r3, #8
 8001e1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001e1e:	4b90      	ldr	r3, [pc, #576]	; (8002060 <MX_GPIO_Init+0x2f4>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e22:	f003 0308 	and.w	r3, r3, #8
 8001e26:	607b      	str	r3, [r7, #4]
 8001e28:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, T_MOSI_Pin|CS_I2C_SPI_Pin|CS_LCD_Pin|RESET_LCD_Pin
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	217c      	movs	r1, #124	; 0x7c
 8001e2e:	488d      	ldr	r0, [pc, #564]	; (8002064 <MX_GPIO_Init+0x2f8>)
 8001e30:	f005 f908 	bl	8007044 <HAL_GPIO_WritePin>
                          |DC_LCD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OTG_FS_PowerSwitchOn_Pin|CSN_nrf_Pin, GPIO_PIN_SET);
 8001e34:	2201      	movs	r2, #1
 8001e36:	2111      	movs	r1, #17
 8001e38:	488b      	ldr	r0, [pc, #556]	; (8002068 <MX_GPIO_Init+0x2fc>)
 8001e3a:	f005 f903 	bl	8007044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CE_nrf_GPIO_Port, CE_nrf_Pin, GPIO_PIN_RESET);
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2108      	movs	r1, #8
 8001e42:	488a      	ldr	r0, [pc, #552]	; (800206c <MX_GPIO_Init+0x300>)
 8001e44:	f005 f8fe 	bl	8007044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, KEYBOARD_ROW_4_Pin|KEYBOARD_ROW_3_Pin|KEYBOARD_ROW_2_Pin|KEYBOARD_ROW_1_Pin
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f64f 7110 	movw	r1, #65296	; 0xff10
 8001e4e:	4888      	ldr	r0, [pc, #544]	; (8002070 <MX_GPIO_Init+0x304>)
 8001e50:	f005 f8f8 	bl	8007044 <HAL_GPIO_WritePin>
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS_mcroSD_Pin|CS_M25Q_Pin, GPIO_PIN_RESET);
 8001e54:	2200      	movs	r2, #0
 8001e56:	f44f 6104 	mov.w	r1, #2112	; 0x840
 8001e5a:	4883      	ldr	r0, [pc, #524]	; (8002068 <MX_GPIO_Init+0x2fc>)
 8001e5c:	f005 f8f2 	bl	8007044 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6|T_CLK_Pin|T_CS_Pin, GPIO_PIN_RESET);
 8001e60:	2200      	movs	r2, #0
 8001e62:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8001e66:	4883      	ldr	r0, [pc, #524]	; (8002074 <MX_GPIO_Init+0x308>)
 8001e68:	f005 f8ec 	bl	8007044 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : T_MOSI_Pin CS_LCD_Pin RESET_LCD_Pin DC_LCD_Pin */
  GPIO_InitStruct.Pin = T_MOSI_Pin|CS_LCD_Pin|RESET_LCD_Pin|DC_LCD_Pin;
 8001e6c:	2374      	movs	r3, #116	; 0x74
 8001e6e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e70:	2301      	movs	r3, #1
 8001e72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e7c:	f107 031c 	add.w	r3, r7, #28
 8001e80:	4619      	mov	r1, r3
 8001e82:	4878      	ldr	r0, [pc, #480]	; (8002064 <MX_GPIO_Init+0x2f8>)
 8001e84:	f004 ff2a 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001e88:	2308      	movs	r3, #8
 8001e8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e90:	2300      	movs	r3, #0
 8001e92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e94:	2300      	movs	r3, #0
 8001e96:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001e98:	f107 031c 	add.w	r3, r7, #28
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4871      	ldr	r0, [pc, #452]	; (8002064 <MX_GPIO_Init+0x2f8>)
 8001ea0:	f004 ff1c 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : T_IRQ_Pin AM2302_Pin IRQ_nrf_Pin */
  GPIO_InitStruct.Pin = T_IRQ_Pin|AM2302_Pin|IRQ_nrf_Pin;
 8001ea4:	f242 0322 	movw	r3, #8226	; 0x2022
 8001ea8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001eb2:	f107 031c 	add.w	r3, r7, #28
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	486b      	ldr	r0, [pc, #428]	; (8002068 <MX_GPIO_Init+0x2fc>)
 8001eba:	f004 ff0f 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin CS_mcroSD_Pin CS_M25Q_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|CS_mcroSD_Pin|CS_M25Q_Pin;
 8001ebe:	f640 0341 	movw	r3, #2113	; 0x841
 8001ec2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ed0:	f107 031c 	add.w	r3, r7, #28
 8001ed4:	4619      	mov	r1, r3
 8001ed6:	4864      	ldr	r0, [pc, #400]	; (8002068 <MX_GPIO_Init+0x2fc>)
 8001ed8:	f004 ff00 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8001edc:	2308      	movs	r3, #8
 8001ede:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ee0:	2302      	movs	r3, #2
 8001ee2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001eec:	2305      	movs	r3, #5
 8001eee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001ef0:	f107 031c 	add.w	r3, r7, #28
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	485c      	ldr	r0, [pc, #368]	; (8002068 <MX_GPIO_Init+0x2fc>)
 8001ef8:	f004 fef0 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : CE_nrf_Pin */
  GPIO_InitStruct.Pin = CE_nrf_Pin;
 8001efc:	2308      	movs	r3, #8
 8001efe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f00:	2301      	movs	r3, #1
 8001f02:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f04:	2300      	movs	r3, #0
 8001f06:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f08:	2303      	movs	r3, #3
 8001f0a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CE_nrf_GPIO_Port, &GPIO_InitStruct);
 8001f0c:	f107 031c 	add.w	r3, r7, #28
 8001f10:	4619      	mov	r1, r3
 8001f12:	4856      	ldr	r0, [pc, #344]	; (800206c <MX_GPIO_Init+0x300>)
 8001f14:	f004 fee2 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : CSN_nrf_Pin */
  GPIO_InitStruct.Pin = CSN_nrf_Pin;
 8001f18:	2310      	movs	r3, #16
 8001f1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f1c:	2301      	movs	r3, #1
 8001f1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f20:	2300      	movs	r3, #0
 8001f22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f24:	2303      	movs	r3, #3
 8001f26:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CSN_nrf_GPIO_Port, &GPIO_InitStruct);
 8001f28:	f107 031c 	add.w	r3, r7, #28
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	484e      	ldr	r0, [pc, #312]	; (8002068 <MX_GPIO_Init+0x2fc>)
 8001f30:	f004 fed4 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8001f34:	2304      	movs	r3, #4
 8001f36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001f40:	f107 031c 	add.w	r3, r7, #28
 8001f44:	4619      	mov	r1, r3
 8001f46:	484b      	ldr	r0, [pc, #300]	; (8002074 <MX_GPIO_Init+0x308>)
 8001f48:	f004 fec8 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTION_SENSOR_9960_Pin */
  GPIO_InitStruct.Pin = MOTION_SENSOR_9960_Pin;
 8001f4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f52:	4b49      	ldr	r3, [pc, #292]	; (8002078 <MX_GPIO_Init+0x30c>)
 8001f54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f56:	2301      	movs	r3, #1
 8001f58:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MOTION_SENSOR_9960_GPIO_Port, &GPIO_InitStruct);
 8001f5a:	f107 031c 	add.w	r3, r7, #28
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4840      	ldr	r0, [pc, #256]	; (8002064 <MX_GPIO_Init+0x2f8>)
 8001f62:	f004 febb 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYBOARD_COLUMN_3_Pin encoder_button_Pin */
  GPIO_InitStruct.Pin = KEYBOARD_COLUMN_3_Pin|encoder_button_Pin;
 8001f66:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001f6a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f70:	2301      	movs	r3, #1
 8001f72:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f74:	f107 031c 	add.w	r3, r7, #28
 8001f78:	4619      	mov	r1, r3
 8001f7a:	483a      	ldr	r0, [pc, #232]	; (8002064 <MX_GPIO_Init+0x2f8>)
 8001f7c:	f004 feae 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYBOARD_COLUMN_2_Pin KEYBOARD_COLUMN_1_Pin */
  GPIO_InitStruct.Pin = KEYBOARD_COLUMN_2_Pin|KEYBOARD_COLUMN_1_Pin;
 8001f80:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 8001f84:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f86:	2300      	movs	r3, #0
 8001f88:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f8e:	f107 031c 	add.w	r3, r7, #28
 8001f92:	4619      	mov	r1, r3
 8001f94:	4837      	ldr	r0, [pc, #220]	; (8002074 <MX_GPIO_Init+0x308>)
 8001f96:	f004 fea1 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : KEYBOARD_ROW_4_Pin KEYBOARD_ROW_3_Pin KEYBOARD_ROW_2_Pin KEYBOARD_ROW_1_Pin
                           LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = KEYBOARD_ROW_4_Pin|KEYBOARD_ROW_3_Pin|KEYBOARD_ROW_2_Pin|KEYBOARD_ROW_1_Pin
 8001f9a:	f64f 7310 	movw	r3, #65296	; 0xff10
 8001f9e:	61fb      	str	r3, [r7, #28]
                          |LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fa0:	2301      	movs	r3, #1
 8001fa2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001fac:	f107 031c 	add.w	r3, r7, #28
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	482f      	ldr	r0, [pc, #188]	; (8002070 <MX_GPIO_Init+0x304>)
 8001fb4:	f004 fe92 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8001fb8:	2320      	movs	r3, #32
 8001fba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001fc4:	f107 031c 	add.w	r3, r7, #28
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4829      	ldr	r0, [pc, #164]	; (8002070 <MX_GPIO_Init+0x304>)
 8001fcc:	f004 fe86 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001fd0:	2340      	movs	r3, #64	; 0x40
 8001fd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe0:	f107 031c 	add.w	r3, r7, #28
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4823      	ldr	r0, [pc, #140]	; (8002074 <MX_GPIO_Init+0x308>)
 8001fe8:	f004 fe78 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pins : T_CLK_Pin T_CS_Pin */
  GPIO_InitStruct.Pin = T_CLK_Pin|T_CS_Pin;
 8001fec:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001ff0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffe:	f107 031c 	add.w	r3, r7, #28
 8002002:	4619      	mov	r1, r3
 8002004:	481b      	ldr	r0, [pc, #108]	; (8002074 <MX_GPIO_Init+0x308>)
 8002006:	f004 fe69 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SDA_Pin;
 800200a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800200e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002010:	2312      	movs	r3, #18
 8002012:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002014:	2301      	movs	r3, #1
 8002016:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002018:	2300      	movs	r3, #0
 800201a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800201c:	2304      	movs	r3, #4
 800201e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(Audio_SDA_GPIO_Port, &GPIO_InitStruct);
 8002020:	f107 031c 	add.w	r3, r7, #28
 8002024:	4619      	mov	r1, r3
 8002026:	4813      	ldr	r0, [pc, #76]	; (8002074 <MX_GPIO_Init+0x308>)
 8002028:	f004 fe58 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : T_MISO_Pin */
  GPIO_InitStruct.Pin = T_MISO_Pin;
 800202c:	2301      	movs	r3, #1
 800202e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002030:	2300      	movs	r3, #0
 8002032:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002034:	2300      	movs	r3, #0
 8002036:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_MISO_GPIO_Port, &GPIO_InitStruct);
 8002038:	f107 031c 	add.w	r3, r7, #28
 800203c:	4619      	mov	r1, r3
 800203e:	4809      	ldr	r0, [pc, #36]	; (8002064 <MX_GPIO_Init+0x2f8>)
 8002040:	f004 fe4c 	bl	8006cdc <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8002044:	2302      	movs	r3, #2
 8002046:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002048:	4b0c      	ldr	r3, [pc, #48]	; (800207c <MX_GPIO_Init+0x310>)
 800204a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002050:	f107 031c 	add.w	r3, r7, #28
 8002054:	4619      	mov	r1, r3
 8002056:	4803      	ldr	r0, [pc, #12]	; (8002064 <MX_GPIO_Init+0x2f8>)
 8002058:	f004 fe40 	bl	8006cdc <HAL_GPIO_Init>
 800205c:	e010      	b.n	8002080 <MX_GPIO_Init+0x314>
 800205e:	bf00      	nop
 8002060:	40023800 	.word	0x40023800
 8002064:	40021000 	.word	0x40021000
 8002068:	40020800 	.word	0x40020800
 800206c:	40020000 	.word	0x40020000
 8002070:	40020c00 	.word	0x40020c00
 8002074:	40020400 	.word	0x40020400
 8002078:	10110000 	.word	0x10110000
 800207c:	10120000 	.word	0x10120000

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002080:	2200      	movs	r2, #0
 8002082:	2100      	movs	r1, #0
 8002084:	2028      	movs	r0, #40	; 0x28
 8002086:	f004 fdf2 	bl	8006c6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800208a:	2028      	movs	r0, #40	; 0x28
 800208c:	f004 fe0b 	bl	8006ca6 <HAL_NVIC_EnableIRQ>

}
 8002090:	bf00      	nop
 8002092:	3730      	adds	r7, #48	; 0x30
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == MOTION_SENSOR_9960_Pin)
 80020a2:	88fb      	ldrh	r3, [r7, #6]
 80020a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020a8:	d105      	bne.n	80020b6 <HAL_GPIO_EXTI_Callback+0x1e>
	{
		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80020aa:	2201      	movs	r2, #1
 80020ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020b0:	4803      	ldr	r0, [pc, #12]	; (80020c0 <HAL_GPIO_EXTI_Callback+0x28>)
 80020b2:	f004 ffc7 	bl	8007044 <HAL_GPIO_WritePin>
	}
}
 80020b6:	bf00      	nop
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
 80020be:	bf00      	nop
 80020c0:	40020c00 	.word	0x40020c00

080020c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020c8:	b672      	cpsid	i
}
 80020ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80020cc:	e7fe      	b.n	80020cc <Error_Handler+0x8>
	...

080020d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	607b      	str	r3, [r7, #4]
 80020da:	4b14      	ldr	r3, [pc, #80]	; (800212c <HAL_MspInit+0x5c>)
 80020dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020de:	4a13      	ldr	r2, [pc, #76]	; (800212c <HAL_MspInit+0x5c>)
 80020e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80020e4:	6453      	str	r3, [r2, #68]	; 0x44
 80020e6:	4b11      	ldr	r3, [pc, #68]	; (800212c <HAL_MspInit+0x5c>)
 80020e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80020ee:	607b      	str	r3, [r7, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	603b      	str	r3, [r7, #0]
 80020f6:	4b0d      	ldr	r3, [pc, #52]	; (800212c <HAL_MspInit+0x5c>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020fa:	4a0c      	ldr	r2, [pc, #48]	; (800212c <HAL_MspInit+0x5c>)
 80020fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002100:	6413      	str	r3, [r2, #64]	; 0x40
 8002102:	4b0a      	ldr	r3, [pc, #40]	; (800212c <HAL_MspInit+0x5c>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800210a:	603b      	str	r3, [r7, #0]
 800210c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800210e:	2007      	movs	r0, #7
 8002110:	f004 fda2 	bl	8006c58 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8002114:	2200      	movs	r2, #0
 8002116:	2100      	movs	r1, #0
 8002118:	2005      	movs	r0, #5
 800211a:	f004 fda8 	bl	8006c6e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800211e:	2005      	movs	r0, #5
 8002120:	f004 fdc1 	bl	8006ca6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002124:	bf00      	nop
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	40023800 	.word	0x40023800

08002130 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b08c      	sub	sp, #48	; 0x30
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002138:	f107 031c 	add.w	r3, r7, #28
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a42      	ldr	r2, [pc, #264]	; (8002258 <HAL_I2C_MspInit+0x128>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d12d      	bne.n	80021ae <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	61bb      	str	r3, [r7, #24]
 8002156:	4b41      	ldr	r3, [pc, #260]	; (800225c <HAL_I2C_MspInit+0x12c>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215a:	4a40      	ldr	r2, [pc, #256]	; (800225c <HAL_I2C_MspInit+0x12c>)
 800215c:	f043 0302 	orr.w	r3, r3, #2
 8002160:	6313      	str	r3, [r2, #48]	; 0x30
 8002162:	4b3e      	ldr	r3, [pc, #248]	; (800225c <HAL_I2C_MspInit+0x12c>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	61bb      	str	r3, [r7, #24]
 800216c:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800216e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002172:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002174:	2312      	movs	r3, #18
 8002176:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002178:	2301      	movs	r3, #1
 800217a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800217c:	2303      	movs	r3, #3
 800217e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002180:	2304      	movs	r3, #4
 8002182:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002184:	f107 031c 	add.w	r3, r7, #28
 8002188:	4619      	mov	r1, r3
 800218a:	4835      	ldr	r0, [pc, #212]	; (8002260 <HAL_I2C_MspInit+0x130>)
 800218c:	f004 fda6 	bl	8006cdc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002190:	2300      	movs	r3, #0
 8002192:	617b      	str	r3, [r7, #20]
 8002194:	4b31      	ldr	r3, [pc, #196]	; (800225c <HAL_I2C_MspInit+0x12c>)
 8002196:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002198:	4a30      	ldr	r2, [pc, #192]	; (800225c <HAL_I2C_MspInit+0x12c>)
 800219a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800219e:	6413      	str	r3, [r2, #64]	; 0x40
 80021a0:	4b2e      	ldr	r3, [pc, #184]	; (800225c <HAL_I2C_MspInit+0x12c>)
 80021a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021a8:	617b      	str	r3, [r7, #20]
 80021aa:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80021ac:	e050      	b.n	8002250 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4a2c      	ldr	r2, [pc, #176]	; (8002264 <HAL_I2C_MspInit+0x134>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d14b      	bne.n	8002250 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021b8:	2300      	movs	r3, #0
 80021ba:	613b      	str	r3, [r7, #16]
 80021bc:	4b27      	ldr	r3, [pc, #156]	; (800225c <HAL_I2C_MspInit+0x12c>)
 80021be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021c0:	4a26      	ldr	r2, [pc, #152]	; (800225c <HAL_I2C_MspInit+0x12c>)
 80021c2:	f043 0304 	orr.w	r3, r3, #4
 80021c6:	6313      	str	r3, [r2, #48]	; 0x30
 80021c8:	4b24      	ldr	r3, [pc, #144]	; (800225c <HAL_I2C_MspInit+0x12c>)
 80021ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021cc:	f003 0304 	and.w	r3, r3, #4
 80021d0:	613b      	str	r3, [r7, #16]
 80021d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d4:	2300      	movs	r3, #0
 80021d6:	60fb      	str	r3, [r7, #12]
 80021d8:	4b20      	ldr	r3, [pc, #128]	; (800225c <HAL_I2C_MspInit+0x12c>)
 80021da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021dc:	4a1f      	ldr	r2, [pc, #124]	; (800225c <HAL_I2C_MspInit+0x12c>)
 80021de:	f043 0301 	orr.w	r3, r3, #1
 80021e2:	6313      	str	r3, [r2, #48]	; 0x30
 80021e4:	4b1d      	ldr	r3, [pc, #116]	; (800225c <HAL_I2C_MspInit+0x12c>)
 80021e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e8:	f003 0301 	and.w	r3, r3, #1
 80021ec:	60fb      	str	r3, [r7, #12]
 80021ee:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021f6:	2312      	movs	r3, #18
 80021f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021fa:	2301      	movs	r3, #1
 80021fc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021fe:	2303      	movs	r3, #3
 8002200:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002202:	2304      	movs	r3, #4
 8002204:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002206:	f107 031c 	add.w	r3, r7, #28
 800220a:	4619      	mov	r1, r3
 800220c:	4816      	ldr	r0, [pc, #88]	; (8002268 <HAL_I2C_MspInit+0x138>)
 800220e:	f004 fd65 	bl	8006cdc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002212:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002216:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002218:	2312      	movs	r3, #18
 800221a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800221c:	2301      	movs	r3, #1
 800221e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002220:	2303      	movs	r3, #3
 8002222:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002224:	2304      	movs	r3, #4
 8002226:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002228:	f107 031c 	add.w	r3, r7, #28
 800222c:	4619      	mov	r1, r3
 800222e:	480f      	ldr	r0, [pc, #60]	; (800226c <HAL_I2C_MspInit+0x13c>)
 8002230:	f004 fd54 	bl	8006cdc <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002234:	2300      	movs	r3, #0
 8002236:	60bb      	str	r3, [r7, #8]
 8002238:	4b08      	ldr	r3, [pc, #32]	; (800225c <HAL_I2C_MspInit+0x12c>)
 800223a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223c:	4a07      	ldr	r2, [pc, #28]	; (800225c <HAL_I2C_MspInit+0x12c>)
 800223e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002242:	6413      	str	r3, [r2, #64]	; 0x40
 8002244:	4b05      	ldr	r3, [pc, #20]	; (800225c <HAL_I2C_MspInit+0x12c>)
 8002246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002248:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	68bb      	ldr	r3, [r7, #8]
}
 8002250:	bf00      	nop
 8002252:	3730      	adds	r7, #48	; 0x30
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}
 8002258:	40005800 	.word	0x40005800
 800225c:	40023800 	.word	0x40023800
 8002260:	40020400 	.word	0x40020400
 8002264:	40005c00 	.word	0x40005c00
 8002268:	40020800 	.word	0x40020800
 800226c:	40020000 	.word	0x40020000

08002270 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b08c      	sub	sp, #48	; 0x30
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002278:	f107 031c 	add.w	r3, r7, #28
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]
 8002280:	605a      	str	r2, [r3, #4]
 8002282:	609a      	str	r2, [r3, #8]
 8002284:	60da      	str	r2, [r3, #12]
 8002286:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4a37      	ldr	r2, [pc, #220]	; (800236c <HAL_I2S_MspInit+0xfc>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d168      	bne.n	8002364 <HAL_I2S_MspInit+0xf4>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	61bb      	str	r3, [r7, #24]
 8002296:	4b36      	ldr	r3, [pc, #216]	; (8002370 <HAL_I2S_MspInit+0x100>)
 8002298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800229a:	4a35      	ldr	r2, [pc, #212]	; (8002370 <HAL_I2S_MspInit+0x100>)
 800229c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80022a0:	6413      	str	r3, [r2, #64]	; 0x40
 80022a2:	4b33      	ldr	r3, [pc, #204]	; (8002370 <HAL_I2S_MspInit+0x100>)
 80022a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80022aa:	61bb      	str	r3, [r7, #24]
 80022ac:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
 80022b2:	4b2f      	ldr	r3, [pc, #188]	; (8002370 <HAL_I2S_MspInit+0x100>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b6:	4a2e      	ldr	r2, [pc, #184]	; (8002370 <HAL_I2S_MspInit+0x100>)
 80022b8:	f043 0301 	orr.w	r3, r3, #1
 80022bc:	6313      	str	r3, [r2, #48]	; 0x30
 80022be:	4b2c      	ldr	r3, [pc, #176]	; (8002370 <HAL_I2S_MspInit+0x100>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c2:	f003 0301 	and.w	r3, r3, #1
 80022c6:	617b      	str	r3, [r7, #20]
 80022c8:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022ca:	2300      	movs	r3, #0
 80022cc:	613b      	str	r3, [r7, #16]
 80022ce:	4b28      	ldr	r3, [pc, #160]	; (8002370 <HAL_I2S_MspInit+0x100>)
 80022d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d2:	4a27      	ldr	r2, [pc, #156]	; (8002370 <HAL_I2S_MspInit+0x100>)
 80022d4:	f043 0304 	orr.w	r3, r3, #4
 80022d8:	6313      	str	r3, [r2, #48]	; 0x30
 80022da:	4b25      	ldr	r3, [pc, #148]	; (8002370 <HAL_I2S_MspInit+0x100>)
 80022dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022de:	f003 0304 	and.w	r3, r3, #4
 80022e2:	613b      	str	r3, [r7, #16]
 80022e4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	60fb      	str	r3, [r7, #12]
 80022ea:	4b21      	ldr	r3, [pc, #132]	; (8002370 <HAL_I2S_MspInit+0x100>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	4a20      	ldr	r2, [pc, #128]	; (8002370 <HAL_I2S_MspInit+0x100>)
 80022f0:	f043 0302 	orr.w	r3, r3, #2
 80022f4:	6313      	str	r3, [r2, #48]	; 0x30
 80022f6:	4b1e      	ldr	r3, [pc, #120]	; (8002370 <HAL_I2S_MspInit+0x100>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	f003 0302 	and.w	r3, r3, #2
 80022fe:	60fb      	str	r3, [r7, #12]
 8002300:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    PB4     ------> I2S3_ext_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002302:	2310      	movs	r3, #16
 8002304:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002306:	2302      	movs	r3, #2
 8002308:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230a:	2300      	movs	r3, #0
 800230c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230e:	2300      	movs	r3, #0
 8002310:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002312:	2306      	movs	r3, #6
 8002314:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002316:	f107 031c 	add.w	r3, r7, #28
 800231a:	4619      	mov	r1, r3
 800231c:	4815      	ldr	r0, [pc, #84]	; (8002374 <HAL_I2S_MspInit+0x104>)
 800231e:	f004 fcdd 	bl	8006cdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_SCK_Pin|I2S3_SD_Pin;
 8002322:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002326:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002328:	2302      	movs	r3, #2
 800232a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800232c:	2300      	movs	r3, #0
 800232e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002330:	2300      	movs	r3, #0
 8002332:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002334:	2306      	movs	r3, #6
 8002336:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002338:	f107 031c 	add.w	r3, r7, #28
 800233c:	4619      	mov	r1, r3
 800233e:	480e      	ldr	r0, [pc, #56]	; (8002378 <HAL_I2S_MspInit+0x108>)
 8002340:	f004 fccc 	bl	8006cdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002344:	2310      	movs	r3, #16
 8002346:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002348:	2302      	movs	r3, #2
 800234a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800234c:	2300      	movs	r3, #0
 800234e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002350:	2300      	movs	r3, #0
 8002352:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_I2S3ext;
 8002354:	2307      	movs	r3, #7
 8002356:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002358:	f107 031c 	add.w	r3, r7, #28
 800235c:	4619      	mov	r1, r3
 800235e:	4807      	ldr	r0, [pc, #28]	; (800237c <HAL_I2S_MspInit+0x10c>)
 8002360:	f004 fcbc 	bl	8006cdc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8002364:	bf00      	nop
 8002366:	3730      	adds	r7, #48	; 0x30
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	40003c00 	.word	0x40003c00
 8002370:	40023800 	.word	0x40023800
 8002374:	40020000 	.word	0x40020000
 8002378:	40020800 	.word	0x40020800
 800237c:	40020400 	.word	0x40020400

08002380 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8002380:	b480      	push	{r7}
 8002382:	b085      	sub	sp, #20
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a0b      	ldr	r2, [pc, #44]	; (80023bc <HAL_RNG_MspInit+0x3c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d10d      	bne.n	80023ae <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8002392:	2300      	movs	r3, #0
 8002394:	60fb      	str	r3, [r7, #12]
 8002396:	4b0a      	ldr	r3, [pc, #40]	; (80023c0 <HAL_RNG_MspInit+0x40>)
 8002398:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800239a:	4a09      	ldr	r2, [pc, #36]	; (80023c0 <HAL_RNG_MspInit+0x40>)
 800239c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023a0:	6353      	str	r3, [r2, #52]	; 0x34
 80023a2:	4b07      	ldr	r3, [pc, #28]	; (80023c0 <HAL_RNG_MspInit+0x40>)
 80023a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023aa:	60fb      	str	r3, [r7, #12]
 80023ac:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RNG_MspInit 1 */

  /* USER CODE END RNG_MspInit 1 */
  }

}
 80023ae:	bf00      	nop
 80023b0:	3714      	adds	r7, #20
 80023b2:	46bd      	mov	sp, r7
 80023b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	50060800 	.word	0x50060800
 80023c0:	40023800 	.word	0x40023800

080023c4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b08c      	sub	sp, #48	; 0x30
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023cc:	f107 031c 	add.w	r3, r7, #28
 80023d0:	2200      	movs	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	605a      	str	r2, [r3, #4]
 80023d6:	609a      	str	r2, [r3, #8]
 80023d8:	60da      	str	r2, [r3, #12]
 80023da:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a41      	ldr	r2, [pc, #260]	; (80024e8 <HAL_SPI_MspInit+0x124>)
 80023e2:	4293      	cmp	r3, r2
 80023e4:	d12c      	bne.n	8002440 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80023e6:	2300      	movs	r3, #0
 80023e8:	61bb      	str	r3, [r7, #24]
 80023ea:	4b40      	ldr	r3, [pc, #256]	; (80024ec <HAL_SPI_MspInit+0x128>)
 80023ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ee:	4a3f      	ldr	r2, [pc, #252]	; (80024ec <HAL_SPI_MspInit+0x128>)
 80023f0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80023f4:	6453      	str	r3, [r2, #68]	; 0x44
 80023f6:	4b3d      	ldr	r3, [pc, #244]	; (80024ec <HAL_SPI_MspInit+0x128>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023fe:	61bb      	str	r3, [r7, #24]
 8002400:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002402:	2300      	movs	r3, #0
 8002404:	617b      	str	r3, [r7, #20]
 8002406:	4b39      	ldr	r3, [pc, #228]	; (80024ec <HAL_SPI_MspInit+0x128>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240a:	4a38      	ldr	r2, [pc, #224]	; (80024ec <HAL_SPI_MspInit+0x128>)
 800240c:	f043 0301 	orr.w	r3, r3, #1
 8002410:	6313      	str	r3, [r2, #48]	; 0x30
 8002412:	4b36      	ldr	r3, [pc, #216]	; (80024ec <HAL_SPI_MspInit+0x128>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	617b      	str	r3, [r7, #20]
 800241c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800241e:	23e0      	movs	r3, #224	; 0xe0
 8002420:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002422:	2302      	movs	r3, #2
 8002424:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	2300      	movs	r3, #0
 8002428:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800242a:	2303      	movs	r3, #3
 800242c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800242e:	2305      	movs	r3, #5
 8002430:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002432:	f107 031c 	add.w	r3, r7, #28
 8002436:	4619      	mov	r1, r3
 8002438:	482d      	ldr	r0, [pc, #180]	; (80024f0 <HAL_SPI_MspInit+0x12c>)
 800243a:	f004 fc4f 	bl	8006cdc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800243e:	e04f      	b.n	80024e0 <HAL_SPI_MspInit+0x11c>
  else if(hspi->Instance==SPI2)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a2b      	ldr	r2, [pc, #172]	; (80024f4 <HAL_SPI_MspInit+0x130>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d14a      	bne.n	80024e0 <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800244a:	2300      	movs	r3, #0
 800244c:	613b      	str	r3, [r7, #16]
 800244e:	4b27      	ldr	r3, [pc, #156]	; (80024ec <HAL_SPI_MspInit+0x128>)
 8002450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002452:	4a26      	ldr	r2, [pc, #152]	; (80024ec <HAL_SPI_MspInit+0x128>)
 8002454:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002458:	6413      	str	r3, [r2, #64]	; 0x40
 800245a:	4b24      	ldr	r3, [pc, #144]	; (80024ec <HAL_SPI_MspInit+0x128>)
 800245c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800245e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002462:	613b      	str	r3, [r7, #16]
 8002464:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	60fb      	str	r3, [r7, #12]
 800246a:	4b20      	ldr	r3, [pc, #128]	; (80024ec <HAL_SPI_MspInit+0x128>)
 800246c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246e:	4a1f      	ldr	r2, [pc, #124]	; (80024ec <HAL_SPI_MspInit+0x128>)
 8002470:	f043 0304 	orr.w	r3, r3, #4
 8002474:	6313      	str	r3, [r2, #48]	; 0x30
 8002476:	4b1d      	ldr	r3, [pc, #116]	; (80024ec <HAL_SPI_MspInit+0x128>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247a:	f003 0304 	and.w	r3, r3, #4
 800247e:	60fb      	str	r3, [r7, #12]
 8002480:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	60bb      	str	r3, [r7, #8]
 8002486:	4b19      	ldr	r3, [pc, #100]	; (80024ec <HAL_SPI_MspInit+0x128>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	4a18      	ldr	r2, [pc, #96]	; (80024ec <HAL_SPI_MspInit+0x128>)
 800248c:	f043 0302 	orr.w	r3, r3, #2
 8002490:	6313      	str	r3, [r2, #48]	; 0x30
 8002492:	4b16      	ldr	r3, [pc, #88]	; (80024ec <HAL_SPI_MspInit+0x128>)
 8002494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002496:	f003 0302 	and.w	r3, r3, #2
 800249a:	60bb      	str	r3, [r7, #8]
 800249c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800249e:	2304      	movs	r3, #4
 80024a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a2:	2302      	movs	r3, #2
 80024a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024aa:	2303      	movs	r3, #3
 80024ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80024ae:	2305      	movs	r3, #5
 80024b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024b2:	f107 031c 	add.w	r3, r7, #28
 80024b6:	4619      	mov	r1, r3
 80024b8:	480f      	ldr	r0, [pc, #60]	; (80024f8 <HAL_SPI_MspInit+0x134>)
 80024ba:	f004 fc0f 	bl	8006cdc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80024be:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80024c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c4:	2302      	movs	r3, #2
 80024c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c8:	2300      	movs	r3, #0
 80024ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024cc:	2303      	movs	r3, #3
 80024ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80024d0:	2305      	movs	r3, #5
 80024d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024d4:	f107 031c 	add.w	r3, r7, #28
 80024d8:	4619      	mov	r1, r3
 80024da:	4808      	ldr	r0, [pc, #32]	; (80024fc <HAL_SPI_MspInit+0x138>)
 80024dc:	f004 fbfe 	bl	8006cdc <HAL_GPIO_Init>
}
 80024e0:	bf00      	nop
 80024e2:	3730      	adds	r7, #48	; 0x30
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	40013000 	.word	0x40013000
 80024ec:	40023800 	.word	0x40023800
 80024f0:	40020000 	.word	0x40020000
 80024f4:	40003800 	.word	0x40003800
 80024f8:	40020800 	.word	0x40020800
 80024fc:	40020400 	.word	0x40020400

08002500 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b08a      	sub	sp, #40	; 0x28
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002508:	f107 0314 	add.w	r3, r7, #20
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	605a      	str	r2, [r3, #4]
 8002512:	609a      	str	r2, [r3, #8]
 8002514:	60da      	str	r2, [r3, #12]
 8002516:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4a19      	ldr	r2, [pc, #100]	; (8002584 <HAL_TIM_Encoder_MspInit+0x84>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d12c      	bne.n	800257c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
 8002526:	4b18      	ldr	r3, [pc, #96]	; (8002588 <HAL_TIM_Encoder_MspInit+0x88>)
 8002528:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252a:	4a17      	ldr	r2, [pc, #92]	; (8002588 <HAL_TIM_Encoder_MspInit+0x88>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	6453      	str	r3, [r2, #68]	; 0x44
 8002532:	4b15      	ldr	r3, [pc, #84]	; (8002588 <HAL_TIM_Encoder_MspInit+0x88>)
 8002534:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	613b      	str	r3, [r7, #16]
 800253c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800253e:	2300      	movs	r3, #0
 8002540:	60fb      	str	r3, [r7, #12]
 8002542:	4b11      	ldr	r3, [pc, #68]	; (8002588 <HAL_TIM_Encoder_MspInit+0x88>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	4a10      	ldr	r2, [pc, #64]	; (8002588 <HAL_TIM_Encoder_MspInit+0x88>)
 8002548:	f043 0310 	orr.w	r3, r3, #16
 800254c:	6313      	str	r3, [r2, #48]	; 0x30
 800254e:	4b0e      	ldr	r3, [pc, #56]	; (8002588 <HAL_TIM_Encoder_MspInit+0x88>)
 8002550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002552:	f003 0310 	and.w	r3, r3, #16
 8002556:	60fb      	str	r3, [r7, #12]
 8002558:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800255a:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800255e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002560:	2302      	movs	r3, #2
 8002562:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002564:	2301      	movs	r3, #1
 8002566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002568:	2300      	movs	r3, #0
 800256a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800256c:	2301      	movs	r3, #1
 800256e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002570:	f107 0314 	add.w	r3, r7, #20
 8002574:	4619      	mov	r1, r3
 8002576:	4805      	ldr	r0, [pc, #20]	; (800258c <HAL_TIM_Encoder_MspInit+0x8c>)
 8002578:	f004 fbb0 	bl	8006cdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800257c:	bf00      	nop
 800257e:	3728      	adds	r7, #40	; 0x28
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	40010000 	.word	0x40010000
 8002588:	40023800 	.word	0x40023800
 800258c:	40021000 	.word	0x40021000

08002590 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80025a0:	d10e      	bne.n	80025c0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	60fb      	str	r3, [r7, #12]
 80025a6:	4b16      	ldr	r3, [pc, #88]	; (8002600 <HAL_TIM_Base_MspInit+0x70>)
 80025a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025aa:	4a15      	ldr	r2, [pc, #84]	; (8002600 <HAL_TIM_Base_MspInit+0x70>)
 80025ac:	f043 0301 	orr.w	r3, r3, #1
 80025b0:	6413      	str	r3, [r2, #64]	; 0x40
 80025b2:	4b13      	ldr	r3, [pc, #76]	; (8002600 <HAL_TIM_Base_MspInit+0x70>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	f003 0301 	and.w	r3, r3, #1
 80025ba:	60fb      	str	r3, [r7, #12]
 80025bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80025be:	e01a      	b.n	80025f6 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0f      	ldr	r2, [pc, #60]	; (8002604 <HAL_TIM_Base_MspInit+0x74>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d115      	bne.n	80025f6 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025ca:	2300      	movs	r3, #0
 80025cc:	60bb      	str	r3, [r7, #8]
 80025ce:	4b0c      	ldr	r3, [pc, #48]	; (8002600 <HAL_TIM_Base_MspInit+0x70>)
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	4a0b      	ldr	r2, [pc, #44]	; (8002600 <HAL_TIM_Base_MspInit+0x70>)
 80025d4:	f043 0302 	orr.w	r3, r3, #2
 80025d8:	6413      	str	r3, [r2, #64]	; 0x40
 80025da:	4b09      	ldr	r3, [pc, #36]	; (8002600 <HAL_TIM_Base_MspInit+0x70>)
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	f003 0302 	and.w	r3, r3, #2
 80025e2:	60bb      	str	r3, [r7, #8]
 80025e4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80025e6:	2200      	movs	r2, #0
 80025e8:	2100      	movs	r1, #0
 80025ea:	201d      	movs	r0, #29
 80025ec:	f004 fb3f 	bl	8006c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80025f0:	201d      	movs	r0, #29
 80025f2:	f004 fb58 	bl	8006ca6 <HAL_NVIC_EnableIRQ>
}
 80025f6:	bf00      	nop
 80025f8:	3710      	adds	r7, #16
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bd80      	pop	{r7, pc}
 80025fe:	bf00      	nop
 8002600:	40023800 	.word	0x40023800
 8002604:	40000400 	.word	0x40000400

08002608 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800260c:	e7fe      	b.n	800260c <NMI_Handler+0x4>

0800260e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800260e:	b480      	push	{r7}
 8002610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002612:	e7fe      	b.n	8002612 <HardFault_Handler+0x4>

08002614 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002618:	e7fe      	b.n	8002618 <MemManage_Handler+0x4>

0800261a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800261a:	b480      	push	{r7}
 800261c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800261e:	e7fe      	b.n	800261e <BusFault_Handler+0x4>

08002620 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002624:	e7fe      	b.n	8002624 <UsageFault_Handler+0x4>

08002626 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002626:	b480      	push	{r7}
 8002628:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800262a:	bf00      	nop
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002638:	bf00      	nop
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002642:	b480      	push	{r7}
 8002644:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002646:	bf00      	nop
 8002648:	46bd      	mov	sp, r7
 800264a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800264e:	4770      	bx	lr

08002650 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002654:	f004 f9ec 	bl	8006a30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002658:	bf00      	nop
 800265a:	bd80      	pop	{r7, pc}

0800265c <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 800265c:	b480      	push	{r7}
 800265e:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002660:	bf00      	nop
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
	...

0800266c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  //const int i = 0;
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);			// For
 8002670:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002674:	481b      	ldr	r0, [pc, #108]	; (80026e4 <TIM2_IRQHandler+0x78>)
 8002676:	f004 fcfe 	bl	8007076 <HAL_GPIO_TogglePin>
  // Changing duty cycle every interrupt. (Period = 0,01 sec)
  // Duty cycle from 0 to 100 and back
  if(movement == 0)			// Up
 800267a:	4b1b      	ldr	r3, [pc, #108]	; (80026e8 <TIM2_IRQHandler+0x7c>)
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d111      	bne.n	80026a6 <TIM2_IRQHandler+0x3a>
  {
	  if(i <= 200)
 8002682:	4b1a      	ldr	r3, [pc, #104]	; (80026ec <TIM2_IRQHandler+0x80>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2bc8      	cmp	r3, #200	; 0xc8
 8002688:	dc0a      	bgt.n	80026a0 <TIM2_IRQHandler+0x34>
	  {
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, i);
 800268a:	4b18      	ldr	r3, [pc, #96]	; (80026ec <TIM2_IRQHandler+0x80>)
 800268c:	681a      	ldr	r2, [r3, #0]
 800268e:	4b18      	ldr	r3, [pc, #96]	; (80026f0 <TIM2_IRQHandler+0x84>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	635a      	str	r2, [r3, #52]	; 0x34
		  i++;
 8002694:	4b15      	ldr	r3, [pc, #84]	; (80026ec <TIM2_IRQHandler+0x80>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	3301      	adds	r3, #1
 800269a:	4a14      	ldr	r2, [pc, #80]	; (80026ec <TIM2_IRQHandler+0x80>)
 800269c:	6013      	str	r3, [r2, #0]
 800269e:	e002      	b.n	80026a6 <TIM2_IRQHandler+0x3a>
	  }
	  else
	  {
		  movement = 1;
 80026a0:	4b11      	ldr	r3, [pc, #68]	; (80026e8 <TIM2_IRQHandler+0x7c>)
 80026a2:	2201      	movs	r2, #1
 80026a4:	601a      	str	r2, [r3, #0]
	  }
  }


  if(movement == 1)			// Down
 80026a6:	4b10      	ldr	r3, [pc, #64]	; (80026e8 <TIM2_IRQHandler+0x7c>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d114      	bne.n	80026d8 <TIM2_IRQHandler+0x6c>
  {
	  if( i >= 100)
 80026ae:	4b0f      	ldr	r3, [pc, #60]	; (80026ec <TIM2_IRQHandler+0x80>)
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	2b63      	cmp	r3, #99	; 0x63
 80026b4:	dd0a      	ble.n	80026cc <TIM2_IRQHandler+0x60>
	  {
		  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, i);
 80026b6:	4b0d      	ldr	r3, [pc, #52]	; (80026ec <TIM2_IRQHandler+0x80>)
 80026b8:	681a      	ldr	r2, [r3, #0]
 80026ba:	4b0d      	ldr	r3, [pc, #52]	; (80026f0 <TIM2_IRQHandler+0x84>)
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	635a      	str	r2, [r3, #52]	; 0x34
		  i--;
 80026c0:	4b0a      	ldr	r3, [pc, #40]	; (80026ec <TIM2_IRQHandler+0x80>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	3b01      	subs	r3, #1
 80026c6:	4a09      	ldr	r2, [pc, #36]	; (80026ec <TIM2_IRQHandler+0x80>)
 80026c8:	6013      	str	r3, [r2, #0]
 80026ca:	e005      	b.n	80026d8 <TIM2_IRQHandler+0x6c>
	  }
	  else
	  {
		  movement = 0;
 80026cc:	4b06      	ldr	r3, [pc, #24]	; (80026e8 <TIM2_IRQHandler+0x7c>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
		  i = 100;
 80026d2:	4b06      	ldr	r3, [pc, #24]	; (80026ec <TIM2_IRQHandler+0x80>)
 80026d4:	2264      	movs	r2, #100	; 0x64
 80026d6:	601a      	str	r2, [r3, #0]
	  }
  }

 //HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80026d8:	4805      	ldr	r0, [pc, #20]	; (80026f0 <TIM2_IRQHandler+0x84>)
 80026da:	f00a f9da 	bl	800ca92 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026de:	bf00      	nop
 80026e0:	bd80      	pop	{r7, pc}
 80026e2:	bf00      	nop
 80026e4:	40020c00 	.word	0x40020c00
 80026e8:	2000029c 	.word	0x2000029c
 80026ec:	20000004 	.word	0x20000004
 80026f0:	200004d4 	.word	0x200004d4

080026f4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 80026f8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80026fc:	4804      	ldr	r0, [pc, #16]	; (8002710 <TIM3_IRQHandler+0x1c>)
 80026fe:	f004 fcba 	bl	8007076 <HAL_GPIO_TogglePin>
  read_digits();
 8002702:	f7fe fe29 	bl	8001358 <read_digits>

	//keyboard_test();
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002706:	4803      	ldr	r0, [pc, #12]	; (8002714 <TIM3_IRQHandler+0x20>)
 8002708:	f00a f9c3 	bl	800ca92 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800270c:	bf00      	nop
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40020c00 	.word	0x40020c00
 8002714:	200003dc 	.word	0x200003dc

08002718 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
//	{
//		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
//			// HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
//	}
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 800271c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002720:	f004 fcc4 	bl	80070ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002724:	bf00      	nop
 8002726:	bd80      	pop	{r7, pc}

08002728 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800272c:	4802      	ldr	r0, [pc, #8]	; (8002738 <OTG_FS_IRQHandler+0x10>)
 800272e:	f004 ff3f 	bl	80075b0 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002732:	bf00      	nop
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	20000a88 	.word	0x20000a88

0800273c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b086      	sub	sp, #24
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002744:	4a14      	ldr	r2, [pc, #80]	; (8002798 <_sbrk+0x5c>)
 8002746:	4b15      	ldr	r3, [pc, #84]	; (800279c <_sbrk+0x60>)
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002750:	4b13      	ldr	r3, [pc, #76]	; (80027a0 <_sbrk+0x64>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d102      	bne.n	800275e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002758:	4b11      	ldr	r3, [pc, #68]	; (80027a0 <_sbrk+0x64>)
 800275a:	4a12      	ldr	r2, [pc, #72]	; (80027a4 <_sbrk+0x68>)
 800275c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800275e:	4b10      	ldr	r3, [pc, #64]	; (80027a0 <_sbrk+0x64>)
 8002760:	681a      	ldr	r2, [r3, #0]
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	4413      	add	r3, r2
 8002766:	693a      	ldr	r2, [r7, #16]
 8002768:	429a      	cmp	r2, r3
 800276a:	d207      	bcs.n	800277c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800276c:	f00e f930 	bl	80109d0 <__errno>
 8002770:	4603      	mov	r3, r0
 8002772:	220c      	movs	r2, #12
 8002774:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002776:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800277a:	e009      	b.n	8002790 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800277c:	4b08      	ldr	r3, [pc, #32]	; (80027a0 <_sbrk+0x64>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002782:	4b07      	ldr	r3, [pc, #28]	; (80027a0 <_sbrk+0x64>)
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	4413      	add	r3, r2
 800278a:	4a05      	ldr	r2, [pc, #20]	; (80027a0 <_sbrk+0x64>)
 800278c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800278e:	68fb      	ldr	r3, [r7, #12]
}
 8002790:	4618      	mov	r0, r3
 8002792:	3718      	adds	r7, #24
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	20020000 	.word	0x20020000
 800279c:	00000400 	.word	0x00000400
 80027a0:	200002a0 	.word	0x200002a0
 80027a4:	20000da0 	.word	0x20000da0

080027a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80027ac:	4b06      	ldr	r3, [pc, #24]	; (80027c8 <SystemInit+0x20>)
 80027ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027b2:	4a05      	ldr	r2, [pc, #20]	; (80027c8 <SystemInit+0x20>)
 80027b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80027b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	e000ed00 	.word	0xe000ed00

080027cc <ILI9341_Draw_Filled_Circle>:
    }
}

/*Draw filled circle at X,Y location with specified radius and colour. X and Y represent circles center */
void ILI9341_Draw_Filled_Circle(uint16_t X, uint16_t Y, uint16_t Radius, uint16_t Colour)
{
 80027cc:	b590      	push	{r4, r7, lr}
 80027ce:	b08b      	sub	sp, #44	; 0x2c
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4604      	mov	r4, r0
 80027d4:	4608      	mov	r0, r1
 80027d6:	4611      	mov	r1, r2
 80027d8:	461a      	mov	r2, r3
 80027da:	4623      	mov	r3, r4
 80027dc:	80fb      	strh	r3, [r7, #6]
 80027de:	4603      	mov	r3, r0
 80027e0:	80bb      	strh	r3, [r7, #4]
 80027e2:	460b      	mov	r3, r1
 80027e4:	807b      	strh	r3, [r7, #2]
 80027e6:	4613      	mov	r3, r2
 80027e8:	803b      	strh	r3, [r7, #0]
	
		int x = Radius;
 80027ea:	887b      	ldrh	r3, [r7, #2]
 80027ec:	627b      	str	r3, [r7, #36]	; 0x24
    int y = 0;
 80027ee:	2300      	movs	r3, #0
 80027f0:	623b      	str	r3, [r7, #32]
    int xChange = 1 - (Radius << 1);
 80027f2:	887b      	ldrh	r3, [r7, #2]
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	f1c3 0301 	rsb	r3, r3, #1
 80027fa:	61fb      	str	r3, [r7, #28]
    int yChange = 0;
 80027fc:	2300      	movs	r3, #0
 80027fe:	61bb      	str	r3, [r7, #24]
    int radiusError = 0;
 8002800:	2300      	movs	r3, #0
 8002802:	617b      	str	r3, [r7, #20]

    while (x >= y)
 8002804:	e061      	b.n	80028ca <ILI9341_Draw_Filled_Circle+0xfe>
    {
        for (int i = X - x; i <= X + x; i++)
 8002806:	88fa      	ldrh	r2, [r7, #6]
 8002808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280a:	1ad3      	subs	r3, r2, r3
 800280c:	613b      	str	r3, [r7, #16]
 800280e:	e018      	b.n	8002842 <ILI9341_Draw_Filled_Circle+0x76>
        {
            ILI9341_Draw_Pixel(i, Y + y,Colour);
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	b298      	uxth	r0, r3
 8002814:	6a3b      	ldr	r3, [r7, #32]
 8002816:	b29a      	uxth	r2, r3
 8002818:	88bb      	ldrh	r3, [r7, #4]
 800281a:	4413      	add	r3, r2
 800281c:	b29b      	uxth	r3, r3
 800281e:	883a      	ldrh	r2, [r7, #0]
 8002820:	4619      	mov	r1, r3
 8002822:	f000 fc0b 	bl	800303c <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - y,Colour);
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	b298      	uxth	r0, r3
 800282a:	6a3b      	ldr	r3, [r7, #32]
 800282c:	b29b      	uxth	r3, r3
 800282e:	88ba      	ldrh	r2, [r7, #4]
 8002830:	1ad3      	subs	r3, r2, r3
 8002832:	b29b      	uxth	r3, r3
 8002834:	883a      	ldrh	r2, [r7, #0]
 8002836:	4619      	mov	r1, r3
 8002838:	f000 fc00 	bl	800303c <ILI9341_Draw_Pixel>
        for (int i = X - x; i <= X + x; i++)
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	3301      	adds	r3, #1
 8002840:	613b      	str	r3, [r7, #16]
 8002842:	88fa      	ldrh	r2, [r7, #6]
 8002844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002846:	4413      	add	r3, r2
 8002848:	693a      	ldr	r2, [r7, #16]
 800284a:	429a      	cmp	r2, r3
 800284c:	dde0      	ble.n	8002810 <ILI9341_Draw_Filled_Circle+0x44>
        }
        for (int i = X - y; i <= X + y; i++)
 800284e:	88fa      	ldrh	r2, [r7, #6]
 8002850:	6a3b      	ldr	r3, [r7, #32]
 8002852:	1ad3      	subs	r3, r2, r3
 8002854:	60fb      	str	r3, [r7, #12]
 8002856:	e018      	b.n	800288a <ILI9341_Draw_Filled_Circle+0xbe>
        {
            ILI9341_Draw_Pixel(i, Y + x,Colour);
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	b298      	uxth	r0, r3
 800285c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800285e:	b29a      	uxth	r2, r3
 8002860:	88bb      	ldrh	r3, [r7, #4]
 8002862:	4413      	add	r3, r2
 8002864:	b29b      	uxth	r3, r3
 8002866:	883a      	ldrh	r2, [r7, #0]
 8002868:	4619      	mov	r1, r3
 800286a:	f000 fbe7 	bl	800303c <ILI9341_Draw_Pixel>
            ILI9341_Draw_Pixel(i, Y - x,Colour);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	b298      	uxth	r0, r3
 8002872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002874:	b29b      	uxth	r3, r3
 8002876:	88ba      	ldrh	r2, [r7, #4]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	b29b      	uxth	r3, r3
 800287c:	883a      	ldrh	r2, [r7, #0]
 800287e:	4619      	mov	r1, r3
 8002880:	f000 fbdc 	bl	800303c <ILI9341_Draw_Pixel>
        for (int i = X - y; i <= X + y; i++)
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	3301      	adds	r3, #1
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	88fa      	ldrh	r2, [r7, #6]
 800288c:	6a3b      	ldr	r3, [r7, #32]
 800288e:	4413      	add	r3, r2
 8002890:	68fa      	ldr	r2, [r7, #12]
 8002892:	429a      	cmp	r2, r3
 8002894:	dde0      	ble.n	8002858 <ILI9341_Draw_Filled_Circle+0x8c>
        }

        y++;
 8002896:	6a3b      	ldr	r3, [r7, #32]
 8002898:	3301      	adds	r3, #1
 800289a:	623b      	str	r3, [r7, #32]
        radiusError += yChange;
 800289c:	697a      	ldr	r2, [r7, #20]
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	4413      	add	r3, r2
 80028a2:	617b      	str	r3, [r7, #20]
        yChange += 2;
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	3302      	adds	r3, #2
 80028a8:	61bb      	str	r3, [r7, #24]
        if (((radiusError << 1) + xChange) > 0)
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	005a      	lsls	r2, r3, #1
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	4413      	add	r3, r2
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	dd09      	ble.n	80028ca <ILI9341_Draw_Filled_Circle+0xfe>
        {
            x--;
 80028b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b8:	3b01      	subs	r3, #1
 80028ba:	627b      	str	r3, [r7, #36]	; 0x24
            radiusError += xChange;
 80028bc:	697a      	ldr	r2, [r7, #20]
 80028be:	69fb      	ldr	r3, [r7, #28]
 80028c0:	4413      	add	r3, r2
 80028c2:	617b      	str	r3, [r7, #20]
            xChange += 2;
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	3302      	adds	r3, #2
 80028c8:	61fb      	str	r3, [r7, #28]
    while (x >= y)
 80028ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028cc:	6a3b      	ldr	r3, [r7, #32]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	da99      	bge.n	8002806 <ILI9341_Draw_Filled_Circle+0x3a>
        }
    }
		//Really slow implementation, will require future overhaul
		//TODO:	https://stackoverflow.com/questions/1201200/fast-algorithm-for-drawing-filled-circles	
}
 80028d2:	bf00      	nop
 80028d4:	bf00      	nop
 80028d6:	372c      	adds	r7, #44	; 0x2c
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd90      	pop	{r4, r7, pc}

080028dc <ILI9341_Draw_Char>:
}

/*Draws a character (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Char(char Character, uint16_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 80028dc:	b590      	push	{r4, r7, lr}
 80028de:	b089      	sub	sp, #36	; 0x24
 80028e0:	af02      	add	r7, sp, #8
 80028e2:	4604      	mov	r4, r0
 80028e4:	4608      	mov	r0, r1
 80028e6:	4611      	mov	r1, r2
 80028e8:	461a      	mov	r2, r3
 80028ea:	4623      	mov	r3, r4
 80028ec:	71fb      	strb	r3, [r7, #7]
 80028ee:	4603      	mov	r3, r0
 80028f0:	80bb      	strh	r3, [r7, #4]
 80028f2:	460b      	mov	r3, r1
 80028f4:	71bb      	strb	r3, [r7, #6]
 80028f6:	4613      	mov	r3, r2
 80028f8:	807b      	strh	r3, [r7, #2]
		uint8_t 	function_char;
    uint8_t 	i,j;
		
		function_char = Character;
 80028fa:	79fb      	ldrb	r3, [r7, #7]
 80028fc:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ') {
 80028fe:	7dfb      	ldrb	r3, [r7, #23]
 8002900:	2b1f      	cmp	r3, #31
 8002902:	d902      	bls.n	800290a <ILI9341_Draw_Char+0x2e>
        //Character = 0;
    	//break;
    } else {
        function_char -= 32;
 8002904:	7dfb      	ldrb	r3, [r7, #23]
 8002906:	3b20      	subs	r3, #32
 8002908:	75fb      	strb	r3, [r7, #23]
		}
   	
		char temp[CHAR_WIDTH];
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800290a:	2300      	movs	r3, #0
 800290c:	753b      	strb	r3, [r7, #20]
 800290e:	e012      	b.n	8002936 <ILI9341_Draw_Char+0x5a>
		{
		temp[k] = font[function_char][k];
 8002910:	7dfa      	ldrb	r2, [r7, #23]
 8002912:	7d38      	ldrb	r0, [r7, #20]
 8002914:	7d39      	ldrb	r1, [r7, #20]
 8002916:	4c3b      	ldr	r4, [pc, #236]	; (8002a04 <ILI9341_Draw_Char+0x128>)
 8002918:	4613      	mov	r3, r2
 800291a:	005b      	lsls	r3, r3, #1
 800291c:	4413      	add	r3, r2
 800291e:	005b      	lsls	r3, r3, #1
 8002920:	4423      	add	r3, r4
 8002922:	4403      	add	r3, r0
 8002924:	781a      	ldrb	r2, [r3, #0]
 8002926:	f107 0318 	add.w	r3, r7, #24
 800292a:	440b      	add	r3, r1
 800292c:	f803 2c0c 	strb.w	r2, [r3, #-12]
		for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 8002930:	7d3b      	ldrb	r3, [r7, #20]
 8002932:	3301      	adds	r3, #1
 8002934:	753b      	strb	r3, [r7, #20]
 8002936:	7d3b      	ldrb	r3, [r7, #20]
 8002938:	2b05      	cmp	r3, #5
 800293a:	d9e9      	bls.n	8002910 <ILI9341_Draw_Char+0x34>
		}
		
    // Draw pixels
		ILI9341_Draw_Rectangle(X, Y, CHAR_WIDTH*Size, CHAR_HEIGHT*Size, Background_Colour);
 800293c:	79bb      	ldrb	r3, [r7, #6]
 800293e:	b299      	uxth	r1, r3
 8002940:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002942:	461a      	mov	r2, r3
 8002944:	0052      	lsls	r2, r2, #1
 8002946:	4413      	add	r3, r2
 8002948:	005b      	lsls	r3, r3, #1
 800294a:	b29a      	uxth	r2, r3
 800294c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800294e:	00db      	lsls	r3, r3, #3
 8002950:	b29c      	uxth	r4, r3
 8002952:	88b8      	ldrh	r0, [r7, #4]
 8002954:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002956:	9300      	str	r3, [sp, #0]
 8002958:	4623      	mov	r3, r4
 800295a:	f000 fc37 	bl	80031cc <ILI9341_Draw_Rectangle>
    for (j=0; j<CHAR_WIDTH; j++) {
 800295e:	2300      	movs	r3, #0
 8002960:	757b      	strb	r3, [r7, #21]
 8002962:	e046      	b.n	80029f2 <ILI9341_Draw_Char+0x116>
        for (i=0; i<CHAR_HEIGHT; i++) {
 8002964:	2300      	movs	r3, #0
 8002966:	75bb      	strb	r3, [r7, #22]
 8002968:	e03d      	b.n	80029e6 <ILI9341_Draw_Char+0x10a>
            if (temp[j] & (1<<i)) {			
 800296a:	7d7b      	ldrb	r3, [r7, #21]
 800296c:	f107 0218 	add.w	r2, r7, #24
 8002970:	4413      	add	r3, r2
 8002972:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8002976:	461a      	mov	r2, r3
 8002978:	7dbb      	ldrb	r3, [r7, #22]
 800297a:	fa42 f303 	asr.w	r3, r2, r3
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	2b00      	cmp	r3, #0
 8002984:	d02c      	beq.n	80029e0 <ILI9341_Draw_Char+0x104>
							if(Size == 1)
 8002986:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002988:	2b01      	cmp	r3, #1
 800298a:	d10f      	bne.n	80029ac <ILI9341_Draw_Char+0xd0>
							{
              ILI9341_Draw_Pixel(X+j, Y+i, Colour);
 800298c:	7d7b      	ldrb	r3, [r7, #21]
 800298e:	b29a      	uxth	r2, r3
 8002990:	88bb      	ldrh	r3, [r7, #4]
 8002992:	4413      	add	r3, r2
 8002994:	b298      	uxth	r0, r3
 8002996:	79bb      	ldrb	r3, [r7, #6]
 8002998:	b29a      	uxth	r2, r3
 800299a:	7dbb      	ldrb	r3, [r7, #22]
 800299c:	b29b      	uxth	r3, r3
 800299e:	4413      	add	r3, r2
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	887a      	ldrh	r2, [r7, #2]
 80029a4:	4619      	mov	r1, r3
 80029a6:	f000 fb49 	bl	800303c <ILI9341_Draw_Pixel>
 80029aa:	e019      	b.n	80029e0 <ILI9341_Draw_Char+0x104>
							}
							else
							{
							ILI9341_Draw_Rectangle(X+(j*Size), Y+(i*Size), Size, Size, Colour);
 80029ac:	7d7b      	ldrb	r3, [r7, #21]
 80029ae:	b29b      	uxth	r3, r3
 80029b0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80029b2:	fb12 f303 	smulbb	r3, r2, r3
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	88bb      	ldrh	r3, [r7, #4]
 80029ba:	4413      	add	r3, r2
 80029bc:	b298      	uxth	r0, r3
 80029be:	79bb      	ldrb	r3, [r7, #6]
 80029c0:	b29a      	uxth	r2, r3
 80029c2:	7dbb      	ldrb	r3, [r7, #22]
 80029c4:	b29b      	uxth	r3, r3
 80029c6:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 80029c8:	fb11 f303 	smulbb	r3, r1, r3
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	4413      	add	r3, r2
 80029d0:	b299      	uxth	r1, r3
 80029d2:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 80029d4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80029d6:	887b      	ldrh	r3, [r7, #2]
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	4623      	mov	r3, r4
 80029dc:	f000 fbf6 	bl	80031cc <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++) {
 80029e0:	7dbb      	ldrb	r3, [r7, #22]
 80029e2:	3301      	adds	r3, #1
 80029e4:	75bb      	strb	r3, [r7, #22]
 80029e6:	7dbb      	ldrb	r3, [r7, #22]
 80029e8:	2b07      	cmp	r3, #7
 80029ea:	d9be      	bls.n	800296a <ILI9341_Draw_Char+0x8e>
    for (j=0; j<CHAR_WIDTH; j++) {
 80029ec:	7d7b      	ldrb	r3, [r7, #21]
 80029ee:	3301      	adds	r3, #1
 80029f0:	757b      	strb	r3, [r7, #21]
 80029f2:	7d7b      	ldrb	r3, [r7, #21]
 80029f4:	2b05      	cmp	r3, #5
 80029f6:	d9b5      	bls.n	8002964 <ILI9341_Draw_Char+0x88>
							}
            }						
        }
    }
}
 80029f8:	bf00      	nop
 80029fa:	bf00      	nop
 80029fc:	371c      	adds	r7, #28
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd90      	pop	{r4, r7, pc}
 8002a02:	bf00      	nop
 8002a04:	08011434 	.word	0x08011434

08002a08 <ILI9341_Draw_Text>:

/*Draws an array of characters (fonts imported from fonts.h) at X,Y location with specified font colour, size and Background colour*/
/*See fonts.h implementation of font on what is required for changing to a different font when switching fonts libraries*/
void ILI9341_Draw_Text(const char* Text, uint16_t X, uint8_t Y, uint16_t Colour, uint16_t Size, uint16_t Background_Colour)
{
 8002a08:	b590      	push	{r4, r7, lr}
 8002a0a:	b087      	sub	sp, #28
 8002a0c:	af02      	add	r7, sp, #8
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	4608      	mov	r0, r1
 8002a12:	4611      	mov	r1, r2
 8002a14:	461a      	mov	r2, r3
 8002a16:	4603      	mov	r3, r0
 8002a18:	817b      	strh	r3, [r7, #10]
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	727b      	strb	r3, [r7, #9]
 8002a1e:	4613      	mov	r3, r2
 8002a20:	80fb      	strh	r3, [r7, #6]
    while (*Text) {
 8002a22:	e016      	b.n	8002a52 <ILI9341_Draw_Text+0x4a>
        ILI9341_Draw_Char(*Text++, X, Y, Colour, Size, Background_Colour);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	1c5a      	adds	r2, r3, #1
 8002a28:	60fa      	str	r2, [r7, #12]
 8002a2a:	7818      	ldrb	r0, [r3, #0]
 8002a2c:	88fc      	ldrh	r4, [r7, #6]
 8002a2e:	7a7a      	ldrb	r2, [r7, #9]
 8002a30:	8979      	ldrh	r1, [r7, #10]
 8002a32:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a34:	9301      	str	r3, [sp, #4]
 8002a36:	8c3b      	ldrh	r3, [r7, #32]
 8002a38:	9300      	str	r3, [sp, #0]
 8002a3a:	4623      	mov	r3, r4
 8002a3c:	f7ff ff4e 	bl	80028dc <ILI9341_Draw_Char>
        X += CHAR_WIDTH*Size;
 8002a40:	8c3b      	ldrh	r3, [r7, #32]
 8002a42:	461a      	mov	r2, r3
 8002a44:	0052      	lsls	r2, r2, #1
 8002a46:	4413      	add	r3, r2
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	897b      	ldrh	r3, [r7, #10]
 8002a4e:	4413      	add	r3, r2
 8002a50:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1e4      	bne.n	8002a24 <ILI9341_Draw_Text+0x1c>
    }
}
 8002a5a:	bf00      	nop
 8002a5c:	bf00      	nop
 8002a5e:	3714      	adds	r7, #20
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bd90      	pop	{r4, r7, pc}

08002a64 <ILI9341_SPI_Init>:
volatile uint16_t LCD_HEIGHT = ILI9341_SCREEN_HEIGHT;
volatile uint16_t LCD_WIDTH	 = ILI9341_SCREEN_WIDTH;

/* Initialize SPI */
void ILI9341_SPI_Init(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
//MX_SPI5_Init();																							//SPI INIT
//MX_GPIO_Init();																							//GPIO INIT
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	//CS OFF
 8002a68:	2200      	movs	r2, #0
 8002a6a:	2110      	movs	r1, #16
 8002a6c:	4802      	ldr	r0, [pc, #8]	; (8002a78 <ILI9341_SPI_Init+0x14>)
 8002a6e:	f004 fae9 	bl	8007044 <HAL_GPIO_WritePin>
}
 8002a72:	bf00      	nop
 8002a74:	bd80      	pop	{r7, pc}
 8002a76:	bf00      	nop
 8002a78:	40021000 	.word	0x40021000

08002a7c <ILI9341_SPI_Send>:

/*Send data (char) to LCD*/
void ILI9341_SPI_Send(unsigned char SPI_Data)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b082      	sub	sp, #8
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	4603      	mov	r3, r0
 8002a84:	71fb      	strb	r3, [r7, #7]
HAL_SPI_Transmit(HSPI_INSTANCE, &SPI_Data, 1, 1);
 8002a86:	1df9      	adds	r1, r7, #7
 8002a88:	2301      	movs	r3, #1
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	4803      	ldr	r0, [pc, #12]	; (8002a9c <ILI9341_SPI_Send+0x20>)
 8002a8e:	f009 f814 	bl	800baba <HAL_SPI_Transmit>
}
 8002a92:	bf00      	nop
 8002a94:	3708      	adds	r7, #8
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000330 	.word	0x20000330

08002aa0 <ILI9341_Write_Command>:

/* Send command (char) to LCD */
void ILI9341_Write_Command(uint8_t Command)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2110      	movs	r1, #16
 8002aae:	480a      	ldr	r0, [pc, #40]	; (8002ad8 <ILI9341_Write_Command+0x38>)
 8002ab0:	f004 fac8 	bl	8007044 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	2140      	movs	r1, #64	; 0x40
 8002ab8:	4807      	ldr	r0, [pc, #28]	; (8002ad8 <ILI9341_Write_Command+0x38>)
 8002aba:	f004 fac3 	bl	8007044 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Command);
 8002abe:	79fb      	ldrb	r3, [r7, #7]
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff ffdb 	bl	8002a7c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	2110      	movs	r1, #16
 8002aca:	4803      	ldr	r0, [pc, #12]	; (8002ad8 <ILI9341_Write_Command+0x38>)
 8002acc:	f004 faba 	bl	8007044 <HAL_GPIO_WritePin>
}
 8002ad0:	bf00      	nop
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}
 8002ad8:	40021000 	.word	0x40021000

08002adc <ILI9341_Write_Data>:

/* Send Data (char) to LCD */
void ILI9341_Write_Data(uint8_t Data)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b082      	sub	sp, #8
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	71fb      	strb	r3, [r7, #7]
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	2140      	movs	r1, #64	; 0x40
 8002aea:	480a      	ldr	r0, [pc, #40]	; (8002b14 <ILI9341_Write_Data+0x38>)
 8002aec:	f004 faaa 	bl	8007044 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002af0:	2200      	movs	r2, #0
 8002af2:	2110      	movs	r1, #16
 8002af4:	4807      	ldr	r0, [pc, #28]	; (8002b14 <ILI9341_Write_Data+0x38>)
 8002af6:	f004 faa5 	bl	8007044 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(Data);	
 8002afa:	79fb      	ldrb	r3, [r7, #7]
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7ff ffbd 	bl	8002a7c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002b02:	2201      	movs	r2, #1
 8002b04:	2110      	movs	r1, #16
 8002b06:	4803      	ldr	r0, [pc, #12]	; (8002b14 <ILI9341_Write_Data+0x38>)
 8002b08:	f004 fa9c 	bl	8007044 <HAL_GPIO_WritePin>
}
 8002b0c:	bf00      	nop
 8002b0e:	3708      	adds	r7, #8
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	40021000 	.word	0x40021000

08002b18 <ILI9341_Set_Address>:

/* Set Address - Location block - to draw into */
void ILI9341_Set_Address(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 8002b18:	b590      	push	{r4, r7, lr}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	4604      	mov	r4, r0
 8002b20:	4608      	mov	r0, r1
 8002b22:	4611      	mov	r1, r2
 8002b24:	461a      	mov	r2, r3
 8002b26:	4623      	mov	r3, r4
 8002b28:	80fb      	strh	r3, [r7, #6]
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	80bb      	strh	r3, [r7, #4]
 8002b2e:	460b      	mov	r3, r1
 8002b30:	807b      	strh	r3, [r7, #2]
 8002b32:	4613      	mov	r3, r2
 8002b34:	803b      	strh	r3, [r7, #0]
ILI9341_Write_Command(0x2A);
 8002b36:	202a      	movs	r0, #42	; 0x2a
 8002b38:	f7ff ffb2 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(X1>>8);
 8002b3c:	88fb      	ldrh	r3, [r7, #6]
 8002b3e:	0a1b      	lsrs	r3, r3, #8
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	b2db      	uxtb	r3, r3
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7ff ffc9 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(X1);
 8002b4a:	88fb      	ldrh	r3, [r7, #6]
 8002b4c:	b2db      	uxtb	r3, r3
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7ff ffc4 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(X2>>8);
 8002b54:	887b      	ldrh	r3, [r7, #2]
 8002b56:	0a1b      	lsrs	r3, r3, #8
 8002b58:	b29b      	uxth	r3, r3
 8002b5a:	b2db      	uxtb	r3, r3
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7ff ffbd 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(X2);
 8002b62:	887b      	ldrh	r3, [r7, #2]
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff ffb8 	bl	8002adc <ILI9341_Write_Data>

ILI9341_Write_Command(0x2B);
 8002b6c:	202b      	movs	r0, #43	; 0x2b
 8002b6e:	f7ff ff97 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(Y1>>8);
 8002b72:	88bb      	ldrh	r3, [r7, #4]
 8002b74:	0a1b      	lsrs	r3, r3, #8
 8002b76:	b29b      	uxth	r3, r3
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f7ff ffae 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(Y1);
 8002b80:	88bb      	ldrh	r3, [r7, #4]
 8002b82:	b2db      	uxtb	r3, r3
 8002b84:	4618      	mov	r0, r3
 8002b86:	f7ff ffa9 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(Y2>>8);
 8002b8a:	883b      	ldrh	r3, [r7, #0]
 8002b8c:	0a1b      	lsrs	r3, r3, #8
 8002b8e:	b29b      	uxth	r3, r3
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff ffa2 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(Y2);
 8002b98:	883b      	ldrh	r3, [r7, #0]
 8002b9a:	b2db      	uxtb	r3, r3
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7ff ff9d 	bl	8002adc <ILI9341_Write_Data>

ILI9341_Write_Command(0x2C);
 8002ba2:	202c      	movs	r0, #44	; 0x2c
 8002ba4:	f7ff ff7c 	bl	8002aa0 <ILI9341_Write_Command>
}
 8002ba8:	bf00      	nop
 8002baa:	370c      	adds	r7, #12
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd90      	pop	{r4, r7, pc}

08002bb0 <ILI9341_Reset>:

/*HARDWARE RESET*/
void ILI9341_Reset(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8002bb4:	2200      	movs	r2, #0
 8002bb6:	2120      	movs	r1, #32
 8002bb8:	480a      	ldr	r0, [pc, #40]	; (8002be4 <ILI9341_Reset+0x34>)
 8002bba:	f004 fa43 	bl	8007044 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8002bbe:	20c8      	movs	r0, #200	; 0xc8
 8002bc0:	f003 ff56 	bl	8006a70 <HAL_Delay>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	2110      	movs	r1, #16
 8002bc8:	4806      	ldr	r0, [pc, #24]	; (8002be4 <ILI9341_Reset+0x34>)
 8002bca:	f004 fa3b 	bl	8007044 <HAL_GPIO_WritePin>
HAL_Delay(200);
 8002bce:	20c8      	movs	r0, #200	; 0xc8
 8002bd0:	f003 ff4e 	bl	8006a70 <HAL_Delay>
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);	
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	2120      	movs	r1, #32
 8002bd8:	4802      	ldr	r0, [pc, #8]	; (8002be4 <ILI9341_Reset+0x34>)
 8002bda:	f004 fa33 	bl	8007044 <HAL_GPIO_WritePin>
}
 8002bde:	bf00      	nop
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	40021000 	.word	0x40021000

08002be8 <ILI9341_Set_Rotation>:

/*Ser rotation of the screen - changes x0 and y0*/
void ILI9341_Set_Rotation(uint8_t Rotation) 
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b084      	sub	sp, #16
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	4603      	mov	r3, r0
 8002bf0:	71fb      	strb	r3, [r7, #7]
	
uint8_t screen_rotation = Rotation;
 8002bf2:	79fb      	ldrb	r3, [r7, #7]
 8002bf4:	73fb      	strb	r3, [r7, #15]

ILI9341_Write_Command(0x36);
 8002bf6:	2036      	movs	r0, #54	; 0x36
 8002bf8:	f7ff ff52 	bl	8002aa0 <ILI9341_Write_Command>
HAL_Delay(1);
 8002bfc:	2001      	movs	r0, #1
 8002bfe:	f003 ff37 	bl	8006a70 <HAL_Delay>
	
switch(screen_rotation) 
 8002c02:	7bfb      	ldrb	r3, [r7, #15]
 8002c04:	2b03      	cmp	r3, #3
 8002c06:	d837      	bhi.n	8002c78 <ILI9341_Set_Rotation+0x90>
 8002c08:	a201      	add	r2, pc, #4	; (adr r2, 8002c10 <ILI9341_Set_Rotation+0x28>)
 8002c0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c0e:	bf00      	nop
 8002c10:	08002c21 	.word	0x08002c21
 8002c14:	08002c37 	.word	0x08002c37
 8002c18:	08002c4d 	.word	0x08002c4d
 8002c1c:	08002c63 	.word	0x08002c63
	{
		case SCREEN_VERTICAL_1:
			ILI9341_Write_Data(0x40|0x08);
 8002c20:	2048      	movs	r0, #72	; 0x48
 8002c22:	f7ff ff5b 	bl	8002adc <ILI9341_Write_Data>
			LCD_WIDTH = 240;
 8002c26:	4b17      	ldr	r3, [pc, #92]	; (8002c84 <ILI9341_Set_Rotation+0x9c>)
 8002c28:	22f0      	movs	r2, #240	; 0xf0
 8002c2a:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8002c2c:	4b16      	ldr	r3, [pc, #88]	; (8002c88 <ILI9341_Set_Rotation+0xa0>)
 8002c2e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002c32:	801a      	strh	r2, [r3, #0]
			break;
 8002c34:	e021      	b.n	8002c7a <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_1:
			ILI9341_Write_Data(0x20|0x08);
 8002c36:	2028      	movs	r0, #40	; 0x28
 8002c38:	f7ff ff50 	bl	8002adc <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8002c3c:	4b11      	ldr	r3, [pc, #68]	; (8002c84 <ILI9341_Set_Rotation+0x9c>)
 8002c3e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002c42:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8002c44:	4b10      	ldr	r3, [pc, #64]	; (8002c88 <ILI9341_Set_Rotation+0xa0>)
 8002c46:	22f0      	movs	r2, #240	; 0xf0
 8002c48:	801a      	strh	r2, [r3, #0]
			break;
 8002c4a:	e016      	b.n	8002c7a <ILI9341_Set_Rotation+0x92>
		case SCREEN_VERTICAL_2:
			ILI9341_Write_Data(0x80|0x08);
 8002c4c:	2088      	movs	r0, #136	; 0x88
 8002c4e:	f7ff ff45 	bl	8002adc <ILI9341_Write_Data>
			LCD_WIDTH  = 240;
 8002c52:	4b0c      	ldr	r3, [pc, #48]	; (8002c84 <ILI9341_Set_Rotation+0x9c>)
 8002c54:	22f0      	movs	r2, #240	; 0xf0
 8002c56:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 8002c58:	4b0b      	ldr	r3, [pc, #44]	; (8002c88 <ILI9341_Set_Rotation+0xa0>)
 8002c5a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002c5e:	801a      	strh	r2, [r3, #0]
			break;
 8002c60:	e00b      	b.n	8002c7a <ILI9341_Set_Rotation+0x92>
		case SCREEN_HORIZONTAL_2:
			ILI9341_Write_Data(0x40|0x80|0x20|0x08);
 8002c62:	20e8      	movs	r0, #232	; 0xe8
 8002c64:	f7ff ff3a 	bl	8002adc <ILI9341_Write_Data>
			LCD_WIDTH  = 320;
 8002c68:	4b06      	ldr	r3, [pc, #24]	; (8002c84 <ILI9341_Set_Rotation+0x9c>)
 8002c6a:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002c6e:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 8002c70:	4b05      	ldr	r3, [pc, #20]	; (8002c88 <ILI9341_Set_Rotation+0xa0>)
 8002c72:	22f0      	movs	r2, #240	; 0xf0
 8002c74:	801a      	strh	r2, [r3, #0]
			break;
 8002c76:	e000      	b.n	8002c7a <ILI9341_Set_Rotation+0x92>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 8002c78:	bf00      	nop
	}
}
 8002c7a:	bf00      	nop
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	2000000e 	.word	0x2000000e
 8002c88:	2000000c 	.word	0x2000000c

08002c8c <ILI9341_Enable>:

/*Enable LCD display*/
void ILI9341_Enable(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	af00      	add	r7, sp, #0
HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8002c90:	2201      	movs	r2, #1
 8002c92:	2120      	movs	r1, #32
 8002c94:	4802      	ldr	r0, [pc, #8]	; (8002ca0 <ILI9341_Enable+0x14>)
 8002c96:	f004 f9d5 	bl	8007044 <HAL_GPIO_WritePin>
}
 8002c9a:	bf00      	nop
 8002c9c:	bd80      	pop	{r7, pc}
 8002c9e:	bf00      	nop
 8002ca0:	40021000 	.word	0x40021000

08002ca4 <ILI9341_Init>:

/*Initialize LCD display*/
void ILI9341_Init(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0

ILI9341_Enable();
 8002ca8:	f7ff fff0 	bl	8002c8c <ILI9341_Enable>
ILI9341_SPI_Init();
 8002cac:	f7ff feda 	bl	8002a64 <ILI9341_SPI_Init>
ILI9341_Reset();
 8002cb0:	f7ff ff7e 	bl	8002bb0 <ILI9341_Reset>

//SOFTWARE RESET
ILI9341_Write_Command(0x01);
 8002cb4:	2001      	movs	r0, #1
 8002cb6:	f7ff fef3 	bl	8002aa0 <ILI9341_Write_Command>
HAL_Delay(1000);
 8002cba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002cbe:	f003 fed7 	bl	8006a70 <HAL_Delay>
	
//POWER CONTROL A
ILI9341_Write_Command(0xCB);
 8002cc2:	20cb      	movs	r0, #203	; 0xcb
 8002cc4:	f7ff feec 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x39);
 8002cc8:	2039      	movs	r0, #57	; 0x39
 8002cca:	f7ff ff07 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x2C);
 8002cce:	202c      	movs	r0, #44	; 0x2c
 8002cd0:	f7ff ff04 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8002cd4:	2000      	movs	r0, #0
 8002cd6:	f7ff ff01 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x34);
 8002cda:	2034      	movs	r0, #52	; 0x34
 8002cdc:	f7ff fefe 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x02);
 8002ce0:	2002      	movs	r0, #2
 8002ce2:	f7ff fefb 	bl	8002adc <ILI9341_Write_Data>

//POWER CONTROL B
ILI9341_Write_Command(0xCF);
 8002ce6:	20cf      	movs	r0, #207	; 0xcf
 8002ce8:	f7ff feda 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002cec:	2000      	movs	r0, #0
 8002cee:	f7ff fef5 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8002cf2:	20c1      	movs	r0, #193	; 0xc1
 8002cf4:	f7ff fef2 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x30);
 8002cf8:	2030      	movs	r0, #48	; 0x30
 8002cfa:	f7ff feef 	bl	8002adc <ILI9341_Write_Data>

//DRIVER TIMING CONTROL A
ILI9341_Write_Command(0xE8);
 8002cfe:	20e8      	movs	r0, #232	; 0xe8
 8002d00:	f7ff fece 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x85);
 8002d04:	2085      	movs	r0, #133	; 0x85
 8002d06:	f7ff fee9 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8002d0a:	2000      	movs	r0, #0
 8002d0c:	f7ff fee6 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x78);
 8002d10:	2078      	movs	r0, #120	; 0x78
 8002d12:	f7ff fee3 	bl	8002adc <ILI9341_Write_Data>

//DRIVER TIMING CONTROL B
ILI9341_Write_Command(0xEA);
 8002d16:	20ea      	movs	r0, #234	; 0xea
 8002d18:	f7ff fec2 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002d1c:	2000      	movs	r0, #0
 8002d1e:	f7ff fedd 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8002d22:	2000      	movs	r0, #0
 8002d24:	f7ff feda 	bl	8002adc <ILI9341_Write_Data>

//POWER ON SEQUENCE CONTROL
ILI9341_Write_Command(0xED);
 8002d28:	20ed      	movs	r0, #237	; 0xed
 8002d2a:	f7ff feb9 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x64);
 8002d2e:	2064      	movs	r0, #100	; 0x64
 8002d30:	f7ff fed4 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002d34:	2003      	movs	r0, #3
 8002d36:	f7ff fed1 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x12);
 8002d3a:	2012      	movs	r0, #18
 8002d3c:	f7ff fece 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x81);
 8002d40:	2081      	movs	r0, #129	; 0x81
 8002d42:	f7ff fecb 	bl	8002adc <ILI9341_Write_Data>

//PUMP RATIO CONTROL
ILI9341_Write_Command(0xF7);
 8002d46:	20f7      	movs	r0, #247	; 0xf7
 8002d48:	f7ff feaa 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x20);
 8002d4c:	2020      	movs	r0, #32
 8002d4e:	f7ff fec5 	bl	8002adc <ILI9341_Write_Data>

//POWER CONTROL,VRH[5:0]
ILI9341_Write_Command(0xC0);
 8002d52:	20c0      	movs	r0, #192	; 0xc0
 8002d54:	f7ff fea4 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x23);
 8002d58:	2023      	movs	r0, #35	; 0x23
 8002d5a:	f7ff febf 	bl	8002adc <ILI9341_Write_Data>

//POWER CONTROL,SAP[2:0];BT[3:0]
ILI9341_Write_Command(0xC1);
 8002d5e:	20c1      	movs	r0, #193	; 0xc1
 8002d60:	f7ff fe9e 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x10);
 8002d64:	2010      	movs	r0, #16
 8002d66:	f7ff feb9 	bl	8002adc <ILI9341_Write_Data>

//VCM CONTROL
ILI9341_Write_Command(0xC5);
 8002d6a:	20c5      	movs	r0, #197	; 0xc5
 8002d6c:	f7ff fe98 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x3E);
 8002d70:	203e      	movs	r0, #62	; 0x3e
 8002d72:	f7ff feb3 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x28);
 8002d76:	2028      	movs	r0, #40	; 0x28
 8002d78:	f7ff feb0 	bl	8002adc <ILI9341_Write_Data>

//VCM CONTROL 2
ILI9341_Write_Command(0xC7);
 8002d7c:	20c7      	movs	r0, #199	; 0xc7
 8002d7e:	f7ff fe8f 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x86);
 8002d82:	2086      	movs	r0, #134	; 0x86
 8002d84:	f7ff feaa 	bl	8002adc <ILI9341_Write_Data>

//MEMORY ACCESS CONTROL
ILI9341_Write_Command(0x36);
 8002d88:	2036      	movs	r0, #54	; 0x36
 8002d8a:	f7ff fe89 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x48);
 8002d8e:	2048      	movs	r0, #72	; 0x48
 8002d90:	f7ff fea4 	bl	8002adc <ILI9341_Write_Data>

//PIXEL FORMAT
ILI9341_Write_Command(0x3A);
 8002d94:	203a      	movs	r0, #58	; 0x3a
 8002d96:	f7ff fe83 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x55);
 8002d9a:	2055      	movs	r0, #85	; 0x55
 8002d9c:	f7ff fe9e 	bl	8002adc <ILI9341_Write_Data>

//FRAME RATIO CONTROL, STANDARD RGB COLOR
ILI9341_Write_Command(0xB1);
 8002da0:	20b1      	movs	r0, #177	; 0xb1
 8002da2:	f7ff fe7d 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002da6:	2000      	movs	r0, #0
 8002da8:	f7ff fe98 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x18);
 8002dac:	2018      	movs	r0, #24
 8002dae:	f7ff fe95 	bl	8002adc <ILI9341_Write_Data>

//DISPLAY FUNCTION CONTROL
ILI9341_Write_Command(0xB6);
 8002db2:	20b6      	movs	r0, #182	; 0xb6
 8002db4:	f7ff fe74 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x08);
 8002db8:	2008      	movs	r0, #8
 8002dba:	f7ff fe8f 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x82);
 8002dbe:	2082      	movs	r0, #130	; 0x82
 8002dc0:	f7ff fe8c 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x27);
 8002dc4:	2027      	movs	r0, #39	; 0x27
 8002dc6:	f7ff fe89 	bl	8002adc <ILI9341_Write_Data>

//3GAMMA FUNCTION DISABLE
ILI9341_Write_Command(0xF2);
 8002dca:	20f2      	movs	r0, #242	; 0xf2
 8002dcc:	f7ff fe68 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002dd0:	2000      	movs	r0, #0
 8002dd2:	f7ff fe83 	bl	8002adc <ILI9341_Write_Data>

//GAMMA CURVE SELECTED
ILI9341_Write_Command(0x26);
 8002dd6:	2026      	movs	r0, #38	; 0x26
 8002dd8:	f7ff fe62 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x01);
 8002ddc:	2001      	movs	r0, #1
 8002dde:	f7ff fe7d 	bl	8002adc <ILI9341_Write_Data>

//POSITIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE0);
 8002de2:	20e0      	movs	r0, #224	; 0xe0
 8002de4:	f7ff fe5c 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x0F);
 8002de8:	200f      	movs	r0, #15
 8002dea:	f7ff fe77 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8002dee:	2031      	movs	r0, #49	; 0x31
 8002df0:	f7ff fe74 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x2B);
 8002df4:	202b      	movs	r0, #43	; 0x2b
 8002df6:	f7ff fe71 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8002dfa:	200c      	movs	r0, #12
 8002dfc:	f7ff fe6e 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8002e00:	200e      	movs	r0, #14
 8002e02:	f7ff fe6b 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8002e06:	2008      	movs	r0, #8
 8002e08:	f7ff fe68 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x4E);
 8002e0c:	204e      	movs	r0, #78	; 0x4e
 8002e0e:	f7ff fe65 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0xF1);
 8002e12:	20f1      	movs	r0, #241	; 0xf1
 8002e14:	f7ff fe62 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x37);
 8002e18:	2037      	movs	r0, #55	; 0x37
 8002e1a:	f7ff fe5f 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8002e1e:	2007      	movs	r0, #7
 8002e20:	f7ff fe5c 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x10);
 8002e24:	2010      	movs	r0, #16
 8002e26:	f7ff fe59 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002e2a:	2003      	movs	r0, #3
 8002e2c:	f7ff fe56 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8002e30:	200e      	movs	r0, #14
 8002e32:	f7ff fe53 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x09);
 8002e36:	2009      	movs	r0, #9
 8002e38:	f7ff fe50 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x00);
 8002e3c:	2000      	movs	r0, #0
 8002e3e:	f7ff fe4d 	bl	8002adc <ILI9341_Write_Data>

//NEGATIVE GAMMA CORRECTION
ILI9341_Write_Command(0xE1);
 8002e42:	20e1      	movs	r0, #225	; 0xe1
 8002e44:	f7ff fe2c 	bl	8002aa0 <ILI9341_Write_Command>
ILI9341_Write_Data(0x00);
 8002e48:	2000      	movs	r0, #0
 8002e4a:	f7ff fe47 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0E);
 8002e4e:	200e      	movs	r0, #14
 8002e50:	f7ff fe44 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x14);
 8002e54:	2014      	movs	r0, #20
 8002e56:	f7ff fe41 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x03);
 8002e5a:	2003      	movs	r0, #3
 8002e5c:	f7ff fe3e 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x11);
 8002e60:	2011      	movs	r0, #17
 8002e62:	f7ff fe3b 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x07);
 8002e66:	2007      	movs	r0, #7
 8002e68:	f7ff fe38 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8002e6c:	2031      	movs	r0, #49	; 0x31
 8002e6e:	f7ff fe35 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0xC1);
 8002e72:	20c1      	movs	r0, #193	; 0xc1
 8002e74:	f7ff fe32 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x48);
 8002e78:	2048      	movs	r0, #72	; 0x48
 8002e7a:	f7ff fe2f 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x08);
 8002e7e:	2008      	movs	r0, #8
 8002e80:	f7ff fe2c 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8002e84:	200f      	movs	r0, #15
 8002e86:	f7ff fe29 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0C);
 8002e8a:	200c      	movs	r0, #12
 8002e8c:	f7ff fe26 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x31);
 8002e90:	2031      	movs	r0, #49	; 0x31
 8002e92:	f7ff fe23 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x36);
 8002e96:	2036      	movs	r0, #54	; 0x36
 8002e98:	f7ff fe20 	bl	8002adc <ILI9341_Write_Data>
ILI9341_Write_Data(0x0F);
 8002e9c:	200f      	movs	r0, #15
 8002e9e:	f7ff fe1d 	bl	8002adc <ILI9341_Write_Data>

//EXIT SLEEP
ILI9341_Write_Command(0x11);
 8002ea2:	2011      	movs	r0, #17
 8002ea4:	f7ff fdfc 	bl	8002aa0 <ILI9341_Write_Command>
HAL_Delay(120);
 8002ea8:	2078      	movs	r0, #120	; 0x78
 8002eaa:	f003 fde1 	bl	8006a70 <HAL_Delay>

//TURN ON DISPLAY
ILI9341_Write_Command(0x29);
 8002eae:	2029      	movs	r0, #41	; 0x29
 8002eb0:	f7ff fdf6 	bl	8002aa0 <ILI9341_Write_Command>

//STARTING ROTATION
ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8002eb4:	2003      	movs	r0, #3
 8002eb6:	f7ff fe97 	bl	8002be8 <ILI9341_Set_Rotation>

HAL_Delay(10);
 8002eba:	200a      	movs	r0, #10
 8002ebc:	f003 fdd8 	bl	8006a70 <HAL_Delay>
//
}
 8002ec0:	bf00      	nop
 8002ec2:	bd80      	pop	{r7, pc}

08002ec4 <ILI9341_Draw_Colour_Burst>:
}

//INTERNAL FUNCTION OF LIBRARY
/*Sends block colour information to LCD*/
void ILI9341_Draw_Colour_Burst(uint16_t Colour, uint32_t Size)
{
 8002ec4:	b5b0      	push	{r4, r5, r7, lr}
 8002ec6:	b08c      	sub	sp, #48	; 0x30
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	4603      	mov	r3, r0
 8002ecc:	6039      	str	r1, [r7, #0]
 8002ece:	80fb      	strh	r3, [r7, #6]
 8002ed0:	466b      	mov	r3, sp
 8002ed2:	461d      	mov	r5, r3
//SENDS COLOUR
uint32_t Buffer_Size = 0;
 8002ed4:	2300      	movs	r3, #0
 8002ed6:	627b      	str	r3, [r7, #36]	; 0x24
if((Size*2) < BURST_MAX_SIZE)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	005b      	lsls	r3, r3, #1
 8002edc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8002ee0:	d202      	bcs.n	8002ee8 <ILI9341_Draw_Colour_Burst+0x24>
{
	Buffer_Size = Size;
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ee6:	e002      	b.n	8002eee <ILI9341_Draw_Colour_Burst+0x2a>
}
else
{
	Buffer_Size = BURST_MAX_SIZE;
 8002ee8:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002eec:	627b      	str	r3, [r7, #36]	; 0x24
}
	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8002eee:	2201      	movs	r2, #1
 8002ef0:	2140      	movs	r1, #64	; 0x40
 8002ef2:	483d      	ldr	r0, [pc, #244]	; (8002fe8 <ILI9341_Draw_Colour_Burst+0x124>)
 8002ef4:	f004 f8a6 	bl	8007044 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8002ef8:	2200      	movs	r2, #0
 8002efa:	2110      	movs	r1, #16
 8002efc:	483a      	ldr	r0, [pc, #232]	; (8002fe8 <ILI9341_Draw_Colour_Burst+0x124>)
 8002efe:	f004 f8a1 	bl	8007044 <HAL_GPIO_WritePin>

unsigned char chifted = 	Colour>>8;;
 8002f02:	88fb      	ldrh	r3, [r7, #6]
 8002f04:	0a1b      	lsrs	r3, r3, #8
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
unsigned char burst_buffer[Buffer_Size];
 8002f0c:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8002f0e:	4623      	mov	r3, r4
 8002f10:	3b01      	subs	r3, #1
 8002f12:	61fb      	str	r3, [r7, #28]
 8002f14:	4620      	mov	r0, r4
 8002f16:	f04f 0100 	mov.w	r1, #0
 8002f1a:	f04f 0200 	mov.w	r2, #0
 8002f1e:	f04f 0300 	mov.w	r3, #0
 8002f22:	00cb      	lsls	r3, r1, #3
 8002f24:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002f28:	00c2      	lsls	r2, r0, #3
 8002f2a:	4620      	mov	r0, r4
 8002f2c:	f04f 0100 	mov.w	r1, #0
 8002f30:	f04f 0200 	mov.w	r2, #0
 8002f34:	f04f 0300 	mov.w	r3, #0
 8002f38:	00cb      	lsls	r3, r1, #3
 8002f3a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8002f3e:	00c2      	lsls	r2, r0, #3
 8002f40:	1de3      	adds	r3, r4, #7
 8002f42:	08db      	lsrs	r3, r3, #3
 8002f44:	00db      	lsls	r3, r3, #3
 8002f46:	ebad 0d03 	sub.w	sp, sp, r3
 8002f4a:	466b      	mov	r3, sp
 8002f4c:	3300      	adds	r3, #0
 8002f4e:	61bb      	str	r3, [r7, #24]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8002f50:	2300      	movs	r3, #0
 8002f52:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f54:	e00e      	b.n	8002f74 <ILI9341_Draw_Colour_Burst+0xb0>
	{
		burst_buffer[j] = 	chifted;
 8002f56:	69ba      	ldr	r2, [r7, #24]
 8002f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f5a:	4413      	add	r3, r2
 8002f5c:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8002f60:	701a      	strb	r2, [r3, #0]
		burst_buffer[j+1] = Colour;
 8002f62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f64:	3301      	adds	r3, #1
 8002f66:	88fa      	ldrh	r2, [r7, #6]
 8002f68:	b2d1      	uxtb	r1, r2
 8002f6a:	69ba      	ldr	r2, [r7, #24]
 8002f6c:	54d1      	strb	r1, [r2, r3]
for(uint32_t j = 0; j < Buffer_Size; j+=2)
 8002f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f70:	3302      	adds	r3, #2
 8002f72:	62bb      	str	r3, [r7, #40]	; 0x28
 8002f74:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d3ec      	bcc.n	8002f56 <ILI9341_Draw_Colour_Burst+0x92>
	}

uint32_t Sending_Size = Size*2;
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	617b      	str	r3, [r7, #20]
uint32_t Sending_in_Block = Sending_Size/Buffer_Size;
 8002f82:	697a      	ldr	r2, [r7, #20]
 8002f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f86:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f8a:	613b      	str	r3, [r7, #16]
uint32_t Remainder_from_block = Sending_Size%Buffer_Size;
 8002f8c:	697b      	ldr	r3, [r7, #20]
 8002f8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f90:	fbb3 f2f2 	udiv	r2, r3, r2
 8002f94:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002f96:	fb01 f202 	mul.w	r2, r1, r2
 8002f9a:	1a9b      	subs	r3, r3, r2
 8002f9c:	60fb      	str	r3, [r7, #12]

if(Sending_in_Block != 0)
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d010      	beq.n	8002fc6 <ILI9341_Draw_Colour_Burst+0x102>
{
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fa8:	e009      	b.n	8002fbe <ILI9341_Draw_Colour_Burst+0xfa>
		{
		HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Buffer_Size, 10);	
 8002faa:	69b9      	ldr	r1, [r7, #24]
 8002fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fae:	b29a      	uxth	r2, r3
 8002fb0:	230a      	movs	r3, #10
 8002fb2:	480e      	ldr	r0, [pc, #56]	; (8002fec <ILI9341_Draw_Colour_Burst+0x128>)
 8002fb4:	f008 fd81 	bl	800baba <HAL_SPI_Transmit>
	for(uint32_t j = 0; j < (Sending_in_Block); j++)
 8002fb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fba:	3301      	adds	r3, #1
 8002fbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fbe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002fc0:	693b      	ldr	r3, [r7, #16]
 8002fc2:	429a      	cmp	r2, r3
 8002fc4:	d3f1      	bcc.n	8002faa <ILI9341_Draw_Colour_Burst+0xe6>
		}
}

//REMAINDER!
HAL_SPI_Transmit(HSPI_INSTANCE, (unsigned char *)burst_buffer, Remainder_from_block, 10);	
 8002fc6:	69b9      	ldr	r1, [r7, #24]
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	b29a      	uxth	r2, r3
 8002fcc:	230a      	movs	r3, #10
 8002fce:	4807      	ldr	r0, [pc, #28]	; (8002fec <ILI9341_Draw_Colour_Burst+0x128>)
 8002fd0:	f008 fd73 	bl	800baba <HAL_SPI_Transmit>
	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	2110      	movs	r1, #16
 8002fd8:	4803      	ldr	r0, [pc, #12]	; (8002fe8 <ILI9341_Draw_Colour_Burst+0x124>)
 8002fda:	f004 f833 	bl	8007044 <HAL_GPIO_WritePin>
 8002fde:	46ad      	mov	sp, r5
}
 8002fe0:	bf00      	nop
 8002fe2:	3730      	adds	r7, #48	; 0x30
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bdb0      	pop	{r4, r5, r7, pc}
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	20000330 	.word	0x20000330

08002ff0 <ILI9341_Fill_Screen>:

//FILL THE ENTIRE SCREEN WITH SELECTED COLOUR (either #define-d ones or custom 16bit)
/*Sets address (entire screen) and Sends Height*Width ammount of colour information to LCD*/
void ILI9341_Fill_Screen(uint16_t Colour)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	80fb      	strh	r3, [r7, #6]
ILI9341_Set_Address(0,0,LCD_WIDTH,LCD_HEIGHT);	
 8002ffa:	4b0e      	ldr	r3, [pc, #56]	; (8003034 <ILI9341_Fill_Screen+0x44>)
 8002ffc:	881b      	ldrh	r3, [r3, #0]
 8002ffe:	b29a      	uxth	r2, r3
 8003000:	4b0d      	ldr	r3, [pc, #52]	; (8003038 <ILI9341_Fill_Screen+0x48>)
 8003002:	881b      	ldrh	r3, [r3, #0]
 8003004:	b29b      	uxth	r3, r3
 8003006:	2100      	movs	r1, #0
 8003008:	2000      	movs	r0, #0
 800300a:	f7ff fd85 	bl	8002b18 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, LCD_WIDTH*LCD_HEIGHT);	
 800300e:	4b09      	ldr	r3, [pc, #36]	; (8003034 <ILI9341_Fill_Screen+0x44>)
 8003010:	881b      	ldrh	r3, [r3, #0]
 8003012:	b29b      	uxth	r3, r3
 8003014:	461a      	mov	r2, r3
 8003016:	4b08      	ldr	r3, [pc, #32]	; (8003038 <ILI9341_Fill_Screen+0x48>)
 8003018:	881b      	ldrh	r3, [r3, #0]
 800301a:	b29b      	uxth	r3, r3
 800301c:	fb03 f302 	mul.w	r3, r3, r2
 8003020:	461a      	mov	r2, r3
 8003022:	88fb      	ldrh	r3, [r7, #6]
 8003024:	4611      	mov	r1, r2
 8003026:	4618      	mov	r0, r3
 8003028:	f7ff ff4c 	bl	8002ec4 <ILI9341_Draw_Colour_Burst>
}
 800302c:	bf00      	nop
 800302e:	3708      	adds	r7, #8
 8003030:	46bd      	mov	sp, r7
 8003032:	bd80      	pop	{r7, pc}
 8003034:	2000000e 	.word	0x2000000e
 8003038:	2000000c 	.word	0x2000000c

0800303c <ILI9341_Draw_Pixel>:
//Location is dependant on screen orientation. x0 and y0 locations change with orientations.
//Using pixels to draw big simple structures is not recommended as it is really slow
//Try using either rectangles or lines if possible
//
void ILI9341_Draw_Pixel(uint16_t X,uint16_t Y,uint16_t Colour) 
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b086      	sub	sp, #24
 8003040:	af00      	add	r7, sp, #0
 8003042:	4603      	mov	r3, r0
 8003044:	80fb      	strh	r3, [r7, #6]
 8003046:	460b      	mov	r3, r1
 8003048:	80bb      	strh	r3, [r7, #4]
 800304a:	4613      	mov	r3, r2
 800304c:	807b      	strh	r3, [r7, #2]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800304e:	4b5b      	ldr	r3, [pc, #364]	; (80031bc <ILI9341_Draw_Pixel+0x180>)
 8003050:	881b      	ldrh	r3, [r3, #0]
 8003052:	b29b      	uxth	r3, r3
 8003054:	88fa      	ldrh	r2, [r7, #6]
 8003056:	429a      	cmp	r2, r3
 8003058:	f080 80ac 	bcs.w	80031b4 <ILI9341_Draw_Pixel+0x178>
 800305c:	4b58      	ldr	r3, [pc, #352]	; (80031c0 <ILI9341_Draw_Pixel+0x184>)
 800305e:	881b      	ldrh	r3, [r3, #0]
 8003060:	b29b      	uxth	r3, r3
 8003062:	88ba      	ldrh	r2, [r7, #4]
 8003064:	429a      	cmp	r2, r3
 8003066:	f080 80a5 	bcs.w	80031b4 <ILI9341_Draw_Pixel+0x178>
	
//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 800306a:	2200      	movs	r2, #0
 800306c:	2140      	movs	r1, #64	; 0x40
 800306e:	4855      	ldr	r0, [pc, #340]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 8003070:	f003 ffe8 	bl	8007044 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003074:	2200      	movs	r2, #0
 8003076:	2110      	movs	r1, #16
 8003078:	4852      	ldr	r0, [pc, #328]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 800307a:	f003 ffe3 	bl	8007044 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2A);
 800307e:	202a      	movs	r0, #42	; 0x2a
 8003080:	f7ff fcfc 	bl	8002a7c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);	
 8003084:	2201      	movs	r2, #1
 8003086:	2140      	movs	r1, #64	; 0x40
 8003088:	484e      	ldr	r0, [pc, #312]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 800308a:	f003 ffdb 	bl	8007044 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);		
 800308e:	2201      	movs	r2, #1
 8003090:	2110      	movs	r1, #16
 8003092:	484c      	ldr	r0, [pc, #304]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 8003094:	f003 ffd6 	bl	8007044 <HAL_GPIO_WritePin>

//XDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 8003098:	2200      	movs	r2, #0
 800309a:	2110      	movs	r1, #16
 800309c:	4849      	ldr	r0, [pc, #292]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 800309e:	f003 ffd1 	bl	8007044 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer[4] = {X>>8,X, (X+1)>>8, (X+1)};
 80030a2:	88fb      	ldrh	r3, [r7, #6]
 80030a4:	0a1b      	lsrs	r3, r3, #8
 80030a6:	b29b      	uxth	r3, r3
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	753b      	strb	r3, [r7, #20]
 80030ac:	88fb      	ldrh	r3, [r7, #6]
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	757b      	strb	r3, [r7, #21]
 80030b2:	88fb      	ldrh	r3, [r7, #6]
 80030b4:	3301      	adds	r3, #1
 80030b6:	121b      	asrs	r3, r3, #8
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	75bb      	strb	r3, [r7, #22]
 80030bc:	88fb      	ldrh	r3, [r7, #6]
 80030be:	b2db      	uxtb	r3, r3
 80030c0:	3301      	adds	r3, #1
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	75fb      	strb	r3, [r7, #23]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1);
 80030c6:	f107 0114 	add.w	r1, r7, #20
 80030ca:	2301      	movs	r3, #1
 80030cc:	2204      	movs	r2, #4
 80030ce:	483e      	ldr	r0, [pc, #248]	; (80031c8 <ILI9341_Draw_Pixel+0x18c>)
 80030d0:	f008 fcf3 	bl	800baba <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80030d4:	2201      	movs	r2, #1
 80030d6:	2110      	movs	r1, #16
 80030d8:	483a      	ldr	r0, [pc, #232]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 80030da:	f003 ffb3 	bl	8007044 <HAL_GPIO_WritePin>

//ADDRESS
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 80030de:	2200      	movs	r2, #0
 80030e0:	2140      	movs	r1, #64	; 0x40
 80030e2:	4838      	ldr	r0, [pc, #224]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 80030e4:	f003 ffae 	bl	8007044 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 80030e8:	2200      	movs	r2, #0
 80030ea:	2110      	movs	r1, #16
 80030ec:	4835      	ldr	r0, [pc, #212]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 80030ee:	f003 ffa9 	bl	8007044 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2B);
 80030f2:	202b      	movs	r0, #43	; 0x2b
 80030f4:	f7ff fcc2 	bl	8002a7c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 80030f8:	2201      	movs	r2, #1
 80030fa:	2140      	movs	r1, #64	; 0x40
 80030fc:	4831      	ldr	r0, [pc, #196]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 80030fe:	f003 ffa1 	bl	8007044 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8003102:	2201      	movs	r2, #1
 8003104:	2110      	movs	r1, #16
 8003106:	482f      	ldr	r0, [pc, #188]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 8003108:	f003 ff9c 	bl	8007044 <HAL_GPIO_WritePin>

//YDATA
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 800310c:	2200      	movs	r2, #0
 800310e:	2110      	movs	r1, #16
 8003110:	482c      	ldr	r0, [pc, #176]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 8003112:	f003 ff97 	bl	8007044 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer1[4] = {Y>>8,Y, (Y+1)>>8, (Y+1)};
 8003116:	88bb      	ldrh	r3, [r7, #4]
 8003118:	0a1b      	lsrs	r3, r3, #8
 800311a:	b29b      	uxth	r3, r3
 800311c:	b2db      	uxtb	r3, r3
 800311e:	743b      	strb	r3, [r7, #16]
 8003120:	88bb      	ldrh	r3, [r7, #4]
 8003122:	b2db      	uxtb	r3, r3
 8003124:	747b      	strb	r3, [r7, #17]
 8003126:	88bb      	ldrh	r3, [r7, #4]
 8003128:	3301      	adds	r3, #1
 800312a:	121b      	asrs	r3, r3, #8
 800312c:	b2db      	uxtb	r3, r3
 800312e:	74bb      	strb	r3, [r7, #18]
 8003130:	88bb      	ldrh	r3, [r7, #4]
 8003132:	b2db      	uxtb	r3, r3
 8003134:	3301      	adds	r3, #1
 8003136:	b2db      	uxtb	r3, r3
 8003138:	74fb      	strb	r3, [r7, #19]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1);
 800313a:	f107 0110 	add.w	r1, r7, #16
 800313e:	2301      	movs	r3, #1
 8003140:	2204      	movs	r2, #4
 8003142:	4821      	ldr	r0, [pc, #132]	; (80031c8 <ILI9341_Draw_Pixel+0x18c>)
 8003144:	f008 fcb9 	bl	800baba <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8003148:	2201      	movs	r2, #1
 800314a:	2110      	movs	r1, #16
 800314c:	481d      	ldr	r0, [pc, #116]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 800314e:	f003 ff79 	bl	8007044 <HAL_GPIO_WritePin>

//ADDRESS	
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);	
 8003152:	2200      	movs	r2, #0
 8003154:	2140      	movs	r1, #64	; 0x40
 8003156:	481b      	ldr	r0, [pc, #108]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 8003158:	f003 ff74 	bl	8007044 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);	
 800315c:	2200      	movs	r2, #0
 800315e:	2110      	movs	r1, #16
 8003160:	4818      	ldr	r0, [pc, #96]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 8003162:	f003 ff6f 	bl	8007044 <HAL_GPIO_WritePin>
ILI9341_SPI_Send(0x2C);
 8003166:	202c      	movs	r0, #44	; 0x2c
 8003168:	f7ff fc88 	bl	8002a7c <ILI9341_SPI_Send>
HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);			
 800316c:	2201      	movs	r2, #1
 800316e:	2140      	movs	r1, #64	; 0x40
 8003170:	4814      	ldr	r0, [pc, #80]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 8003172:	f003 ff67 	bl	8007044 <HAL_GPIO_WritePin>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);			
 8003176:	2201      	movs	r2, #1
 8003178:	2110      	movs	r1, #16
 800317a:	4812      	ldr	r0, [pc, #72]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 800317c:	f003 ff62 	bl	8007044 <HAL_GPIO_WritePin>

//COLOUR	
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8003180:	2200      	movs	r2, #0
 8003182:	2110      	movs	r1, #16
 8003184:	480f      	ldr	r0, [pc, #60]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 8003186:	f003 ff5d 	bl	8007044 <HAL_GPIO_WritePin>
unsigned char Temp_Buffer2[2] = {Colour>>8, Colour};
 800318a:	887b      	ldrh	r3, [r7, #2]
 800318c:	0a1b      	lsrs	r3, r3, #8
 800318e:	b29b      	uxth	r3, r3
 8003190:	b2db      	uxtb	r3, r3
 8003192:	733b      	strb	r3, [r7, #12]
 8003194:	887b      	ldrh	r3, [r7, #2]
 8003196:	b2db      	uxtb	r3, r3
 8003198:	737b      	strb	r3, [r7, #13]
HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1);
 800319a:	f107 010c 	add.w	r1, r7, #12
 800319e:	2301      	movs	r3, #1
 80031a0:	2202      	movs	r2, #2
 80031a2:	4809      	ldr	r0, [pc, #36]	; (80031c8 <ILI9341_Draw_Pixel+0x18c>)
 80031a4:	f008 fc89 	bl	800baba <HAL_SPI_Transmit>
HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 80031a8:	2201      	movs	r2, #1
 80031aa:	2110      	movs	r1, #16
 80031ac:	4805      	ldr	r0, [pc, #20]	; (80031c4 <ILI9341_Draw_Pixel+0x188>)
 80031ae:	f003 ff49 	bl	8007044 <HAL_GPIO_WritePin>
 80031b2:	e000      	b.n	80031b6 <ILI9341_Draw_Pixel+0x17a>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 80031b4:	bf00      	nop
	
}
 80031b6:	3718      	adds	r7, #24
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bd80      	pop	{r7, pc}
 80031bc:	2000000e 	.word	0x2000000e
 80031c0:	2000000c 	.word	0x2000000c
 80031c4:	40021000 	.word	0x40021000
 80031c8:	20000330 	.word	0x20000330

080031cc <ILI9341_Draw_Rectangle>:
//Rectangle is hollow. X and Y positions mark the upper left corner of rectangle
//As with all other draw calls x0 and y0 locations dependant on screen orientation
//

void ILI9341_Draw_Rectangle(uint16_t X, uint16_t Y, uint16_t Width, uint16_t Height, uint16_t Colour)
{
 80031cc:	b590      	push	{r4, r7, lr}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	4604      	mov	r4, r0
 80031d4:	4608      	mov	r0, r1
 80031d6:	4611      	mov	r1, r2
 80031d8:	461a      	mov	r2, r3
 80031da:	4623      	mov	r3, r4
 80031dc:	80fb      	strh	r3, [r7, #6]
 80031de:	4603      	mov	r3, r0
 80031e0:	80bb      	strh	r3, [r7, #4]
 80031e2:	460b      	mov	r3, r1
 80031e4:	807b      	strh	r3, [r7, #2]
 80031e6:	4613      	mov	r3, r2
 80031e8:	803b      	strh	r3, [r7, #0]
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 80031ea:	4b24      	ldr	r3, [pc, #144]	; (800327c <ILI9341_Draw_Rectangle+0xb0>)
 80031ec:	881b      	ldrh	r3, [r3, #0]
 80031ee:	b29b      	uxth	r3, r3
 80031f0:	88fa      	ldrh	r2, [r7, #6]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d23d      	bcs.n	8003272 <ILI9341_Draw_Rectangle+0xa6>
 80031f6:	4b22      	ldr	r3, [pc, #136]	; (8003280 <ILI9341_Draw_Rectangle+0xb4>)
 80031f8:	881b      	ldrh	r3, [r3, #0]
 80031fa:	b29b      	uxth	r3, r3
 80031fc:	88ba      	ldrh	r2, [r7, #4]
 80031fe:	429a      	cmp	r2, r3
 8003200:	d237      	bcs.n	8003272 <ILI9341_Draw_Rectangle+0xa6>
if((X+Width-1)>=LCD_WIDTH)
 8003202:	88fa      	ldrh	r2, [r7, #6]
 8003204:	887b      	ldrh	r3, [r7, #2]
 8003206:	4413      	add	r3, r2
 8003208:	4a1c      	ldr	r2, [pc, #112]	; (800327c <ILI9341_Draw_Rectangle+0xb0>)
 800320a:	8812      	ldrh	r2, [r2, #0]
 800320c:	b292      	uxth	r2, r2
 800320e:	4293      	cmp	r3, r2
 8003210:	dd05      	ble.n	800321e <ILI9341_Draw_Rectangle+0x52>
	{
		Width=LCD_WIDTH-X;
 8003212:	4b1a      	ldr	r3, [pc, #104]	; (800327c <ILI9341_Draw_Rectangle+0xb0>)
 8003214:	881b      	ldrh	r3, [r3, #0]
 8003216:	b29a      	uxth	r2, r3
 8003218:	88fb      	ldrh	r3, [r7, #6]
 800321a:	1ad3      	subs	r3, r2, r3
 800321c:	807b      	strh	r3, [r7, #2]
	}
if((Y+Height-1)>=LCD_HEIGHT)
 800321e:	88ba      	ldrh	r2, [r7, #4]
 8003220:	883b      	ldrh	r3, [r7, #0]
 8003222:	4413      	add	r3, r2
 8003224:	4a16      	ldr	r2, [pc, #88]	; (8003280 <ILI9341_Draw_Rectangle+0xb4>)
 8003226:	8812      	ldrh	r2, [r2, #0]
 8003228:	b292      	uxth	r2, r2
 800322a:	4293      	cmp	r3, r2
 800322c:	dd05      	ble.n	800323a <ILI9341_Draw_Rectangle+0x6e>
	{
		Height=LCD_HEIGHT-Y;
 800322e:	4b14      	ldr	r3, [pc, #80]	; (8003280 <ILI9341_Draw_Rectangle+0xb4>)
 8003230:	881b      	ldrh	r3, [r3, #0]
 8003232:	b29a      	uxth	r2, r3
 8003234:	88bb      	ldrh	r3, [r7, #4]
 8003236:	1ad3      	subs	r3, r2, r3
 8003238:	803b      	strh	r3, [r7, #0]
	}
ILI9341_Set_Address(X, Y, X+Width-1, Y+Height-1);
 800323a:	88fa      	ldrh	r2, [r7, #6]
 800323c:	887b      	ldrh	r3, [r7, #2]
 800323e:	4413      	add	r3, r2
 8003240:	b29b      	uxth	r3, r3
 8003242:	3b01      	subs	r3, #1
 8003244:	b29c      	uxth	r4, r3
 8003246:	88ba      	ldrh	r2, [r7, #4]
 8003248:	883b      	ldrh	r3, [r7, #0]
 800324a:	4413      	add	r3, r2
 800324c:	b29b      	uxth	r3, r3
 800324e:	3b01      	subs	r3, #1
 8003250:	b29b      	uxth	r3, r3
 8003252:	88b9      	ldrh	r1, [r7, #4]
 8003254:	88f8      	ldrh	r0, [r7, #6]
 8003256:	4622      	mov	r2, r4
 8003258:	f7ff fc5e 	bl	8002b18 <ILI9341_Set_Address>
ILI9341_Draw_Colour_Burst(Colour, Height*Width);
 800325c:	883b      	ldrh	r3, [r7, #0]
 800325e:	887a      	ldrh	r2, [r7, #2]
 8003260:	fb02 f303 	mul.w	r3, r2, r3
 8003264:	461a      	mov	r2, r3
 8003266:	8b3b      	ldrh	r3, [r7, #24]
 8003268:	4611      	mov	r1, r2
 800326a:	4618      	mov	r0, r3
 800326c:	f7ff fe2a 	bl	8002ec4 <ILI9341_Draw_Colour_Burst>
 8003270:	e000      	b.n	8003274 <ILI9341_Draw_Rectangle+0xa8>
if((X >=LCD_WIDTH) || (Y >=LCD_HEIGHT)) return;
 8003272:	bf00      	nop
}
 8003274:	370c      	adds	r7, #12
 8003276:	46bd      	mov	sp, r7
 8003278:	bd90      	pop	{r4, r7, pc}
 800327a:	bf00      	nop
 800327c:	2000000e 	.word	0x2000000e
 8003280:	2000000c 	.word	0x2000000c

08003284 <menu>:
uint8_t pointer_on_selected_menu =1;
//uint8_t p =0;
//void print_sign(p);

void menu()
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b082      	sub	sp, #8
 8003288:	af00      	add	r7, sp, #0
	Menu_SetGenericWriteCallback(Generic_Write);  //   Generic_Write   point in Menu_SetGenericWriteCallback
 800328a:	4832      	ldr	r0, [pc, #200]	; (8003354 <menu+0xd0>)
 800328c:	f000 fd4a 	bl	8003d24 <Menu_SetGenericWriteCallback>

	//print_all_top_menu();
	Menu_Navigate(&Menu_1);
 8003290:	4831      	ldr	r0, [pc, #196]	; (8003358 <menu+0xd4>)
 8003292:	f000 fd19 	bl	8003cc8 <Menu_Navigate>
//	print_sign(p);
//	Menu_Navigate(&Menu_2);
//	Menu_Navigate(&Menu_3);
	while (1)
	  {
	   uint8_t pressed_key = getPressKey();
 8003296:	f000 fc4f 	bl	8003b38 <getPressKey>
 800329a:	4603      	mov	r3, r0
 800329c:	71fb      	strb	r3, [r7, #7]

	   if (pressed_key != BUTTON_NOTHING && !flagPressed)
 800329e:	79fb      	ldrb	r3, [r7, #7]
 80032a0:	2bff      	cmp	r3, #255	; 0xff
 80032a2:	d04a      	beq.n	800333a <menu+0xb6>
 80032a4:	4b2d      	ldr	r3, [pc, #180]	; (800335c <menu+0xd8>)
 80032a6:	781b      	ldrb	r3, [r3, #0]
 80032a8:	f083 0301 	eor.w	r3, r3, #1
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d043      	beq.n	800333a <menu+0xb6>
	   {
			flagPressed = true;
 80032b2:	4b2a      	ldr	r3, [pc, #168]	; (800335c <menu+0xd8>)
 80032b4:	2201      	movs	r2, #1
 80032b6:	701a      	strb	r2, [r3, #0]
			switch(pressed_key)
 80032b8:	79fb      	ldrb	r3, [r7, #7]
 80032ba:	2b04      	cmp	r3, #4
 80032bc:	d83b      	bhi.n	8003336 <menu+0xb2>
 80032be:	a201      	add	r2, pc, #4	; (adr r2, 80032c4 <menu+0x40>)
 80032c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c4:	080032d9 	.word	0x080032d9
 80032c8:	080032e9 	.word	0x080032e9
 80032cc:	08003305 	.word	0x08003305
 80032d0:	08003321 	.word	0x08003321
 80032d4:	08003331 	.word	0x08003331
			{
				case BUTTON_LEFT:
					Menu_Navigate(MENU_PARENT);
 80032d8:	f000 fcea 	bl	8003cb0 <Menu_GetCurrentMenu>
 80032dc:	4603      	mov	r3, r0
 80032de:	689b      	ldr	r3, [r3, #8]
 80032e0:	4618      	mov	r0, r3
 80032e2:	f000 fcf1 	bl	8003cc8 <Menu_Navigate>
					break;
 80032e6:	e027      	b.n	8003338 <menu+0xb4>

				case BUTTON_UP:
					pointer_on_selected_menu--;			// <<<<<<<<<<<<<<<<
 80032e8:	4b1d      	ldr	r3, [pc, #116]	; (8003360 <menu+0xdc>)
 80032ea:	781b      	ldrb	r3, [r3, #0]
 80032ec:	3b01      	subs	r3, #1
 80032ee:	b2da      	uxtb	r2, r3
 80032f0:	4b1b      	ldr	r3, [pc, #108]	; (8003360 <menu+0xdc>)
 80032f2:	701a      	strb	r2, [r3, #0]
					Menu_Navigate(MENU_PREVIOUS);
 80032f4:	f000 fcdc 	bl	8003cb0 <Menu_GetCurrentMenu>
 80032f8:	4603      	mov	r3, r0
 80032fa:	685b      	ldr	r3, [r3, #4]
 80032fc:	4618      	mov	r0, r3
 80032fe:	f000 fce3 	bl	8003cc8 <Menu_Navigate>
					break;
 8003302:	e019      	b.n	8003338 <menu+0xb4>

				case BUTTON_DOWN:
					pointer_on_selected_menu++;			// <<<<<<<<<<<<<<<<
 8003304:	4b16      	ldr	r3, [pc, #88]	; (8003360 <menu+0xdc>)
 8003306:	781b      	ldrb	r3, [r3, #0]
 8003308:	3301      	adds	r3, #1
 800330a:	b2da      	uxtb	r2, r3
 800330c:	4b14      	ldr	r3, [pc, #80]	; (8003360 <menu+0xdc>)
 800330e:	701a      	strb	r2, [r3, #0]
					Menu_Navigate(MENU_NEXT);
 8003310:	f000 fcce 	bl	8003cb0 <Menu_GetCurrentMenu>
 8003314:	4603      	mov	r3, r0
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4618      	mov	r0, r3
 800331a:	f000 fcd5 	bl	8003cc8 <Menu_Navigate>
					break;
 800331e:	e00b      	b.n	8003338 <menu+0xb4>

				case BUTTON_RIGHT:
					Menu_Navigate(MENU_CHILD);
 8003320:	f000 fcc6 	bl	8003cb0 <Menu_GetCurrentMenu>
 8003324:	4603      	mov	r3, r0
 8003326:	68db      	ldr	r3, [r3, #12]
 8003328:	4618      	mov	r0, r3
 800332a:	f000 fccd 	bl	8003cc8 <Menu_Navigate>
					break;
 800332e:	e003      	b.n	8003338 <menu+0xb4>

				case BUTTON_SELECT:
					Menu_EnterCurrentItem();
 8003330:	f000 fd0c 	bl	8003d4c <Menu_EnterCurrentItem>
					break;
 8003334:	e000      	b.n	8003338 <menu+0xb4>

			 default:
			  break;
 8003336:	bf00      	nop
			switch(pressed_key)
 8003338:	e00b      	b.n	8003352 <menu+0xce>
			}
	   }
	   else if (getPressKey() == BUTTON_NOTHING && flagPressed)
 800333a:	f000 fbfd 	bl	8003b38 <getPressKey>
 800333e:	4603      	mov	r3, r0
 8003340:	2bff      	cmp	r3, #255	; 0xff
 8003342:	d1a8      	bne.n	8003296 <menu+0x12>
 8003344:	4b05      	ldr	r3, [pc, #20]	; (800335c <menu+0xd8>)
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d0a4      	beq.n	8003296 <menu+0x12>
	   {
		   flagPressed = false;
 800334c:	4b03      	ldr	r3, [pc, #12]	; (800335c <menu+0xd8>)
 800334e:	2200      	movs	r2, #0
 8003350:	701a      	strb	r2, [r3, #0]
	  {
 8003352:	e7a0      	b.n	8003296 <menu+0x12>
 8003354:	08003c69 	.word	0x08003c69
 8003358:	0801168c 	.word	0x0801168c
 800335c:	200002a8 	.word	0x200002a8
 8003360:	2000014c 	.word	0x2000014c

08003364 <print_all_top_menu>:
	  }
}
// -----------------------------------------------------------------------
//// TEST PRINT FUNCTION <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
void print_all_top_menu(void)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b082      	sub	sp, #8
 8003368:	af02      	add	r7, sp, #8
	// Claen all menu place
	ILI9341_Draw_Text( "                                   ", 30, 110, RED, 2, BLACK);
 800336a:	2300      	movs	r3, #0
 800336c:	9301      	str	r3, [sp, #4]
 800336e:	2302      	movs	r3, #2
 8003370:	9300      	str	r3, [sp, #0]
 8003372:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003376:	226e      	movs	r2, #110	; 0x6e
 8003378:	211e      	movs	r1, #30
 800337a:	4884      	ldr	r0, [pc, #528]	; (800358c <print_all_top_menu+0x228>)
 800337c:	f7ff fb44 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 130, RED, 2, BLACK);
 8003380:	2300      	movs	r3, #0
 8003382:	9301      	str	r3, [sp, #4]
 8003384:	2302      	movs	r3, #2
 8003386:	9300      	str	r3, [sp, #0]
 8003388:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800338c:	2282      	movs	r2, #130	; 0x82
 800338e:	211e      	movs	r1, #30
 8003390:	487e      	ldr	r0, [pc, #504]	; (800358c <print_all_top_menu+0x228>)
 8003392:	f7ff fb39 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 150, RED, 2, BLACK);
 8003396:	2300      	movs	r3, #0
 8003398:	9301      	str	r3, [sp, #4]
 800339a:	2302      	movs	r3, #2
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80033a2:	2296      	movs	r2, #150	; 0x96
 80033a4:	211e      	movs	r1, #30
 80033a6:	4879      	ldr	r0, [pc, #484]	; (800358c <print_all_top_menu+0x228>)
 80033a8:	f7ff fb2e 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 170, RED, 2, BLACK);
 80033ac:	2300      	movs	r3, #0
 80033ae:	9301      	str	r3, [sp, #4]
 80033b0:	2302      	movs	r3, #2
 80033b2:	9300      	str	r3, [sp, #0]
 80033b4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80033b8:	22aa      	movs	r2, #170	; 0xaa
 80033ba:	211e      	movs	r1, #30
 80033bc:	4873      	ldr	r0, [pc, #460]	; (800358c <print_all_top_menu+0x228>)
 80033be:	f7ff fb23 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 190, RED, 2, BLACK);
 80033c2:	2300      	movs	r3, #0
 80033c4:	9301      	str	r3, [sp, #4]
 80033c6:	2302      	movs	r3, #2
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80033ce:	22be      	movs	r2, #190	; 0xbe
 80033d0:	211e      	movs	r1, #30
 80033d2:	486e      	ldr	r0, [pc, #440]	; (800358c <print_all_top_menu+0x228>)
 80033d4:	f7ff fb18 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 210, RED, 2, BLACK);
 80033d8:	2300      	movs	r3, #0
 80033da:	9301      	str	r3, [sp, #4]
 80033dc:	2302      	movs	r3, #2
 80033de:	9300      	str	r3, [sp, #0]
 80033e0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80033e4:	22d2      	movs	r2, #210	; 0xd2
 80033e6:	211e      	movs	r1, #30
 80033e8:	4868      	ldr	r0, [pc, #416]	; (800358c <print_all_top_menu+0x228>)
 80033ea:	f7ff fb0d 	bl	8002a08 <ILI9341_Draw_Text>

	// Print all main menus
	ILI9341_Draw_Text(main_menus[0], 30, 110, WHITE, 2, BLACK);
 80033ee:	2300      	movs	r3, #0
 80033f0:	9301      	str	r3, [sp, #4]
 80033f2:	2302      	movs	r3, #2
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033fa:	226e      	movs	r2, #110	; 0x6e
 80033fc:	211e      	movs	r1, #30
 80033fe:	4864      	ldr	r0, [pc, #400]	; (8003590 <print_all_top_menu+0x22c>)
 8003400:	f7ff fb02 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(main_menus[1], 30, 130, WHITE, 2, BLACK);
 8003404:	2300      	movs	r3, #0
 8003406:	9301      	str	r3, [sp, #4]
 8003408:	2302      	movs	r3, #2
 800340a:	9300      	str	r3, [sp, #0]
 800340c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003410:	2282      	movs	r2, #130	; 0x82
 8003412:	211e      	movs	r1, #30
 8003414:	485f      	ldr	r0, [pc, #380]	; (8003594 <print_all_top_menu+0x230>)
 8003416:	f7ff faf7 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(main_menus[2], 30, 150, WHITE, 2, BLACK);
 800341a:	2300      	movs	r3, #0
 800341c:	9301      	str	r3, [sp, #4]
 800341e:	2302      	movs	r3, #2
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003426:	2296      	movs	r2, #150	; 0x96
 8003428:	211e      	movs	r1, #30
 800342a:	485b      	ldr	r0, [pc, #364]	; (8003598 <print_all_top_menu+0x234>)
 800342c:	f7ff faec 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(main_menus[3], 30, 170, WHITE, 2, BLACK);
 8003430:	2300      	movs	r3, #0
 8003432:	9301      	str	r3, [sp, #4]
 8003434:	2302      	movs	r3, #2
 8003436:	9300      	str	r3, [sp, #0]
 8003438:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800343c:	22aa      	movs	r2, #170	; 0xaa
 800343e:	211e      	movs	r1, #30
 8003440:	4856      	ldr	r0, [pc, #344]	; (800359c <print_all_top_menu+0x238>)
 8003442:	f7ff fae1 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(main_menus[4], 30, 190, WHITE, 2, BLACK);
 8003446:	2300      	movs	r3, #0
 8003448:	9301      	str	r3, [sp, #4]
 800344a:	2302      	movs	r3, #2
 800344c:	9300      	str	r3, [sp, #0]
 800344e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003452:	22be      	movs	r2, #190	; 0xbe
 8003454:	211e      	movs	r1, #30
 8003456:	4852      	ldr	r0, [pc, #328]	; (80035a0 <print_all_top_menu+0x23c>)
 8003458:	f7ff fad6 	bl	8002a08 <ILI9341_Draw_Text>

	//
	if(pointer_on_selected_menu <= 0)
 800345c:	4b51      	ldr	r3, [pc, #324]	; (80035a4 <print_all_top_menu+0x240>)
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d102      	bne.n	800346a <print_all_top_menu+0x106>
	{
		pointer_on_selected_menu = 5;
 8003464:	4b4f      	ldr	r3, [pc, #316]	; (80035a4 <print_all_top_menu+0x240>)
 8003466:	2205      	movs	r2, #5
 8003468:	701a      	strb	r2, [r3, #0]
	}
	if(pointer_on_selected_menu >= 6)
 800346a:	4b4e      	ldr	r3, [pc, #312]	; (80035a4 <print_all_top_menu+0x240>)
 800346c:	781b      	ldrb	r3, [r3, #0]
 800346e:	2b05      	cmp	r3, #5
 8003470:	d902      	bls.n	8003478 <print_all_top_menu+0x114>
	{
		pointer_on_selected_menu = 1;
 8003472:	4b4c      	ldr	r3, [pc, #304]	; (80035a4 <print_all_top_menu+0x240>)
 8003474:	2201      	movs	r2, #1
 8003476:	701a      	strb	r2, [r3, #0]
	}
	// Clearn all pointers on menu
	ILI9341_Draw_Text( "  ", 5, 110, WHITE, 2, BLACK);
 8003478:	2300      	movs	r3, #0
 800347a:	9301      	str	r3, [sp, #4]
 800347c:	2302      	movs	r3, #2
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003484:	226e      	movs	r2, #110	; 0x6e
 8003486:	2105      	movs	r1, #5
 8003488:	4847      	ldr	r0, [pc, #284]	; (80035a8 <print_all_top_menu+0x244>)
 800348a:	f7ff fabd 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 130, WHITE, 2, BLACK);
 800348e:	2300      	movs	r3, #0
 8003490:	9301      	str	r3, [sp, #4]
 8003492:	2302      	movs	r3, #2
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800349a:	2282      	movs	r2, #130	; 0x82
 800349c:	2105      	movs	r1, #5
 800349e:	4842      	ldr	r0, [pc, #264]	; (80035a8 <print_all_top_menu+0x244>)
 80034a0:	f7ff fab2 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 150, WHITE, 2, BLACK);
 80034a4:	2300      	movs	r3, #0
 80034a6:	9301      	str	r3, [sp, #4]
 80034a8:	2302      	movs	r3, #2
 80034aa:	9300      	str	r3, [sp, #0]
 80034ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034b0:	2296      	movs	r2, #150	; 0x96
 80034b2:	2105      	movs	r1, #5
 80034b4:	483c      	ldr	r0, [pc, #240]	; (80035a8 <print_all_top_menu+0x244>)
 80034b6:	f7ff faa7 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 170, WHITE, 2, BLACK);
 80034ba:	2300      	movs	r3, #0
 80034bc:	9301      	str	r3, [sp, #4]
 80034be:	2302      	movs	r3, #2
 80034c0:	9300      	str	r3, [sp, #0]
 80034c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034c6:	22aa      	movs	r2, #170	; 0xaa
 80034c8:	2105      	movs	r1, #5
 80034ca:	4837      	ldr	r0, [pc, #220]	; (80035a8 <print_all_top_menu+0x244>)
 80034cc:	f7ff fa9c 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 190, WHITE, 2, BLACK);
 80034d0:	2300      	movs	r3, #0
 80034d2:	9301      	str	r3, [sp, #4]
 80034d4:	2302      	movs	r3, #2
 80034d6:	9300      	str	r3, [sp, #0]
 80034d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80034dc:	22be      	movs	r2, #190	; 0xbe
 80034de:	2105      	movs	r1, #5
 80034e0:	4831      	ldr	r0, [pc, #196]	; (80035a8 <print_all_top_menu+0x244>)
 80034e2:	f7ff fa91 	bl	8002a08 <ILI9341_Draw_Text>

	// Point pointer on menu
	switch (pointer_on_selected_menu)
 80034e6:	4b2f      	ldr	r3, [pc, #188]	; (80035a4 <print_all_top_menu+0x240>)
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	3b01      	subs	r3, #1
 80034ec:	2b04      	cmp	r3, #4
 80034ee:	d849      	bhi.n	8003584 <print_all_top_menu+0x220>
 80034f0:	a201      	add	r2, pc, #4	; (adr r2, 80034f8 <print_all_top_menu+0x194>)
 80034f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034f6:	bf00      	nop
 80034f8:	0800350d 	.word	0x0800350d
 80034fc:	08003525 	.word	0x08003525
 8003500:	0800353d 	.word	0x0800353d
 8003504:	08003555 	.word	0x08003555
 8003508:	0800356d 	.word	0x0800356d
	{
		case 1:
			ILI9341_Draw_Text( "->", 5, 110, RED, 2, BLACK);
 800350c:	2300      	movs	r3, #0
 800350e:	9301      	str	r3, [sp, #4]
 8003510:	2302      	movs	r3, #2
 8003512:	9300      	str	r3, [sp, #0]
 8003514:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003518:	226e      	movs	r2, #110	; 0x6e
 800351a:	2105      	movs	r1, #5
 800351c:	4823      	ldr	r0, [pc, #140]	; (80035ac <print_all_top_menu+0x248>)
 800351e:	f7ff fa73 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 8003522:	e02f      	b.n	8003584 <print_all_top_menu+0x220>
		case 2:
			ILI9341_Draw_Text( "->", 5, 130, RED, 2, BLACK);
 8003524:	2300      	movs	r3, #0
 8003526:	9301      	str	r3, [sp, #4]
 8003528:	2302      	movs	r3, #2
 800352a:	9300      	str	r3, [sp, #0]
 800352c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003530:	2282      	movs	r2, #130	; 0x82
 8003532:	2105      	movs	r1, #5
 8003534:	481d      	ldr	r0, [pc, #116]	; (80035ac <print_all_top_menu+0x248>)
 8003536:	f7ff fa67 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 800353a:	e023      	b.n	8003584 <print_all_top_menu+0x220>
		case 3:
			ILI9341_Draw_Text( "->", 5, 150, RED, 2, BLACK);
 800353c:	2300      	movs	r3, #0
 800353e:	9301      	str	r3, [sp, #4]
 8003540:	2302      	movs	r3, #2
 8003542:	9300      	str	r3, [sp, #0]
 8003544:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003548:	2296      	movs	r2, #150	; 0x96
 800354a:	2105      	movs	r1, #5
 800354c:	4817      	ldr	r0, [pc, #92]	; (80035ac <print_all_top_menu+0x248>)
 800354e:	f7ff fa5b 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 8003552:	e017      	b.n	8003584 <print_all_top_menu+0x220>
		case 4:
			ILI9341_Draw_Text( "->", 5, 170, RED, 2, BLACK);
 8003554:	2300      	movs	r3, #0
 8003556:	9301      	str	r3, [sp, #4]
 8003558:	2302      	movs	r3, #2
 800355a:	9300      	str	r3, [sp, #0]
 800355c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003560:	22aa      	movs	r2, #170	; 0xaa
 8003562:	2105      	movs	r1, #5
 8003564:	4811      	ldr	r0, [pc, #68]	; (80035ac <print_all_top_menu+0x248>)
 8003566:	f7ff fa4f 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 800356a:	e00b      	b.n	8003584 <print_all_top_menu+0x220>
		case 5:
			ILI9341_Draw_Text( "->", 5, 190, RED, 2, BLACK);
 800356c:	2300      	movs	r3, #0
 800356e:	9301      	str	r3, [sp, #4]
 8003570:	2302      	movs	r3, #2
 8003572:	9300      	str	r3, [sp, #0]
 8003574:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003578:	22be      	movs	r2, #190	; 0xbe
 800357a:	2105      	movs	r1, #5
 800357c:	480b      	ldr	r0, [pc, #44]	; (80035ac <print_all_top_menu+0x248>)
 800357e:	f7ff fa43 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 8003582:	bf00      	nop
	}

}
 8003584:	bf00      	nop
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	08011300 	.word	0x08011300
 8003590:	20000014 	.word	0x20000014
 8003594:	20000032 	.word	0x20000032
 8003598:	20000050 	.word	0x20000050
 800359c:	2000006e 	.word	0x2000006e
 80035a0:	2000008c 	.word	0x2000008c
 80035a4:	2000014c 	.word	0x2000014c
 80035a8:	08011324 	.word	0x08011324
 80035ac:	08011328 	.word	0x08011328

080035b0 <print_all_menu_1_menus>:
// -----------------------------------------------------------------------
void print_all_menu_1_menus(void)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af02      	add	r7, sp, #8
	// Claen all menu place
	ILI9341_Draw_Text( "                                   ", 30, 110, RED, 2, BLACK);
 80035b6:	2300      	movs	r3, #0
 80035b8:	9301      	str	r3, [sp, #4]
 80035ba:	2302      	movs	r3, #2
 80035bc:	9300      	str	r3, [sp, #0]
 80035be:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80035c2:	226e      	movs	r2, #110	; 0x6e
 80035c4:	211e      	movs	r1, #30
 80035c6:	4877      	ldr	r0, [pc, #476]	; (80037a4 <print_all_menu_1_menus+0x1f4>)
 80035c8:	f7ff fa1e 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 130, RED, 2, BLACK);
 80035cc:	2300      	movs	r3, #0
 80035ce:	9301      	str	r3, [sp, #4]
 80035d0:	2302      	movs	r3, #2
 80035d2:	9300      	str	r3, [sp, #0]
 80035d4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80035d8:	2282      	movs	r2, #130	; 0x82
 80035da:	211e      	movs	r1, #30
 80035dc:	4871      	ldr	r0, [pc, #452]	; (80037a4 <print_all_menu_1_menus+0x1f4>)
 80035de:	f7ff fa13 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 150, RED, 2, BLACK);
 80035e2:	2300      	movs	r3, #0
 80035e4:	9301      	str	r3, [sp, #4]
 80035e6:	2302      	movs	r3, #2
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80035ee:	2296      	movs	r2, #150	; 0x96
 80035f0:	211e      	movs	r1, #30
 80035f2:	486c      	ldr	r0, [pc, #432]	; (80037a4 <print_all_menu_1_menus+0x1f4>)
 80035f4:	f7ff fa08 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 170, RED, 2, BLACK);
 80035f8:	2300      	movs	r3, #0
 80035fa:	9301      	str	r3, [sp, #4]
 80035fc:	2302      	movs	r3, #2
 80035fe:	9300      	str	r3, [sp, #0]
 8003600:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003604:	22aa      	movs	r2, #170	; 0xaa
 8003606:	211e      	movs	r1, #30
 8003608:	4866      	ldr	r0, [pc, #408]	; (80037a4 <print_all_menu_1_menus+0x1f4>)
 800360a:	f7ff f9fd 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 190, RED, 2, BLACK);
 800360e:	2300      	movs	r3, #0
 8003610:	9301      	str	r3, [sp, #4]
 8003612:	2302      	movs	r3, #2
 8003614:	9300      	str	r3, [sp, #0]
 8003616:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800361a:	22be      	movs	r2, #190	; 0xbe
 800361c:	211e      	movs	r1, #30
 800361e:	4861      	ldr	r0, [pc, #388]	; (80037a4 <print_all_menu_1_menus+0x1f4>)
 8003620:	f7ff f9f2 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 210, RED, 2, BLACK);
 8003624:	2300      	movs	r3, #0
 8003626:	9301      	str	r3, [sp, #4]
 8003628:	2302      	movs	r3, #2
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003630:	22d2      	movs	r2, #210	; 0xd2
 8003632:	211e      	movs	r1, #30
 8003634:	485b      	ldr	r0, [pc, #364]	; (80037a4 <print_all_menu_1_menus+0x1f4>)
 8003636:	f7ff f9e7 	bl	8002a08 <ILI9341_Draw_Text>

	// Clearn all pointers on menu
	ILI9341_Draw_Text( "  ", 5, 110, WHITE, 2, BLACK);
 800363a:	2300      	movs	r3, #0
 800363c:	9301      	str	r3, [sp, #4]
 800363e:	2302      	movs	r3, #2
 8003640:	9300      	str	r3, [sp, #0]
 8003642:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003646:	226e      	movs	r2, #110	; 0x6e
 8003648:	2105      	movs	r1, #5
 800364a:	4857      	ldr	r0, [pc, #348]	; (80037a8 <print_all_menu_1_menus+0x1f8>)
 800364c:	f7ff f9dc 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 130, WHITE, 2, BLACK);
 8003650:	2300      	movs	r3, #0
 8003652:	9301      	str	r3, [sp, #4]
 8003654:	2302      	movs	r3, #2
 8003656:	9300      	str	r3, [sp, #0]
 8003658:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800365c:	2282      	movs	r2, #130	; 0x82
 800365e:	2105      	movs	r1, #5
 8003660:	4851      	ldr	r0, [pc, #324]	; (80037a8 <print_all_menu_1_menus+0x1f8>)
 8003662:	f7ff f9d1 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 150, WHITE, 2, BLACK);
 8003666:	2300      	movs	r3, #0
 8003668:	9301      	str	r3, [sp, #4]
 800366a:	2302      	movs	r3, #2
 800366c:	9300      	str	r3, [sp, #0]
 800366e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003672:	2296      	movs	r2, #150	; 0x96
 8003674:	2105      	movs	r1, #5
 8003676:	484c      	ldr	r0, [pc, #304]	; (80037a8 <print_all_menu_1_menus+0x1f8>)
 8003678:	f7ff f9c6 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 170, WHITE, 2, BLACK);
 800367c:	2300      	movs	r3, #0
 800367e:	9301      	str	r3, [sp, #4]
 8003680:	2302      	movs	r3, #2
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003688:	22aa      	movs	r2, #170	; 0xaa
 800368a:	2105      	movs	r1, #5
 800368c:	4846      	ldr	r0, [pc, #280]	; (80037a8 <print_all_menu_1_menus+0x1f8>)
 800368e:	f7ff f9bb 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 190, WHITE, 2, BLACK);
 8003692:	2300      	movs	r3, #0
 8003694:	9301      	str	r3, [sp, #4]
 8003696:	2302      	movs	r3, #2
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800369e:	22be      	movs	r2, #190	; 0xbe
 80036a0:	2105      	movs	r1, #5
 80036a2:	4841      	ldr	r0, [pc, #260]	; (80037a8 <print_all_menu_1_menus+0x1f8>)
 80036a4:	f7ff f9b0 	bl	8002a08 <ILI9341_Draw_Text>

	ILI9341_Draw_Text(menu_1[0], 30, 110, WHITE, 2, BLACK);
 80036a8:	2300      	movs	r3, #0
 80036aa:	9301      	str	r3, [sp, #4]
 80036ac:	2302      	movs	r3, #2
 80036ae:	9300      	str	r3, [sp, #0]
 80036b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036b4:	226e      	movs	r2, #110	; 0x6e
 80036b6:	211e      	movs	r1, #30
 80036b8:	483c      	ldr	r0, [pc, #240]	; (80037ac <print_all_menu_1_menus+0x1fc>)
 80036ba:	f7ff f9a5 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1[1], 30, 130, WHITE, 2, BLACK);
 80036be:	2300      	movs	r3, #0
 80036c0:	9301      	str	r3, [sp, #4]
 80036c2:	2302      	movs	r3, #2
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036ca:	2282      	movs	r2, #130	; 0x82
 80036cc:	211e      	movs	r1, #30
 80036ce:	4838      	ldr	r0, [pc, #224]	; (80037b0 <print_all_menu_1_menus+0x200>)
 80036d0:	f7ff f99a 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1[2], 30, 150, WHITE, 2, BLACK);
 80036d4:	2300      	movs	r3, #0
 80036d6:	9301      	str	r3, [sp, #4]
 80036d8:	2302      	movs	r3, #2
 80036da:	9300      	str	r3, [sp, #0]
 80036dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036e0:	2296      	movs	r2, #150	; 0x96
 80036e2:	211e      	movs	r1, #30
 80036e4:	4833      	ldr	r0, [pc, #204]	; (80037b4 <print_all_menu_1_menus+0x204>)
 80036e6:	f7ff f98f 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1[3], 30, 170, WHITE, 2, BLACK);
 80036ea:	2300      	movs	r3, #0
 80036ec:	9301      	str	r3, [sp, #4]
 80036ee:	2302      	movs	r3, #2
 80036f0:	9300      	str	r3, [sp, #0]
 80036f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80036f6:	22aa      	movs	r2, #170	; 0xaa
 80036f8:	211e      	movs	r1, #30
 80036fa:	482f      	ldr	r0, [pc, #188]	; (80037b8 <print_all_menu_1_menus+0x208>)
 80036fc:	f7ff f984 	bl	8002a08 <ILI9341_Draw_Text>

	if(pointer_on_selected_menu <= 0)
 8003700:	4b2e      	ldr	r3, [pc, #184]	; (80037bc <print_all_menu_1_menus+0x20c>)
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d102      	bne.n	800370e <print_all_menu_1_menus+0x15e>
	{
		pointer_on_selected_menu = 4;
 8003708:	4b2c      	ldr	r3, [pc, #176]	; (80037bc <print_all_menu_1_menus+0x20c>)
 800370a:	2204      	movs	r2, #4
 800370c:	701a      	strb	r2, [r3, #0]
	}
	if(pointer_on_selected_menu >= 5)
 800370e:	4b2b      	ldr	r3, [pc, #172]	; (80037bc <print_all_menu_1_menus+0x20c>)
 8003710:	781b      	ldrb	r3, [r3, #0]
 8003712:	2b04      	cmp	r3, #4
 8003714:	d902      	bls.n	800371c <print_all_menu_1_menus+0x16c>
	{
		pointer_on_selected_menu = 1;
 8003716:	4b29      	ldr	r3, [pc, #164]	; (80037bc <print_all_menu_1_menus+0x20c>)
 8003718:	2201      	movs	r2, #1
 800371a:	701a      	strb	r2, [r3, #0]
	}

	switch (pointer_on_selected_menu)
 800371c:	4b27      	ldr	r3, [pc, #156]	; (80037bc <print_all_menu_1_menus+0x20c>)
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	3b01      	subs	r3, #1
 8003722:	2b03      	cmp	r3, #3
 8003724:	d83a      	bhi.n	800379c <print_all_menu_1_menus+0x1ec>
 8003726:	a201      	add	r2, pc, #4	; (adr r2, 800372c <print_all_menu_1_menus+0x17c>)
 8003728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800372c:	0800373d 	.word	0x0800373d
 8003730:	08003755 	.word	0x08003755
 8003734:	0800376d 	.word	0x0800376d
 8003738:	08003785 	.word	0x08003785
	{
		case 1:
			ILI9341_Draw_Text( "->", 5, 110, RED, 2, BLACK);
 800373c:	2300      	movs	r3, #0
 800373e:	9301      	str	r3, [sp, #4]
 8003740:	2302      	movs	r3, #2
 8003742:	9300      	str	r3, [sp, #0]
 8003744:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003748:	226e      	movs	r2, #110	; 0x6e
 800374a:	2105      	movs	r1, #5
 800374c:	481c      	ldr	r0, [pc, #112]	; (80037c0 <print_all_menu_1_menus+0x210>)
 800374e:	f7ff f95b 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 8003752:	e023      	b.n	800379c <print_all_menu_1_menus+0x1ec>
		case 2:
			ILI9341_Draw_Text( "->", 5, 130, RED, 2, BLACK);
 8003754:	2300      	movs	r3, #0
 8003756:	9301      	str	r3, [sp, #4]
 8003758:	2302      	movs	r3, #2
 800375a:	9300      	str	r3, [sp, #0]
 800375c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003760:	2282      	movs	r2, #130	; 0x82
 8003762:	2105      	movs	r1, #5
 8003764:	4816      	ldr	r0, [pc, #88]	; (80037c0 <print_all_menu_1_menus+0x210>)
 8003766:	f7ff f94f 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 800376a:	e017      	b.n	800379c <print_all_menu_1_menus+0x1ec>
		case 3:
			ILI9341_Draw_Text( "->", 5, 150, RED, 2, BLACK);
 800376c:	2300      	movs	r3, #0
 800376e:	9301      	str	r3, [sp, #4]
 8003770:	2302      	movs	r3, #2
 8003772:	9300      	str	r3, [sp, #0]
 8003774:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003778:	2296      	movs	r2, #150	; 0x96
 800377a:	2105      	movs	r1, #5
 800377c:	4810      	ldr	r0, [pc, #64]	; (80037c0 <print_all_menu_1_menus+0x210>)
 800377e:	f7ff f943 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 8003782:	e00b      	b.n	800379c <print_all_menu_1_menus+0x1ec>
		case 4:
			ILI9341_Draw_Text( "->", 5, 170, RED, 2, BLACK);
 8003784:	2300      	movs	r3, #0
 8003786:	9301      	str	r3, [sp, #4]
 8003788:	2302      	movs	r3, #2
 800378a:	9300      	str	r3, [sp, #0]
 800378c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003790:	22aa      	movs	r2, #170	; 0xaa
 8003792:	2105      	movs	r1, #5
 8003794:	480a      	ldr	r0, [pc, #40]	; (80037c0 <print_all_menu_1_menus+0x210>)
 8003796:	f7ff f937 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 800379a:	bf00      	nop
	}
}
 800379c:	bf00      	nop
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	08011300 	.word	0x08011300
 80037a8:	08011324 	.word	0x08011324
 80037ac:	200000ac 	.word	0x200000ac
 80037b0:	200000c0 	.word	0x200000c0
 80037b4:	200000d4 	.word	0x200000d4
 80037b8:	200000e8 	.word	0x200000e8
 80037bc:	2000014c 	.word	0x2000014c
 80037c0:	08011328 	.word	0x08011328

080037c4 <print_all_menu_1_1_menus>:
// -----------------------------------------------------------------------
void print_all_menu_1_1_menus(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b082      	sub	sp, #8
 80037c8:	af02      	add	r7, sp, #8
	// Claen all menu place
	ILI9341_Draw_Text( "                                   ", 30, 110, RED, 2, BLACK);
 80037ca:	2300      	movs	r3, #0
 80037cc:	9301      	str	r3, [sp, #4]
 80037ce:	2302      	movs	r3, #2
 80037d0:	9300      	str	r3, [sp, #0]
 80037d2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80037d6:	226e      	movs	r2, #110	; 0x6e
 80037d8:	211e      	movs	r1, #30
 80037da:	4877      	ldr	r0, [pc, #476]	; (80039b8 <print_all_menu_1_1_menus+0x1f4>)
 80037dc:	f7ff f914 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 130, RED, 2, BLACK);
 80037e0:	2300      	movs	r3, #0
 80037e2:	9301      	str	r3, [sp, #4]
 80037e4:	2302      	movs	r3, #2
 80037e6:	9300      	str	r3, [sp, #0]
 80037e8:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80037ec:	2282      	movs	r2, #130	; 0x82
 80037ee:	211e      	movs	r1, #30
 80037f0:	4871      	ldr	r0, [pc, #452]	; (80039b8 <print_all_menu_1_1_menus+0x1f4>)
 80037f2:	f7ff f909 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 150, RED, 2, BLACK);
 80037f6:	2300      	movs	r3, #0
 80037f8:	9301      	str	r3, [sp, #4]
 80037fa:	2302      	movs	r3, #2
 80037fc:	9300      	str	r3, [sp, #0]
 80037fe:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003802:	2296      	movs	r2, #150	; 0x96
 8003804:	211e      	movs	r1, #30
 8003806:	486c      	ldr	r0, [pc, #432]	; (80039b8 <print_all_menu_1_1_menus+0x1f4>)
 8003808:	f7ff f8fe 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 170, RED, 2, BLACK);
 800380c:	2300      	movs	r3, #0
 800380e:	9301      	str	r3, [sp, #4]
 8003810:	2302      	movs	r3, #2
 8003812:	9300      	str	r3, [sp, #0]
 8003814:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003818:	22aa      	movs	r2, #170	; 0xaa
 800381a:	211e      	movs	r1, #30
 800381c:	4866      	ldr	r0, [pc, #408]	; (80039b8 <print_all_menu_1_1_menus+0x1f4>)
 800381e:	f7ff f8f3 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 190, RED, 2, BLACK);
 8003822:	2300      	movs	r3, #0
 8003824:	9301      	str	r3, [sp, #4]
 8003826:	2302      	movs	r3, #2
 8003828:	9300      	str	r3, [sp, #0]
 800382a:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800382e:	22be      	movs	r2, #190	; 0xbe
 8003830:	211e      	movs	r1, #30
 8003832:	4861      	ldr	r0, [pc, #388]	; (80039b8 <print_all_menu_1_1_menus+0x1f4>)
 8003834:	f7ff f8e8 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "                                   ", 30, 210, RED, 2, BLACK);
 8003838:	2300      	movs	r3, #0
 800383a:	9301      	str	r3, [sp, #4]
 800383c:	2302      	movs	r3, #2
 800383e:	9300      	str	r3, [sp, #0]
 8003840:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003844:	22d2      	movs	r2, #210	; 0xd2
 8003846:	211e      	movs	r1, #30
 8003848:	485b      	ldr	r0, [pc, #364]	; (80039b8 <print_all_menu_1_1_menus+0x1f4>)
 800384a:	f7ff f8dd 	bl	8002a08 <ILI9341_Draw_Text>

	// Clearn all pointers on menu
	ILI9341_Draw_Text( "  ", 5, 110, WHITE, 2, BLACK);
 800384e:	2300      	movs	r3, #0
 8003850:	9301      	str	r3, [sp, #4]
 8003852:	2302      	movs	r3, #2
 8003854:	9300      	str	r3, [sp, #0]
 8003856:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800385a:	226e      	movs	r2, #110	; 0x6e
 800385c:	2105      	movs	r1, #5
 800385e:	4857      	ldr	r0, [pc, #348]	; (80039bc <print_all_menu_1_1_menus+0x1f8>)
 8003860:	f7ff f8d2 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 130, WHITE, 2, BLACK);
 8003864:	2300      	movs	r3, #0
 8003866:	9301      	str	r3, [sp, #4]
 8003868:	2302      	movs	r3, #2
 800386a:	9300      	str	r3, [sp, #0]
 800386c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003870:	2282      	movs	r2, #130	; 0x82
 8003872:	2105      	movs	r1, #5
 8003874:	4851      	ldr	r0, [pc, #324]	; (80039bc <print_all_menu_1_1_menus+0x1f8>)
 8003876:	f7ff f8c7 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 150, WHITE, 2, BLACK);
 800387a:	2300      	movs	r3, #0
 800387c:	9301      	str	r3, [sp, #4]
 800387e:	2302      	movs	r3, #2
 8003880:	9300      	str	r3, [sp, #0]
 8003882:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003886:	2296      	movs	r2, #150	; 0x96
 8003888:	2105      	movs	r1, #5
 800388a:	484c      	ldr	r0, [pc, #304]	; (80039bc <print_all_menu_1_1_menus+0x1f8>)
 800388c:	f7ff f8bc 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 170, WHITE, 2, BLACK);
 8003890:	2300      	movs	r3, #0
 8003892:	9301      	str	r3, [sp, #4]
 8003894:	2302      	movs	r3, #2
 8003896:	9300      	str	r3, [sp, #0]
 8003898:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800389c:	22aa      	movs	r2, #170	; 0xaa
 800389e:	2105      	movs	r1, #5
 80038a0:	4846      	ldr	r0, [pc, #280]	; (80039bc <print_all_menu_1_1_menus+0x1f8>)
 80038a2:	f7ff f8b1 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text( "  ", 5, 190, WHITE, 2, BLACK);
 80038a6:	2300      	movs	r3, #0
 80038a8:	9301      	str	r3, [sp, #4]
 80038aa:	2302      	movs	r3, #2
 80038ac:	9300      	str	r3, [sp, #0]
 80038ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038b2:	22be      	movs	r2, #190	; 0xbe
 80038b4:	2105      	movs	r1, #5
 80038b6:	4841      	ldr	r0, [pc, #260]	; (80039bc <print_all_menu_1_1_menus+0x1f8>)
 80038b8:	f7ff f8a6 	bl	8002a08 <ILI9341_Draw_Text>

	ILI9341_Draw_Text(menu_1_1[0], 30, 110, WHITE, 2, BLACK);
 80038bc:	2300      	movs	r3, #0
 80038be:	9301      	str	r3, [sp, #4]
 80038c0:	2302      	movs	r3, #2
 80038c2:	9300      	str	r3, [sp, #0]
 80038c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038c8:	226e      	movs	r2, #110	; 0x6e
 80038ca:	211e      	movs	r1, #30
 80038cc:	483c      	ldr	r0, [pc, #240]	; (80039c0 <print_all_menu_1_1_menus+0x1fc>)
 80038ce:	f7ff f89b 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1_1[1], 30, 130, WHITE, 2, BLACK);
 80038d2:	2300      	movs	r3, #0
 80038d4:	9301      	str	r3, [sp, #4]
 80038d6:	2302      	movs	r3, #2
 80038d8:	9300      	str	r3, [sp, #0]
 80038da:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038de:	2282      	movs	r2, #130	; 0x82
 80038e0:	211e      	movs	r1, #30
 80038e2:	4838      	ldr	r0, [pc, #224]	; (80039c4 <print_all_menu_1_1_menus+0x200>)
 80038e4:	f7ff f890 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1_1[2], 30, 150, WHITE, 2, BLACK);
 80038e8:	2300      	movs	r3, #0
 80038ea:	9301      	str	r3, [sp, #4]
 80038ec:	2302      	movs	r3, #2
 80038ee:	9300      	str	r3, [sp, #0]
 80038f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80038f4:	2296      	movs	r2, #150	; 0x96
 80038f6:	211e      	movs	r1, #30
 80038f8:	4833      	ldr	r0, [pc, #204]	; (80039c8 <print_all_menu_1_1_menus+0x204>)
 80038fa:	f7ff f885 	bl	8002a08 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(menu_1_1[3], 30, 170, WHITE, 2, BLACK);
 80038fe:	2300      	movs	r3, #0
 8003900:	9301      	str	r3, [sp, #4]
 8003902:	2302      	movs	r3, #2
 8003904:	9300      	str	r3, [sp, #0]
 8003906:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800390a:	22aa      	movs	r2, #170	; 0xaa
 800390c:	211e      	movs	r1, #30
 800390e:	482f      	ldr	r0, [pc, #188]	; (80039cc <print_all_menu_1_1_menus+0x208>)
 8003910:	f7ff f87a 	bl	8002a08 <ILI9341_Draw_Text>

	if(pointer_on_selected_menu <= 0)
 8003914:	4b2e      	ldr	r3, [pc, #184]	; (80039d0 <print_all_menu_1_1_menus+0x20c>)
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d102      	bne.n	8003922 <print_all_menu_1_1_menus+0x15e>
	{
		pointer_on_selected_menu = 4;
 800391c:	4b2c      	ldr	r3, [pc, #176]	; (80039d0 <print_all_menu_1_1_menus+0x20c>)
 800391e:	2204      	movs	r2, #4
 8003920:	701a      	strb	r2, [r3, #0]
	}
	if(pointer_on_selected_menu >= 5)
 8003922:	4b2b      	ldr	r3, [pc, #172]	; (80039d0 <print_all_menu_1_1_menus+0x20c>)
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	2b04      	cmp	r3, #4
 8003928:	d902      	bls.n	8003930 <print_all_menu_1_1_menus+0x16c>
	{
		pointer_on_selected_menu = 1;
 800392a:	4b29      	ldr	r3, [pc, #164]	; (80039d0 <print_all_menu_1_1_menus+0x20c>)
 800392c:	2201      	movs	r2, #1
 800392e:	701a      	strb	r2, [r3, #0]
	}

	switch (pointer_on_selected_menu)
 8003930:	4b27      	ldr	r3, [pc, #156]	; (80039d0 <print_all_menu_1_1_menus+0x20c>)
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	3b01      	subs	r3, #1
 8003936:	2b03      	cmp	r3, #3
 8003938:	d83a      	bhi.n	80039b0 <print_all_menu_1_1_menus+0x1ec>
 800393a:	a201      	add	r2, pc, #4	; (adr r2, 8003940 <print_all_menu_1_1_menus+0x17c>)
 800393c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003940:	08003951 	.word	0x08003951
 8003944:	08003969 	.word	0x08003969
 8003948:	08003981 	.word	0x08003981
 800394c:	08003999 	.word	0x08003999
	{
		case 1:
			ILI9341_Draw_Text( "->", 5, 110, RED, 2, BLACK);
 8003950:	2300      	movs	r3, #0
 8003952:	9301      	str	r3, [sp, #4]
 8003954:	2302      	movs	r3, #2
 8003956:	9300      	str	r3, [sp, #0]
 8003958:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800395c:	226e      	movs	r2, #110	; 0x6e
 800395e:	2105      	movs	r1, #5
 8003960:	481c      	ldr	r0, [pc, #112]	; (80039d4 <print_all_menu_1_1_menus+0x210>)
 8003962:	f7ff f851 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 8003966:	e023      	b.n	80039b0 <print_all_menu_1_1_menus+0x1ec>
		case 2:
			ILI9341_Draw_Text( "->", 5, 130, RED, 2, BLACK);
 8003968:	2300      	movs	r3, #0
 800396a:	9301      	str	r3, [sp, #4]
 800396c:	2302      	movs	r3, #2
 800396e:	9300      	str	r3, [sp, #0]
 8003970:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003974:	2282      	movs	r2, #130	; 0x82
 8003976:	2105      	movs	r1, #5
 8003978:	4816      	ldr	r0, [pc, #88]	; (80039d4 <print_all_menu_1_1_menus+0x210>)
 800397a:	f7ff f845 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 800397e:	e017      	b.n	80039b0 <print_all_menu_1_1_menus+0x1ec>
		case 3:
			ILI9341_Draw_Text( "->", 5, 150, RED, 2, BLACK);
 8003980:	2300      	movs	r3, #0
 8003982:	9301      	str	r3, [sp, #4]
 8003984:	2302      	movs	r3, #2
 8003986:	9300      	str	r3, [sp, #0]
 8003988:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 800398c:	2296      	movs	r2, #150	; 0x96
 800398e:	2105      	movs	r1, #5
 8003990:	4810      	ldr	r0, [pc, #64]	; (80039d4 <print_all_menu_1_1_menus+0x210>)
 8003992:	f7ff f839 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 8003996:	e00b      	b.n	80039b0 <print_all_menu_1_1_menus+0x1ec>
		case 4:
			ILI9341_Draw_Text( "->", 5, 170, RED, 2, BLACK);
 8003998:	2300      	movs	r3, #0
 800399a:	9301      	str	r3, [sp, #4]
 800399c:	2302      	movs	r3, #2
 800399e:	9300      	str	r3, [sp, #0]
 80039a0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80039a4:	22aa      	movs	r2, #170	; 0xaa
 80039a6:	2105      	movs	r1, #5
 80039a8:	480a      	ldr	r0, [pc, #40]	; (80039d4 <print_all_menu_1_1_menus+0x210>)
 80039aa:	f7ff f82d 	bl	8002a08 <ILI9341_Draw_Text>
			break;
 80039ae:	bf00      	nop
	}
}
 80039b0:	bf00      	nop
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	08011300 	.word	0x08011300
 80039bc:	08011324 	.word	0x08011324
 80039c0:	200000fc 	.word	0x200000fc
 80039c4:	20000110 	.word	0x20000110
 80039c8:	20000124 	.word	0x20000124
 80039cc:	20000138 	.word	0x20000138
 80039d0:	2000014c 	.word	0x2000014c
 80039d4:	08011328 	.word	0x08011328

080039d8 <tongle_green_led>:
// -----------------------------------------------------------------------
void tongle_green_led(void)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin( GPIOD, GPIO_PIN_12);
 80039dc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80039e0:	4802      	ldr	r0, [pc, #8]	; (80039ec <tongle_green_led+0x14>)
 80039e2:	f003 fb48 	bl	8007076 <HAL_GPIO_TogglePin>
}
 80039e6:	bf00      	nop
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	40020c00 	.word	0x40020c00

080039f0 <RED_LED_ON>:
///////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////
///////////////////////////////////////////////////////////////
// -----------------------------------------------------------------------
void RED_LED_ON(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);
 80039f4:	2201      	movs	r2, #1
 80039f6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80039fa:	4802      	ldr	r0, [pc, #8]	; (8003a04 <RED_LED_ON+0x14>)
 80039fc:	f003 fb22 	bl	8007044 <HAL_GPIO_WritePin>
}
 8003a00:	bf00      	nop
 8003a02:	bd80      	pop	{r7, pc}
 8003a04:	40020c00 	.word	0x40020c00

08003a08 <RED_LED_OFF>:
// -----------------------------------------------------------------------
void RED_LED_OFF(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003a12:	4802      	ldr	r0, [pc, #8]	; (8003a1c <RED_LED_OFF+0x14>)
 8003a14:	f003 fb16 	bl	8007044 <HAL_GPIO_WritePin>
}
 8003a18:	bf00      	nop
 8003a1a:	bd80      	pop	{r7, pc}
 8003a1c:	40020c00 	.word	0x40020c00

08003a20 <Level1Item3_Enter>:
// -----------------------------------------------------------------------
static void Level1Item3_Enter(void)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af02      	add	r7, sp, #8
 bool flagPressed = false;
 8003a26:	2300      	movs	r3, #0
 8003a28:	71fb      	strb	r3, [r7, #7]

 ILI9341_Draw_Text( "                          ", 10, 60, WHITE, 2, BLACK);   // Clearn lcd
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	9301      	str	r3, [sp, #4]
 8003a2e:	2302      	movs	r3, #2
 8003a30:	9300      	str	r3, [sp, #0]
 8003a32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a36:	223c      	movs	r2, #60	; 0x3c
 8003a38:	210a      	movs	r1, #10
 8003a3a:	4838      	ldr	r0, [pc, #224]	; (8003b1c <Level1Item3_Enter+0xfc>)
 8003a3c:	f7fe ffe4 	bl	8002a08 <ILI9341_Draw_Text>

 ILI9341_Draw_Text( "Red LED is:", 10, 60, WHITE, 2, BLACK);
 8003a40:	2300      	movs	r3, #0
 8003a42:	9301      	str	r3, [sp, #4]
 8003a44:	2302      	movs	r3, #2
 8003a46:	9300      	str	r3, [sp, #0]
 8003a48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a4c:	223c      	movs	r2, #60	; 0x3c
 8003a4e:	210a      	movs	r1, #10
 8003a50:	4833      	ldr	r0, [pc, #204]	; (8003b20 <Level1Item3_Enter+0x100>)
 8003a52:	f7fe ffd9 	bl	8002a08 <ILI9341_Draw_Text>

 while(getPressKey() != BUTTON_LEFT)
 8003a56:	e049      	b.n	8003aec <Level1Item3_Enter+0xcc>
 {
	 // Read PIN
	 int led_status =  HAL_GPIO_ReadPin(GPIOD,GPIO_PIN_14);
 8003a58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003a5c:	4831      	ldr	r0, [pc, #196]	; (8003b24 <Level1Item3_Enter+0x104>)
 8003a5e:	f003 fad9 	bl	8007014 <HAL_GPIO_ReadPin>
 8003a62:	4603      	mov	r3, r0
 8003a64:	603b      	str	r3, [r7, #0]

	 if(flagPressed == true)
 8003a66:	79fb      	ldrb	r3, [r7, #7]
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d019      	beq.n	8003aa0 <Level1Item3_Enter+0x80>
	 {
		 if(led_status == GPIO_PIN_SET)
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	2b01      	cmp	r3, #1
 8003a70:	d10b      	bne.n	8003a8a <Level1Item3_Enter+0x6a>
		 {
			 ILI9341_Draw_Text( "ON ", 150, 60, WHITE, 2, BLACK);
 8003a72:	2300      	movs	r3, #0
 8003a74:	9301      	str	r3, [sp, #4]
 8003a76:	2302      	movs	r3, #2
 8003a78:	9300      	str	r3, [sp, #0]
 8003a7a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a7e:	223c      	movs	r2, #60	; 0x3c
 8003a80:	2196      	movs	r1, #150	; 0x96
 8003a82:	4829      	ldr	r0, [pc, #164]	; (8003b28 <Level1Item3_Enter+0x108>)
 8003a84:	f7fe ffc0 	bl	8002a08 <ILI9341_Draw_Text>
 8003a88:	e00a      	b.n	8003aa0 <Level1Item3_Enter+0x80>
		 }
		 else
		 {
		 	 ILI9341_Draw_Text( "OFF", 150, 60, WHITE, 2, BLACK);
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	9301      	str	r3, [sp, #4]
 8003a8e:	2302      	movs	r3, #2
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003a96:	223c      	movs	r2, #60	; 0x3c
 8003a98:	2196      	movs	r1, #150	; 0x96
 8003a9a:	4824      	ldr	r0, [pc, #144]	; (8003b2c <Level1Item3_Enter+0x10c>)
 8003a9c:	f7fe ffb4 	bl	8002a08 <ILI9341_Draw_Text>
		 }
	 }


	 if(getPressKey() != BUTTON_NOTHING && !flagPressed)
 8003aa0:	f000 f84a 	bl	8003b38 <getPressKey>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2bff      	cmp	r3, #255	; 0xff
 8003aa8:	d016      	beq.n	8003ad8 <Level1Item3_Enter+0xb8>
 8003aaa:	79fb      	ldrb	r3, [r7, #7]
 8003aac:	f083 0301 	eor.w	r3, r3, #1
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d010      	beq.n	8003ad8 <Level1Item3_Enter+0xb8>
	 {
		 flagPressed = true;
 8003ab6:	2301      	movs	r3, #1
 8003ab8:	71fb      	strb	r3, [r7, #7]

		 switch(getPressKey())  // If press any key
 8003aba:	f000 f83d 	bl	8003b38 <getPressKey>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b01      	cmp	r3, #1
 8003ac2:	d002      	beq.n	8003aca <Level1Item3_Enter+0xaa>
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d003      	beq.n	8003ad0 <Level1Item3_Enter+0xb0>
	  	  		  break;
	  	  	  case BUTTON_DOWN:
	  	  		  RED_LED_OFF();
	  	  		  break;
	  	  	  default:
	  	  		  break;
 8003ac8:	e005      	b.n	8003ad6 <Level1Item3_Enter+0xb6>
	  	  		  RED_LED_ON();
 8003aca:	f7ff ff91 	bl	80039f0 <RED_LED_ON>
	  	  		  break;
 8003ace:	e002      	b.n	8003ad6 <Level1Item3_Enter+0xb6>
	  	  		  RED_LED_OFF();
 8003ad0:	f7ff ff9a 	bl	8003a08 <RED_LED_OFF>
	  	  		  break;
 8003ad4:	bf00      	nop
		 switch(getPressKey())  // If press any key
 8003ad6:	e009      	b.n	8003aec <Level1Item3_Enter+0xcc>
		 }
	 }
	 else if(getPressKey() == BUTTON_NOTHING && flagPressed)
 8003ad8:	f000 f82e 	bl	8003b38 <getPressKey>
 8003adc:	4603      	mov	r3, r0
 8003ade:	2bff      	cmp	r3, #255	; 0xff
 8003ae0:	d104      	bne.n	8003aec <Level1Item3_Enter+0xcc>
 8003ae2:	79fb      	ldrb	r3, [r7, #7]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d001      	beq.n	8003aec <Level1Item3_Enter+0xcc>
	 {
		 flagPressed = false; 	// if button was release
 8003ae8:	2300      	movs	r3, #0
 8003aea:	71fb      	strb	r3, [r7, #7]
 while(getPressKey() != BUTTON_LEFT)
 8003aec:	f000 f824 	bl	8003b38 <getPressKey>
 8003af0:	4603      	mov	r3, r0
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d1b0      	bne.n	8003a58 <Level1Item3_Enter+0x38>
	 }
 }

 ILI9341_Draw_Text( "                           ", 10, 60, WHITE, 2, BLACK); // Cleaning one row LCD
 8003af6:	2300      	movs	r3, #0
 8003af8:	9301      	str	r3, [sp, #4]
 8003afa:	2302      	movs	r3, #2
 8003afc:	9300      	str	r3, [sp, #0]
 8003afe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b02:	223c      	movs	r2, #60	; 0x3c
 8003b04:	210a      	movs	r1, #10
 8003b06:	480a      	ldr	r0, [pc, #40]	; (8003b30 <Level1Item3_Enter+0x110>)
 8003b08:	f7fe ff7e 	bl	8002a08 <ILI9341_Draw_Text>
 Menu_Navigate(&Menu_3);  // Back to menu 3
 8003b0c:	4809      	ldr	r0, [pc, #36]	; (8003b34 <Level1Item3_Enter+0x114>)
 8003b0e:	f000 f8db 	bl	8003cc8 <Menu_Navigate>
}
 8003b12:	bf00      	nop
 8003b14:	3708      	adds	r7, #8
 8003b16:	46bd      	mov	sp, r7
 8003b18:	bd80      	pop	{r7, pc}
 8003b1a:	bf00      	nop
 8003b1c:	0801132c 	.word	0x0801132c
 8003b20:	08011348 	.word	0x08011348
 8003b24:	40020c00 	.word	0x40020c00
 8003b28:	08011354 	.word	0x08011354
 8003b2c:	08011358 	.word	0x08011358
 8003b30:	0801135c 	.word	0x0801135c
 8003b34:	080116e4 	.word	0x080116e4

08003b38 <getPressKey>:
// -----------------------------------------------------------------------
static uint8_t getPressKey()		// 3x4 keyboard
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b088      	sub	sp, #32
 8003b3c:	af02      	add	r7, sp, #8
	char digit = '\0';
 8003b3e:	2300      	movs	r3, #0
 8003b40:	75fb      	strb	r3, [r7, #23]
	char buff_lcd[20] = "KEY: ";
 8003b42:	4a48      	ldr	r2, [pc, #288]	; (8003c64 <getPressKey+0x12c>)
 8003b44:	463b      	mov	r3, r7
 8003b46:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003b4a:	6018      	str	r0, [r3, #0]
 8003b4c:	3304      	adds	r3, #4
 8003b4e:	8019      	strh	r1, [r3, #0]
 8003b50:	1dbb      	adds	r3, r7, #6
 8003b52:	2200      	movs	r2, #0
 8003b54:	601a      	str	r2, [r3, #0]
 8003b56:	605a      	str	r2, [r3, #4]
 8003b58:	609a      	str	r2, [r3, #8]
 8003b5a:	819a      	strh	r2, [r3, #12]
	digit = read_one_digit_from_keyboard();
 8003b5c:	f7fd fc56 	bl	800140c <read_one_digit_from_keyboard>
 8003b60:	4603      	mov	r3, r0
 8003b62:	75fb      	strb	r3, [r7, #23]
	switch(digit)
 8003b64:	7dfb      	ldrb	r3, [r7, #23]
 8003b66:	3b32      	subs	r3, #50	; 0x32
 8003b68:	2b06      	cmp	r3, #6
 8003b6a:	d875      	bhi.n	8003c58 <getPressKey+0x120>
 8003b6c:	a201      	add	r2, pc, #4	; (adr r2, 8003b74 <getPressKey+0x3c>)
 8003b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b72:	bf00      	nop
 8003b74:	08003bb9 	.word	0x08003bb9
 8003b78:	08003c59 	.word	0x08003c59
 8003b7c:	08003b91 	.word	0x08003b91
 8003b80:	08003c31 	.word	0x08003c31
 8003b84:	08003c09 	.word	0x08003c09
 8003b88:	08003c59 	.word	0x08003c59
 8003b8c:	08003be1 	.word	0x08003be1
	{
		case '4':
		{
			strncat(buff_lcd, &digit, 1);
 8003b90:	f107 0117 	add.w	r1, r7, #23
 8003b94:	463b      	mov	r3, r7
 8003b96:	2201      	movs	r2, #1
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f00d f823 	bl	8010be4 <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 8003b9e:	4638      	mov	r0, r7
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	9301      	str	r3, [sp, #4]
 8003ba4:	2302      	movs	r3, #2
 8003ba6:	9300      	str	r3, [sp, #0]
 8003ba8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bac:	2200      	movs	r2, #0
 8003bae:	2100      	movs	r1, #0
 8003bb0:	f7fe ff2a 	bl	8002a08 <ILI9341_Draw_Text>
			return BUTTON_LEFT;
 8003bb4:	2300      	movs	r3, #0
 8003bb6:	e050      	b.n	8003c5a <getPressKey+0x122>
		}
		case '2':
		{
			strncat(buff_lcd, &digit, 1);
 8003bb8:	f107 0117 	add.w	r1, r7, #23
 8003bbc:	463b      	mov	r3, r7
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	f00d f80f 	bl	8010be4 <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 8003bc6:	4638      	mov	r0, r7
 8003bc8:	2300      	movs	r3, #0
 8003bca:	9301      	str	r3, [sp, #4]
 8003bcc:	2302      	movs	r3, #2
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	2100      	movs	r1, #0
 8003bd8:	f7fe ff16 	bl	8002a08 <ILI9341_Draw_Text>
			return BUTTON_UP;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	e03c      	b.n	8003c5a <getPressKey+0x122>
		}
		case '8':
		{
			strncat(buff_lcd, &digit, 1);
 8003be0:	f107 0117 	add.w	r1, r7, #23
 8003be4:	463b      	mov	r3, r7
 8003be6:	2201      	movs	r2, #1
 8003be8:	4618      	mov	r0, r3
 8003bea:	f00c fffb 	bl	8010be4 <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 8003bee:	4638      	mov	r0, r7
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	9301      	str	r3, [sp, #4]
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	9300      	str	r3, [sp, #0]
 8003bf8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	2100      	movs	r1, #0
 8003c00:	f7fe ff02 	bl	8002a08 <ILI9341_Draw_Text>
			return BUTTON_DOWN;
 8003c04:	2302      	movs	r3, #2
 8003c06:	e028      	b.n	8003c5a <getPressKey+0x122>
		}
		case '6':
		{
			strncat(buff_lcd, &digit, 1);
 8003c08:	f107 0117 	add.w	r1, r7, #23
 8003c0c:	463b      	mov	r3, r7
 8003c0e:	2201      	movs	r2, #1
 8003c10:	4618      	mov	r0, r3
 8003c12:	f00c ffe7 	bl	8010be4 <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 8003c16:	4638      	mov	r0, r7
 8003c18:	2300      	movs	r3, #0
 8003c1a:	9301      	str	r3, [sp, #4]
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	9300      	str	r3, [sp, #0]
 8003c20:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c24:	2200      	movs	r2, #0
 8003c26:	2100      	movs	r1, #0
 8003c28:	f7fe feee 	bl	8002a08 <ILI9341_Draw_Text>
			return BUTTON_RIGHT;
 8003c2c:	2303      	movs	r3, #3
 8003c2e:	e014      	b.n	8003c5a <getPressKey+0x122>
		}
		case '5':
		{
			strncat(buff_lcd, &digit, 1);
 8003c30:	f107 0117 	add.w	r1, r7, #23
 8003c34:	463b      	mov	r3, r7
 8003c36:	2201      	movs	r2, #1
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f00c ffd3 	bl	8010be4 <strncat>
			ILI9341_Draw_Text( buff_lcd, 0, 0, WHITE, 2, BLACK);
 8003c3e:	4638      	mov	r0, r7
 8003c40:	2300      	movs	r3, #0
 8003c42:	9301      	str	r3, [sp, #4]
 8003c44:	2302      	movs	r3, #2
 8003c46:	9300      	str	r3, [sp, #0]
 8003c48:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	2100      	movs	r1, #0
 8003c50:	f7fe feda 	bl	8002a08 <ILI9341_Draw_Text>
			return BUTTON_SELECT;
 8003c54:	2304      	movs	r3, #4
 8003c56:	e000      	b.n	8003c5a <getPressKey+0x122>
		}
		default:
			return BUTTON_NOTHING;
 8003c58:	23ff      	movs	r3, #255	; 0xff
			break;


	}
}
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	3718      	adds	r7, #24
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	bd80      	pop	{r7, pc}
 8003c62:	bf00      	nop
 8003c64:	08011378 	.word	0x08011378

08003c68 <Generic_Write>:
// -----------------------------------------------------------------------
void Generic_Write(const char* Text)		// Print "Text" data on LCD
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af02      	add	r7, sp, #8
 8003c6e:	6078      	str	r0, [r7, #4]
	if (Text)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d015      	beq.n	8003ca2 <Generic_Write+0x3a>
	{
		ILI9341_Draw_Text( "                                 ", 10, 100, WHITE, 1, BLACK);
 8003c76:	2300      	movs	r3, #0
 8003c78:	9301      	str	r3, [sp, #4]
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	9300      	str	r3, [sp, #0]
 8003c7e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c82:	2264      	movs	r2, #100	; 0x64
 8003c84:	210a      	movs	r1, #10
 8003c86:	4809      	ldr	r0, [pc, #36]	; (8003cac <Generic_Write+0x44>)
 8003c88:	f7fe febe 	bl	8002a08 <ILI9341_Draw_Text>
		ILI9341_Draw_Text( Text, 10, 100, WHITE, 1, BLACK);
 8003c8c:	2300      	movs	r3, #0
 8003c8e:	9301      	str	r3, [sp, #4]
 8003c90:	2301      	movs	r3, #1
 8003c92:	9300      	str	r3, [sp, #0]
 8003c94:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c98:	2264      	movs	r2, #100	; 0x64
 8003c9a:	210a      	movs	r1, #10
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f7fe feb3 	bl	8002a08 <ILI9341_Draw_Text>
	}
}
 8003ca2:	bf00      	nop
 8003ca4:	3708      	adds	r7, #8
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}
 8003caa:	bf00      	nop
 8003cac:	0801138c 	.word	0x0801138c

08003cb0 <Menu_GetCurrentMenu>:
// -----------------------------------------------------------------------
Menu_Item_t* Menu_GetCurrentMenu(void)		//     
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	af00      	add	r7, sp, #0
	return CurrentMenuItem;
 8003cb4:	4b03      	ldr	r3, [pc, #12]	; (8003cc4 <Menu_GetCurrentMenu+0x14>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop
 8003cc4:	20000010 	.word	0x20000010

08003cc8 <Menu_Navigate>:
// -----------------------------------------------------------------------
//   
// in:     ,  
// MENU_PARENT, MENU_CHILD, MENU_NEXT   MENU_PREVIOUS
void Menu_Navigate(Menu_Item_t* const NewMenu)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
	if ((NewMenu == &NULL_MENU) || (NewMenu == NULL))  // What it mean???
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	4a11      	ldr	r2, [pc, #68]	; (8003d18 <Menu_Navigate+0x50>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d01a      	beq.n	8003d0e <Menu_Navigate+0x46>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d017      	beq.n	8003d0e <Menu_Navigate+0x46>
	{
		return;		// Exit
	}

	CurrentMenuItem = NewMenu;    //    
 8003cde:	4a0f      	ldr	r2, [pc, #60]	; (8003d1c <Menu_Navigate+0x54>)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6013      	str	r3, [r2, #0]

	if (MenuWriteFunc)    // If   MenuWriteFunc  != NULL  ???????
 8003ce4:	4b0e      	ldr	r3, [pc, #56]	; (8003d20 <Menu_Navigate+0x58>)
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d006      	beq.n	8003cfa <Menu_Navigate+0x32>
	{
		MenuWriteFunc(CurrentMenuItem->Text);			// Print Text string on LCD
 8003cec:	4b0c      	ldr	r3, [pc, #48]	; (8003d20 <Menu_Navigate+0x58>)
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4a0a      	ldr	r2, [pc, #40]	; (8003d1c <Menu_Navigate+0x54>)
 8003cf2:	6812      	ldr	r2, [r2, #0]
 8003cf4:	3218      	adds	r2, #24
 8003cf6:	4610      	mov	r0, r2
 8003cf8:	4798      	blx	r3
	}

	//   void (*SelectCallback)(void) - Creating pointer on function
	// Write  CurrentMenuItem->SelectCallback in  void (*SelectCallback)(void) pinter
	void (*SelectCallback)(void) = CurrentMenuItem->SelectCallback;
 8003cfa:	4b08      	ldr	r3, [pc, #32]	; (8003d1c <Menu_Navigate+0x54>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	691b      	ldr	r3, [r3, #16]
 8003d00:	60fb      	str	r3, [r7, #12]

	if (SelectCallback)		// If SelectCallback != NULL
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d003      	beq.n	8003d10 <Menu_Navigate+0x48>
	{
		SelectCallback();   // It does - CurrentMenuItem->SelectCallback;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	4798      	blx	r3
 8003d0c:	e000      	b.n	8003d10 <Menu_Navigate+0x48>
		return;		// Exit
 8003d0e:	bf00      	nop
	}
}
 8003d10:	3710      	adds	r7, #16
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	08011674 	.word	0x08011674
 8003d1c:	20000010 	.word	0x20000010
 8003d20:	200002a4 	.word	0x200002a4

08003d24 <Menu_SetGenericWriteCallback>:
  .        
       ,  
   ref MENU_ITEM_STORAGE '.. */
// In:           .
void Menu_SetGenericWriteCallback(void (*WriteFunc)(const char* Text))    //  What doing this function??????? <<<<<<<<<<<
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
	MenuWriteFunc = WriteFunc;  		//    WriteFunc 
 8003d2c:	4a05      	ldr	r2, [pc, #20]	; (8003d44 <Menu_SetGenericWriteCallback+0x20>)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6013      	str	r3, [r2, #0]
	//       MenuWriteFunc
	Menu_Navigate(CurrentMenuItem);      //      Menu_Navigate
 8003d32:	4b05      	ldr	r3, [pc, #20]	; (8003d48 <Menu_SetGenericWriteCallback+0x24>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4618      	mov	r0, r3
 8003d38:	f7ff ffc6 	bl	8003cc8 <Menu_Navigate>
}
 8003d3c:	bf00      	nop
 8003d3e:	3708      	adds	r7, #8
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	200002a4 	.word	0x200002a4
 8003d48:	20000010 	.word	0x20000010

08003d4c <Menu_EnterCurrentItem>:
// -----------------------------------------------------------------------
/*         ,  
      (  ) */
void Menu_EnterCurrentItem(void)
{
 8003d4c:	b580      	push	{r7, lr}
 8003d4e:	b082      	sub	sp, #8
 8003d50:	af00      	add	r7, sp, #0
	if ((CurrentMenuItem == &NULL_MENU) || (CurrentMenuItem == NULL))
 8003d52:	4b0b      	ldr	r3, [pc, #44]	; (8003d80 <Menu_EnterCurrentItem+0x34>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	4a0b      	ldr	r2, [pc, #44]	; (8003d84 <Menu_EnterCurrentItem+0x38>)
 8003d58:	4293      	cmp	r3, r2
 8003d5a:	d00d      	beq.n	8003d78 <Menu_EnterCurrentItem+0x2c>
 8003d5c:	4b08      	ldr	r3, [pc, #32]	; (8003d80 <Menu_EnterCurrentItem+0x34>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d009      	beq.n	8003d78 <Menu_EnterCurrentItem+0x2c>
	{
		return;
	}

	void (*EnterCallback)(void) = CurrentMenuItem->EnterCallback;
 8003d64:	4b06      	ldr	r3, [pc, #24]	; (8003d80 <Menu_EnterCurrentItem+0x34>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	695b      	ldr	r3, [r3, #20]
 8003d6a:	607b      	str	r3, [r7, #4]
	if (EnterCallback)		// If EnterCallback != NULL
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d003      	beq.n	8003d7a <Menu_EnterCurrentItem+0x2e>
	{
		EnterCallback();
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4798      	blx	r3
 8003d76:	e000      	b.n	8003d7a <Menu_EnterCurrentItem+0x2e>
		return;
 8003d78:	bf00      	nop
	}

}// -----------------------------------------------------------------------
 8003d7a:	3708      	adds	r7, #8
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bd80      	pop	{r7, pc}
 8003d80:	20000010 	.word	0x20000010
 8003d84:	08011674 	.word	0x08011674

08003d88 <speed_test_LCD>:
//-------------------------------------------------------------------------------------------
/*
 * Random generate circles
 */
void speed_test_LCD(int number_of_tests)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
	int i =0;
 8003d90:	2300      	movs	r3, #0
 8003d92:	617b      	str	r3, [r7, #20]
	while(i <= number_of_tests)
 8003d94:	e036      	b.n	8003e04 <speed_test_LCD+0x7c>
	{
		i ++;
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	617b      	str	r3, [r7, #20]
		//ILI9341_Draw_Text("", i, 200, YELLOW, 4, BLACK);
		uint32_t random_num = 0;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	613b      	str	r3, [r7, #16]
		uint16_t xr = 0;
 8003da0:	2300      	movs	r3, #0
 8003da2:	81fb      	strh	r3, [r7, #14]
		uint16_t yr = 0;
 8003da4:	2300      	movs	r3, #0
 8003da6:	81bb      	strh	r3, [r7, #12]
		uint16_t radiusr = 0;
 8003da8:	2300      	movs	r3, #0
 8003daa:	817b      	strh	r3, [r7, #10]
		uint16_t colourr = 0;
 8003dac:	2300      	movs	r3, #0
 8003dae:	813b      	strh	r3, [r7, #8]

		random_num = HAL_RNG_GetRandomNumber(&hrng);
 8003db0:	4819      	ldr	r0, [pc, #100]	; (8003e18 <speed_test_LCD+0x90>)
 8003db2:	f007 fde4 	bl	800b97e <HAL_RNG_GetRandomNumber>
 8003db6:	6138      	str	r0, [r7, #16]
		xr = random_num;
 8003db8:	693b      	ldr	r3, [r7, #16]
 8003dba:	81fb      	strh	r3, [r7, #14]
		random_num = HAL_RNG_GetRandomNumber(&hrng);
 8003dbc:	4816      	ldr	r0, [pc, #88]	; (8003e18 <speed_test_LCD+0x90>)
 8003dbe:	f007 fdde 	bl	800b97e <HAL_RNG_GetRandomNumber>
 8003dc2:	6138      	str	r0, [r7, #16]
		yr = random_num;
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	81bb      	strh	r3, [r7, #12]
		random_num = HAL_RNG_GetRandomNumber(&hrng);
 8003dc8:	4813      	ldr	r0, [pc, #76]	; (8003e18 <speed_test_LCD+0x90>)
 8003dca:	f007 fdd8 	bl	800b97e <HAL_RNG_GetRandomNumber>
 8003dce:	6138      	str	r0, [r7, #16]
		radiusr = random_num;
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	817b      	strh	r3, [r7, #10]
		random_num = HAL_RNG_GetRandomNumber(&hrng);
 8003dd4:	4810      	ldr	r0, [pc, #64]	; (8003e18 <speed_test_LCD+0x90>)
 8003dd6:	f007 fdd2 	bl	800b97e <HAL_RNG_GetRandomNumber>
 8003dda:	6138      	str	r0, [r7, #16]
		colourr = random_num;
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	813b      	strh	r3, [r7, #8]

		xr &= 0x01FF;
 8003de0:	89fb      	ldrh	r3, [r7, #14]
 8003de2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003de6:	81fb      	strh	r3, [r7, #14]
		yr &= 0x01FF;
 8003de8:	89bb      	ldrh	r3, [r7, #12]
 8003dea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dee:	81bb      	strh	r3, [r7, #12]
		radiusr &= 0x001F;
 8003df0:	897b      	ldrh	r3, [r7, #10]
 8003df2:	f003 031f 	and.w	r3, r3, #31
 8003df6:	817b      	strh	r3, [r7, #10]
		colourr &= 0xFFFF;
		ILI9341_Draw_Filled_Circle(xr, yr, radiusr, colourr);
 8003df8:	893b      	ldrh	r3, [r7, #8]
 8003dfa:	897a      	ldrh	r2, [r7, #10]
 8003dfc:	89b9      	ldrh	r1, [r7, #12]
 8003dfe:	89f8      	ldrh	r0, [r7, #14]
 8003e00:	f7fe fce4 	bl	80027cc <ILI9341_Draw_Filled_Circle>
	while(i <= number_of_tests)
 8003e04:	697a      	ldr	r2, [r7, #20]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	ddc4      	ble.n	8003d96 <speed_test_LCD+0xe>
		//ILI9341_Draw_Pixel(xr, yr, WHITE);
	}

}
 8003e0c:	bf00      	nop
 8003e0e:	bf00      	nop
 8003e10:	3718      	adds	r7, #24
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}
 8003e16:	bf00      	nop
 8003e18:	2000046c 	.word	0x2000046c

08003e1c <bme280_init>:
/*!
 *  @brief This API is the entry point.
 *  It reads the chip-id and calibration data from the sensor.
 */
int8_t bme280_init(struct bme280_dev *dev)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	/* chip id read try count */
	uint8_t try_count = 5;
 8003e24:	2305      	movs	r3, #5
 8003e26:	73bb      	strb	r3, [r7, #14]
	uint8_t chip_id = 0;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f001 f9f1 	bl	8005214 <null_ptr_check>
 8003e32:	4603      	mov	r3, r0
 8003e34:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt ==  BME280_OK) {
 8003e36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d133      	bne.n	8003ea6 <bme280_init+0x8a>
		while (try_count) {
 8003e3e:	e028      	b.n	8003e92 <bme280_init+0x76>
			/* Read the chip-id of bme280 sensor */
			rslt = bme280_get_regs(BME280_CHIP_ID_ADDR, &chip_id, 1, dev);
 8003e40:	f107 010d 	add.w	r1, r7, #13
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	20d0      	movs	r0, #208	; 0xd0
 8003e4a:	f000 f832 	bl	8003eb2 <bme280_get_regs>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	73fb      	strb	r3, [r7, #15]
			/* Check for chip id validity */
			if ((rslt == BME280_OK) && (chip_id == BME280_CHIP_ID)) {
 8003e52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d114      	bne.n	8003e84 <bme280_init+0x68>
 8003e5a:	7b7b      	ldrb	r3, [r7, #13]
 8003e5c:	2b60      	cmp	r3, #96	; 0x60
 8003e5e:	d111      	bne.n	8003e84 <bme280_init+0x68>
				dev->chip_id = chip_id;
 8003e60:	7b7a      	ldrb	r2, [r7, #13]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	701a      	strb	r2, [r3, #0]
				/* Reset the sensor */
				rslt = bme280_soft_reset(dev);
 8003e66:	6878      	ldr	r0, [r7, #4]
 8003e68:	f000 f976 	bl	8004158 <bme280_soft_reset>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	73fb      	strb	r3, [r7, #15]
				if (rslt == BME280_OK) {
 8003e70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d110      	bne.n	8003e9a <bme280_init+0x7e>
					/* Read the calibration data */
					rslt = get_calib_data(dev);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f001 f841 	bl	8004f00 <get_calib_data>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	73fb      	strb	r3, [r7, #15]
				}
				break;
 8003e82:	e00a      	b.n	8003e9a <bme280_init+0x7e>
			}
			/* Wait for 1 ms */
			dev->delay_ms(1);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	68db      	ldr	r3, [r3, #12]
 8003e88:	2001      	movs	r0, #1
 8003e8a:	4798      	blx	r3
			--try_count;
 8003e8c:	7bbb      	ldrb	r3, [r7, #14]
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	73bb      	strb	r3, [r7, #14]
		while (try_count) {
 8003e92:	7bbb      	ldrb	r3, [r7, #14]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d1d3      	bne.n	8003e40 <bme280_init+0x24>
 8003e98:	e000      	b.n	8003e9c <bme280_init+0x80>
				break;
 8003e9a:	bf00      	nop
		}
		/* Chip id check failed */
		if (!try_count)
 8003e9c:	7bbb      	ldrb	r3, [r7, #14]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d101      	bne.n	8003ea6 <bme280_init+0x8a>
			rslt = BME280_E_DEV_NOT_FOUND;
 8003ea2:	23fe      	movs	r3, #254	; 0xfe
 8003ea4:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8003ea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003eaa:	4618      	mov	r0, r3
 8003eac:	3710      	adds	r7, #16
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	bd80      	pop	{r7, pc}

08003eb2 <bme280_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bme280_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint16_t len, const struct bme280_dev *dev)
{
 8003eb2:	b590      	push	{r4, r7, lr}
 8003eb4:	b087      	sub	sp, #28
 8003eb6:	af00      	add	r7, sp, #0
 8003eb8:	60b9      	str	r1, [r7, #8]
 8003eba:	607b      	str	r3, [r7, #4]
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	73fb      	strb	r3, [r7, #15]
 8003ec0:	4613      	mov	r3, r2
 8003ec2:	81bb      	strh	r3, [r7, #12]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f001 f9a5 	bl	8005214 <null_ptr_check>
 8003eca:	4603      	mov	r3, r0
 8003ecc:	75fb      	strb	r3, [r7, #23]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8003ece:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d117      	bne.n	8003f06 <bme280_get_regs+0x54>
		/* If interface selected is SPI */
		if (dev->intf != BME280_I2C_INTF)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	789b      	ldrb	r3, [r3, #2]
 8003eda:	2b01      	cmp	r3, #1
 8003edc:	d003      	beq.n	8003ee6 <bme280_get_regs+0x34>
			reg_addr = reg_addr | 0x80;
 8003ede:	7bfb      	ldrb	r3, [r7, #15]
 8003ee0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003ee4:	73fb      	strb	r3, [r7, #15]
		/* Read the data  */
		rslt = dev->read(dev->dev_id, reg_addr, reg_data, len);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685c      	ldr	r4, [r3, #4]
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	7858      	ldrb	r0, [r3, #1]
 8003eee:	89bb      	ldrh	r3, [r7, #12]
 8003ef0:	7bf9      	ldrb	r1, [r7, #15]
 8003ef2:	68ba      	ldr	r2, [r7, #8]
 8003ef4:	47a0      	blx	r4
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	75fb      	strb	r3, [r7, #23]
		/* Check for communication error */
		if (rslt != BME280_OK)
 8003efa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <bme280_get_regs+0x54>
			rslt = BME280_E_COMM_FAIL;
 8003f02:	23fc      	movs	r3, #252	; 0xfc
 8003f04:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8003f06:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	371c      	adds	r7, #28
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd90      	pop	{r4, r7, pc}

08003f12 <bme280_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bme280_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint8_t len, const struct bme280_dev *dev)
{
 8003f12:	b590      	push	{r4, r7, lr}
 8003f14:	b08d      	sub	sp, #52	; 0x34
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	60f8      	str	r0, [r7, #12]
 8003f1a:	60b9      	str	r1, [r7, #8]
 8003f1c:	603b      	str	r3, [r7, #0]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t temp_buff[20]; /* Typically not to write more than 10 registers */

	if (len > 10)
 8003f22:	79fb      	ldrb	r3, [r7, #7]
 8003f24:	2b0a      	cmp	r3, #10
 8003f26:	d901      	bls.n	8003f2c <bme280_set_regs+0x1a>
		len = 10;
 8003f28:	230a      	movs	r3, #10
 8003f2a:	71fb      	strb	r3, [r7, #7]

	uint16_t temp_len;
	uint8_t reg_addr_cnt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8003f2c:	6838      	ldr	r0, [r7, #0]
 8003f2e:	f001 f971 	bl	8005214 <null_ptr_check>
 8003f32:	4603      	mov	r3, r0
 8003f34:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	/* Check for arguments validity */
	if ((rslt ==  BME280_OK) && (reg_addr != NULL) && (reg_data != NULL)) {
 8003f38:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d154      	bne.n	8003fea <bme280_set_regs+0xd8>
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d051      	beq.n	8003fea <bme280_set_regs+0xd8>
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d04e      	beq.n	8003fea <bme280_set_regs+0xd8>
		if (len != 0) {
 8003f4c:	79fb      	ldrb	r3, [r7, #7]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d047      	beq.n	8003fe2 <bme280_set_regs+0xd0>
			temp_buff[0] = reg_data[0];
 8003f52:	68bb      	ldr	r3, [r7, #8]
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	753b      	strb	r3, [r7, #20]
			/* If interface selected is SPI */
			if (dev->intf != BME280_I2C_INTF) {
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	789b      	ldrb	r3, [r3, #2]
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d01a      	beq.n	8003f96 <bme280_set_regs+0x84>
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8003f60:	2300      	movs	r3, #0
 8003f62:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f66:	e011      	b.n	8003f8c <bme280_set_regs+0x7a>
					reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 8003f68:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003f6c:	68fa      	ldr	r2, [r7, #12]
 8003f6e:	4413      	add	r3, r2
 8003f70:	781a      	ldrb	r2, [r3, #0]
 8003f72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003f76:	68f9      	ldr	r1, [r7, #12]
 8003f78:	440b      	add	r3, r1
 8003f7a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003f7e:	b2d2      	uxtb	r2, r2
 8003f80:	701a      	strb	r2, [r3, #0]
				for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8003f82:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003f86:	3301      	adds	r3, #1
 8003f88:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003f8c:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8003f90:	79fb      	ldrb	r3, [r7, #7]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d3e8      	bcc.n	8003f68 <bme280_set_regs+0x56>
			}
			/* Burst write mode */
			if (len > 1) {
 8003f96:	79fb      	ldrb	r3, [r7, #7]
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d90b      	bls.n	8003fb4 <bme280_set_regs+0xa2>
				/* Interleave register address w.r.t data for
				burst write*/
				interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 8003f9c:	79fb      	ldrb	r3, [r7, #7]
 8003f9e:	f107 0114 	add.w	r1, r7, #20
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	68f8      	ldr	r0, [r7, #12]
 8003fa6:	f000 fff0 	bl	8004f8a <interleave_reg_addr>
				temp_len = len * 2;
 8003faa:	79fb      	ldrb	r3, [r7, #7]
 8003fac:	b29b      	uxth	r3, r3
 8003fae:	005b      	lsls	r3, r3, #1
 8003fb0:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8003fb2:	e001      	b.n	8003fb8 <bme280_set_regs+0xa6>
			} else {
				temp_len = len;
 8003fb4:	79fb      	ldrb	r3, [r7, #7]
 8003fb6:	85bb      	strh	r3, [r7, #44]	; 0x2c
			}
			rslt = dev->write(dev->dev_id, reg_addr[0], temp_buff, temp_len);
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	689c      	ldr	r4, [r3, #8]
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	7858      	ldrb	r0, [r3, #1]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	7819      	ldrb	r1, [r3, #0]
 8003fc4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003fc6:	f107 0214 	add.w	r2, r7, #20
 8003fca:	47a0      	blx	r4
 8003fcc:	4603      	mov	r3, r0
 8003fce:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			/* Check for communication error */
			if (rslt != BME280_OK)
 8003fd2:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d00b      	beq.n	8003ff2 <bme280_set_regs+0xe0>
				rslt = BME280_E_COMM_FAIL;
 8003fda:	23fc      	movs	r3, #252	; 0xfc
 8003fdc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8003fe0:	e007      	b.n	8003ff2 <bme280_set_regs+0xe0>
		} else {
			rslt = BME280_E_INVALID_LEN;
 8003fe2:	23fd      	movs	r3, #253	; 0xfd
 8003fe4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		if (len != 0) {
 8003fe8:	e003      	b.n	8003ff2 <bme280_set_regs+0xe0>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8003fea:	23ff      	movs	r3, #255	; 0xff
 8003fec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8003ff0:	e000      	b.n	8003ff4 <bme280_set_regs+0xe2>
		if (len != 0) {
 8003ff2:	bf00      	nop
	}


	return rslt;
 8003ff4:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	3734      	adds	r7, #52	; 0x34
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd90      	pop	{r4, r7, pc}

08004000 <bme280_set_sensor_settings>:
/*!
 * @brief This API sets the oversampling, filter and standby duration
 * (normal mode) settings in the sensor.
 */
int8_t bme280_set_sensor_settings(uint8_t desired_settings, const struct bme280_dev *dev)
{
 8004000:	b580      	push	{r7, lr}
 8004002:	b084      	sub	sp, #16
 8004004:	af00      	add	r7, sp, #0
 8004006:	4603      	mov	r3, r0
 8004008:	6039      	str	r1, [r7, #0]
 800400a:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t sensor_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800400c:	6838      	ldr	r0, [r7, #0]
 800400e:	f001 f901 	bl	8005214 <null_ptr_check>
 8004012:	4603      	mov	r3, r0
 8004014:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8004016:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d13f      	bne.n	800409e <bme280_set_sensor_settings+0x9e>
		rslt = bme280_get_sensor_mode(&sensor_mode, dev);
 800401e:	f107 030e 	add.w	r3, r7, #14
 8004022:	6839      	ldr	r1, [r7, #0]
 8004024:	4618      	mov	r0, r3
 8004026:	f000 f874 	bl	8004112 <bme280_get_sensor_mode>
 800402a:	4603      	mov	r3, r0
 800402c:	73fb      	strb	r3, [r7, #15]
		if ((rslt == BME280_OK) && (sensor_mode != BME280_SLEEP_MODE))
 800402e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004032:	2b00      	cmp	r3, #0
 8004034:	d107      	bne.n	8004046 <bme280_set_sensor_settings+0x46>
 8004036:	7bbb      	ldrb	r3, [r7, #14]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d004      	beq.n	8004046 <bme280_set_sensor_settings+0x46>
			rslt = put_device_to_sleep(dev);
 800403c:	6838      	ldr	r0, [r7, #0]
 800403e:	f000 fb4e 	bl	80046de <put_device_to_sleep>
 8004042:	4603      	mov	r3, r0
 8004044:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK) {
 8004046:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d127      	bne.n	800409e <bme280_set_sensor_settings+0x9e>
			/* Check if user wants to change oversampling
			   settings */
			if (are_settings_changed(OVERSAMPLING_SETTINGS, desired_settings))
 800404e:	79fb      	ldrb	r3, [r7, #7]
 8004050:	4619      	mov	r1, r3
 8004052:	2007      	movs	r0, #7
 8004054:	f001 f8c2 	bl	80051dc <are_settings_changed>
 8004058:	4603      	mov	r3, r0
 800405a:	2b00      	cmp	r3, #0
 800405c:	d009      	beq.n	8004072 <bme280_set_sensor_settings+0x72>
				rslt = set_osr_settings(desired_settings, &dev->settings, dev);
 800405e:	683b      	ldr	r3, [r7, #0]
 8004060:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004064:	79fb      	ldrb	r3, [r7, #7]
 8004066:	683a      	ldr	r2, [r7, #0]
 8004068:	4618      	mov	r0, r3
 800406a:	f000 f98a 	bl	8004382 <set_osr_settings>
 800406e:	4603      	mov	r3, r0
 8004070:	73fb      	strb	r3, [r7, #15]
			/* Check if user wants to change filter and/or
			   standby settings */
			if ((rslt == BME280_OK) && are_settings_changed(FILTER_STANDBY_SETTINGS, desired_settings))
 8004072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d111      	bne.n	800409e <bme280_set_sensor_settings+0x9e>
 800407a:	79fb      	ldrb	r3, [r7, #7]
 800407c:	4619      	mov	r1, r3
 800407e:	2018      	movs	r0, #24
 8004080:	f001 f8ac 	bl	80051dc <are_settings_changed>
 8004084:	4603      	mov	r3, r0
 8004086:	2b00      	cmp	r3, #0
 8004088:	d009      	beq.n	800409e <bme280_set_sensor_settings+0x9e>
				rslt = set_filter_standby_settings(desired_settings, &dev->settings, dev);
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	f103 0138 	add.w	r1, r3, #56	; 0x38
 8004090:	79fb      	ldrb	r3, [r7, #7]
 8004092:	683a      	ldr	r2, [r7, #0]
 8004094:	4618      	mov	r0, r3
 8004096:	f000 fa11 	bl	80044bc <set_filter_standby_settings>
 800409a:	4603      	mov	r3, r0
 800409c:	73fb      	strb	r3, [r7, #15]
		}
	}

	return rslt;
 800409e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3710      	adds	r7, #16
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bd80      	pop	{r7, pc}

080040aa <bme280_set_sensor_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bme280_set_sensor_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 80040aa:	b580      	push	{r7, lr}
 80040ac:	b084      	sub	sp, #16
 80040ae:	af00      	add	r7, sp, #0
 80040b0:	4603      	mov	r3, r0
 80040b2:	6039      	str	r1, [r7, #0]
 80040b4:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t last_set_mode;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80040b6:	6838      	ldr	r0, [r7, #0]
 80040b8:	f001 f8ac 	bl	8005214 <null_ptr_check>
 80040bc:	4603      	mov	r3, r0
 80040be:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 80040c0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d11e      	bne.n	8004106 <bme280_set_sensor_mode+0x5c>
		rslt = bme280_get_sensor_mode(&last_set_mode, dev);
 80040c8:	f107 030e 	add.w	r3, r7, #14
 80040cc:	6839      	ldr	r1, [r7, #0]
 80040ce:	4618      	mov	r0, r3
 80040d0:	f000 f81f 	bl	8004112 <bme280_get_sensor_mode>
 80040d4:	4603      	mov	r3, r0
 80040d6:	73fb      	strb	r3, [r7, #15]
		/* If the sensor is not in sleep mode put the device to sleep
		   mode */
		if ((rslt == BME280_OK) && (last_set_mode != BME280_SLEEP_MODE))
 80040d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d107      	bne.n	80040f0 <bme280_set_sensor_mode+0x46>
 80040e0:	7bbb      	ldrb	r3, [r7, #14]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d004      	beq.n	80040f0 <bme280_set_sensor_mode+0x46>
			rslt = put_device_to_sleep(dev);
 80040e6:	6838      	ldr	r0, [r7, #0]
 80040e8:	f000 faf9 	bl	80046de <put_device_to_sleep>
 80040ec:	4603      	mov	r3, r0
 80040ee:	73fb      	strb	r3, [r7, #15]
		/* Set the power mode */
		if (rslt == BME280_OK)
 80040f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d106      	bne.n	8004106 <bme280_set_sensor_mode+0x5c>
			rslt = write_power_mode(sensor_mode, dev);
 80040f8:	79fb      	ldrb	r3, [r7, #7]
 80040fa:	6839      	ldr	r1, [r7, #0]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f000 fabb 	bl	8004678 <write_power_mode>
 8004102:	4603      	mov	r3, r0
 8004104:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8004106:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800410a:	4618      	mov	r0, r3
 800410c:	3710      	adds	r7, #16
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}

08004112 <bme280_get_sensor_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bme280_get_sensor_mode(uint8_t *sensor_mode, const struct bme280_dev *dev)
{
 8004112:	b580      	push	{r7, lr}
 8004114:	b084      	sub	sp, #16
 8004116:	af00      	add	r7, sp, #0
 8004118:	6078      	str	r0, [r7, #4]
 800411a:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 800411c:	6838      	ldr	r0, [r7, #0]
 800411e:	f001 f879 	bl	8005214 <null_ptr_check>
 8004122:	4603      	mov	r3, r0
 8004124:	73fb      	strb	r3, [r7, #15]

	if (rslt == BME280_OK) {
 8004126:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d10e      	bne.n	800414c <bme280_get_sensor_mode+0x3a>
		/* Read the power mode register */
		rslt = bme280_get_regs(BME280_PWR_CTRL_ADDR, sensor_mode, 1, dev);
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	2201      	movs	r2, #1
 8004132:	6879      	ldr	r1, [r7, #4]
 8004134:	20f4      	movs	r0, #244	; 0xf4
 8004136:	f7ff febc 	bl	8003eb2 <bme280_get_regs>
 800413a:	4603      	mov	r3, r0
 800413c:	73fb      	strb	r3, [r7, #15]
		/* Assign the power mode in the device structure */
		*sensor_mode = BME280_GET_BITS_POS_0(*sensor_mode, BME280_SENSOR_MODE);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	781b      	ldrb	r3, [r3, #0]
 8004142:	f003 0303 	and.w	r3, r3, #3
 8004146:	b2da      	uxtb	r2, r3
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	701a      	strb	r2, [r3, #0]
	}

	return rslt;
 800414c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004150:	4618      	mov	r0, r3
 8004152:	3710      	adds	r7, #16
 8004154:	46bd      	mov	sp, r7
 8004156:	bd80      	pop	{r7, pc}

08004158 <bme280_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bme280_soft_reset(const struct bme280_dev *dev)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b084      	sub	sp, #16
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_RESET_ADDR;
 8004160:	23e0      	movs	r3, #224	; 0xe0
 8004162:	73bb      	strb	r3, [r7, #14]
	/* 0xB6 is the soft reset command */
	uint8_t soft_rst_cmd = 0xB6;
 8004164:	23b6      	movs	r3, #182	; 0xb6
 8004166:	737b      	strb	r3, [r7, #13]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 8004168:	6878      	ldr	r0, [r7, #4]
 800416a:	f001 f853 	bl	8005214 <null_ptr_check>
 800416e:	4603      	mov	r3, r0
 8004170:	73fb      	strb	r3, [r7, #15]
	/* Proceed if null check is fine */
	if (rslt == BME280_OK) {
 8004172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004176:	2b00      	cmp	r3, #0
 8004178:	d10d      	bne.n	8004196 <bme280_soft_reset+0x3e>
		/* Write the soft reset command in the sensor */
		rslt = bme280_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 800417a:	f107 010d 	add.w	r1, r7, #13
 800417e:	f107 000e 	add.w	r0, r7, #14
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2201      	movs	r2, #1
 8004186:	f7ff fec4 	bl	8003f12 <bme280_set_regs>
 800418a:	4603      	mov	r3, r0
 800418c:	73fb      	strb	r3, [r7, #15]
		/* As per data sheet, startup time is 2 ms. */
		dev->delay_ms(2);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	68db      	ldr	r3, [r3, #12]
 8004192:	2002      	movs	r0, #2
 8004194:	4798      	blx	r3
	}

	return rslt;
 8004196:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800419a:	4618      	mov	r0, r3
 800419c:	3710      	adds	r7, #16
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}

080041a2 <bme280_get_sensor_data>:
 * @brief This API reads the pressure, temperature and humidity data from the
 * sensor, compensates the data and store it in the bme280_data structure
 * instance passed by the user.
 */
int8_t bme280_get_sensor_data(uint8_t sensor_comp, struct bme280_data *comp_data, struct bme280_dev *dev)
{
 80041a2:	b580      	push	{r7, lr}
 80041a4:	b08a      	sub	sp, #40	; 0x28
 80041a6:	af00      	add	r7, sp, #0
 80041a8:	4603      	mov	r3, r0
 80041aa:	60b9      	str	r1, [r7, #8]
 80041ac:	607a      	str	r2, [r7, #4]
 80041ae:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	/* Array to store the pressure, temperature and humidity data read from
	the sensor */
	uint8_t reg_data[BME280_P_T_H_DATA_LEN] = {0};
 80041b0:	2300      	movs	r3, #0
 80041b2:	61fb      	str	r3, [r7, #28]
 80041b4:	2300      	movs	r3, #0
 80041b6:	623b      	str	r3, [r7, #32]
	struct bme280_uncomp_data uncomp_data = {0};
 80041b8:	f107 0310 	add.w	r3, r7, #16
 80041bc:	2200      	movs	r2, #0
 80041be:	601a      	str	r2, [r3, #0]
 80041c0:	605a      	str	r2, [r3, #4]
 80041c2:	609a      	str	r2, [r3, #8]

	/* Check for null pointer in the device structure*/
	rslt = null_ptr_check(dev);
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f001 f825 	bl	8005214 <null_ptr_check>
 80041ca:	4603      	mov	r3, r0
 80041cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if ((rslt == BME280_OK) && (comp_data != NULL)) {
 80041d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d124      	bne.n	8004222 <bme280_get_sensor_data+0x80>
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d021      	beq.n	8004222 <bme280_get_sensor_data+0x80>
		/* Read the pressure and temperature data from the sensor */
		rslt = bme280_get_regs(BME280_DATA_ADDR, reg_data, BME280_P_T_H_DATA_LEN, dev);
 80041de:	f107 011c 	add.w	r1, r7, #28
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2208      	movs	r2, #8
 80041e6:	20f7      	movs	r0, #247	; 0xf7
 80041e8:	f7ff fe63 	bl	8003eb2 <bme280_get_regs>
 80041ec:	4603      	mov	r3, r0
 80041ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

		if (rslt == BME280_OK) {
 80041f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d116      	bne.n	8004228 <bme280_get_sensor_data+0x86>
			/* Parse the read data from the sensor */
			bme280_parse_sensor_data(reg_data, &uncomp_data);
 80041fa:	f107 0210 	add.w	r2, r7, #16
 80041fe:	f107 031c 	add.w	r3, r7, #28
 8004202:	4611      	mov	r1, r2
 8004204:	4618      	mov	r0, r3
 8004206:	f000 f815 	bl	8004234 <bme280_parse_sensor_data>
			/* Compensate the pressure and/or temperature and/or
			   humidity data from the sensor */
			rslt = bme280_compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	3310      	adds	r3, #16
 800420e:	f107 0110 	add.w	r1, r7, #16
 8004212:	7bf8      	ldrb	r0, [r7, #15]
 8004214:	68ba      	ldr	r2, [r7, #8]
 8004216:	f000 f853 	bl	80042c0 <bme280_compensate_data>
 800421a:	4603      	mov	r3, r0
 800421c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 8004220:	e002      	b.n	8004228 <bme280_get_sensor_data+0x86>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8004222:	23ff      	movs	r3, #255	; 0xff
 8004224:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return rslt;
 8004228:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800422c:	4618      	mov	r0, r3
 800422e:	3728      	adds	r7, #40	; 0x28
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}

08004234 <bme280_parse_sensor_data>:
/*!
 *  @brief This API is used to parse the pressure, temperature and
 *  humidity data and store it in the bme280_uncomp_data structure instance.
 */
void bme280_parse_sensor_data(const uint8_t *reg_data, struct bme280_uncomp_data *uncomp_data)
{
 8004234:	b480      	push	{r7}
 8004236:	b087      	sub	sp, #28
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
 800423c:	6039      	str	r1, [r7, #0]
	uint32_t data_xlsb;
	uint32_t data_lsb;
	uint32_t data_msb;

	/* Store the parsed register values for pressure data */
	data_msb = (uint32_t)reg_data[0] << 12;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	031b      	lsls	r3, r3, #12
 8004244:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[1] << 4;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	3301      	adds	r3, #1
 800424a:	781b      	ldrb	r3, [r3, #0]
 800424c:	011b      	lsls	r3, r3, #4
 800424e:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[2] >> 4;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	3302      	adds	r3, #2
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	091b      	lsrs	r3, r3, #4
 8004258:	b2db      	uxtb	r3, r3
 800425a:	60fb      	str	r3, [r7, #12]
	uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 800425c:	697a      	ldr	r2, [r7, #20]
 800425e:	693b      	ldr	r3, [r7, #16]
 8004260:	431a      	orrs	r2, r3
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	431a      	orrs	r2, r3
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	601a      	str	r2, [r3, #0]

	/* Store the parsed register values for temperature data */
	data_msb = (uint32_t)reg_data[3] << 12;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	3303      	adds	r3, #3
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	031b      	lsls	r3, r3, #12
 8004272:	617b      	str	r3, [r7, #20]
	data_lsb = (uint32_t)reg_data[4] << 4;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	3304      	adds	r3, #4
 8004278:	781b      	ldrb	r3, [r3, #0]
 800427a:	011b      	lsls	r3, r3, #4
 800427c:	613b      	str	r3, [r7, #16]
	data_xlsb = (uint32_t)reg_data[5] >> 4;
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	3305      	adds	r3, #5
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	091b      	lsrs	r3, r3, #4
 8004286:	b2db      	uxtb	r3, r3
 8004288:	60fb      	str	r3, [r7, #12]
	uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 800428a:	697a      	ldr	r2, [r7, #20]
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	431a      	orrs	r2, r3
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	431a      	orrs	r2, r3
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	605a      	str	r2, [r3, #4]

	/* Store the parsed register values for temperature data */
	data_lsb = (uint32_t)reg_data[6] << 8;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	3306      	adds	r3, #6
 800429c:	781b      	ldrb	r3, [r3, #0]
 800429e:	021b      	lsls	r3, r3, #8
 80042a0:	613b      	str	r3, [r7, #16]
	data_msb = (uint32_t)reg_data[7];
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	3307      	adds	r3, #7
 80042a6:	781b      	ldrb	r3, [r3, #0]
 80042a8:	617b      	str	r3, [r7, #20]
	uncomp_data->humidity = data_msb | data_lsb;
 80042aa:	697a      	ldr	r2, [r7, #20]
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	431a      	orrs	r2, r3
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	609a      	str	r2, [r3, #8]
}
 80042b4:	bf00      	nop
 80042b6:	371c      	adds	r7, #28
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <bme280_compensate_data>:
 * temperature and/or humidity data according to the component selected
 * by the user.
 */
int8_t bme280_compensate_data(uint8_t sensor_comp, const struct bme280_uncomp_data *uncomp_data,
				     struct bme280_data *comp_data, struct bme280_calib_data *calib_data)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b086      	sub	sp, #24
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60b9      	str	r1, [r7, #8]
 80042c8:	607a      	str	r2, [r7, #4]
 80042ca:	603b      	str	r3, [r7, #0]
 80042cc:	4603      	mov	r3, r0
 80042ce:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_OK;
 80042d0:	2300      	movs	r3, #0
 80042d2:	75fb      	strb	r3, [r7, #23]

	if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL)) {
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d04b      	beq.n	8004372 <bme280_compensate_data+0xb2>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d048      	beq.n	8004372 <bme280_compensate_data+0xb2>
 80042e0:	683b      	ldr	r3, [r7, #0]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d045      	beq.n	8004372 <bme280_compensate_data+0xb2>
		/* Initialize to zero */
		comp_data->temperature = 0;
 80042e6:	6879      	ldr	r1, [r7, #4]
 80042e8:	f04f 0200 	mov.w	r2, #0
 80042ec:	f04f 0300 	mov.w	r3, #0
 80042f0:	e9c1 2302 	strd	r2, r3, [r1, #8]
		comp_data->pressure = 0;
 80042f4:	6879      	ldr	r1, [r7, #4]
 80042f6:	f04f 0200 	mov.w	r2, #0
 80042fa:	f04f 0300 	mov.w	r3, #0
 80042fe:	e9c1 2300 	strd	r2, r3, [r1]
		comp_data->humidity = 0;
 8004302:	6879      	ldr	r1, [r7, #4]
 8004304:	f04f 0200 	mov.w	r2, #0
 8004308:	f04f 0300 	mov.w	r3, #0
 800430c:	e9c1 2304 	strd	r2, r3, [r1, #16]
		/* If pressure or temperature component is selected */
		if (sensor_comp & (BME280_PRESS | BME280_TEMP | BME280_HUM)) {
 8004310:	7bfb      	ldrb	r3, [r7, #15]
 8004312:	f003 0307 	and.w	r3, r3, #7
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00a      	beq.n	8004330 <bme280_compensate_data+0x70>
			/* Compensate the temperature data */
			comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 800431a:	6839      	ldr	r1, [r7, #0]
 800431c:	68b8      	ldr	r0, [r7, #8]
 800431e:	f000 fa2b 	bl	8004778 <compensate_temperature>
 8004322:	eeb0 7a40 	vmov.f32	s14, s0
 8004326:	eef0 7a60 	vmov.f32	s15, s1
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	ed83 7b02 	vstr	d7, [r3, #8]
		}
		if (sensor_comp & BME280_PRESS) {
 8004330:	7bfb      	ldrb	r3, [r7, #15]
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	2b00      	cmp	r3, #0
 8004338:	d00a      	beq.n	8004350 <bme280_compensate_data+0x90>
			/* Compensate the pressure data */
			comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 800433a:	6839      	ldr	r1, [r7, #0]
 800433c:	68b8      	ldr	r0, [r7, #8]
 800433e:	f000 faef 	bl	8004920 <compensate_pressure>
 8004342:	eeb0 7a40 	vmov.f32	s14, s0
 8004346:	eef0 7a60 	vmov.f32	s15, s1
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	ed83 7b00 	vstr	d7, [r3]
		}
		if (sensor_comp & BME280_HUM) {
 8004350:	7bfb      	ldrb	r3, [r7, #15]
 8004352:	f003 0304 	and.w	r3, r3, #4
 8004356:	2b00      	cmp	r3, #0
 8004358:	d00d      	beq.n	8004376 <bme280_compensate_data+0xb6>
			/* Compensate the humidity data */
			comp_data->humidity = compensate_humidity(uncomp_data, calib_data);
 800435a:	6839      	ldr	r1, [r7, #0]
 800435c:	68b8      	ldr	r0, [r7, #8]
 800435e:	f000 fcaf 	bl	8004cc0 <compensate_humidity>
 8004362:	eeb0 7a40 	vmov.f32	s14, s0
 8004366:	eef0 7a60 	vmov.f32	s15, s1
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	ed83 7b04 	vstr	d7, [r3, #16]
		if (sensor_comp & BME280_HUM) {
 8004370:	e001      	b.n	8004376 <bme280_compensate_data+0xb6>
		}
	} else {
		rslt = BME280_E_NULL_PTR;
 8004372:	23ff      	movs	r3, #255	; 0xff
 8004374:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8004376:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800437a:	4618      	mov	r0, r3
 800437c:	3718      	adds	r7, #24
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <set_osr_settings>:
 * @brief This internal API sets the oversampling settings for pressure,
 * temperature and humidity in the sensor.
 */
static int8_t set_osr_settings(uint8_t desired_settings, const struct bme280_settings *settings,
				const struct bme280_dev *dev)
{
 8004382:	b580      	push	{r7, lr}
 8004384:	b086      	sub	sp, #24
 8004386:	af00      	add	r7, sp, #0
 8004388:	4603      	mov	r3, r0
 800438a:	60b9      	str	r1, [r7, #8]
 800438c:	607a      	str	r2, [r7, #4]
 800438e:	73fb      	strb	r3, [r7, #15]
	int8_t rslt = BME280_W_INVALID_OSR_MACRO;
 8004390:	2301      	movs	r3, #1
 8004392:	75fb      	strb	r3, [r7, #23]

	if (desired_settings & BME280_OSR_HUM_SEL)
 8004394:	7bfb      	ldrb	r3, [r7, #15]
 8004396:	f003 0304 	and.w	r3, r3, #4
 800439a:	2b00      	cmp	r3, #0
 800439c:	d005      	beq.n	80043aa <set_osr_settings+0x28>
		rslt = set_osr_humidity_settings(settings, dev);
 800439e:	6879      	ldr	r1, [r7, #4]
 80043a0:	68b8      	ldr	r0, [r7, #8]
 80043a2:	f000 f815 	bl	80043d0 <set_osr_humidity_settings>
 80043a6:	4603      	mov	r3, r0
 80043a8:	75fb      	strb	r3, [r7, #23]
	if (desired_settings & (BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL))
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
 80043ac:	f003 0303 	and.w	r3, r3, #3
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d007      	beq.n	80043c4 <set_osr_settings+0x42>
		rslt = set_osr_press_temp_settings(desired_settings, settings, dev);
 80043b4:	7bfb      	ldrb	r3, [r7, #15]
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	68b9      	ldr	r1, [r7, #8]
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 f842 	bl	8004444 <set_osr_press_temp_settings>
 80043c0:	4603      	mov	r3, r0
 80043c2:	75fb      	strb	r3, [r7, #23]

	return rslt;
 80043c4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3718      	adds	r7, #24
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}

080043d0 <set_osr_humidity_settings>:

/*!
 * @brief This API sets the humidity oversampling settings of the sensor.
 */
static int8_t set_osr_humidity_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
	int8_t rslt;
	uint8_t ctrl_hum;
	uint8_t ctrl_meas;
	uint8_t reg_addr = BME280_CTRL_HUM_ADDR;
 80043da:	23f2      	movs	r3, #242	; 0xf2
 80043dc:	733b      	strb	r3, [r7, #12]

	ctrl_hum = settings->osr_h & BME280_CTRL_HUM_MSK;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	789b      	ldrb	r3, [r3, #2]
 80043e2:	f003 0307 	and.w	r3, r3, #7
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	73bb      	strb	r3, [r7, #14]
	/* Write the humidity control value in the register */
	rslt = bme280_set_regs(&reg_addr, &ctrl_hum, 1, dev);
 80043ea:	f107 010e 	add.w	r1, r7, #14
 80043ee:	f107 000c 	add.w	r0, r7, #12
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	2201      	movs	r2, #1
 80043f6:	f7ff fd8c 	bl	8003f12 <bme280_set_regs>
 80043fa:	4603      	mov	r3, r0
 80043fc:	73fb      	strb	r3, [r7, #15]
	/* Humidity related changes will be only effective after a
	   write operation to ctrl_meas register */
	if (rslt == BME280_OK) {
 80043fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d118      	bne.n	8004438 <set_osr_humidity_settings+0x68>
		reg_addr = BME280_CTRL_MEAS_ADDR;
 8004406:	23f4      	movs	r3, #244	; 0xf4
 8004408:	733b      	strb	r3, [r7, #12]
		rslt = bme280_get_regs(reg_addr, &ctrl_meas, 1, dev);
 800440a:	7b38      	ldrb	r0, [r7, #12]
 800440c:	f107 010d 	add.w	r1, r7, #13
 8004410:	683b      	ldr	r3, [r7, #0]
 8004412:	2201      	movs	r2, #1
 8004414:	f7ff fd4d 	bl	8003eb2 <bme280_get_regs>
 8004418:	4603      	mov	r3, r0
 800441a:	73fb      	strb	r3, [r7, #15]
		if (rslt == BME280_OK)
 800441c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004420:	2b00      	cmp	r3, #0
 8004422:	d109      	bne.n	8004438 <set_osr_humidity_settings+0x68>
			rslt = bme280_set_regs(&reg_addr, &ctrl_meas, 1, dev);
 8004424:	f107 010d 	add.w	r1, r7, #13
 8004428:	f107 000c 	add.w	r0, r7, #12
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	2201      	movs	r2, #1
 8004430:	f7ff fd6f 	bl	8003f12 <bme280_set_regs>
 8004434:	4603      	mov	r3, r0
 8004436:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8004438:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800443c:	4618      	mov	r0, r3
 800443e:	3710      	adds	r7, #16
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <set_osr_press_temp_settings>:
 * @brief This API sets the pressure and/or temperature oversampling settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_osr_press_temp_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	4603      	mov	r3, r0
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
 8004450:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CTRL_MEAS_ADDR;
 8004452:	23f4      	movs	r3, #244	; 0xf4
 8004454:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 8004456:	7db8      	ldrb	r0, [r7, #22]
 8004458:	f107 0115 	add.w	r1, r7, #21
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2201      	movs	r2, #1
 8004460:	f7ff fd27 	bl	8003eb2 <bme280_get_regs>
 8004464:	4603      	mov	r3, r0
 8004466:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 8004468:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d11f      	bne.n	80044b0 <set_osr_press_temp_settings+0x6c>
		if (desired_settings & BME280_OSR_PRESS_SEL)
 8004470:	7bfb      	ldrb	r3, [r7, #15]
 8004472:	f003 0301 	and.w	r3, r3, #1
 8004476:	2b00      	cmp	r3, #0
 8004478:	d005      	beq.n	8004486 <set_osr_press_temp_settings+0x42>
			fill_osr_press_settings(&reg_data, settings);
 800447a:	f107 0315 	add.w	r3, r7, #21
 800447e:	68b9      	ldr	r1, [r7, #8]
 8004480:	4618      	mov	r0, r3
 8004482:	f000 f88e 	bl	80045a2 <fill_osr_press_settings>
		if (desired_settings & BME280_OSR_TEMP_SEL)
 8004486:	7bfb      	ldrb	r3, [r7, #15]
 8004488:	f003 0302 	and.w	r3, r3, #2
 800448c:	2b00      	cmp	r3, #0
 800448e:	d005      	beq.n	800449c <set_osr_press_temp_settings+0x58>
			fill_osr_temp_settings(&reg_data, settings);
 8004490:	f107 0315 	add.w	r3, r7, #21
 8004494:	68b9      	ldr	r1, [r7, #8]
 8004496:	4618      	mov	r0, r3
 8004498:	f000 f8a0 	bl	80045dc <fill_osr_temp_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 800449c:	f107 0115 	add.w	r1, r7, #21
 80044a0:	f107 0016 	add.w	r0, r7, #22
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2201      	movs	r2, #1
 80044a8:	f7ff fd33 	bl	8003f12 <bme280_set_regs>
 80044ac:	4603      	mov	r3, r0
 80044ae:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 80044b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3718      	adds	r7, #24
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}

080044bc <set_filter_standby_settings>:
 * @brief This internal API sets the filter and/or standby duration settings
 * in the sensor according to the settings selected by the user.
 */
static int8_t set_filter_standby_settings(uint8_t desired_settings, const struct bme280_settings *settings,
						const struct bme280_dev *dev)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b086      	sub	sp, #24
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	4603      	mov	r3, r0
 80044c4:	60b9      	str	r1, [r7, #8]
 80044c6:	607a      	str	r2, [r7, #4]
 80044c8:	73fb      	strb	r3, [r7, #15]
	int8_t rslt;
	uint8_t reg_addr = BME280_CONFIG_ADDR;
 80044ca:	23f5      	movs	r3, #245	; 0xf5
 80044cc:	75bb      	strb	r3, [r7, #22]
	uint8_t reg_data;

	rslt = bme280_get_regs(reg_addr, &reg_data, 1, dev);
 80044ce:	7db8      	ldrb	r0, [r7, #22]
 80044d0:	f107 0115 	add.w	r1, r7, #21
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2201      	movs	r2, #1
 80044d8:	f7ff fceb 	bl	8003eb2 <bme280_get_regs>
 80044dc:	4603      	mov	r3, r0
 80044de:	75fb      	strb	r3, [r7, #23]

	if (rslt == BME280_OK) {
 80044e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d11f      	bne.n	8004528 <set_filter_standby_settings+0x6c>
		if (desired_settings & BME280_FILTER_SEL)
 80044e8:	7bfb      	ldrb	r3, [r7, #15]
 80044ea:	f003 0308 	and.w	r3, r3, #8
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d005      	beq.n	80044fe <set_filter_standby_settings+0x42>
			fill_filter_settings(&reg_data, settings);
 80044f2:	f107 0315 	add.w	r3, r7, #21
 80044f6:	68b9      	ldr	r1, [r7, #8]
 80044f8:	4618      	mov	r0, r3
 80044fa:	f000 f81b 	bl	8004534 <fill_filter_settings>
		if (desired_settings & BME280_STANDBY_SEL)
 80044fe:	7bfb      	ldrb	r3, [r7, #15]
 8004500:	f003 0310 	and.w	r3, r3, #16
 8004504:	2b00      	cmp	r3, #0
 8004506:	d005      	beq.n	8004514 <set_filter_standby_settings+0x58>
			fill_standby_settings(&reg_data, settings);
 8004508:	f107 0315 	add.w	r3, r7, #21
 800450c:	68b9      	ldr	r1, [r7, #8]
 800450e:	4618      	mov	r0, r3
 8004510:	f000 f82d 	bl	800456e <fill_standby_settings>
		/* Write the oversampling settings in the register */
		rslt = bme280_set_regs(&reg_addr, &reg_data, 1, dev);
 8004514:	f107 0115 	add.w	r1, r7, #21
 8004518:	f107 0016 	add.w	r0, r7, #22
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f7ff fcf7 	bl	8003f12 <bme280_set_regs>
 8004524:	4603      	mov	r3, r0
 8004526:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8004528:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800452c:	4618      	mov	r0, r3
 800452e:	3718      	adds	r7, #24
 8004530:	46bd      	mov	sp, r7
 8004532:	bd80      	pop	{r7, pc}

08004534 <fill_filter_settings>:
/*!
 * @brief This internal API fills the filter settings provided by the user
 * in the data buffer so as to write in the sensor.
 */
static void fill_filter_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_FILTER, settings->filter);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	781b      	ldrb	r3, [r3, #0]
 8004542:	b25b      	sxtb	r3, r3
 8004544:	f023 031c 	bic.w	r3, r3, #28
 8004548:	b25a      	sxtb	r2, r3
 800454a:	683b      	ldr	r3, [r7, #0]
 800454c:	78db      	ldrb	r3, [r3, #3]
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	b25b      	sxtb	r3, r3
 8004552:	f003 031c 	and.w	r3, r3, #28
 8004556:	b25b      	sxtb	r3, r3
 8004558:	4313      	orrs	r3, r2
 800455a:	b25b      	sxtb	r3, r3
 800455c:	b2da      	uxtb	r2, r3
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	701a      	strb	r2, [r3, #0]
}
 8004562:	bf00      	nop
 8004564:	370c      	adds	r7, #12
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr

0800456e <fill_standby_settings>:
/*!
 * @brief This internal API fills the standby duration settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_standby_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 800456e:	b480      	push	{r7}
 8004570:	b083      	sub	sp, #12
 8004572:	af00      	add	r7, sp, #0
 8004574:	6078      	str	r0, [r7, #4]
 8004576:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_STANDBY, settings->standby_time);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	781b      	ldrb	r3, [r3, #0]
 800457c:	b25b      	sxtb	r3, r3
 800457e:	f003 031f 	and.w	r3, r3, #31
 8004582:	b25a      	sxtb	r2, r3
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	791b      	ldrb	r3, [r3, #4]
 8004588:	015b      	lsls	r3, r3, #5
 800458a:	b25b      	sxtb	r3, r3
 800458c:	4313      	orrs	r3, r2
 800458e:	b25b      	sxtb	r3, r3
 8004590:	b2da      	uxtb	r2, r3
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	701a      	strb	r2, [r3, #0]
}
 8004596:	bf00      	nop
 8004598:	370c      	adds	r7, #12
 800459a:	46bd      	mov	sp, r7
 800459c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a0:	4770      	bx	lr

080045a2 <fill_osr_press_settings>:
/*!
 * @brief This internal API fills the pressure oversampling settings provided by
 * the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_press_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80045a2:	b480      	push	{r7}
 80045a4:	b083      	sub	sp, #12
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
 80045aa:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_PRESS, settings->osr_p);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	b25b      	sxtb	r3, r3
 80045b2:	f023 031c 	bic.w	r3, r3, #28
 80045b6:	b25a      	sxtb	r2, r3
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	009b      	lsls	r3, r3, #2
 80045be:	b25b      	sxtb	r3, r3
 80045c0:	f003 031c 	and.w	r3, r3, #28
 80045c4:	b25b      	sxtb	r3, r3
 80045c6:	4313      	orrs	r3, r2
 80045c8:	b25b      	sxtb	r3, r3
 80045ca:	b2da      	uxtb	r2, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	701a      	strb	r2, [r3, #0]
}
 80045d0:	bf00      	nop
 80045d2:	370c      	adds	r7, #12
 80045d4:	46bd      	mov	sp, r7
 80045d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045da:	4770      	bx	lr

080045dc <fill_osr_temp_settings>:
/*!
 * @brief This internal API fills the temperature oversampling settings
 * provided by the user in the data buffer so as to write in the sensor.
 */
static void fill_osr_temp_settings(uint8_t *reg_data, const struct bme280_settings *settings)
{
 80045dc:	b480      	push	{r7}
 80045de:	b083      	sub	sp, #12
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
 80045e4:	6039      	str	r1, [r7, #0]
	*reg_data = BME280_SET_BITS(*reg_data, BME280_CTRL_TEMP, settings->osr_t);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	781b      	ldrb	r3, [r3, #0]
 80045ea:	b25b      	sxtb	r3, r3
 80045ec:	f003 031f 	and.w	r3, r3, #31
 80045f0:	b25a      	sxtb	r2, r3
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	785b      	ldrb	r3, [r3, #1]
 80045f6:	015b      	lsls	r3, r3, #5
 80045f8:	b25b      	sxtb	r3, r3
 80045fa:	4313      	orrs	r3, r2
 80045fc:	b25b      	sxtb	r3, r3
 80045fe:	b2da      	uxtb	r2, r3
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	701a      	strb	r2, [r3, #0]
}
 8004604:	bf00      	nop
 8004606:	370c      	adds	r7, #12
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <parse_device_settings>:
 * @brief This internal API parse the oversampling(pressure, temperature
 * and humidity), filter and standby duration settings and store in the
 * device structure.
 */
static void parse_device_settings(const uint8_t *reg_data, struct bme280_settings *settings)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]
	settings->osr_h = BME280_GET_BITS_POS_0(reg_data[0], BME280_CTRL_HUM);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	f003 0307 	and.w	r3, r3, #7
 8004622:	b2da      	uxtb	r2, r3
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	709a      	strb	r2, [r3, #2]
	settings->osr_p = BME280_GET_BITS(reg_data[2], BME280_CTRL_PRESS);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	3302      	adds	r3, #2
 800462c:	781b      	ldrb	r3, [r3, #0]
 800462e:	109b      	asrs	r3, r3, #2
 8004630:	b2db      	uxtb	r3, r3
 8004632:	f003 0307 	and.w	r3, r3, #7
 8004636:	b2da      	uxtb	r2, r3
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	701a      	strb	r2, [r3, #0]
	settings->osr_t = BME280_GET_BITS(reg_data[2], BME280_CTRL_TEMP);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	3302      	adds	r3, #2
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	095b      	lsrs	r3, r3, #5
 8004644:	b2da      	uxtb	r2, r3
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	705a      	strb	r2, [r3, #1]
	settings->filter = BME280_GET_BITS(reg_data[3], BME280_FILTER);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	3303      	adds	r3, #3
 800464e:	781b      	ldrb	r3, [r3, #0]
 8004650:	109b      	asrs	r3, r3, #2
 8004652:	b2db      	uxtb	r3, r3
 8004654:	f003 0307 	and.w	r3, r3, #7
 8004658:	b2da      	uxtb	r2, r3
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	70da      	strb	r2, [r3, #3]
	settings->standby_time = BME280_GET_BITS(reg_data[3], BME280_STANDBY);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	3303      	adds	r3, #3
 8004662:	781b      	ldrb	r3, [r3, #0]
 8004664:	095b      	lsrs	r3, r3, #5
 8004666:	b2da      	uxtb	r2, r3
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	711a      	strb	r2, [r3, #4]
}
 800466c:	bf00      	nop
 800466e:	370c      	adds	r7, #12
 8004670:	46bd      	mov	sp, r7
 8004672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004676:	4770      	bx	lr

08004678 <write_power_mode>:
/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(uint8_t sensor_mode, const struct bme280_dev *dev)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	4603      	mov	r3, r0
 8004680:	6039      	str	r1, [r7, #0]
 8004682:	71fb      	strb	r3, [r7, #7]
	int8_t rslt;
	uint8_t reg_addr = BME280_PWR_CTRL_ADDR;
 8004684:	23f4      	movs	r3, #244	; 0xf4
 8004686:	73bb      	strb	r3, [r7, #14]
	/* Variable to store the value read from power mode register */
	uint8_t sensor_mode_reg_val;

	/* Read the power mode register */
	rslt = bme280_get_regs(reg_addr, &sensor_mode_reg_val, 1, dev);
 8004688:	7bb8      	ldrb	r0, [r7, #14]
 800468a:	f107 010d 	add.w	r1, r7, #13
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	2201      	movs	r2, #1
 8004692:	f7ff fc0e 	bl	8003eb2 <bme280_get_regs>
 8004696:	4603      	mov	r3, r0
 8004698:	73fb      	strb	r3, [r7, #15]
	/* Set the power mode */
	if (rslt == BME280_OK) {
 800469a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d117      	bne.n	80046d2 <write_power_mode+0x5a>
		sensor_mode_reg_val = BME280_SET_BITS_POS_0(sensor_mode_reg_val, BME280_SENSOR_MODE, sensor_mode);
 80046a2:	7b7b      	ldrb	r3, [r7, #13]
 80046a4:	b25b      	sxtb	r3, r3
 80046a6:	f023 0303 	bic.w	r3, r3, #3
 80046aa:	b25a      	sxtb	r2, r3
 80046ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046b0:	f003 0303 	and.w	r3, r3, #3
 80046b4:	b25b      	sxtb	r3, r3
 80046b6:	4313      	orrs	r3, r2
 80046b8:	b25b      	sxtb	r3, r3
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	737b      	strb	r3, [r7, #13]
		/* Write the power mode in the register */
		rslt = bme280_set_regs(&reg_addr, &sensor_mode_reg_val, 1, dev);
 80046be:	f107 010d 	add.w	r1, r7, #13
 80046c2:	f107 000e 	add.w	r0, r7, #14
 80046c6:	683b      	ldr	r3, [r7, #0]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f7ff fc22 	bl	8003f12 <bme280_set_regs>
 80046ce:	4603      	mov	r3, r0
 80046d0:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 80046d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(const struct bme280_dev *dev)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b086      	sub	sp, #24
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_data[4];
	struct bme280_settings settings;

	rslt = bme280_get_regs(BME280_CTRL_HUM_ADDR, reg_data, 4, dev);
 80046e6:	f107 0110 	add.w	r1, r7, #16
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2204      	movs	r2, #4
 80046ee:	20f2      	movs	r0, #242	; 0xf2
 80046f0:	f7ff fbdf 	bl	8003eb2 <bme280_get_regs>
 80046f4:	4603      	mov	r3, r0
 80046f6:	75fb      	strb	r3, [r7, #23]
	if (rslt == BME280_OK) {
 80046f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d118      	bne.n	8004732 <put_device_to_sleep+0x54>
		parse_device_settings(reg_data, &settings);
 8004700:	f107 0208 	add.w	r2, r7, #8
 8004704:	f107 0310 	add.w	r3, r7, #16
 8004708:	4611      	mov	r1, r2
 800470a:	4618      	mov	r0, r3
 800470c:	f7ff ff80 	bl	8004610 <parse_device_settings>
		rslt = bme280_soft_reset(dev);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f7ff fd21 	bl	8004158 <bme280_soft_reset>
 8004716:	4603      	mov	r3, r0
 8004718:	75fb      	strb	r3, [r7, #23]
		if (rslt == BME280_OK)
 800471a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800471e:	2b00      	cmp	r3, #0
 8004720:	d107      	bne.n	8004732 <put_device_to_sleep+0x54>
			rslt = reload_device_settings(&settings, dev);
 8004722:	f107 0308 	add.w	r3, r7, #8
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	4618      	mov	r0, r3
 800472a:	f000 f808 	bl	800473e <reload_device_settings>
 800472e:	4603      	mov	r3, r0
 8004730:	75fb      	strb	r3, [r7, #23]
	}

	return rslt;
 8004732:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004736:	4618      	mov	r0, r3
 8004738:	3718      	adds	r7, #24
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}

0800473e <reload_device_settings>:
/*!
 * @brief This internal API reloads the already existing device settings in
 * the sensor after soft reset.
 */
static int8_t reload_device_settings(const struct bme280_settings *settings, const struct bme280_dev *dev)
{
 800473e:	b580      	push	{r7, lr}
 8004740:	b084      	sub	sp, #16
 8004742:	af00      	add	r7, sp, #0
 8004744:	6078      	str	r0, [r7, #4]
 8004746:	6039      	str	r1, [r7, #0]
	int8_t rslt;

	rslt = set_osr_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 8004748:	683a      	ldr	r2, [r7, #0]
 800474a:	6879      	ldr	r1, [r7, #4]
 800474c:	201f      	movs	r0, #31
 800474e:	f7ff fe18 	bl	8004382 <set_osr_settings>
 8004752:	4603      	mov	r3, r0
 8004754:	73fb      	strb	r3, [r7, #15]
	if (rslt == BME280_OK)
 8004756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d106      	bne.n	800476c <reload_device_settings+0x2e>
		rslt = set_filter_standby_settings(BME280_ALL_SETTINGS_SEL, settings, dev);
 800475e:	683a      	ldr	r2, [r7, #0]
 8004760:	6879      	ldr	r1, [r7, #4]
 8004762:	201f      	movs	r0, #31
 8004764:	f7ff feaa 	bl	80044bc <set_filter_standby_settings>
 8004768:	4603      	mov	r3, r0
 800476a:	73fb      	strb	r3, [r7, #15]

	return rslt;
 800476c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004770:	4618      	mov	r0, r3
 8004772:	3710      	adds	r7, #16
 8004774:	46bd      	mov	sp, r7
 8004776:	bd80      	pop	{r7, pc}

08004778 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 */
static double compensate_temperature(const struct bme280_uncomp_data *uncomp_data,
						struct bme280_calib_data *calib_data)
{
 8004778:	b5b0      	push	{r4, r5, r7, lr}
 800477a:	b08c      	sub	sp, #48	; 0x30
 800477c:	af00      	add	r7, sp, #0
 800477e:	6078      	str	r0, [r7, #4]
 8004780:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double temperature;
	double temperature_min = -40;
 8004782:	f04f 0200 	mov.w	r2, #0
 8004786:	4b5f      	ldr	r3, [pc, #380]	; (8004904 <compensate_temperature+0x18c>)
 8004788:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double temperature_max = 85;
 800478c:	f04f 0200 	mov.w	r2, #0
 8004790:	4b5d      	ldr	r3, [pc, #372]	; (8004908 <compensate_temperature+0x190>)
 8004792:	e9c7 2306 	strd	r2, r3, [r7, #24]

	var1 = ((double)uncomp_data->temperature) / 16384.0 - ((double)calib_data->dig_T1) / 1024.0;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	685b      	ldr	r3, [r3, #4]
 800479a:	4618      	mov	r0, r3
 800479c:	f7fb fe56 	bl	800044c <__aeabi_ui2d>
 80047a0:	f04f 0200 	mov.w	r2, #0
 80047a4:	4b59      	ldr	r3, [pc, #356]	; (800490c <compensate_temperature+0x194>)
 80047a6:	f7fb fff5 	bl	8000794 <__aeabi_ddiv>
 80047aa:	4602      	mov	r2, r0
 80047ac:	460b      	mov	r3, r1
 80047ae:	4614      	mov	r4, r2
 80047b0:	461d      	mov	r5, r3
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	881b      	ldrh	r3, [r3, #0]
 80047b6:	4618      	mov	r0, r3
 80047b8:	f7fb fe48 	bl	800044c <__aeabi_ui2d>
 80047bc:	f04f 0200 	mov.w	r2, #0
 80047c0:	4b53      	ldr	r3, [pc, #332]	; (8004910 <compensate_temperature+0x198>)
 80047c2:	f7fb ffe7 	bl	8000794 <__aeabi_ddiv>
 80047c6:	4602      	mov	r2, r0
 80047c8:	460b      	mov	r3, r1
 80047ca:	4620      	mov	r0, r4
 80047cc:	4629      	mov	r1, r5
 80047ce:	f7fb fcff 	bl	80001d0 <__aeabi_dsub>
 80047d2:	4602      	mov	r2, r0
 80047d4:	460b      	mov	r3, r1
 80047d6:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var1 = var1 * ((double)calib_data->dig_T2);
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80047e0:	4618      	mov	r0, r3
 80047e2:	f7fb fe43 	bl	800046c <__aeabi_i2d>
 80047e6:	4602      	mov	r2, r0
 80047e8:	460b      	mov	r3, r1
 80047ea:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80047ee:	f7fb fea7 	bl	8000540 <__aeabi_dmul>
 80047f2:	4602      	mov	r2, r0
 80047f4:	460b      	mov	r3, r1
 80047f6:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (((double)uncomp_data->temperature) / 131072.0 - ((double)calib_data->dig_T1) / 8192.0);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	4618      	mov	r0, r3
 8004800:	f7fb fe24 	bl	800044c <__aeabi_ui2d>
 8004804:	f04f 0200 	mov.w	r2, #0
 8004808:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 800480c:	f7fb ffc2 	bl	8000794 <__aeabi_ddiv>
 8004810:	4602      	mov	r2, r0
 8004812:	460b      	mov	r3, r1
 8004814:	4614      	mov	r4, r2
 8004816:	461d      	mov	r5, r3
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	881b      	ldrh	r3, [r3, #0]
 800481c:	4618      	mov	r0, r3
 800481e:	f7fb fe15 	bl	800044c <__aeabi_ui2d>
 8004822:	f04f 0200 	mov.w	r2, #0
 8004826:	4b3b      	ldr	r3, [pc, #236]	; (8004914 <compensate_temperature+0x19c>)
 8004828:	f7fb ffb4 	bl	8000794 <__aeabi_ddiv>
 800482c:	4602      	mov	r2, r0
 800482e:	460b      	mov	r3, r1
 8004830:	4620      	mov	r0, r4
 8004832:	4629      	mov	r1, r5
 8004834:	f7fb fccc 	bl	80001d0 <__aeabi_dsub>
 8004838:	4602      	mov	r2, r0
 800483a:	460b      	mov	r3, r1
 800483c:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var2 = (var2 * var2) * ((double)calib_data->dig_T3);
 8004840:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004844:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004848:	f7fb fe7a 	bl	8000540 <__aeabi_dmul>
 800484c:	4602      	mov	r2, r0
 800484e:	460b      	mov	r3, r1
 8004850:	4614      	mov	r4, r2
 8004852:	461d      	mov	r5, r3
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800485a:	4618      	mov	r0, r3
 800485c:	f7fb fe06 	bl	800046c <__aeabi_i2d>
 8004860:	4602      	mov	r2, r0
 8004862:	460b      	mov	r3, r1
 8004864:	4620      	mov	r0, r4
 8004866:	4629      	mov	r1, r5
 8004868:	f7fb fe6a 	bl	8000540 <__aeabi_dmul>
 800486c:	4602      	mov	r2, r0
 800486e:	460b      	mov	r3, r1
 8004870:	e9c7 2302 	strd	r2, r3, [r7, #8]
	calib_data->t_fine = (int32_t)(var1 + var2);
 8004874:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004878:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800487c:	f7fb fcaa 	bl	80001d4 <__adddf3>
 8004880:	4602      	mov	r2, r0
 8004882:	460b      	mov	r3, r1
 8004884:	4610      	mov	r0, r2
 8004886:	4619      	mov	r1, r3
 8004888:	f7fc f90a 	bl	8000aa0 <__aeabi_d2iz>
 800488c:	4602      	mov	r2, r0
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	625a      	str	r2, [r3, #36]	; 0x24
	temperature = (var1 + var2) / 5120.0;
 8004892:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004896:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800489a:	f7fb fc9b 	bl	80001d4 <__adddf3>
 800489e:	4602      	mov	r2, r0
 80048a0:	460b      	mov	r3, r1
 80048a2:	4610      	mov	r0, r2
 80048a4:	4619      	mov	r1, r3
 80048a6:	f04f 0200 	mov.w	r2, #0
 80048aa:	4b1b      	ldr	r3, [pc, #108]	; (8004918 <compensate_temperature+0x1a0>)
 80048ac:	f7fb ff72 	bl	8000794 <__aeabi_ddiv>
 80048b0:	4602      	mov	r2, r0
 80048b2:	460b      	mov	r3, r1
 80048b4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	if (temperature < temperature_min)
 80048b8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80048bc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80048c0:	f7fc f8b0 	bl	8000a24 <__aeabi_dcmplt>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d004      	beq.n	80048d4 <compensate_temperature+0x15c>
		temperature = temperature_min;
 80048ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80048ce:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80048d2:	e00c      	b.n	80048ee <compensate_temperature+0x176>
	else if (temperature > temperature_max)
 80048d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048d8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80048dc:	f7fc f8c0 	bl	8000a60 <__aeabi_dcmpgt>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <compensate_temperature+0x176>
		temperature = temperature_max;
 80048e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048ea:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

	return temperature;
 80048ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80048f2:	ec43 2b17 	vmov	d7, r2, r3
}
 80048f6:	eeb0 0a47 	vmov.f32	s0, s14
 80048fa:	eef0 0a67 	vmov.f32	s1, s15
 80048fe:	3730      	adds	r7, #48	; 0x30
 8004900:	46bd      	mov	sp, r7
 8004902:	bdb0      	pop	{r4, r5, r7, pc}
 8004904:	c0440000 	.word	0xc0440000
 8004908:	40554000 	.word	0x40554000
 800490c:	40d00000 	.word	0x40d00000
 8004910:	40900000 	.word	0x40900000
 8004914:	40c00000 	.word	0x40c00000
 8004918:	40b40000 	.word	0x40b40000
 800491c:	00000000 	.word	0x00000000

08004920 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 */
static double compensate_pressure(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8004920:	b5b0      	push	{r4, r5, r7, lr}
 8004922:	b08e      	sub	sp, #56	; 0x38
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
 8004928:	6039      	str	r1, [r7, #0]
	double var1;
	double var2;
	double var3;
	double pressure;
	double pressure_min = 30000.0;
 800492a:	a3d9      	add	r3, pc, #868	; (adr r3, 8004c90 <compensate_pressure+0x370>)
 800492c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004930:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double pressure_max = 110000.0;
 8004934:	a3d8      	add	r3, pc, #864	; (adr r3, 8004c98 <compensate_pressure+0x378>)
 8004936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800493a:	e9c7 2308 	strd	r2, r3, [r7, #32]

	var1 = ((double)calib_data->t_fine / 2.0) - 64000.0;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004942:	4618      	mov	r0, r3
 8004944:	f7fb fd92 	bl	800046c <__aeabi_i2d>
 8004948:	f04f 0200 	mov.w	r2, #0
 800494c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004950:	f7fb ff20 	bl	8000794 <__aeabi_ddiv>
 8004954:	4602      	mov	r2, r0
 8004956:	460b      	mov	r3, r1
 8004958:	4610      	mov	r0, r2
 800495a:	4619      	mov	r1, r3
 800495c:	f04f 0200 	mov.w	r2, #0
 8004960:	4bc1      	ldr	r3, [pc, #772]	; (8004c68 <compensate_pressure+0x348>)
 8004962:	f7fb fc35 	bl	80001d0 <__aeabi_dsub>
 8004966:	4602      	mov	r2, r0
 8004968:	460b      	mov	r3, r1
 800496a:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var2 = var1 * var1 * ((double)calib_data->dig_P6) / 32768.0;
 800496e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004972:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004976:	f7fb fde3 	bl	8000540 <__aeabi_dmul>
 800497a:	4602      	mov	r2, r0
 800497c:	460b      	mov	r3, r1
 800497e:	4614      	mov	r4, r2
 8004980:	461d      	mov	r5, r3
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8004988:	4618      	mov	r0, r3
 800498a:	f7fb fd6f 	bl	800046c <__aeabi_i2d>
 800498e:	4602      	mov	r2, r0
 8004990:	460b      	mov	r3, r1
 8004992:	4620      	mov	r0, r4
 8004994:	4629      	mov	r1, r5
 8004996:	f7fb fdd3 	bl	8000540 <__aeabi_dmul>
 800499a:	4602      	mov	r2, r0
 800499c:	460b      	mov	r3, r1
 800499e:	4610      	mov	r0, r2
 80049a0:	4619      	mov	r1, r3
 80049a2:	f04f 0200 	mov.w	r2, #0
 80049a6:	4bb1      	ldr	r3, [pc, #708]	; (8004c6c <compensate_pressure+0x34c>)
 80049a8:	f7fb fef4 	bl	8000794 <__aeabi_ddiv>
 80049ac:	4602      	mov	r2, r0
 80049ae:	460b      	mov	r3, r1
 80049b0:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = var2 + var1 * ((double)calib_data->dig_P5) * 2.0;
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fb fd56 	bl	800046c <__aeabi_i2d>
 80049c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049c4:	f7fb fdbc 	bl	8000540 <__aeabi_dmul>
 80049c8:	4602      	mov	r2, r0
 80049ca:	460b      	mov	r3, r1
 80049cc:	4610      	mov	r0, r2
 80049ce:	4619      	mov	r1, r3
 80049d0:	4602      	mov	r2, r0
 80049d2:	460b      	mov	r3, r1
 80049d4:	f7fb fbfe 	bl	80001d4 <__adddf3>
 80049d8:	4602      	mov	r2, r0
 80049da:	460b      	mov	r3, r1
 80049dc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80049e0:	f7fb fbf8 	bl	80001d4 <__adddf3>
 80049e4:	4602      	mov	r2, r0
 80049e6:	460b      	mov	r3, r1
 80049e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var2 = (var2 / 4.0) + (((double)calib_data->dig_P4) * 65536.0);
 80049ec:	f04f 0200 	mov.w	r2, #0
 80049f0:	4b9f      	ldr	r3, [pc, #636]	; (8004c70 <compensate_pressure+0x350>)
 80049f2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80049f6:	f7fb fecd 	bl	8000794 <__aeabi_ddiv>
 80049fa:	4602      	mov	r2, r0
 80049fc:	460b      	mov	r3, r1
 80049fe:	4614      	mov	r4, r2
 8004a00:	461d      	mov	r5, r3
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f7fb fd2f 	bl	800046c <__aeabi_i2d>
 8004a0e:	f04f 0200 	mov.w	r2, #0
 8004a12:	4b98      	ldr	r3, [pc, #608]	; (8004c74 <compensate_pressure+0x354>)
 8004a14:	f7fb fd94 	bl	8000540 <__aeabi_dmul>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	4620      	mov	r0, r4
 8004a1e:	4629      	mov	r1, r5
 8004a20:	f7fb fbd8 	bl	80001d4 <__adddf3>
 8004a24:	4602      	mov	r2, r0
 8004a26:	460b      	mov	r3, r1
 8004a28:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var3 = ((double)calib_data->dig_P3) * var1 * var1 / 524288.0;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8004a32:	4618      	mov	r0, r3
 8004a34:	f7fb fd1a 	bl	800046c <__aeabi_i2d>
 8004a38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a3c:	f7fb fd80 	bl	8000540 <__aeabi_dmul>
 8004a40:	4602      	mov	r2, r0
 8004a42:	460b      	mov	r3, r1
 8004a44:	4610      	mov	r0, r2
 8004a46:	4619      	mov	r1, r3
 8004a48:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a4c:	f7fb fd78 	bl	8000540 <__aeabi_dmul>
 8004a50:	4602      	mov	r2, r0
 8004a52:	460b      	mov	r3, r1
 8004a54:	4610      	mov	r0, r2
 8004a56:	4619      	mov	r1, r3
 8004a58:	f04f 0200 	mov.w	r2, #0
 8004a5c:	4b86      	ldr	r3, [pc, #536]	; (8004c78 <compensate_pressure+0x358>)
 8004a5e:	f7fb fe99 	bl	8000794 <__aeabi_ddiv>
 8004a62:	4602      	mov	r2, r0
 8004a64:	460b      	mov	r3, r1
 8004a66:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var1 = (var3 + ((double)calib_data->dig_P2) * var1) / 524288.0;
 8004a6a:	683b      	ldr	r3, [r7, #0]
 8004a6c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004a70:	4618      	mov	r0, r3
 8004a72:	f7fb fcfb 	bl	800046c <__aeabi_i2d>
 8004a76:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a7a:	f7fb fd61 	bl	8000540 <__aeabi_dmul>
 8004a7e:	4602      	mov	r2, r0
 8004a80:	460b      	mov	r3, r1
 8004a82:	4610      	mov	r0, r2
 8004a84:	4619      	mov	r1, r3
 8004a86:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a8a:	f7fb fba3 	bl	80001d4 <__adddf3>
 8004a8e:	4602      	mov	r2, r0
 8004a90:	460b      	mov	r3, r1
 8004a92:	4610      	mov	r0, r2
 8004a94:	4619      	mov	r1, r3
 8004a96:	f04f 0200 	mov.w	r2, #0
 8004a9a:	4b77      	ldr	r3, [pc, #476]	; (8004c78 <compensate_pressure+0x358>)
 8004a9c:	f7fb fe7a 	bl	8000794 <__aeabi_ddiv>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	460b      	mov	r3, r1
 8004aa4:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var1 = (1.0 + var1 / 32768.0) * ((double)calib_data->dig_P1);
 8004aa8:	f04f 0200 	mov.w	r2, #0
 8004aac:	4b6f      	ldr	r3, [pc, #444]	; (8004c6c <compensate_pressure+0x34c>)
 8004aae:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004ab2:	f7fb fe6f 	bl	8000794 <__aeabi_ddiv>
 8004ab6:	4602      	mov	r2, r0
 8004ab8:	460b      	mov	r3, r1
 8004aba:	4610      	mov	r0, r2
 8004abc:	4619      	mov	r1, r3
 8004abe:	f04f 0200 	mov.w	r2, #0
 8004ac2:	4b6e      	ldr	r3, [pc, #440]	; (8004c7c <compensate_pressure+0x35c>)
 8004ac4:	f7fb fb86 	bl	80001d4 <__adddf3>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	460b      	mov	r3, r1
 8004acc:	4614      	mov	r4, r2
 8004ace:	461d      	mov	r5, r3
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	88db      	ldrh	r3, [r3, #6]
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f7fb fcb9 	bl	800044c <__aeabi_ui2d>
 8004ada:	4602      	mov	r2, r0
 8004adc:	460b      	mov	r3, r1
 8004ade:	4620      	mov	r0, r4
 8004ae0:	4629      	mov	r1, r5
 8004ae2:	f7fb fd2d 	bl	8000540 <__aeabi_dmul>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	460b      	mov	r3, r1
 8004aea:	e9c7 2306 	strd	r2, r3, [r7, #24]
	/* avoid exception caused by division by zero */
	if (var1) {
 8004aee:	f04f 0200 	mov.w	r2, #0
 8004af2:	f04f 0300 	mov.w	r3, #0
 8004af6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004afa:	f7fb ff89 	bl	8000a10 <__aeabi_dcmpeq>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	f040 80cd 	bne.w	8004ca0 <compensate_pressure+0x380>
		pressure = 1048576.0 - (double) uncomp_data->pressure;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f7fb fc9e 	bl	800044c <__aeabi_ui2d>
 8004b10:	4602      	mov	r2, r0
 8004b12:	460b      	mov	r3, r1
 8004b14:	f04f 0000 	mov.w	r0, #0
 8004b18:	4959      	ldr	r1, [pc, #356]	; (8004c80 <compensate_pressure+0x360>)
 8004b1a:	f7fb fb59 	bl	80001d0 <__aeabi_dsub>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	460b      	mov	r3, r1
 8004b22:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		pressure = (pressure - (var2 / 4096.0)) * 6250.0 / var1;
 8004b26:	f04f 0200 	mov.w	r2, #0
 8004b2a:	4b56      	ldr	r3, [pc, #344]	; (8004c84 <compensate_pressure+0x364>)
 8004b2c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004b30:	f7fb fe30 	bl	8000794 <__aeabi_ddiv>
 8004b34:	4602      	mov	r2, r0
 8004b36:	460b      	mov	r3, r1
 8004b38:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004b3c:	f7fb fb48 	bl	80001d0 <__aeabi_dsub>
 8004b40:	4602      	mov	r2, r0
 8004b42:	460b      	mov	r3, r1
 8004b44:	4610      	mov	r0, r2
 8004b46:	4619      	mov	r1, r3
 8004b48:	a345      	add	r3, pc, #276	; (adr r3, 8004c60 <compensate_pressure+0x340>)
 8004b4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b4e:	f7fb fcf7 	bl	8000540 <__aeabi_dmul>
 8004b52:	4602      	mov	r2, r0
 8004b54:	460b      	mov	r3, r1
 8004b56:	4610      	mov	r0, r2
 8004b58:	4619      	mov	r1, r3
 8004b5a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b5e:	f7fb fe19 	bl	8000794 <__aeabi_ddiv>
 8004b62:	4602      	mov	r2, r0
 8004b64:	460b      	mov	r3, r1
 8004b66:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		var1 = ((double)calib_data->dig_P9) * pressure * pressure / 2147483648.0;
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8004b70:	4618      	mov	r0, r3
 8004b72:	f7fb fc7b 	bl	800046c <__aeabi_i2d>
 8004b76:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004b7a:	f7fb fce1 	bl	8000540 <__aeabi_dmul>
 8004b7e:	4602      	mov	r2, r0
 8004b80:	460b      	mov	r3, r1
 8004b82:	4610      	mov	r0, r2
 8004b84:	4619      	mov	r1, r3
 8004b86:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004b8a:	f7fb fcd9 	bl	8000540 <__aeabi_dmul>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	460b      	mov	r3, r1
 8004b92:	4610      	mov	r0, r2
 8004b94:	4619      	mov	r1, r3
 8004b96:	f04f 0200 	mov.w	r2, #0
 8004b9a:	4b3b      	ldr	r3, [pc, #236]	; (8004c88 <compensate_pressure+0x368>)
 8004b9c:	f7fb fdfa 	bl	8000794 <__aeabi_ddiv>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	460b      	mov	r3, r1
 8004ba4:	e9c7 2306 	strd	r2, r3, [r7, #24]
		var2 = pressure * ((double)calib_data->dig_P8) / 32768.0;
 8004ba8:	683b      	ldr	r3, [r7, #0]
 8004baa:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7fb fc5c 	bl	800046c <__aeabi_i2d>
 8004bb4:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004bb8:	f7fb fcc2 	bl	8000540 <__aeabi_dmul>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	460b      	mov	r3, r1
 8004bc0:	4610      	mov	r0, r2
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	f04f 0200 	mov.w	r2, #0
 8004bc8:	4b28      	ldr	r3, [pc, #160]	; (8004c6c <compensate_pressure+0x34c>)
 8004bca:	f7fb fde3 	bl	8000794 <__aeabi_ddiv>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	e9c7 2304 	strd	r2, r3, [r7, #16]
		pressure = pressure + (var1 + var2 + ((double)calib_data->dig_P7)) / 16.0;
 8004bd6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004bda:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004bde:	f7fb faf9 	bl	80001d4 <__adddf3>
 8004be2:	4602      	mov	r2, r0
 8004be4:	460b      	mov	r3, r1
 8004be6:	4614      	mov	r4, r2
 8004be8:	461d      	mov	r5, r3
 8004bea:	683b      	ldr	r3, [r7, #0]
 8004bec:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	f7fb fc3b 	bl	800046c <__aeabi_i2d>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	460b      	mov	r3, r1
 8004bfa:	4620      	mov	r0, r4
 8004bfc:	4629      	mov	r1, r5
 8004bfe:	f7fb fae9 	bl	80001d4 <__adddf3>
 8004c02:	4602      	mov	r2, r0
 8004c04:	460b      	mov	r3, r1
 8004c06:	4610      	mov	r0, r2
 8004c08:	4619      	mov	r1, r3
 8004c0a:	f04f 0200 	mov.w	r2, #0
 8004c0e:	4b1f      	ldr	r3, [pc, #124]	; (8004c8c <compensate_pressure+0x36c>)
 8004c10:	f7fb fdc0 	bl	8000794 <__aeabi_ddiv>
 8004c14:	4602      	mov	r2, r0
 8004c16:	460b      	mov	r3, r1
 8004c18:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004c1c:	f7fb fada 	bl	80001d4 <__adddf3>
 8004c20:	4602      	mov	r2, r0
 8004c22:	460b      	mov	r3, r1
 8004c24:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

		if (pressure < pressure_min)
 8004c28:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c2c:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004c30:	f7fb fef8 	bl	8000a24 <__aeabi_dcmplt>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d004      	beq.n	8004c44 <compensate_pressure+0x324>
			pressure = pressure_min;
 8004c3a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004c3e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8004c42:	e031      	b.n	8004ca8 <compensate_pressure+0x388>
		else if (pressure > pressure_max)
 8004c44:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c48:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8004c4c:	f7fb ff08 	bl	8000a60 <__aeabi_dcmpgt>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d028      	beq.n	8004ca8 <compensate_pressure+0x388>
			pressure = pressure_max;
 8004c56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004c5a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8004c5e:	e023      	b.n	8004ca8 <compensate_pressure+0x388>
 8004c60:	00000000 	.word	0x00000000
 8004c64:	40b86a00 	.word	0x40b86a00
 8004c68:	40ef4000 	.word	0x40ef4000
 8004c6c:	40e00000 	.word	0x40e00000
 8004c70:	40100000 	.word	0x40100000
 8004c74:	40f00000 	.word	0x40f00000
 8004c78:	41200000 	.word	0x41200000
 8004c7c:	3ff00000 	.word	0x3ff00000
 8004c80:	41300000 	.word	0x41300000
 8004c84:	40b00000 	.word	0x40b00000
 8004c88:	41e00000 	.word	0x41e00000
 8004c8c:	40300000 	.word	0x40300000
 8004c90:	00000000 	.word	0x00000000
 8004c94:	40dd4c00 	.word	0x40dd4c00
 8004c98:	00000000 	.word	0x00000000
 8004c9c:	40fadb00 	.word	0x40fadb00
	} else { /* Invalid case */
		pressure = pressure_min;
 8004ca0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ca4:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	}

	return pressure;
 8004ca8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004cac:	ec43 2b17 	vmov	d7, r2, r3
}
 8004cb0:	eeb0 0a47 	vmov.f32	s0, s14
 8004cb4:	eef0 0a67 	vmov.f32	s1, s15
 8004cb8:	3738      	adds	r7, #56	; 0x38
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bdb0      	pop	{r4, r5, r7, pc}
 8004cbe:	bf00      	nop

08004cc0 <compensate_humidity>:
 * @brief This internal API is used to compensate the raw humidity data and
 * return the compensated humidity data in double data type.
 */
static double compensate_humidity(const struct bme280_uncomp_data *uncomp_data,
						const struct bme280_calib_data *calib_data)
{
 8004cc0:	b5b0      	push	{r4, r5, r7, lr}
 8004cc2:	b094      	sub	sp, #80	; 0x50
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
	double humidity;
	double humidity_min = 0.0;
 8004cca:	f04f 0200 	mov.w	r2, #0
 8004cce:	f04f 0300 	mov.w	r3, #0
 8004cd2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	double humidity_max = 100.0;
 8004cd6:	f04f 0200 	mov.w	r2, #0
 8004cda:	4b81      	ldr	r3, [pc, #516]	; (8004ee0 <compensate_humidity+0x220>)
 8004cdc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	double var3;
	double var4;
	double var5;
	double var6;

	var1 = ((double)calib_data->t_fine) - 76800.0;
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce4:	4618      	mov	r0, r3
 8004ce6:	f7fb fbc1 	bl	800046c <__aeabi_i2d>
 8004cea:	f04f 0200 	mov.w	r2, #0
 8004cee:	4b7d      	ldr	r3, [pc, #500]	; (8004ee4 <compensate_humidity+0x224>)
 8004cf0:	f7fb fa6e 	bl	80001d0 <__aeabi_dsub>
 8004cf4:	4602      	mov	r2, r0
 8004cf6:	460b      	mov	r3, r1
 8004cf8:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	var2 = (((double)calib_data->dig_H4) * 64.0 + (((double)calib_data->dig_H5) / 16384.0) * var1);
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7fb fbb2 	bl	800046c <__aeabi_i2d>
 8004d08:	f04f 0200 	mov.w	r2, #0
 8004d0c:	4b76      	ldr	r3, [pc, #472]	; (8004ee8 <compensate_humidity+0x228>)
 8004d0e:	f7fb fc17 	bl	8000540 <__aeabi_dmul>
 8004d12:	4602      	mov	r2, r0
 8004d14:	460b      	mov	r3, r1
 8004d16:	4614      	mov	r4, r2
 8004d18:	461d      	mov	r5, r3
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8004d20:	4618      	mov	r0, r3
 8004d22:	f7fb fba3 	bl	800046c <__aeabi_i2d>
 8004d26:	f04f 0200 	mov.w	r2, #0
 8004d2a:	4b70      	ldr	r3, [pc, #448]	; (8004eec <compensate_humidity+0x22c>)
 8004d2c:	f7fb fd32 	bl	8000794 <__aeabi_ddiv>
 8004d30:	4602      	mov	r2, r0
 8004d32:	460b      	mov	r3, r1
 8004d34:	4610      	mov	r0, r2
 8004d36:	4619      	mov	r1, r3
 8004d38:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004d3c:	f7fb fc00 	bl	8000540 <__aeabi_dmul>
 8004d40:	4602      	mov	r2, r0
 8004d42:	460b      	mov	r3, r1
 8004d44:	4620      	mov	r0, r4
 8004d46:	4629      	mov	r1, r5
 8004d48:	f7fb fa44 	bl	80001d4 <__adddf3>
 8004d4c:	4602      	mov	r2, r0
 8004d4e:	460b      	mov	r3, r1
 8004d50:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	var3 = uncomp_data->humidity - var2;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f7fb fb77 	bl	800044c <__aeabi_ui2d>
 8004d5e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004d62:	f7fb fa35 	bl	80001d0 <__aeabi_dsub>
 8004d66:	4602      	mov	r2, r0
 8004d68:	460b      	mov	r3, r1
 8004d6a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	var4 = ((double)calib_data->dig_H2) / 65536.0;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8004d74:	4618      	mov	r0, r3
 8004d76:	f7fb fb79 	bl	800046c <__aeabi_i2d>
 8004d7a:	f04f 0200 	mov.w	r2, #0
 8004d7e:	4b5c      	ldr	r3, [pc, #368]	; (8004ef0 <compensate_humidity+0x230>)
 8004d80:	f7fb fd08 	bl	8000794 <__aeabi_ddiv>
 8004d84:	4602      	mov	r2, r0
 8004d86:	460b      	mov	r3, r1
 8004d88:	e9c7 2306 	strd	r2, r3, [r7, #24]
	var5 = (1.0 + (((double)calib_data->dig_H3) / 67108864.0) * var1);
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	7f1b      	ldrb	r3, [r3, #28]
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7fb fb5b 	bl	800044c <__aeabi_ui2d>
 8004d96:	f04f 0200 	mov.w	r2, #0
 8004d9a:	4b56      	ldr	r3, [pc, #344]	; (8004ef4 <compensate_humidity+0x234>)
 8004d9c:	f7fb fcfa 	bl	8000794 <__aeabi_ddiv>
 8004da0:	4602      	mov	r2, r0
 8004da2:	460b      	mov	r3, r1
 8004da4:	4610      	mov	r0, r2
 8004da6:	4619      	mov	r1, r3
 8004da8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004dac:	f7fb fbc8 	bl	8000540 <__aeabi_dmul>
 8004db0:	4602      	mov	r2, r0
 8004db2:	460b      	mov	r3, r1
 8004db4:	4610      	mov	r0, r2
 8004db6:	4619      	mov	r1, r3
 8004db8:	f04f 0200 	mov.w	r2, #0
 8004dbc:	4b4e      	ldr	r3, [pc, #312]	; (8004ef8 <compensate_humidity+0x238>)
 8004dbe:	f7fb fa09 	bl	80001d4 <__adddf3>
 8004dc2:	4602      	mov	r2, r0
 8004dc4:	460b      	mov	r3, r1
 8004dc6:	e9c7 2304 	strd	r2, r3, [r7, #16]
	var6 = 1.0 + (((double)calib_data->dig_H6) / 67108864.0) * var1 * var5;
 8004dca:	683b      	ldr	r3, [r7, #0]
 8004dcc:	f993 3022 	ldrsb.w	r3, [r3, #34]	; 0x22
 8004dd0:	4618      	mov	r0, r3
 8004dd2:	f7fb fb4b 	bl	800046c <__aeabi_i2d>
 8004dd6:	f04f 0200 	mov.w	r2, #0
 8004dda:	4b46      	ldr	r3, [pc, #280]	; (8004ef4 <compensate_humidity+0x234>)
 8004ddc:	f7fb fcda 	bl	8000794 <__aeabi_ddiv>
 8004de0:	4602      	mov	r2, r0
 8004de2:	460b      	mov	r3, r1
 8004de4:	4610      	mov	r0, r2
 8004de6:	4619      	mov	r1, r3
 8004de8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004dec:	f7fb fba8 	bl	8000540 <__aeabi_dmul>
 8004df0:	4602      	mov	r2, r0
 8004df2:	460b      	mov	r3, r1
 8004df4:	4610      	mov	r0, r2
 8004df6:	4619      	mov	r1, r3
 8004df8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004dfc:	f7fb fba0 	bl	8000540 <__aeabi_dmul>
 8004e00:	4602      	mov	r2, r0
 8004e02:	460b      	mov	r3, r1
 8004e04:	4610      	mov	r0, r2
 8004e06:	4619      	mov	r1, r3
 8004e08:	f04f 0200 	mov.w	r2, #0
 8004e0c:	4b3a      	ldr	r3, [pc, #232]	; (8004ef8 <compensate_humidity+0x238>)
 8004e0e:	f7fb f9e1 	bl	80001d4 <__adddf3>
 8004e12:	4602      	mov	r2, r0
 8004e14:	460b      	mov	r3, r1
 8004e16:	e9c7 2302 	strd	r2, r3, [r7, #8]
	var6 = var3 * var4 * (var5 * var6);
 8004e1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e1e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004e22:	f7fb fb8d 	bl	8000540 <__aeabi_dmul>
 8004e26:	4602      	mov	r2, r0
 8004e28:	460b      	mov	r3, r1
 8004e2a:	4614      	mov	r4, r2
 8004e2c:	461d      	mov	r5, r3
 8004e2e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e32:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004e36:	f7fb fb83 	bl	8000540 <__aeabi_dmul>
 8004e3a:	4602      	mov	r2, r0
 8004e3c:	460b      	mov	r3, r1
 8004e3e:	4620      	mov	r0, r4
 8004e40:	4629      	mov	r1, r5
 8004e42:	f7fb fb7d 	bl	8000540 <__aeabi_dmul>
 8004e46:	4602      	mov	r2, r0
 8004e48:	460b      	mov	r3, r1
 8004e4a:	e9c7 2302 	strd	r2, r3, [r7, #8]
	humidity = var6 * (1.0 - ((double)calib_data->dig_H1) * var6 / 524288.0);
 8004e4e:	683b      	ldr	r3, [r7, #0]
 8004e50:	7e1b      	ldrb	r3, [r3, #24]
 8004e52:	4618      	mov	r0, r3
 8004e54:	f7fb fafa 	bl	800044c <__aeabi_ui2d>
 8004e58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e5c:	f7fb fb70 	bl	8000540 <__aeabi_dmul>
 8004e60:	4602      	mov	r2, r0
 8004e62:	460b      	mov	r3, r1
 8004e64:	4610      	mov	r0, r2
 8004e66:	4619      	mov	r1, r3
 8004e68:	f04f 0200 	mov.w	r2, #0
 8004e6c:	4b23      	ldr	r3, [pc, #140]	; (8004efc <compensate_humidity+0x23c>)
 8004e6e:	f7fb fc91 	bl	8000794 <__aeabi_ddiv>
 8004e72:	4602      	mov	r2, r0
 8004e74:	460b      	mov	r3, r1
 8004e76:	f04f 0000 	mov.w	r0, #0
 8004e7a:	491f      	ldr	r1, [pc, #124]	; (8004ef8 <compensate_humidity+0x238>)
 8004e7c:	f7fb f9a8 	bl	80001d0 <__aeabi_dsub>
 8004e80:	4602      	mov	r2, r0
 8004e82:	460b      	mov	r3, r1
 8004e84:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004e88:	f7fb fb5a 	bl	8000540 <__aeabi_dmul>
 8004e8c:	4602      	mov	r2, r0
 8004e8e:	460b      	mov	r3, r1
 8004e90:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	if (humidity > humidity_max)
 8004e94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004e98:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004e9c:	f7fb fde0 	bl	8000a60 <__aeabi_dcmpgt>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d004      	beq.n	8004eb0 <compensate_humidity+0x1f0>
		humidity = humidity_max;
 8004ea6:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004eaa:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8004eae:	e00c      	b.n	8004eca <compensate_humidity+0x20a>
	else if (humidity < humidity_min)
 8004eb0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004eb4:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004eb8:	f7fb fdb4 	bl	8000a24 <__aeabi_dcmplt>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <compensate_humidity+0x20a>
		humidity = humidity_min;
 8004ec2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004ec6:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48

	return humidity;
 8004eca:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004ece:	ec43 2b17 	vmov	d7, r2, r3
}
 8004ed2:	eeb0 0a47 	vmov.f32	s0, s14
 8004ed6:	eef0 0a67 	vmov.f32	s1, s15
 8004eda:	3750      	adds	r7, #80	; 0x50
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bdb0      	pop	{r4, r5, r7, pc}
 8004ee0:	40590000 	.word	0x40590000
 8004ee4:	40f2c000 	.word	0x40f2c000
 8004ee8:	40500000 	.word	0x40500000
 8004eec:	40d00000 	.word	0x40d00000
 8004ef0:	40f00000 	.word	0x40f00000
 8004ef4:	41900000 	.word	0x41900000
 8004ef8:	3ff00000 	.word	0x3ff00000
 8004efc:	41200000 	.word	0x41200000

08004f00 <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it and store in the device structure.
 */
static int8_t get_calib_data(struct bme280_dev *dev)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b08a      	sub	sp, #40	; 0x28
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
	int8_t rslt;
	uint8_t reg_addr = BME280_TEMP_PRESS_CALIB_DATA_ADDR;
 8004f08:	2388      	movs	r3, #136	; 0x88
 8004f0a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	/* Array to store calibration data */
	uint8_t calib_data[BME280_TEMP_PRESS_CALIB_DATA_LEN] = {0};
 8004f0e:	2300      	movs	r3, #0
 8004f10:	60fb      	str	r3, [r7, #12]
 8004f12:	f107 0310 	add.w	r3, r7, #16
 8004f16:	2200      	movs	r2, #0
 8004f18:	601a      	str	r2, [r3, #0]
 8004f1a:	605a      	str	r2, [r3, #4]
 8004f1c:	609a      	str	r2, [r3, #8]
 8004f1e:	60da      	str	r2, [r3, #12]
 8004f20:	611a      	str	r2, [r3, #16]
 8004f22:	829a      	strh	r2, [r3, #20]

	/* Read the calibration data from the sensor */
	rslt = bme280_get_regs(reg_addr, calib_data, BME280_TEMP_PRESS_CALIB_DATA_LEN, dev);
 8004f24:	f107 010c 	add.w	r1, r7, #12
 8004f28:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	221a      	movs	r2, #26
 8004f30:	f7fe ffbf 	bl	8003eb2 <bme280_get_regs>
 8004f34:	4603      	mov	r3, r0
 8004f36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (rslt == BME280_OK) {
 8004f3a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d11d      	bne.n	8004f7e <get_calib_data+0x7e>
		/* Parse temperature and pressure calibration data and store
		   it in device structure */
		parse_temp_press_calib_data(calib_data, dev);
 8004f42:	f107 030c 	add.w	r3, r7, #12
 8004f46:	6879      	ldr	r1, [r7, #4]
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f000 f84a 	bl	8004fe2 <parse_temp_press_calib_data>

		reg_addr = BME280_HUMIDITY_CALIB_DATA_ADDR;
 8004f4e:	23e1      	movs	r3, #225	; 0xe1
 8004f50:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		/* Read the humidity calibration data from the sensor */
		rslt = bme280_get_regs(reg_addr, calib_data, BME280_HUMIDITY_CALIB_DATA_LEN, dev);
 8004f54:	f107 010c 	add.w	r1, r7, #12
 8004f58:	f897 0026 	ldrb.w	r0, [r7, #38]	; 0x26
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2207      	movs	r2, #7
 8004f60:	f7fe ffa7 	bl	8003eb2 <bme280_get_regs>
 8004f64:	4603      	mov	r3, r0
 8004f66:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		if (rslt == BME280_OK) {
 8004f6a:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d105      	bne.n	8004f7e <get_calib_data+0x7e>
			/* Parse humidity calibration data and store it in
			   device structure */
			parse_humidity_calib_data(calib_data, dev);
 8004f72:	f107 030c 	add.w	r3, r7, #12
 8004f76:	6879      	ldr	r1, [r7, #4]
 8004f78:	4618      	mov	r0, r3
 8004f7a:	f000 f8e1 	bl	8005140 <parse_humidity_calib_data>
		}
	}

	return rslt;
 8004f7e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3728      	adds	r7, #40	; 0x28
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint8_t len)
{
 8004f8a:	b480      	push	{r7}
 8004f8c:	b087      	sub	sp, #28
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	60f8      	str	r0, [r7, #12]
 8004f92:	60b9      	str	r1, [r7, #8]
 8004f94:	607a      	str	r2, [r7, #4]
 8004f96:	70fb      	strb	r3, [r7, #3]
	uint8_t index;

	for (index = 1; index < len; index++) {
 8004f98:	2301      	movs	r3, #1
 8004f9a:	75fb      	strb	r3, [r7, #23]
 8004f9c:	e016      	b.n	8004fcc <interleave_reg_addr+0x42>
		temp_buff[(index * 2) - 1] = reg_addr[index];
 8004f9e:	7dfb      	ldrb	r3, [r7, #23]
 8004fa0:	68fa      	ldr	r2, [r7, #12]
 8004fa2:	441a      	add	r2, r3
 8004fa4:	7dfb      	ldrb	r3, [r7, #23]
 8004fa6:	005b      	lsls	r3, r3, #1
 8004fa8:	3b01      	subs	r3, #1
 8004faa:	68b9      	ldr	r1, [r7, #8]
 8004fac:	440b      	add	r3, r1
 8004fae:	7812      	ldrb	r2, [r2, #0]
 8004fb0:	701a      	strb	r2, [r3, #0]
		temp_buff[index * 2] = reg_data[index];
 8004fb2:	7dfb      	ldrb	r3, [r7, #23]
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	441a      	add	r2, r3
 8004fb8:	7dfb      	ldrb	r3, [r7, #23]
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	440b      	add	r3, r1
 8004fc2:	7812      	ldrb	r2, [r2, #0]
 8004fc4:	701a      	strb	r2, [r3, #0]
	for (index = 1; index < len; index++) {
 8004fc6:	7dfb      	ldrb	r3, [r7, #23]
 8004fc8:	3301      	adds	r3, #1
 8004fca:	75fb      	strb	r3, [r7, #23]
 8004fcc:	7dfa      	ldrb	r2, [r7, #23]
 8004fce:	78fb      	ldrb	r3, [r7, #3]
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d3e4      	bcc.n	8004f9e <interleave_reg_addr+0x14>
	}
}
 8004fd4:	bf00      	nop
 8004fd6:	bf00      	nop
 8004fd8:	371c      	adds	r7, #28
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe0:	4770      	bx	lr

08004fe2 <parse_temp_press_calib_data>:
/*!
 *  @brief This internal API is used to parse the temperature and
 *  pressure calibration data and store it in device structure.
 */
static void parse_temp_press_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8004fe2:	b480      	push	{r7}
 8004fe4:	b085      	sub	sp, #20
 8004fe6:	af00      	add	r7, sp, #0
 8004fe8:	6078      	str	r0, [r7, #4]
 8004fea:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	3310      	adds	r3, #16
 8004ff0:	60fb      	str	r3, [r7, #12]

	calib_data->dig_T1 = BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	3301      	adds	r3, #1
 8004ff6:	781b      	ldrb	r3, [r3, #0]
 8004ff8:	021b      	lsls	r3, r3, #8
 8004ffa:	b21a      	sxth	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	b21b      	sxth	r3, r3
 8005002:	4313      	orrs	r3, r2
 8005004:	b21b      	sxth	r3, r3
 8005006:	b29a      	uxth	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	801a      	strh	r2, [r3, #0]
	calib_data->dig_T2 = (int16_t)BME280_CONCAT_BYTES(reg_data[3], reg_data[2]);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	3303      	adds	r3, #3
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	021b      	lsls	r3, r3, #8
 8005014:	b21a      	sxth	r2, r3
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	3302      	adds	r3, #2
 800501a:	781b      	ldrb	r3, [r3, #0]
 800501c:	b21b      	sxth	r3, r3
 800501e:	4313      	orrs	r3, r2
 8005020:	b21a      	sxth	r2, r3
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	805a      	strh	r2, [r3, #2]
	calib_data->dig_T3 = (int16_t)BME280_CONCAT_BYTES(reg_data[5], reg_data[4]);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	3305      	adds	r3, #5
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	021b      	lsls	r3, r3, #8
 800502e:	b21a      	sxth	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	3304      	adds	r3, #4
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	b21b      	sxth	r3, r3
 8005038:	4313      	orrs	r3, r2
 800503a:	b21a      	sxth	r2, r3
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	809a      	strh	r2, [r3, #4]
	calib_data->dig_P1 = BME280_CONCAT_BYTES(reg_data[7], reg_data[6]);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	3307      	adds	r3, #7
 8005044:	781b      	ldrb	r3, [r3, #0]
 8005046:	021b      	lsls	r3, r3, #8
 8005048:	b21a      	sxth	r2, r3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	3306      	adds	r3, #6
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	b21b      	sxth	r3, r3
 8005052:	4313      	orrs	r3, r2
 8005054:	b21b      	sxth	r3, r3
 8005056:	b29a      	uxth	r2, r3
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	80da      	strh	r2, [r3, #6]
	calib_data->dig_P2 = (int16_t)BME280_CONCAT_BYTES(reg_data[9], reg_data[8]);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	3309      	adds	r3, #9
 8005060:	781b      	ldrb	r3, [r3, #0]
 8005062:	021b      	lsls	r3, r3, #8
 8005064:	b21a      	sxth	r2, r3
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	3308      	adds	r3, #8
 800506a:	781b      	ldrb	r3, [r3, #0]
 800506c:	b21b      	sxth	r3, r3
 800506e:	4313      	orrs	r3, r2
 8005070:	b21a      	sxth	r2, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	811a      	strh	r2, [r3, #8]
	calib_data->dig_P3 = (int16_t)BME280_CONCAT_BYTES(reg_data[11], reg_data[10]);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	330b      	adds	r3, #11
 800507a:	781b      	ldrb	r3, [r3, #0]
 800507c:	021b      	lsls	r3, r3, #8
 800507e:	b21a      	sxth	r2, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	330a      	adds	r3, #10
 8005084:	781b      	ldrb	r3, [r3, #0]
 8005086:	b21b      	sxth	r3, r3
 8005088:	4313      	orrs	r3, r2
 800508a:	b21a      	sxth	r2, r3
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	815a      	strh	r2, [r3, #10]
	calib_data->dig_P4 = (int16_t)BME280_CONCAT_BYTES(reg_data[13], reg_data[12]);
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	330d      	adds	r3, #13
 8005094:	781b      	ldrb	r3, [r3, #0]
 8005096:	021b      	lsls	r3, r3, #8
 8005098:	b21a      	sxth	r2, r3
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	330c      	adds	r3, #12
 800509e:	781b      	ldrb	r3, [r3, #0]
 80050a0:	b21b      	sxth	r3, r3
 80050a2:	4313      	orrs	r3, r2
 80050a4:	b21a      	sxth	r2, r3
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	819a      	strh	r2, [r3, #12]
	calib_data->dig_P5 = (int16_t)BME280_CONCAT_BYTES(reg_data[15], reg_data[14]);
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	330f      	adds	r3, #15
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	021b      	lsls	r3, r3, #8
 80050b2:	b21a      	sxth	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	330e      	adds	r3, #14
 80050b8:	781b      	ldrb	r3, [r3, #0]
 80050ba:	b21b      	sxth	r3, r3
 80050bc:	4313      	orrs	r3, r2
 80050be:	b21a      	sxth	r2, r3
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	81da      	strh	r2, [r3, #14]
	calib_data->dig_P6 = (int16_t)BME280_CONCAT_BYTES(reg_data[17], reg_data[16]);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	3311      	adds	r3, #17
 80050c8:	781b      	ldrb	r3, [r3, #0]
 80050ca:	021b      	lsls	r3, r3, #8
 80050cc:	b21a      	sxth	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	3310      	adds	r3, #16
 80050d2:	781b      	ldrb	r3, [r3, #0]
 80050d4:	b21b      	sxth	r3, r3
 80050d6:	4313      	orrs	r3, r2
 80050d8:	b21a      	sxth	r2, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	821a      	strh	r2, [r3, #16]
	calib_data->dig_P7 = (int16_t)BME280_CONCAT_BYTES(reg_data[19], reg_data[18]);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	3313      	adds	r3, #19
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	021b      	lsls	r3, r3, #8
 80050e6:	b21a      	sxth	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	3312      	adds	r3, #18
 80050ec:	781b      	ldrb	r3, [r3, #0]
 80050ee:	b21b      	sxth	r3, r3
 80050f0:	4313      	orrs	r3, r2
 80050f2:	b21a      	sxth	r2, r3
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	825a      	strh	r2, [r3, #18]
	calib_data->dig_P8 = (int16_t)BME280_CONCAT_BYTES(reg_data[21], reg_data[20]);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	3315      	adds	r3, #21
 80050fc:	781b      	ldrb	r3, [r3, #0]
 80050fe:	021b      	lsls	r3, r3, #8
 8005100:	b21a      	sxth	r2, r3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	3314      	adds	r3, #20
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	b21b      	sxth	r3, r3
 800510a:	4313      	orrs	r3, r2
 800510c:	b21a      	sxth	r2, r3
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	829a      	strh	r2, [r3, #20]
	calib_data->dig_P9 = (int16_t)BME280_CONCAT_BYTES(reg_data[23], reg_data[22]);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	3317      	adds	r3, #23
 8005116:	781b      	ldrb	r3, [r3, #0]
 8005118:	021b      	lsls	r3, r3, #8
 800511a:	b21a      	sxth	r2, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	3316      	adds	r3, #22
 8005120:	781b      	ldrb	r3, [r3, #0]
 8005122:	b21b      	sxth	r3, r3
 8005124:	4313      	orrs	r3, r2
 8005126:	b21a      	sxth	r2, r3
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	82da      	strh	r2, [r3, #22]
	calib_data->dig_H1 = reg_data[25];
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	7e5a      	ldrb	r2, [r3, #25]
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	761a      	strb	r2, [r3, #24]

}
 8005134:	bf00      	nop
 8005136:	3714      	adds	r7, #20
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <parse_humidity_calib_data>:
/*!
 *  @brief This internal API is used to parse the humidity calibration data
 *  and store it in device structure.
 */
static void parse_humidity_calib_data(const uint8_t *reg_data, struct bme280_dev *dev)
{
 8005140:	b480      	push	{r7}
 8005142:	b087      	sub	sp, #28
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
	struct bme280_calib_data *calib_data = &dev->calib_data;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	3310      	adds	r3, #16
 800514e:	617b      	str	r3, [r7, #20]
	int16_t dig_H4_lsb;
	int16_t dig_H4_msb;
	int16_t dig_H5_lsb;
	int16_t dig_H5_msb;

	calib_data->dig_H2 = (int16_t)BME280_CONCAT_BYTES(reg_data[1], reg_data[0]);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	3301      	adds	r3, #1
 8005154:	781b      	ldrb	r3, [r3, #0]
 8005156:	021b      	lsls	r3, r3, #8
 8005158:	b21a      	sxth	r2, r3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	781b      	ldrb	r3, [r3, #0]
 800515e:	b21b      	sxth	r3, r3
 8005160:	4313      	orrs	r3, r2
 8005162:	b21a      	sxth	r2, r3
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	835a      	strh	r2, [r3, #26]
	calib_data->dig_H3 = reg_data[2];
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	789a      	ldrb	r2, [r3, #2]
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	771a      	strb	r2, [r3, #28]

	dig_H4_msb = (int16_t)(int8_t)reg_data[3] * 16;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	3303      	adds	r3, #3
 8005174:	781b      	ldrb	r3, [r3, #0]
 8005176:	b25b      	sxtb	r3, r3
 8005178:	b29b      	uxth	r3, r3
 800517a:	011b      	lsls	r3, r3, #4
 800517c:	b29b      	uxth	r3, r3
 800517e:	827b      	strh	r3, [r7, #18]
	dig_H4_lsb = (int16_t)(reg_data[4] & 0x0F);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	3304      	adds	r3, #4
 8005184:	781b      	ldrb	r3, [r3, #0]
 8005186:	b21b      	sxth	r3, r3
 8005188:	f003 030f 	and.w	r3, r3, #15
 800518c:	823b      	strh	r3, [r7, #16]
	calib_data->dig_H4 = dig_H4_msb | dig_H4_lsb;
 800518e:	8a7a      	ldrh	r2, [r7, #18]
 8005190:	8a3b      	ldrh	r3, [r7, #16]
 8005192:	4313      	orrs	r3, r2
 8005194:	b21a      	sxth	r2, r3
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	83da      	strh	r2, [r3, #30]

	dig_H5_msb = (int16_t)(int8_t)reg_data[5] * 16;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	3305      	adds	r3, #5
 800519e:	781b      	ldrb	r3, [r3, #0]
 80051a0:	b25b      	sxtb	r3, r3
 80051a2:	b29b      	uxth	r3, r3
 80051a4:	011b      	lsls	r3, r3, #4
 80051a6:	b29b      	uxth	r3, r3
 80051a8:	81fb      	strh	r3, [r7, #14]
	dig_H5_lsb = (int16_t)(reg_data[4] >> 4);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	3304      	adds	r3, #4
 80051ae:	781b      	ldrb	r3, [r3, #0]
 80051b0:	091b      	lsrs	r3, r3, #4
 80051b2:	b2db      	uxtb	r3, r3
 80051b4:	81bb      	strh	r3, [r7, #12]
	calib_data->dig_H5 = dig_H5_msb | dig_H5_lsb;
 80051b6:	89fa      	ldrh	r2, [r7, #14]
 80051b8:	89bb      	ldrh	r3, [r7, #12]
 80051ba:	4313      	orrs	r3, r2
 80051bc:	b21a      	sxth	r2, r3
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	841a      	strh	r2, [r3, #32]
	calib_data->dig_H6 = (int8_t)reg_data[6];
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	3306      	adds	r3, #6
 80051c6:	781b      	ldrb	r3, [r3, #0]
 80051c8:	b25a      	sxtb	r2, r3
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
}
 80051d0:	bf00      	nop
 80051d2:	371c      	adds	r7, #28
 80051d4:	46bd      	mov	sp, r7
 80051d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051da:	4770      	bx	lr

080051dc <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint8_t sub_settings, uint8_t desired_settings)
{
 80051dc:	b480      	push	{r7}
 80051de:	b085      	sub	sp, #20
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	4603      	mov	r3, r0
 80051e4:	460a      	mov	r2, r1
 80051e6:	71fb      	strb	r3, [r7, #7]
 80051e8:	4613      	mov	r3, r2
 80051ea:	71bb      	strb	r3, [r7, #6]
	uint8_t settings_changed = FALSE;
 80051ec:	2300      	movs	r3, #0
 80051ee:	73fb      	strb	r3, [r7, #15]

	if (sub_settings & desired_settings) {
 80051f0:	79fa      	ldrb	r2, [r7, #7]
 80051f2:	79bb      	ldrb	r3, [r7, #6]
 80051f4:	4013      	ands	r3, r2
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d002      	beq.n	8005202 <are_settings_changed+0x26>
		/* User wants to modify this particular settings */
		settings_changed = TRUE;
 80051fc:	2301      	movs	r3, #1
 80051fe:	73fb      	strb	r3, [r7, #15]
 8005200:	e001      	b.n	8005206 <are_settings_changed+0x2a>
	} else {
		/* User don't want to modify this particular settings */
		settings_changed = FALSE;
 8005202:	2300      	movs	r3, #0
 8005204:	73fb      	strb	r3, [r7, #15]
	}

	return settings_changed;
 8005206:	7bfb      	ldrb	r3, [r7, #15]
}
 8005208:	4618      	mov	r0, r3
 800520a:	3714      	adds	r7, #20
 800520c:	46bd      	mov	sp, r7
 800520e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005212:	4770      	bx	lr

08005214 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bme280_dev *dev)
{
 8005214:	b480      	push	{r7}
 8005216:	b085      	sub	sp, #20
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
	int8_t rslt;

	if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_ms == NULL)) {
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d00b      	beq.n	800523a <null_ptr_check+0x26>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d007      	beq.n	800523a <null_ptr_check+0x26>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	689b      	ldr	r3, [r3, #8]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d003      	beq.n	800523a <null_ptr_check+0x26>
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	68db      	ldr	r3, [r3, #12]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d102      	bne.n	8005240 <null_ptr_check+0x2c>
		/* Device structure pointer is not valid */
		rslt = BME280_E_NULL_PTR;
 800523a:	23ff      	movs	r3, #255	; 0xff
 800523c:	73fb      	strb	r3, [r7, #15]
 800523e:	e001      	b.n	8005244 <null_ptr_check+0x30>
	} else {
		/* Device structure is fine */
		rslt = BME280_OK;
 8005240:	2300      	movs	r3, #0
 8005242:	73fb      	strb	r3, [r7, #15]
	}

	return rslt;
 8005244:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8005248:	4618      	mov	r0, r3
 800524a:	3714      	adds	r7, #20
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr

08005254 <user_i2c_read>:
int8_t init_bme280(void);
void bme280_measure(void);

//----------------------------------------------------------------------------------------
int8_t user_i2c_read(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 8005254:	b580      	push	{r7, lr}
 8005256:	b084      	sub	sp, #16
 8005258:	af02      	add	r7, sp, #8
 800525a:	603a      	str	r2, [r7, #0]
 800525c:	461a      	mov	r2, r3
 800525e:	4603      	mov	r3, r0
 8005260:	71fb      	strb	r3, [r7, #7]
 8005262:	460b      	mov	r3, r1
 8005264:	71bb      	strb	r3, [r7, #6]
 8005266:	4613      	mov	r3, r2
 8005268:	80bb      	strh	r3, [r7, #4]
  if(HAL_I2C_Master_Transmit(&hi2c3, (id << 1), &reg_addr, 1, 10) != HAL_OK) return -1;
 800526a:	79fb      	ldrb	r3, [r7, #7]
 800526c:	b29b      	uxth	r3, r3
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	b299      	uxth	r1, r3
 8005272:	1dba      	adds	r2, r7, #6
 8005274:	230a      	movs	r3, #10
 8005276:	9300      	str	r3, [sp, #0]
 8005278:	2301      	movs	r3, #1
 800527a:	4811      	ldr	r0, [pc, #68]	; (80052c0 <user_i2c_read+0x6c>)
 800527c:	f003 fdd6 	bl	8008e2c <HAL_I2C_Master_Transmit>
 8005280:	4603      	mov	r3, r0
 8005282:	2b00      	cmp	r3, #0
 8005284:	d002      	beq.n	800528c <user_i2c_read+0x38>
 8005286:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800528a:	e014      	b.n	80052b6 <user_i2c_read+0x62>
  if(HAL_I2C_Master_Receive(&hi2c3, (id << 1) | 0x01, data, len, 10) != HAL_OK) return -1;
 800528c:	79fb      	ldrb	r3, [r7, #7]
 800528e:	005b      	lsls	r3, r3, #1
 8005290:	b21b      	sxth	r3, r3
 8005292:	f043 0301 	orr.w	r3, r3, #1
 8005296:	b21b      	sxth	r3, r3
 8005298:	b299      	uxth	r1, r3
 800529a:	88bb      	ldrh	r3, [r7, #4]
 800529c:	220a      	movs	r2, #10
 800529e:	9200      	str	r2, [sp, #0]
 80052a0:	683a      	ldr	r2, [r7, #0]
 80052a2:	4807      	ldr	r0, [pc, #28]	; (80052c0 <user_i2c_read+0x6c>)
 80052a4:	f003 fec0 	bl	8009028 <HAL_I2C_Master_Receive>
 80052a8:	4603      	mov	r3, r0
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d002      	beq.n	80052b4 <user_i2c_read+0x60>
 80052ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80052b2:	e000      	b.n	80052b6 <user_i2c_read+0x62>

  return 0;
 80052b4:	2300      	movs	r3, #0
}
 80052b6:	4618      	mov	r0, r3
 80052b8:	3708      	adds	r7, #8
 80052ba:	46bd      	mov	sp, r7
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	bf00      	nop
 80052c0:	200002dc 	.word	0x200002dc

080052c4 <user_delay_ms>:
//----------------------------------------------------------------------------------------
void user_delay_ms(uint32_t period)
{
 80052c4:	b580      	push	{r7, lr}
 80052c6:	b082      	sub	sp, #8
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	6078      	str	r0, [r7, #4]
  HAL_Delay(period);
 80052cc:	6878      	ldr	r0, [r7, #4]
 80052ce:	f001 fbcf 	bl	8006a70 <HAL_Delay>
}
 80052d2:	bf00      	nop
 80052d4:	3708      	adds	r7, #8
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bd80      	pop	{r7, pc}
	...

080052dc <user_i2c_write>:
//----------------------------------------------------------------------------------------
int8_t user_i2c_write(uint8_t id, uint8_t reg_addr, uint8_t *data, uint16_t len)
{
 80052dc:	b580      	push	{r7, lr}
 80052de:	b086      	sub	sp, #24
 80052e0:	af02      	add	r7, sp, #8
 80052e2:	603a      	str	r2, [r7, #0]
 80052e4:	461a      	mov	r2, r3
 80052e6:	4603      	mov	r3, r0
 80052e8:	71fb      	strb	r3, [r7, #7]
 80052ea:	460b      	mov	r3, r1
 80052ec:	71bb      	strb	r3, [r7, #6]
 80052ee:	4613      	mov	r3, r2
 80052f0:	80bb      	strh	r3, [r7, #4]
  int8_t *buf;
  buf = malloc(len +1);
 80052f2:	88bb      	ldrh	r3, [r7, #4]
 80052f4:	3301      	adds	r3, #1
 80052f6:	4618      	mov	r0, r3
 80052f8:	f00b fb94 	bl	8010a24 <malloc>
 80052fc:	4603      	mov	r3, r0
 80052fe:	60fb      	str	r3, [r7, #12]
  buf[0] = reg_addr;
 8005300:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	701a      	strb	r2, [r3, #0]
  memcpy(buf +1, data, len);
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	3301      	adds	r3, #1
 800530c:	88ba      	ldrh	r2, [r7, #4]
 800530e:	6839      	ldr	r1, [r7, #0]
 8005310:	4618      	mov	r0, r3
 8005312:	f00b fb97 	bl	8010a44 <memcpy>

  if(HAL_I2C_Master_Transmit(&hi2c3, (id << 1), (uint8_t*)buf, len + 1, HAL_MAX_DELAY) != HAL_OK) return -1;
 8005316:	79fb      	ldrb	r3, [r7, #7]
 8005318:	b29b      	uxth	r3, r3
 800531a:	005b      	lsls	r3, r3, #1
 800531c:	b299      	uxth	r1, r3
 800531e:	88bb      	ldrh	r3, [r7, #4]
 8005320:	3301      	adds	r3, #1
 8005322:	b29b      	uxth	r3, r3
 8005324:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005328:	9200      	str	r2, [sp, #0]
 800532a:	68fa      	ldr	r2, [r7, #12]
 800532c:	4808      	ldr	r0, [pc, #32]	; (8005350 <user_i2c_write+0x74>)
 800532e:	f003 fd7d 	bl	8008e2c <HAL_I2C_Master_Transmit>
 8005332:	4603      	mov	r3, r0
 8005334:	2b00      	cmp	r3, #0
 8005336:	d002      	beq.n	800533e <user_i2c_write+0x62>
 8005338:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800533c:	e003      	b.n	8005346 <user_i2c_write+0x6a>

  free(buf);
 800533e:	68f8      	ldr	r0, [r7, #12]
 8005340:	f00b fb78 	bl	8010a34 <free>
  return 0;
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	3710      	adds	r7, #16
 800534a:	46bd      	mov	sp, r7
 800534c:	bd80      	pop	{r7, pc}
 800534e:	bf00      	nop
 8005350:	200002dc 	.word	0x200002dc

08005354 <detect_all_sensors_and_init>:
}i2c_device;


//----------------------------------------------------------------------------------------
void detect_all_sensors_and_init(void)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	af00      	add	r7, sp, #0
	detect_bme280();
 8005358:	f000 fa64 	bl	8005824 <detect_bme280>
	if(i2c_device.BME280_ready_status == true)
 800535c:	4b10      	ldr	r3, [pc, #64]	; (80053a0 <detect_all_sensors_and_init+0x4c>)
 800535e:	781b      	ldrb	r3, [r3, #0]
 8005360:	2b00      	cmp	r3, #0
 8005362:	d001      	beq.n	8005368 <detect_all_sensors_and_init+0x14>
	{
		init_bme280();
 8005364:	f000 f9dc 	bl	8005720 <init_bme280>
	}

	detect_mpu6050();
 8005368:	f000 fa92 	bl	8005890 <detect_mpu6050>
	if(i2c_device.MPU6050_ready_status == true)
 800536c:	4b0c      	ldr	r3, [pc, #48]	; (80053a0 <detect_all_sensors_and_init+0x4c>)
 800536e:	785b      	ldrb	r3, [r3, #1]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d001      	beq.n	8005378 <detect_all_sensors_and_init+0x24>
	{
		init_mpu6050();
 8005374:	f000 f98e 	bl	8005694 <init_mpu6050>
	}



	detect_ms5611();
 8005378:	f000 fb3a 	bl	80059f0 <detect_ms5611>
	if(i2c_device.MS5611_ready_status == true)
 800537c:	4b08      	ldr	r3, [pc, #32]	; (80053a0 <detect_all_sensors_and_init+0x4c>)
 800537e:	78db      	ldrb	r3, [r3, #3]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d001      	beq.n	8005388 <detect_all_sensors_and_init+0x34>
	{
		init_ms5611();
 8005384:	f000 f960 	bl	8005648 <init_ms5611>
	}

	init_am2302();			// Init AM2302 sensor
 8005388:	f000 f846 	bl	8005418 <init_am2302>

	//////////////////////////////////////////////////////////////
	// DON'T WORK
	denect_hmc5883l();								// Don't work
 800538c:	f000 fb02 	bl	8005994 <denect_hmc5883l>

	detect_apds9960();
 8005390:	f000 fb5c 	bl	8005a4c <detect_apds9960>
	if(i2c_device.APDS9960_ready_status == true)
	{
		//init_apds9960();
	}
	///////////////////////////////////////////////////////////////
	detect_oled_screen();
 8005394:	f000 fb90 	bl	8005ab8 <detect_oled_screen>
	detect_ds3231();
 8005398:	f000 fbb4 	bl	8005b04 <detect_ds3231>

}
 800539c:	bf00      	nop
 800539e:	bd80      	pop	{r7, pc}
 80053a0:	20000620 	.word	0x20000620

080053a4 <measure_sensors>:
//---------------------------------------------------------------------------------------
// Measure one time
void measure_sensors(void)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
//	while(1)
//	{

		bme280_measure();
 80053aa:	f000 fa03 	bl	80057b4 <bme280_measure>
		mpu6050_measure();
 80053ae:	f000 f981 	bl	80056b4 <mpu6050_measure>
		ms5611_measure();
 80053b2:	f000 f955 	bl	8005660 <ms5611_measure>

		bool am2302_measure_ok = true;
 80053b6:	2301      	movs	r3, #1
 80053b8:	71fb      	strb	r3, [r7, #7]
		if(am2302_measure_ok)
 80053ba:	79fb      	ldrb	r3, [r7, #7]
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d005      	beq.n	80053cc <measure_sensors+0x28>
		{
			HAL_Delay(1000);
 80053c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80053c4:	f001 fb54 	bl	8006a70 <HAL_Delay>
			am2302_measure();	// Measure must be less than one time per 2-3 seconds
 80053c8:	f000 f84a 	bl	8005460 <am2302_measure>
		//HAL_Delay(1000);
//	}



}
 80053cc:	bf00      	nop
 80053ce:	3708      	adds	r7, #8
 80053d0:	46bd      	mov	sp, r7
 80053d2:	bd80      	pop	{r7, pc}

080053d4 <DelayMicro>:
//----------------------------------------------------------------------------------------
/*
 * Function make us delay
 */
__STATIC_INLINE void DelayMicro(__IO uint32_t micros)
{
 80053d4:	b480      	push	{r7}
 80053d6:	b085      	sub	sp, #20
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
	uint32_t test_micros = SystemCoreClock;
 80053dc:	4b0c      	ldr	r3, [pc, #48]	; (8005410 <DelayMicro+0x3c>)
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	60fb      	str	r3, [r7, #12]
	micros *= (SystemCoreClock / 100000) /84;
 80053e2:	4b0b      	ldr	r3, [pc, #44]	; (8005410 <DelayMicro+0x3c>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a0b      	ldr	r2, [pc, #44]	; (8005414 <DelayMicro+0x40>)
 80053e8:	fba2 2303 	umull	r2, r3, r2, r3
 80053ec:	0ddb      	lsrs	r3, r3, #23
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	fb02 f303 	mul.w	r3, r2, r3
 80053f4:	607b      	str	r3, [r7, #4]
	while (micros--);
 80053f6:	bf00      	nop
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	1e5a      	subs	r2, r3, #1
 80053fc:	607a      	str	r2, [r7, #4]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d1fa      	bne.n	80053f8 <DelayMicro+0x24>
}
 8005402:	bf00      	nop
 8005404:	bf00      	nop
 8005406:	3714      	adds	r7, #20
 8005408:	46bd      	mov	sp, r7
 800540a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540e:	4770      	bx	lr
 8005410:	20000008 	.word	0x20000008
 8005414:	ffa71ee7 	.word	0xffa71ee7

08005418 <init_am2302>:
//----------------------------------------------------------------------------------------
void init_am2302(void)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	af00      	add	r7, sp, #0
	GPIOC->MODER |= GPIO_MODER_MODER1_0;            // Output mode GPIOC0
 800541c:	4b0f      	ldr	r3, [pc, #60]	; (800545c <init_am2302+0x44>)
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a0e      	ldr	r2, [pc, #56]	; (800545c <init_am2302+0x44>)
 8005422:	f043 0304 	orr.w	r3, r3, #4
 8005426:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~GPIO_OTYPER_OT_1;             // Push-pull mode
 8005428:	4b0c      	ldr	r3, [pc, #48]	; (800545c <init_am2302+0x44>)
 800542a:	685b      	ldr	r3, [r3, #4]
 800542c:	4a0b      	ldr	r2, [pc, #44]	; (800545c <init_am2302+0x44>)
 800542e:	f023 0302 	bic.w	r3, r3, #2
 8005432:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;     // Speed
 8005434:	4b09      	ldr	r3, [pc, #36]	; (800545c <init_am2302+0x44>)
 8005436:	689b      	ldr	r3, [r3, #8]
 8005438:	4a08      	ldr	r2, [pc, #32]	; (800545c <init_am2302+0x44>)
 800543a:	f043 0302 	orr.w	r3, r3, #2
 800543e:	6093      	str	r3, [r2, #8]
	GPIOC->ODR ^= 0x02; 							// set GPIOC pin 1 on high
 8005440:	4b06      	ldr	r3, [pc, #24]	; (800545c <init_am2302+0x44>)
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	4a05      	ldr	r2, [pc, #20]	; (800545c <init_am2302+0x44>)
 8005446:	f083 0302 	eor.w	r3, r3, #2
 800544a:	6153      	str	r3, [r2, #20]
	HAL_Delay(2000); 							// First init must be 2 seconds delay
 800544c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8005450:	f001 fb0e 	bl	8006a70 <HAL_Delay>
	am2302_measure(); 							// For fill in i2c_device.AM2302_ready_status
 8005454:	f000 f804 	bl	8005460 <am2302_measure>
}
 8005458:	bf00      	nop
 800545a:	bd80      	pop	{r7, pc}
 800545c:	40020800 	.word	0x40020800

08005460 <am2302_measure>:
//----------------------------------------------------------------------------------------
void am2302_measure(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b086      	sub	sp, #24
 8005464:	af00      	add	r7, sp, #0
 * __                ________________________
 * 	 \			    /				         \
 * 	  \____________/			              \_
 */

	bool get_data_status = false;
 8005466:	2300      	movs	r3, #0
 8005468:	75fb      	strb	r3, [r7, #23]
	int j = 0;   							// Counter bytes
 800546a:	2300      	movs	r3, #0
 800546c:	613b      	str	r3, [r7, #16]
	int i = 0;								// Counter bits
 800546e:	2300      	movs	r3, #0
 8005470:	60fb      	str	r3, [r7, #12]
	uint8_t data[4] = {0};					// Buffer for incoming data from sensor
 8005472:	2300      	movs	r3, #0
 8005474:	603b      	str	r3, [r7, #0]
	float temper, hum;						// Buffer variables

	// Init GPIO like output
	GPIOC->MODER |= GPIO_MODER_MODER1_0;            // Output mode GPIOC0
 8005476:	4b72      	ldr	r3, [pc, #456]	; (8005640 <am2302_measure+0x1e0>)
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	4a71      	ldr	r2, [pc, #452]	; (8005640 <am2302_measure+0x1e0>)
 800547c:	f043 0304 	orr.w	r3, r3, #4
 8005480:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~GPIO_OTYPER_OT_1;             // Push-pull mode
 8005482:	4b6f      	ldr	r3, [pc, #444]	; (8005640 <am2302_measure+0x1e0>)
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	4a6e      	ldr	r2, [pc, #440]	; (8005640 <am2302_measure+0x1e0>)
 8005488:	f023 0302 	bic.w	r3, r3, #2
 800548c:	6053      	str	r3, [r2, #4]
	GPIOC->OSPEEDR |= GPIO_OSPEEDER_OSPEEDR0_1;     // Speed
 800548e:	4b6c      	ldr	r3, [pc, #432]	; (8005640 <am2302_measure+0x1e0>)
 8005490:	689b      	ldr	r3, [r3, #8]
 8005492:	4a6b      	ldr	r2, [pc, #428]	; (8005640 <am2302_measure+0x1e0>)
 8005494:	f043 0302 	orr.w	r3, r3, #2
 8005498:	6093      	str	r3, [r2, #8]

	// Make output pin C1
	GPIOC->ODR &= ~0x02;		// Low level
 800549a:	4b69      	ldr	r3, [pc, #420]	; (8005640 <am2302_measure+0x1e0>)
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	4a68      	ldr	r2, [pc, #416]	; (8005640 <am2302_measure+0x1e0>)
 80054a0:	f023 0302 	bic.w	r3, r3, #2
 80054a4:	6153      	str	r3, [r2, #20]
	DelayMicro(18000);
 80054a6:	f244 6050 	movw	r0, #18000	; 0x4650
 80054aa:	f7ff ff93 	bl	80053d4 <DelayMicro>
	GPIOC->ODR ^= 0x02;			// High level
 80054ae:	4b64      	ldr	r3, [pc, #400]	; (8005640 <am2302_measure+0x1e0>)
 80054b0:	695b      	ldr	r3, [r3, #20]
 80054b2:	4a63      	ldr	r2, [pc, #396]	; (8005640 <am2302_measure+0x1e0>)
 80054b4:	f083 0302 	eor.w	r3, r3, #2
 80054b8:	6153      	str	r3, [r2, #20]
	DelayMicro(39);
 80054ba:	2027      	movs	r0, #39	; 0x27
 80054bc:	f7ff ff8a 	bl	80053d4 <DelayMicro>

	// Make input pin C1
	GPIOC->MODER &= ~0x04;  	// Set Pin C1 Input   (MODER GPIOC_1 Must be 00)
 80054c0:	4b5f      	ldr	r3, [pc, #380]	; (8005640 <am2302_measure+0x1e0>)
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	4a5e      	ldr	r2, [pc, #376]	; (8005640 <am2302_measure+0x1e0>)
 80054c6:	f023 0304 	bic.w	r3, r3, #4
 80054ca:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR &= ~0x04;		// Set Pin C1 Pull up
 80054cc:	4b5c      	ldr	r3, [pc, #368]	; (8005640 <am2302_measure+0x1e0>)
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	4a5b      	ldr	r2, [pc, #364]	; (8005640 <am2302_measure+0x1e0>)
 80054d2:	f023 0304 	bic.w	r3, r3, #4
 80054d6:	60d3      	str	r3, [r2, #12]

	if(GPIOC->IDR & GPIO_IDR_ID1)		// Sensor must pull down
 80054d8:	4b59      	ldr	r3, [pc, #356]	; (8005640 <am2302_measure+0x1e0>)
 80054da:	691b      	ldr	r3, [r3, #16]
 80054dc:	f003 0302 	and.w	r3, r3, #2
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d002      	beq.n	80054ea <am2302_measure+0x8a>
	{
		get_data_status = false; 					// Error. Sensor not response
 80054e4:	2300      	movs	r3, #0
 80054e6:	75fb      	strb	r3, [r7, #23]
 80054e8:	e001      	b.n	80054ee <am2302_measure+0x8e>
	}
	else
	{
		get_data_status = true;
 80054ea:	2301      	movs	r3, #1
 80054ec:	75fb      	strb	r3, [r7, #23]
	}

	DelayMicro(80);
 80054ee:	2050      	movs	r0, #80	; 0x50
 80054f0:	f7ff ff70 	bl	80053d4 <DelayMicro>
	if(!(GPIOC->IDR & GPIO_IDR_ID1))  	// Sensor must pull up
 80054f4:	4b52      	ldr	r3, [pc, #328]	; (8005640 <am2302_measure+0x1e0>)
 80054f6:	691b      	ldr	r3, [r3, #16]
 80054f8:	f003 0302 	and.w	r3, r3, #2
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d102      	bne.n	8005506 <am2302_measure+0xa6>
	{
		get_data_status = false; 					// Error. Sensor not response
 8005500:	2300      	movs	r3, #0
 8005502:	75fb      	strb	r3, [r7, #23]
 8005504:	e001      	b.n	800550a <am2302_measure+0xaa>
	}
	else
	{
		get_data_status = true;
 8005506:	2301      	movs	r3, #1
 8005508:	75fb      	strb	r3, [r7, #23]
	}
	DelayMicro(80);
 800550a:	2050      	movs	r0, #80	; 0x50
 800550c:	f7ff ff62 	bl	80053d4 <DelayMicro>

	if(get_data_status == true)
 8005510:	7dfb      	ldrb	r3, [r7, #23]
 8005512:	2b00      	cmp	r3, #0
 8005514:	f000 808c 	beq.w	8005630 <am2302_measure+0x1d0>
	{
		for(j = 0; j <5; j++)							// Reading 5 bytes
 8005518:	2300      	movs	r3, #0
 800551a:	613b      	str	r3, [r7, #16]
 800551c:	e048      	b.n	80055b0 <am2302_measure+0x150>
		{
			data[4-j] = 0;
 800551e:	693b      	ldr	r3, [r7, #16]
 8005520:	f1c3 0304 	rsb	r3, r3, #4
 8005524:	f107 0218 	add.w	r2, r7, #24
 8005528:	4413      	add	r3, r2
 800552a:	2200      	movs	r2, #0
 800552c:	f803 2c18 	strb.w	r2, [r3, #-24]
			for(i = 0; i < 8; i++)						// Reading 8 bits
 8005530:	2300      	movs	r3, #0
 8005532:	60fb      	str	r3, [r7, #12]
 8005534:	e034      	b.n	80055a0 <am2302_measure+0x140>
			{
				while(!(GPIOC->IDR & GPIO_IDR_ID1));	// While signal is "0"
 8005536:	bf00      	nop
 8005538:	4b41      	ldr	r3, [pc, #260]	; (8005640 <am2302_measure+0x1e0>)
 800553a:	691b      	ldr	r3, [r3, #16]
 800553c:	f003 0302 	and.w	r3, r3, #2
 8005540:	2b00      	cmp	r3, #0
 8005542:	d0f9      	beq.n	8005538 <am2302_measure+0xd8>
				DelayMicro(30);
 8005544:	201e      	movs	r0, #30
 8005546:	f7ff ff45 	bl	80053d4 <DelayMicro>
				if(GPIOC->IDR & GPIO_IDR_ID1)			// If signal is high when wrute "1" in buffer (data[])
 800554a:	4b3d      	ldr	r3, [pc, #244]	; (8005640 <am2302_measure+0x1e0>)
 800554c:	691b      	ldr	r3, [r3, #16]
 800554e:	f003 0302 	and.w	r3, r3, #2
 8005552:	2b00      	cmp	r3, #0
 8005554:	d01a      	beq.n	800558c <am2302_measure+0x12c>
				{
					data[4-j] |= (1 << (7 - i));        // Shift received bite
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	f1c3 0304 	rsb	r3, r3, #4
 800555c:	f107 0218 	add.w	r2, r7, #24
 8005560:	4413      	add	r3, r2
 8005562:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8005566:	b25a      	sxtb	r2, r3
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f1c3 0307 	rsb	r3, r3, #7
 800556e:	2101      	movs	r1, #1
 8005570:	fa01 f303 	lsl.w	r3, r1, r3
 8005574:	b25b      	sxtb	r3, r3
 8005576:	4313      	orrs	r3, r2
 8005578:	b25a      	sxtb	r2, r3
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	f1c3 0304 	rsb	r3, r3, #4
 8005580:	b2d2      	uxtb	r2, r2
 8005582:	f107 0118 	add.w	r1, r7, #24
 8005586:	440b      	add	r3, r1
 8005588:	f803 2c18 	strb.w	r2, [r3, #-24]
				}
				while(GPIOC->IDR & GPIO_IDR_ID1);		// Wait end of "1" signal
 800558c:	bf00      	nop
 800558e:	4b2c      	ldr	r3, [pc, #176]	; (8005640 <am2302_measure+0x1e0>)
 8005590:	691b      	ldr	r3, [r3, #16]
 8005592:	f003 0302 	and.w	r3, r3, #2
 8005596:	2b00      	cmp	r3, #0
 8005598:	d1f9      	bne.n	800558e <am2302_measure+0x12e>
			for(i = 0; i < 8; i++)						// Reading 8 bits
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	3301      	adds	r3, #1
 800559e:	60fb      	str	r3, [r7, #12]
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2b07      	cmp	r3, #7
 80055a4:	ddc7      	ble.n	8005536 <am2302_measure+0xd6>
			}
			get_data_status = true;										// Data was been written okay
 80055a6:	2301      	movs	r3, #1
 80055a8:	75fb      	strb	r3, [r7, #23]
		for(j = 0; j <5; j++)							// Reading 5 bytes
 80055aa:	693b      	ldr	r3, [r7, #16]
 80055ac:	3301      	adds	r3, #1
 80055ae:	613b      	str	r3, [r7, #16]
 80055b0:	693b      	ldr	r3, [r7, #16]
 80055b2:	2b04      	cmp	r3, #4
 80055b4:	ddb3      	ble.n	800551e <am2302_measure+0xbe>
		}

		temper = (float)((*(uint16_t*)(data+1)) & 0x3FFF) /10;
 80055b6:	463b      	mov	r3, r7
 80055b8:	3301      	adds	r3, #1
 80055ba:	881b      	ldrh	r3, [r3, #0]
 80055bc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80055c0:	ee07 3a90 	vmov	s15, r3
 80055c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80055c8:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 80055cc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80055d0:	edc7 7a02 	vstr	s15, [r7, #8]
		if((*(uint16_t*)(data+1)) & 0x8000) temper  *= -1.0;
 80055d4:	463b      	mov	r3, r7
 80055d6:	3301      	adds	r3, #1
 80055d8:	881b      	ldrh	r3, [r3, #0]
 80055da:	b21b      	sxth	r3, r3
 80055dc:	2b00      	cmp	r3, #0
 80055de:	da0f      	bge.n	8005600 <am2302_measure+0x1a0>
 80055e0:	68b8      	ldr	r0, [r7, #8]
 80055e2:	f7fa ff55 	bl	8000490 <__aeabi_f2d>
 80055e6:	4602      	mov	r2, r0
 80055e8:	460b      	mov	r3, r1
 80055ea:	4610      	mov	r0, r2
 80055ec:	4619      	mov	r1, r3
 80055ee:	f7fb fa7f 	bl	8000af0 <__aeabi_d2f>
 80055f2:	4603      	mov	r3, r0
 80055f4:	ee07 3a90 	vmov	s15, r3
 80055f8:	eef1 7a67 	vneg.f32	s15, s15
 80055fc:	edc7 7a02 	vstr	s15, [r7, #8]

		i2c_device.AM2302_temperature = temper;
 8005600:	4a10      	ldr	r2, [pc, #64]	; (8005644 <am2302_measure+0x1e4>)
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	6613      	str	r3, [r2, #96]	; 0x60

		hum = (float)(*(int16_t*)(data+3)) / 10;
 8005606:	463b      	mov	r3, r7
 8005608:	3303      	adds	r3, #3
 800560a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800560e:	ee07 3a90 	vmov	s15, r3
 8005612:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005616:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800561a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800561e:	edc7 7a01 	vstr	s15, [r7, #4]
		i2c_device.AM2302_humidity = hum;
 8005622:	4a08      	ldr	r2, [pc, #32]	; (8005644 <am2302_measure+0x1e4>)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6653      	str	r3, [r2, #100]	; 0x64

		i2c_device.AM2302_ready_status = true;
 8005628:	4b06      	ldr	r3, [pc, #24]	; (8005644 <am2302_measure+0x1e4>)
 800562a:	2201      	movs	r2, #1
 800562c:	715a      	strb	r2, [r3, #5]
	}
	else
	{
		i2c_device.AM2302_ready_status = false;
	}
}
 800562e:	e002      	b.n	8005636 <am2302_measure+0x1d6>
		i2c_device.AM2302_ready_status = false;
 8005630:	4b04      	ldr	r3, [pc, #16]	; (8005644 <am2302_measure+0x1e4>)
 8005632:	2200      	movs	r2, #0
 8005634:	715a      	strb	r2, [r3, #5]
}
 8005636:	bf00      	nop
 8005638:	3718      	adds	r7, #24
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}
 800563e:	bf00      	nop
 8005640:	40020800 	.word	0x40020800
 8005644:	20000620 	.word	0x20000620

08005648 <init_ms5611>:
//----------------------------------------------------------------------------------------
void init_ms5611(void)
{
 8005648:	b580      	push	{r7, lr}
 800564a:	af00      	add	r7, sp, #0
	ms5611_set_i2c(&hi2c2);
 800564c:	4803      	ldr	r0, [pc, #12]	; (800565c <init_ms5611+0x14>)
 800564e:	f000 fe21 	bl	8006294 <ms5611_set_i2c>
	ms5611_init();
 8005652:	f000 fe73 	bl	800633c <ms5611_init>
}
 8005656:	bf00      	nop
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	20000388 	.word	0x20000388

08005660 <ms5611_measure>:
//----------------------------------------------------------------------------------------
void ms5611_measure(void)
{
 8005660:	b580      	push	{r7, lr}
 8005662:	af00      	add	r7, sp, #0
	ms5611_update();
 8005664:	f000 ff08 	bl	8006478 <ms5611_update>

	i2c_device.MS5611_temperature = ms5611_get_temperature();
 8005668:	f000 ff0e 	bl	8006488 <ms5611_get_temperature>
 800566c:	eeb0 7a40 	vmov.f32	s14, s0
 8005670:	eef0 7a60 	vmov.f32	s15, s1
 8005674:	4b06      	ldr	r3, [pc, #24]	; (8005690 <ms5611_measure+0x30>)
 8005676:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
	i2c_device.MS5611_pressure = ms5611_get_pressure();
 800567a:	f000 ff81 	bl	8006580 <ms5611_get_pressure>
 800567e:	eeb0 7a40 	vmov.f32	s14, s0
 8005682:	eef0 7a60 	vmov.f32	s15, s1
 8005686:	4b02      	ldr	r3, [pc, #8]	; (8005690 <ms5611_measure+0x30>)
 8005688:	ed83 7b16 	vstr	d7, [r3, #88]	; 0x58
}
 800568c:	bf00      	nop
 800568e:	bd80      	pop	{r7, pc}
 8005690:	20000620 	.word	0x20000620

08005694 <init_mpu6050>:
//----------------------------------------------------------------------------------------
int8_t init_mpu6050(void)
{
 8005694:	b580      	push	{r7, lr}
 8005696:	af00      	add	r7, sp, #0
	if(MPU6050_Init(&hi2c2) == 1)
 8005698:	4805      	ldr	r0, [pc, #20]	; (80056b0 <init_mpu6050+0x1c>)
 800569a:	f000 fa61 	bl	8005b60 <MPU6050_Init>
 800569e:	4603      	mov	r3, r0
 80056a0:	2b01      	cmp	r3, #1
 80056a2:	d101      	bne.n	80056a8 <init_mpu6050+0x14>
	{
		return 0;
 80056a4:	2300      	movs	r3, #0
 80056a6:	e000      	b.n	80056aa <init_mpu6050+0x16>
	}
	else
	{
		return 1;
 80056a8:	2301      	movs	r3, #1
	}
}
 80056aa:	4618      	mov	r0, r3
 80056ac:	bd80      	pop	{r7, pc}
 80056ae:	bf00      	nop
 80056b0:	20000388 	.word	0x20000388

080056b4 <mpu6050_measure>:
//----------------------------------------------------------------------------------------
void mpu6050_measure(void)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	af00      	add	r7, sp, #0
	MPU6050_Read_All(&hi2c2, &MPU6050);
 80056b8:	4916      	ldr	r1, [pc, #88]	; (8005714 <mpu6050_measure+0x60>)
 80056ba:	4817      	ldr	r0, [pc, #92]	; (8005718 <mpu6050_measure+0x64>)
 80056bc:	f000 faa8 	bl	8005c10 <MPU6050_Read_All>

	i2c_device.MPU6050_acceleration_Ax = MPU6050.Ax;
 80056c0:	4b14      	ldr	r3, [pc, #80]	; (8005714 <mpu6050_measure+0x60>)
 80056c2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80056c6:	4915      	ldr	r1, [pc, #84]	; (800571c <mpu6050_measure+0x68>)
 80056c8:	e9c1 2306 	strd	r2, r3, [r1, #24]
	i2c_device.MPU6050_acceleration_Ay = MPU6050.Ay;
 80056cc:	4b11      	ldr	r3, [pc, #68]	; (8005714 <mpu6050_measure+0x60>)
 80056ce:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80056d2:	4912      	ldr	r1, [pc, #72]	; (800571c <mpu6050_measure+0x68>)
 80056d4:	e9c1 2308 	strd	r2, r3, [r1, #32]
	i2c_device.MPU6050_acceleration_Az = MPU6050.Az;
 80056d8:	4b0e      	ldr	r3, [pc, #56]	; (8005714 <mpu6050_measure+0x60>)
 80056da:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80056de:	490f      	ldr	r1, [pc, #60]	; (800571c <mpu6050_measure+0x68>)
 80056e0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

	i2c_device.MPU6050_gyro_Gx = MPU6050.Gx;
 80056e4:	4b0b      	ldr	r3, [pc, #44]	; (8005714 <mpu6050_measure+0x60>)
 80056e6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80056ea:	490c      	ldr	r1, [pc, #48]	; (800571c <mpu6050_measure+0x68>)
 80056ec:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	i2c_device.MPU6050_gyro_Gy = MPU6050.Gy;
 80056f0:	4b08      	ldr	r3, [pc, #32]	; (8005714 <mpu6050_measure+0x60>)
 80056f2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80056f6:	4909      	ldr	r1, [pc, #36]	; (800571c <mpu6050_measure+0x68>)
 80056f8:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	i2c_device.MPU6050_gyro_Gz = MPU6050.Gz;
 80056fc:	4b05      	ldr	r3, [pc, #20]	; (8005714 <mpu6050_measure+0x60>)
 80056fe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8005702:	4906      	ldr	r1, [pc, #24]	; (800571c <mpu6050_measure+0x68>)
 8005704:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

	i2c_device.MPU6050_temperature = MPU6050.Temperature;
 8005708:	4b02      	ldr	r3, [pc, #8]	; (8005714 <mpu6050_measure+0x60>)
 800570a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570c:	4a03      	ldr	r2, [pc, #12]	; (800571c <mpu6050_measure+0x68>)
 800570e:	6493      	str	r3, [r2, #72]	; 0x48
}
 8005710:	bf00      	nop
 8005712:	bd80      	pop	{r7, pc}
 8005714:	200005c8 	.word	0x200005c8
 8005718:	20000388 	.word	0x20000388
 800571c:	20000620 	.word	0x20000620

08005720 <init_bme280>:
//----------------------------------------------------------------------------------------
int8_t init_bme280(void)
{
 8005720:	b580      	push	{r7, lr}
 8005722:	af00      	add	r7, sp, #0
	dev.dev_id = BME280_I2C_ADDR_PRIM;
 8005724:	4b1e      	ldr	r3, [pc, #120]	; (80057a0 <init_bme280+0x80>)
 8005726:	2276      	movs	r2, #118	; 0x76
 8005728:	705a      	strb	r2, [r3, #1]
	dev.intf = BME280_I2C_INTF;
 800572a:	4b1d      	ldr	r3, [pc, #116]	; (80057a0 <init_bme280+0x80>)
 800572c:	2201      	movs	r2, #1
 800572e:	709a      	strb	r2, [r3, #2]
	dev.read = user_i2c_read;
 8005730:	4b1b      	ldr	r3, [pc, #108]	; (80057a0 <init_bme280+0x80>)
 8005732:	4a1c      	ldr	r2, [pc, #112]	; (80057a4 <init_bme280+0x84>)
 8005734:	605a      	str	r2, [r3, #4]
	dev.write = user_i2c_write;
 8005736:	4b1a      	ldr	r3, [pc, #104]	; (80057a0 <init_bme280+0x80>)
 8005738:	4a1b      	ldr	r2, [pc, #108]	; (80057a8 <init_bme280+0x88>)
 800573a:	609a      	str	r2, [r3, #8]
	dev.delay_ms = user_delay_ms;
 800573c:	4b18      	ldr	r3, [pc, #96]	; (80057a0 <init_bme280+0x80>)
 800573e:	4a1b      	ldr	r2, [pc, #108]	; (80057ac <init_bme280+0x8c>)
 8005740:	60da      	str	r2, [r3, #12]

	rslt = bme280_init(&dev);
 8005742:	4817      	ldr	r0, [pc, #92]	; (80057a0 <init_bme280+0x80>)
 8005744:	f7fe fb6a 	bl	8003e1c <bme280_init>
 8005748:	4603      	mov	r3, r0
 800574a:	461a      	mov	r2, r3
 800574c:	4b18      	ldr	r3, [pc, #96]	; (80057b0 <init_bme280+0x90>)
 800574e:	701a      	strb	r2, [r3, #0]

	dev.settings.osr_h = BME280_OVERSAMPLING_1X;
 8005750:	4b13      	ldr	r3, [pc, #76]	; (80057a0 <init_bme280+0x80>)
 8005752:	2201      	movs	r2, #1
 8005754:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
	dev.settings.osr_p = BME280_OVERSAMPLING_16X;
 8005758:	4b11      	ldr	r3, [pc, #68]	; (80057a0 <init_bme280+0x80>)
 800575a:	2205      	movs	r2, #5
 800575c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	dev.settings.osr_t = BME280_OVERSAMPLING_2X;
 8005760:	4b0f      	ldr	r3, [pc, #60]	; (80057a0 <init_bme280+0x80>)
 8005762:	2202      	movs	r2, #2
 8005764:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	dev.settings.filter = BME280_FILTER_COEFF_16;
 8005768:	4b0d      	ldr	r3, [pc, #52]	; (80057a0 <init_bme280+0x80>)
 800576a:	2204      	movs	r2, #4
 800576c:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	rslt = bme280_set_sensor_settings(BME280_OSR_PRESS_SEL | BME280_OSR_TEMP_SEL | BME280_OSR_HUM_SEL | BME280_FILTER_SEL, &dev);
 8005770:	490b      	ldr	r1, [pc, #44]	; (80057a0 <init_bme280+0x80>)
 8005772:	200f      	movs	r0, #15
 8005774:	f7fe fc44 	bl	8004000 <bme280_set_sensor_settings>
 8005778:	4603      	mov	r3, r0
 800577a:	461a      	mov	r2, r3
 800577c:	4b0c      	ldr	r3, [pc, #48]	; (80057b0 <init_bme280+0x90>)
 800577e:	701a      	strb	r2, [r3, #0]

	//	  rslt = bme280_set_sensor_mode(BME280_FORCED_MODE, &dev);
	rslt = bme280_set_sensor_mode(BME280_NORMAL_MODE, &dev);
 8005780:	4907      	ldr	r1, [pc, #28]	; (80057a0 <init_bme280+0x80>)
 8005782:	2003      	movs	r0, #3
 8005784:	f7fe fc91 	bl	80040aa <bme280_set_sensor_mode>
 8005788:	4603      	mov	r3, r0
 800578a:	461a      	mov	r2, r3
 800578c:	4b08      	ldr	r3, [pc, #32]	; (80057b0 <init_bme280+0x90>)
 800578e:	701a      	strb	r2, [r3, #0]

	dev.delay_ms(40);
 8005790:	4b03      	ldr	r3, [pc, #12]	; (80057a0 <init_bme280+0x80>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	2028      	movs	r0, #40	; 0x28
 8005796:	4798      	blx	r3
}
 8005798:	bf00      	nop
 800579a:	4618      	mov	r0, r3
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	20000568 	.word	0x20000568
 80057a4:	08005255 	.word	0x08005255
 80057a8:	080052dd 	.word	0x080052dd
 80057ac:	080052c5 	.word	0x080052c5
 80057b0:	200005a8 	.word	0x200005a8

080057b4 <bme280_measure>:
//----------------------------------------------------------------------------------------
void bme280_measure(void)
{
 80057b4:	b580      	push	{r7, lr}
 80057b6:	af00      	add	r7, sp, #0
	rslt = bme280_get_sensor_data(BME280_ALL, &comp_data, &dev);
 80057b8:	4a16      	ldr	r2, [pc, #88]	; (8005814 <bme280_measure+0x60>)
 80057ba:	4917      	ldr	r1, [pc, #92]	; (8005818 <bme280_measure+0x64>)
 80057bc:	2007      	movs	r0, #7
 80057be:	f7fe fcf0 	bl	80041a2 <bme280_get_sensor_data>
 80057c2:	4603      	mov	r3, r0
 80057c4:	461a      	mov	r2, r3
 80057c6:	4b15      	ldr	r3, [pc, #84]	; (800581c <bme280_measure+0x68>)
 80057c8:	701a      	strb	r2, [r3, #0]

	if(rslt == BME280_OK)
 80057ca:	4b14      	ldr	r3, [pc, #80]	; (800581c <bme280_measure+0x68>)
 80057cc:	f993 3000 	ldrsb.w	r3, [r3]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d11d      	bne.n	8005810 <bme280_measure+0x5c>
	{
		// Save data in main structure
		i2c_device.BME280_temperature = comp_data.temperature;
 80057d4:	4b10      	ldr	r3, [pc, #64]	; (8005818 <bme280_measure+0x64>)
 80057d6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80057da:	4610      	mov	r0, r2
 80057dc:	4619      	mov	r1, r3
 80057de:	f7fb f987 	bl	8000af0 <__aeabi_d2f>
 80057e2:	4603      	mov	r3, r0
 80057e4:	4a0e      	ldr	r2, [pc, #56]	; (8005820 <bme280_measure+0x6c>)
 80057e6:	6093      	str	r3, [r2, #8]
		i2c_device.BME280_humidity = comp_data.humidity;
 80057e8:	4b0b      	ldr	r3, [pc, #44]	; (8005818 <bme280_measure+0x64>)
 80057ea:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80057ee:	4610      	mov	r0, r2
 80057f0:	4619      	mov	r1, r3
 80057f2:	f7fb f97d 	bl	8000af0 <__aeabi_d2f>
 80057f6:	4603      	mov	r3, r0
 80057f8:	4a09      	ldr	r2, [pc, #36]	; (8005820 <bme280_measure+0x6c>)
 80057fa:	60d3      	str	r3, [r2, #12]
		i2c_device.BME280_preasure = comp_data.pressure;
 80057fc:	4b06      	ldr	r3, [pc, #24]	; (8005818 <bme280_measure+0x64>)
 80057fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005802:	4610      	mov	r0, r2
 8005804:	4619      	mov	r1, r3
 8005806:	f7fb f973 	bl	8000af0 <__aeabi_d2f>
 800580a:	4603      	mov	r3, r0
 800580c:	4a04      	ldr	r2, [pc, #16]	; (8005820 <bme280_measure+0x6c>)
 800580e:	6113      	str	r3, [r2, #16]
		//temperature = comp_data.temperature / 100.0;      /* C  */
		//humidity = comp_data.humidity / 1024.0;           /* %   */
		//pressure = comp_data.pressure / 10000.0;          /* hPa */
	}
}
 8005810:	bf00      	nop
 8005812:	bd80      	pop	{r7, pc}
 8005814:	20000568 	.word	0x20000568
 8005818:	200005b0 	.word	0x200005b0
 800581c:	200005a8 	.word	0x200005a8
 8005820:	20000620 	.word	0x20000620

08005824 <detect_bme280>:

// Function for detect i2c devices ////////////////////////////////////////////////////////
//----------------------------------------------------------------------------------------
// Temperature, humidity and pressure sensor
void detect_bme280(void)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b086      	sub	sp, #24
 8005828:	af04      	add	r7, sp, #16
	uint16_t STATUS=0;
 800582a:	2300      	movs	r3, #0
 800582c:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x76;  		 	// BME280
 800582e:	2376      	movs	r3, #118	; 0x76
 8005830:	80bb      	strh	r3, [r7, #4]
	uint16_t id_addr = 0xD0;
 8005832:	23d0      	movs	r3, #208	; 0xd0
 8005834:	807b      	strh	r3, [r7, #2]
	uint8_t id = 96;							// in hex form
 8005836:	2360      	movs	r3, #96	; 0x60
 8005838:	707b      	strb	r3, [r7, #1]
	uint8_t buff=0;        						// Return 0x96 -> Dec 60
 800583a:	2300      	movs	r3, #0
 800583c:	703b      	strb	r3, [r7, #0]

	STATUS = HAL_I2C_Mem_Read(&hi2c3, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 800583e:	88bb      	ldrh	r3, [r7, #4]
 8005840:	005b      	lsls	r3, r3, #1
 8005842:	b299      	uxth	r1, r3
 8005844:	887a      	ldrh	r2, [r7, #2]
 8005846:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800584a:	9302      	str	r3, [sp, #8]
 800584c:	2301      	movs	r3, #1
 800584e:	9301      	str	r3, [sp, #4]
 8005850:	463b      	mov	r3, r7
 8005852:	9300      	str	r3, [sp, #0]
 8005854:	2301      	movs	r3, #1
 8005856:	480c      	ldr	r0, [pc, #48]	; (8005888 <detect_bme280+0x64>)
 8005858:	f003 ff06 	bl	8009668 <HAL_I2C_Mem_Read>
 800585c:	4603      	mov	r3, r0
 800585e:	80fb      	strh	r3, [r7, #6]
	//HAL_OK == 0
	if((buff == id) && (STATUS == 0))
 8005860:	783b      	ldrb	r3, [r7, #0]
 8005862:	787a      	ldrb	r2, [r7, #1]
 8005864:	429a      	cmp	r2, r3
 8005866:	d106      	bne.n	8005876 <detect_bme280+0x52>
 8005868:	88fb      	ldrh	r3, [r7, #6]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d103      	bne.n	8005876 <detect_bme280+0x52>
	{
		i2c_device.BME280_ready_status = true;
 800586e:	4b07      	ldr	r3, [pc, #28]	; (800588c <detect_bme280+0x68>)
 8005870:	2201      	movs	r2, #1
 8005872:	701a      	strb	r2, [r3, #0]
 8005874:	e003      	b.n	800587e <detect_bme280+0x5a>
	}
	else
	{
		i2c_device.BME280_ready_status = false;
 8005876:	4b05      	ldr	r3, [pc, #20]	; (800588c <detect_bme280+0x68>)
 8005878:	2200      	movs	r2, #0
 800587a:	701a      	strb	r2, [r3, #0]
	}
}
 800587c:	bf00      	nop
 800587e:	bf00      	nop
 8005880:	3708      	adds	r7, #8
 8005882:	46bd      	mov	sp, r7
 8005884:	bd80      	pop	{r7, pc}
 8005886:	bf00      	nop
 8005888:	200002dc 	.word	0x200002dc
 800588c:	20000620 	.word	0x20000620

08005890 <detect_mpu6050>:
//----------------------------------------------------------------------------------------
// 1. IMU Module. Measure Acceleration X, Y, Z and Gyroscope X, Y, Z.
// 2. Turn on ability work with  hmc5883l ( Magnetometer  sensor ).
void detect_mpu6050(void)
{
 8005890:	b580      	push	{r7, lr}
 8005892:	b088      	sub	sp, #32
 8005894:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 8005896:	2300      	movs	r3, #0
 8005898:	81fb      	strh	r3, [r7, #14]
	uint16_t addres_device = 0xD0;
 800589a:	23d0      	movs	r3, #208	; 0xd0
 800589c:	81bb      	strh	r3, [r7, #12]
	uint16_t id_addr = 0x75;
 800589e:	2375      	movs	r3, #117	; 0x75
 80058a0:	817b      	strh	r3, [r7, #10]
	uint8_t id = 104;							// in hex form
 80058a2:	2368      	movs	r3, #104	; 0x68
 80058a4:	727b      	strb	r3, [r7, #9]
	uint8_t buff = 0;
 80058a6:	2300      	movs	r3, #0
 80058a8:	723b      	strb	r3, [r7, #8]

	STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device, id_addr, 1, &buff, 1, 1000);
 80058aa:	897a      	ldrh	r2, [r7, #10]
 80058ac:	89b9      	ldrh	r1, [r7, #12]
 80058ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80058b2:	9302      	str	r3, [sp, #8]
 80058b4:	2301      	movs	r3, #1
 80058b6:	9301      	str	r3, [sp, #4]
 80058b8:	f107 0308 	add.w	r3, r7, #8
 80058bc:	9300      	str	r3, [sp, #0]
 80058be:	2301      	movs	r3, #1
 80058c0:	4832      	ldr	r0, [pc, #200]	; (800598c <detect_mpu6050+0xfc>)
 80058c2:	f003 fed1 	bl	8009668 <HAL_I2C_Mem_Read>
 80058c6:	4603      	mov	r3, r0
 80058c8:	81fb      	strh	r3, [r7, #14]

	if((buff == id) && (STATUS == 0))
 80058ca:	7a3b      	ldrb	r3, [r7, #8]
 80058cc:	7a7a      	ldrb	r2, [r7, #9]
 80058ce:	429a      	cmp	r2, r3
 80058d0:	d106      	bne.n	80058e0 <detect_mpu6050+0x50>
 80058d2:	89fb      	ldrh	r3, [r7, #14]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d103      	bne.n	80058e0 <detect_mpu6050+0x50>
	{
		i2c_device.MPU6050_ready_status = true;
 80058d8:	4b2d      	ldr	r3, [pc, #180]	; (8005990 <detect_mpu6050+0x100>)
 80058da:	2201      	movs	r2, #1
 80058dc:	705a      	strb	r2, [r3, #1]
 80058de:	e002      	b.n	80058e6 <detect_mpu6050+0x56>
	}
	else
	{
		i2c_device.MPU6050_ready_status = false;
 80058e0:	4b2b      	ldr	r3, [pc, #172]	; (8005990 <detect_mpu6050+0x100>)
 80058e2:	2200      	movs	r2, #0
 80058e4:	705a      	strb	r2, [r3, #1]
	}

	// turn on direct i2c communication with hmc5883l
	if(i2c_device.MPU6050_ready_status == true)
 80058e6:	4b2a      	ldr	r3, [pc, #168]	; (8005990 <detect_mpu6050+0x100>)
 80058e8:	785b      	ldrb	r3, [r3, #1]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d04a      	beq.n	8005984 <detect_mpu6050+0xf4>
	{
		uint8_t data = 0x00;
 80058ee:	2300      	movs	r3, #0
 80058f0:	71fb      	strb	r3, [r7, #7]
		STATUS = HAL_I2C_Mem_Write(&hi2c2, addres_device, 0x6A, 1, &data, 1, 1000);		// Disable i2c master mode
 80058f2:	89b9      	ldrh	r1, [r7, #12]
 80058f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80058f8:	9302      	str	r3, [sp, #8]
 80058fa:	2301      	movs	r3, #1
 80058fc:	9301      	str	r3, [sp, #4]
 80058fe:	1dfb      	adds	r3, r7, #7
 8005900:	9300      	str	r3, [sp, #0]
 8005902:	2301      	movs	r3, #1
 8005904:	226a      	movs	r2, #106	; 0x6a
 8005906:	4821      	ldr	r0, [pc, #132]	; (800598c <detect_mpu6050+0xfc>)
 8005908:	f003 fdb4 	bl	8009474 <HAL_I2C_Mem_Write>
 800590c:	4603      	mov	r3, r0
 800590e:	81fb      	strh	r3, [r7, #14]
		data = 0x02;
 8005910:	2302      	movs	r3, #2
 8005912:	71fb      	strb	r3, [r7, #7]
		STATUS = HAL_I2C_Mem_Write(&hi2c2, addres_device, 0x37, 1, &data, 1, 1000);		// Enable i2c master bypass mode
 8005914:	89b9      	ldrh	r1, [r7, #12]
 8005916:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800591a:	9302      	str	r3, [sp, #8]
 800591c:	2301      	movs	r3, #1
 800591e:	9301      	str	r3, [sp, #4]
 8005920:	1dfb      	adds	r3, r7, #7
 8005922:	9300      	str	r3, [sp, #0]
 8005924:	2301      	movs	r3, #1
 8005926:	2237      	movs	r2, #55	; 0x37
 8005928:	4818      	ldr	r0, [pc, #96]	; (800598c <detect_mpu6050+0xfc>)
 800592a:	f003 fda3 	bl	8009474 <HAL_I2C_Mem_Write>
 800592e:	4603      	mov	r3, r0
 8005930:	81fb      	strh	r3, [r7, #14]

		// Check waited registers
		buff = 0;
 8005932:	2300      	movs	r3, #0
 8005934:	723b      	strb	r3, [r7, #8]
		STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device, 0x6A, 1, &buff, 1, 1000);
 8005936:	89b9      	ldrh	r1, [r7, #12]
 8005938:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800593c:	9302      	str	r3, [sp, #8]
 800593e:	2301      	movs	r3, #1
 8005940:	9301      	str	r3, [sp, #4]
 8005942:	f107 0308 	add.w	r3, r7, #8
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	2301      	movs	r3, #1
 800594a:	226a      	movs	r2, #106	; 0x6a
 800594c:	480f      	ldr	r0, [pc, #60]	; (800598c <detect_mpu6050+0xfc>)
 800594e:	f003 fe8b 	bl	8009668 <HAL_I2C_Mem_Read>
 8005952:	4603      	mov	r3, r0
 8005954:	81fb      	strh	r3, [r7, #14]
		buff = 0;
 8005956:	2300      	movs	r3, #0
 8005958:	723b      	strb	r3, [r7, #8]
		STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device, 0x37, 1, &buff, 1, 1000);
 800595a:	89b9      	ldrh	r1, [r7, #12]
 800595c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005960:	9302      	str	r3, [sp, #8]
 8005962:	2301      	movs	r3, #1
 8005964:	9301      	str	r3, [sp, #4]
 8005966:	f107 0308 	add.w	r3, r7, #8
 800596a:	9300      	str	r3, [sp, #0]
 800596c:	2301      	movs	r3, #1
 800596e:	2237      	movs	r2, #55	; 0x37
 8005970:	4806      	ldr	r0, [pc, #24]	; (800598c <detect_mpu6050+0xfc>)
 8005972:	f003 fe79 	bl	8009668 <HAL_I2C_Mem_Read>
 8005976:	4603      	mov	r3, r0
 8005978:	81fb      	strh	r3, [r7, #14]

		if(STATUS == 0)
 800597a:	89fb      	ldrh	r3, [r7, #14]
 800597c:	2b00      	cmp	r3, #0
 800597e:	d101      	bne.n	8005984 <detect_mpu6050+0xf4>
		{
			denect_hmc5883l();     // Don't work  !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
 8005980:	f000 f808 	bl	8005994 <denect_hmc5883l>
		}
	}
}
 8005984:	bf00      	nop
 8005986:	3710      	adds	r7, #16
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}
 800598c:	20000388 	.word	0x20000388
 8005990:	20000620 	.word	0x20000620

08005994 <denect_hmc5883l>:
//----------------------------------------------------------------------------------------
void denect_hmc5883l(void)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b086      	sub	sp, #24
 8005998:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 800599a:	2300      	movs	r3, #0
 800599c:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x1E;       //0x1E                		 ///// 0x3C
 800599e:	231e      	movs	r3, #30
 80059a0:	80bb      	strh	r3, [r7, #4]
	uint16_t addr = 0x0A;				// HMC5883L_REG_IDENT_A      ///// 0xA0
 80059a2:	230a      	movs	r3, #10
 80059a4:	807b      	strh	r3, [r7, #2]
	//uint8_t id = 0xa8;							// in hex form
	uint8_t buff = 0;
 80059a6:	2300      	movs	r3, #0
 80059a8:	707b      	strb	r3, [r7, #1]

	//STATUS = HAL_I2C_Mem_Write(&hi2c2, addres_device, 0x37, 1, &data, 1, 1000);

	STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device<<1 , addr, 1, &buff, 1, 1000);
 80059aa:	88bb      	ldrh	r3, [r7, #4]
 80059ac:	005b      	lsls	r3, r3, #1
 80059ae:	b299      	uxth	r1, r3
 80059b0:	887a      	ldrh	r2, [r7, #2]
 80059b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80059b6:	9302      	str	r3, [sp, #8]
 80059b8:	2301      	movs	r3, #1
 80059ba:	9301      	str	r3, [sp, #4]
 80059bc:	1c7b      	adds	r3, r7, #1
 80059be:	9300      	str	r3, [sp, #0]
 80059c0:	2301      	movs	r3, #1
 80059c2:	4809      	ldr	r0, [pc, #36]	; (80059e8 <denect_hmc5883l+0x54>)
 80059c4:	f003 fe50 	bl	8009668 <HAL_I2C_Mem_Read>
 80059c8:	4603      	mov	r3, r0
 80059ca:	80fb      	strh	r3, [r7, #6]
	if(STATUS == 0)
 80059cc:	88fb      	ldrh	r3, [r7, #6]
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d103      	bne.n	80059da <denect_hmc5883l+0x46>
	{
		i2c_device.HMC5883L_ready_status = true;
 80059d2:	4b06      	ldr	r3, [pc, #24]	; (80059ec <denect_hmc5883l+0x58>)
 80059d4:	2201      	movs	r2, #1
 80059d6:	709a      	strb	r2, [r3, #2]
//	HMC5883L_setDataRate(HMC5883L_DATARATE_15HZ);
//	HMC5883L_setSamples(HMC5883L_SAMPLES_1); HMC5883L_setOffset(0, 0);
//
//	Vector mag = HMC5883L_readRaw();

}
 80059d8:	e002      	b.n	80059e0 <denect_hmc5883l+0x4c>
		i2c_device.HMC5883L_ready_status = false;
 80059da:	4b04      	ldr	r3, [pc, #16]	; (80059ec <denect_hmc5883l+0x58>)
 80059dc:	2200      	movs	r2, #0
 80059de:	709a      	strb	r2, [r3, #2]
}
 80059e0:	bf00      	nop
 80059e2:	3708      	adds	r7, #8
 80059e4:	46bd      	mov	sp, r7
 80059e6:	bd80      	pop	{r7, pc}
 80059e8:	20000388 	.word	0x20000388
 80059ec:	20000620 	.word	0x20000620

080059f0 <detect_ms5611>:
//----------------------------------------------------------------------------------------
void detect_ms5611(void)
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b086      	sub	sp, #24
 80059f4:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 80059f6:	2300      	movs	r3, #0
 80059f8:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x77;
 80059fa:	2377      	movs	r3, #119	; 0x77
 80059fc:	80bb      	strh	r3, [r7, #4]
	uint16_t id_addr = 0x00 ;
 80059fe:	2300      	movs	r3, #0
 8005a00:	807b      	strh	r3, [r7, #2]
	uint8_t buff = 0;
 8005a02:	2300      	movs	r3, #0
 8005a04:	707b      	strb	r3, [r7, #1]

	STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 8005a06:	88bb      	ldrh	r3, [r7, #4]
 8005a08:	005b      	lsls	r3, r3, #1
 8005a0a:	b299      	uxth	r1, r3
 8005a0c:	887a      	ldrh	r2, [r7, #2]
 8005a0e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a12:	9302      	str	r3, [sp, #8]
 8005a14:	2301      	movs	r3, #1
 8005a16:	9301      	str	r3, [sp, #4]
 8005a18:	1c7b      	adds	r3, r7, #1
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	4809      	ldr	r0, [pc, #36]	; (8005a44 <detect_ms5611+0x54>)
 8005a20:	f003 fe22 	bl	8009668 <HAL_I2C_Mem_Read>
 8005a24:	4603      	mov	r3, r0
 8005a26:	80fb      	strh	r3, [r7, #6]

	if(STATUS == 0)
 8005a28:	88fb      	ldrh	r3, [r7, #6]
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d103      	bne.n	8005a36 <detect_ms5611+0x46>
	{
		i2c_device.MS5611_ready_status = true;
 8005a2e:	4b06      	ldr	r3, [pc, #24]	; (8005a48 <detect_ms5611+0x58>)
 8005a30:	2201      	movs	r2, #1
 8005a32:	70da      	strb	r2, [r3, #3]
	}
	else
	{
		i2c_device.MS5611_ready_status = false;
	}
}
 8005a34:	e002      	b.n	8005a3c <detect_ms5611+0x4c>
		i2c_device.MS5611_ready_status = false;
 8005a36:	4b04      	ldr	r3, [pc, #16]	; (8005a48 <detect_ms5611+0x58>)
 8005a38:	2200      	movs	r2, #0
 8005a3a:	70da      	strb	r2, [r3, #3]
}
 8005a3c:	bf00      	nop
 8005a3e:	3708      	adds	r7, #8
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	20000388 	.word	0x20000388
 8005a48:	20000620 	.word	0x20000620

08005a4c <detect_apds9960>:
//----------------------------------------------------------------------------------------
void detect_apds9960(void)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b086      	sub	sp, #24
 8005a50:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 8005a52:	2300      	movs	r3, #0
 8005a54:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x39;
 8005a56:	2339      	movs	r3, #57	; 0x39
 8005a58:	80bb      	strh	r3, [r7, #4]
	uint16_t id_addr = 0x92;
 8005a5a:	2392      	movs	r3, #146	; 0x92
 8005a5c:	807b      	strh	r3, [r7, #2]
	uint8_t id = 0xa8;							// in hex form
 8005a5e:	23a8      	movs	r3, #168	; 0xa8
 8005a60:	707b      	strb	r3, [r7, #1]
	uint8_t buff = 0;
 8005a62:	2300      	movs	r3, #0
 8005a64:	703b      	strb	r3, [r7, #0]

	STATUS = HAL_I2C_Mem_Read(&hi2c2, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 8005a66:	88bb      	ldrh	r3, [r7, #4]
 8005a68:	005b      	lsls	r3, r3, #1
 8005a6a:	b299      	uxth	r1, r3
 8005a6c:	887a      	ldrh	r2, [r7, #2]
 8005a6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005a72:	9302      	str	r3, [sp, #8]
 8005a74:	2301      	movs	r3, #1
 8005a76:	9301      	str	r3, [sp, #4]
 8005a78:	463b      	mov	r3, r7
 8005a7a:	9300      	str	r3, [sp, #0]
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	480c      	ldr	r0, [pc, #48]	; (8005ab0 <detect_apds9960+0x64>)
 8005a80:	f003 fdf2 	bl	8009668 <HAL_I2C_Mem_Read>
 8005a84:	4603      	mov	r3, r0
 8005a86:	80fb      	strh	r3, [r7, #6]

	if((buff == id) && (STATUS == 0))
 8005a88:	783b      	ldrb	r3, [r7, #0]
 8005a8a:	787a      	ldrb	r2, [r7, #1]
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	d106      	bne.n	8005a9e <detect_apds9960+0x52>
 8005a90:	88fb      	ldrh	r3, [r7, #6]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d103      	bne.n	8005a9e <detect_apds9960+0x52>
	{
		i2c_device.APDS9960_ready_status = true;
 8005a96:	4b07      	ldr	r3, [pc, #28]	; (8005ab4 <detect_apds9960+0x68>)
 8005a98:	2201      	movs	r2, #1
 8005a9a:	711a      	strb	r2, [r3, #4]
 8005a9c:	e003      	b.n	8005aa6 <detect_apds9960+0x5a>
	}
	else
	{
		i2c_device.APDS9960_ready_status = false;
 8005a9e:	4b05      	ldr	r3, [pc, #20]	; (8005ab4 <detect_apds9960+0x68>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	711a      	strb	r2, [r3, #4]
	}
}
 8005aa4:	bf00      	nop
 8005aa6:	bf00      	nop
 8005aa8:	3708      	adds	r7, #8
 8005aaa:	46bd      	mov	sp, r7
 8005aac:	bd80      	pop	{r7, pc}
 8005aae:	bf00      	nop
 8005ab0:	20000388 	.word	0x20000388
 8005ab4:	20000620 	.word	0x20000620

08005ab8 <detect_oled_screen>:
//----------------------------------------------------------------------------------------
void detect_oled_screen(void)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af02      	add	r7, sp, #8
	uint16_t STATUS = 0;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	80fb      	strh	r3, [r7, #6]
	uint8_t buffer[2];
	buffer[0] = 0x00;
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	713b      	strb	r3, [r7, #4]
	buffer[1] = 0xAE;
 8005ac6:	23ae      	movs	r3, #174	; 0xae
 8005ac8:	717b      	strb	r3, [r7, #5]

	STATUS = HAL_I2C_Master_Transmit(&hi2c3, 0x78,buffer, 2, 1000);
 8005aca:	1d3a      	adds	r2, r7, #4
 8005acc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005ad0:	9300      	str	r3, [sp, #0]
 8005ad2:	2302      	movs	r3, #2
 8005ad4:	2178      	movs	r1, #120	; 0x78
 8005ad6:	4809      	ldr	r0, [pc, #36]	; (8005afc <detect_oled_screen+0x44>)
 8005ad8:	f003 f9a8 	bl	8008e2c <HAL_I2C_Master_Transmit>
 8005adc:	4603      	mov	r3, r0
 8005ade:	80fb      	strh	r3, [r7, #6]

	if(STATUS == 0)
 8005ae0:	88fb      	ldrh	r3, [r7, #6]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d103      	bne.n	8005aee <detect_oled_screen+0x36>
	{
		i2c_device.OLED_ready_status = true;
 8005ae6:	4b06      	ldr	r3, [pc, #24]	; (8005b00 <detect_oled_screen+0x48>)
 8005ae8:	2201      	movs	r2, #1
 8005aea:	719a      	strb	r2, [r3, #6]
	}
	else
	{
		i2c_device.OLED_ready_status = false;
	}
}
 8005aec:	e002      	b.n	8005af4 <detect_oled_screen+0x3c>
		i2c_device.OLED_ready_status = false;
 8005aee:	4b04      	ldr	r3, [pc, #16]	; (8005b00 <detect_oled_screen+0x48>)
 8005af0:	2200      	movs	r2, #0
 8005af2:	719a      	strb	r2, [r3, #6]
}
 8005af4:	bf00      	nop
 8005af6:	3708      	adds	r7, #8
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	200002dc 	.word	0x200002dc
 8005b00:	20000620 	.word	0x20000620

08005b04 <detect_ds3231>:
//----------------------------------------------------------------------------------------
void detect_ds3231(void)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	b086      	sub	sp, #24
 8005b08:	af04      	add	r7, sp, #16
	uint16_t STATUS = 0;
 8005b0a:	2300      	movs	r3, #0
 8005b0c:	80fb      	strh	r3, [r7, #6]
	uint16_t addres_device = 0x68;
 8005b0e:	2368      	movs	r3, #104	; 0x68
 8005b10:	80bb      	strh	r3, [r7, #4]
	uint16_t id_addr = 0x00;						// Read seconds
 8005b12:	2300      	movs	r3, #0
 8005b14:	807b      	strh	r3, [r7, #2]
	uint8_t buff = 0;
 8005b16:	2300      	movs	r3, #0
 8005b18:	707b      	strb	r3, [r7, #1]

	STATUS = HAL_I2C_Mem_Read(&hi2c3, addres_device<<1, id_addr, 1, &buff, 1, 1000);
 8005b1a:	88bb      	ldrh	r3, [r7, #4]
 8005b1c:	005b      	lsls	r3, r3, #1
 8005b1e:	b299      	uxth	r1, r3
 8005b20:	887a      	ldrh	r2, [r7, #2]
 8005b22:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005b26:	9302      	str	r3, [sp, #8]
 8005b28:	2301      	movs	r3, #1
 8005b2a:	9301      	str	r3, [sp, #4]
 8005b2c:	1c7b      	adds	r3, r7, #1
 8005b2e:	9300      	str	r3, [sp, #0]
 8005b30:	2301      	movs	r3, #1
 8005b32:	4809      	ldr	r0, [pc, #36]	; (8005b58 <detect_ds3231+0x54>)
 8005b34:	f003 fd98 	bl	8009668 <HAL_I2C_Mem_Read>
 8005b38:	4603      	mov	r3, r0
 8005b3a:	80fb      	strh	r3, [r7, #6]

	if(STATUS == 0)
 8005b3c:	88fb      	ldrh	r3, [r7, #6]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d103      	bne.n	8005b4a <detect_ds3231+0x46>
	{
		i2c_device.DS3231_ready_status = true;
 8005b42:	4b06      	ldr	r3, [pc, #24]	; (8005b5c <detect_ds3231+0x58>)
 8005b44:	2201      	movs	r2, #1
 8005b46:	71da      	strb	r2, [r3, #7]
	}
	else
	{
		i2c_device.DS3231_ready_status = false;
	}
}
 8005b48:	e002      	b.n	8005b50 <detect_ds3231+0x4c>
		i2c_device.DS3231_ready_status = false;
 8005b4a:	4b04      	ldr	r3, [pc, #16]	; (8005b5c <detect_ds3231+0x58>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	71da      	strb	r2, [r3, #7]
}
 8005b50:	bf00      	nop
 8005b52:	3708      	adds	r7, #8
 8005b54:	46bd      	mov	sp, r7
 8005b56:	bd80      	pop	{r7, pc}
 8005b58:	200002dc 	.word	0x200002dc
 8005b5c:	20000620 	.word	0x20000620

08005b60 <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 8005b60:	b580      	push	{r7, lr}
 8005b62:	b088      	sub	sp, #32
 8005b64:	af04      	add	r7, sp, #16
 8005b66:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 8005b68:	2364      	movs	r3, #100	; 0x64
 8005b6a:	9302      	str	r3, [sp, #8]
 8005b6c:	2301      	movs	r3, #1
 8005b6e:	9301      	str	r3, [sp, #4]
 8005b70:	f107 030f 	add.w	r3, r7, #15
 8005b74:	9300      	str	r3, [sp, #0]
 8005b76:	2301      	movs	r3, #1
 8005b78:	2275      	movs	r2, #117	; 0x75
 8005b7a:	21d0      	movs	r1, #208	; 0xd0
 8005b7c:	6878      	ldr	r0, [r7, #4]
 8005b7e:	f003 fd73 	bl	8009668 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8005b82:	7bfb      	ldrb	r3, [r7, #15]
 8005b84:	2b68      	cmp	r3, #104	; 0x68
 8005b86:	d13d      	bne.n	8005c04 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8005b88:	2300      	movs	r3, #0
 8005b8a:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8005b8c:	2364      	movs	r3, #100	; 0x64
 8005b8e:	9302      	str	r3, [sp, #8]
 8005b90:	2301      	movs	r3, #1
 8005b92:	9301      	str	r3, [sp, #4]
 8005b94:	f107 030e 	add.w	r3, r7, #14
 8005b98:	9300      	str	r3, [sp, #0]
 8005b9a:	2301      	movs	r3, #1
 8005b9c:	226b      	movs	r2, #107	; 0x6b
 8005b9e:	21d0      	movs	r1, #208	; 0xd0
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f003 fc67 	bl	8009474 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8005ba6:	2307      	movs	r3, #7
 8005ba8:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8005baa:	2364      	movs	r3, #100	; 0x64
 8005bac:	9302      	str	r3, [sp, #8]
 8005bae:	2301      	movs	r3, #1
 8005bb0:	9301      	str	r3, [sp, #4]
 8005bb2:	f107 030e 	add.w	r3, r7, #14
 8005bb6:	9300      	str	r3, [sp, #0]
 8005bb8:	2301      	movs	r3, #1
 8005bba:	2219      	movs	r2, #25
 8005bbc:	21d0      	movs	r1, #208	; 0xd0
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f003 fc58 	bl	8009474 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8005bc8:	2364      	movs	r3, #100	; 0x64
 8005bca:	9302      	str	r3, [sp, #8]
 8005bcc:	2301      	movs	r3, #1
 8005bce:	9301      	str	r3, [sp, #4]
 8005bd0:	f107 030e 	add.w	r3, r7, #14
 8005bd4:	9300      	str	r3, [sp, #0]
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	221c      	movs	r2, #28
 8005bda:	21d0      	movs	r1, #208	; 0xd0
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f003 fc49 	bl	8009474 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 8005be2:	2300      	movs	r3, #0
 8005be4:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8005be6:	2364      	movs	r3, #100	; 0x64
 8005be8:	9302      	str	r3, [sp, #8]
 8005bea:	2301      	movs	r3, #1
 8005bec:	9301      	str	r3, [sp, #4]
 8005bee:	f107 030e 	add.w	r3, r7, #14
 8005bf2:	9300      	str	r3, [sp, #0]
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	221b      	movs	r2, #27
 8005bf8:	21d0      	movs	r1, #208	; 0xd0
 8005bfa:	6878      	ldr	r0, [r7, #4]
 8005bfc:	f003 fc3a 	bl	8009474 <HAL_I2C_Mem_Write>
        return 0;
 8005c00:	2300      	movs	r3, #0
 8005c02:	e000      	b.n	8005c06 <MPU6050_Init+0xa6>
    }
    return 1;
 8005c04:	2301      	movs	r3, #1
}
 8005c06:	4618      	mov	r0, r3
 8005c08:	3710      	adds	r7, #16
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	bd80      	pop	{r7, pc}
	...

08005c10 <MPU6050_Read_All>:

    temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8005c10:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c14:	b094      	sub	sp, #80	; 0x50
 8005c16:	af04      	add	r7, sp, #16
 8005c18:	6078      	str	r0, [r7, #4]
 8005c1a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 8005c1c:	2364      	movs	r3, #100	; 0x64
 8005c1e:	9302      	str	r3, [sp, #8]
 8005c20:	230e      	movs	r3, #14
 8005c22:	9301      	str	r3, [sp, #4]
 8005c24:	f107 0308 	add.w	r3, r7, #8
 8005c28:	9300      	str	r3, [sp, #0]
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	223b      	movs	r2, #59	; 0x3b
 8005c2e:	21d0      	movs	r1, #208	; 0xd0
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f003 fd19 	bl	8009668 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8005c36:	7a3b      	ldrb	r3, [r7, #8]
 8005c38:	021b      	lsls	r3, r3, #8
 8005c3a:	b21a      	sxth	r2, r3
 8005c3c:	7a7b      	ldrb	r3, [r7, #9]
 8005c3e:	b21b      	sxth	r3, r3
 8005c40:	4313      	orrs	r3, r2
 8005c42:	b21a      	sxth	r2, r3
 8005c44:	683b      	ldr	r3, [r7, #0]
 8005c46:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 8005c48:	7abb      	ldrb	r3, [r7, #10]
 8005c4a:	021b      	lsls	r3, r3, #8
 8005c4c:	b21a      	sxth	r2, r3
 8005c4e:	7afb      	ldrb	r3, [r7, #11]
 8005c50:	b21b      	sxth	r3, r3
 8005c52:	4313      	orrs	r3, r2
 8005c54:	b21a      	sxth	r2, r3
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 8005c5a:	7b3b      	ldrb	r3, [r7, #12]
 8005c5c:	021b      	lsls	r3, r3, #8
 8005c5e:	b21a      	sxth	r2, r3
 8005c60:	7b7b      	ldrb	r3, [r7, #13]
 8005c62:	b21b      	sxth	r3, r3
 8005c64:	4313      	orrs	r3, r2
 8005c66:	b21a      	sxth	r2, r3
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 8005c6c:	7bbb      	ldrb	r3, [r7, #14]
 8005c6e:	021b      	lsls	r3, r3, #8
 8005c70:	b21a      	sxth	r2, r3
 8005c72:	7bfb      	ldrb	r3, [r7, #15]
 8005c74:	b21b      	sxth	r3, r3
 8005c76:	4313      	orrs	r3, r2
 8005c78:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 8005c7a:	7c3b      	ldrb	r3, [r7, #16]
 8005c7c:	021b      	lsls	r3, r3, #8
 8005c7e:	b21a      	sxth	r2, r3
 8005c80:	7c7b      	ldrb	r3, [r7, #17]
 8005c82:	b21b      	sxth	r3, r3
 8005c84:	4313      	orrs	r3, r2
 8005c86:	b21a      	sxth	r2, r3
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 8005c8c:	7cbb      	ldrb	r3, [r7, #18]
 8005c8e:	021b      	lsls	r3, r3, #8
 8005c90:	b21a      	sxth	r2, r3
 8005c92:	7cfb      	ldrb	r3, [r7, #19]
 8005c94:	b21b      	sxth	r3, r3
 8005c96:	4313      	orrs	r3, r2
 8005c98:	b21a      	sxth	r2, r3
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 8005c9e:	7d3b      	ldrb	r3, [r7, #20]
 8005ca0:	021b      	lsls	r3, r3, #8
 8005ca2:	b21a      	sxth	r2, r3
 8005ca4:	7d7b      	ldrb	r3, [r7, #21]
 8005ca6:	b21b      	sxth	r3, r3
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	b21a      	sxth	r2, r3
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8005cb0:	683b      	ldr	r3, [r7, #0]
 8005cb2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7fa fbd8 	bl	800046c <__aeabi_i2d>
 8005cbc:	f04f 0200 	mov.w	r2, #0
 8005cc0:	4bbd      	ldr	r3, [pc, #756]	; (8005fb8 <MPU6050_Read_All+0x3a8>)
 8005cc2:	f7fa fd67 	bl	8000794 <__aeabi_ddiv>
 8005cc6:	4602      	mov	r2, r0
 8005cc8:	460b      	mov	r3, r1
 8005cca:	6839      	ldr	r1, [r7, #0]
 8005ccc:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	f7fa fbc8 	bl	800046c <__aeabi_i2d>
 8005cdc:	f04f 0200 	mov.w	r2, #0
 8005ce0:	4bb5      	ldr	r3, [pc, #724]	; (8005fb8 <MPU6050_Read_All+0x3a8>)
 8005ce2:	f7fa fd57 	bl	8000794 <__aeabi_ddiv>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	460b      	mov	r3, r1
 8005cea:	6839      	ldr	r1, [r7, #0]
 8005cec:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f7fa fbb8 	bl	800046c <__aeabi_i2d>
 8005cfc:	a3a8      	add	r3, pc, #672	; (adr r3, 8005fa0 <MPU6050_Read_All+0x390>)
 8005cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d02:	f7fa fd47 	bl	8000794 <__aeabi_ddiv>
 8005d06:	4602      	mov	r2, r0
 8005d08:	460b      	mov	r3, r1
 8005d0a:	6839      	ldr	r1, [r7, #0]
 8005d0c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 8005d10:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8005d14:	ee07 3a90 	vmov	s15, r3
 8005d18:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005d1c:	eddf 6aa7 	vldr	s13, [pc, #668]	; 8005fbc <MPU6050_Read_All+0x3ac>
 8005d20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005d24:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8005fc0 <MPU6050_Read_All+0x3b0>
 8005d28:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8005d38:	4618      	mov	r0, r3
 8005d3a:	f7fa fb97 	bl	800046c <__aeabi_i2d>
 8005d3e:	a39a      	add	r3, pc, #616	; (adr r3, 8005fa8 <MPU6050_Read_All+0x398>)
 8005d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d44:	f7fa fd26 	bl	8000794 <__aeabi_ddiv>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	460b      	mov	r3, r1
 8005d4c:	6839      	ldr	r1, [r7, #0]
 8005d4e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8005d58:	4618      	mov	r0, r3
 8005d5a:	f7fa fb87 	bl	800046c <__aeabi_i2d>
 8005d5e:	a392      	add	r3, pc, #584	; (adr r3, 8005fa8 <MPU6050_Read_All+0x398>)
 8005d60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d64:	f7fa fd16 	bl	8000794 <__aeabi_ddiv>
 8005d68:	4602      	mov	r2, r0
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	6839      	ldr	r1, [r7, #0]
 8005d6e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8005d78:	4618      	mov	r0, r3
 8005d7a:	f7fa fb77 	bl	800046c <__aeabi_i2d>
 8005d7e:	a38a      	add	r3, pc, #552	; (adr r3, 8005fa8 <MPU6050_Read_All+0x398>)
 8005d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d84:	f7fa fd06 	bl	8000794 <__aeabi_ddiv>
 8005d88:	4602      	mov	r2, r0
 8005d8a:	460b      	mov	r3, r1
 8005d8c:	6839      	ldr	r1, [r7, #0]
 8005d8e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 8005d92:	f000 fe61 	bl	8006a58 <HAL_GetTick>
 8005d96:	4602      	mov	r2, r0
 8005d98:	4b8a      	ldr	r3, [pc, #552]	; (8005fc4 <MPU6050_Read_All+0x3b4>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	4618      	mov	r0, r3
 8005da0:	f7fa fb54 	bl	800044c <__aeabi_ui2d>
 8005da4:	f04f 0200 	mov.w	r2, #0
 8005da8:	4b87      	ldr	r3, [pc, #540]	; (8005fc8 <MPU6050_Read_All+0x3b8>)
 8005daa:	f7fa fcf3 	bl	8000794 <__aeabi_ddiv>
 8005dae:	4602      	mov	r2, r0
 8005db0:	460b      	mov	r3, r1
 8005db2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8005db6:	f000 fe4f 	bl	8006a58 <HAL_GetTick>
 8005dba:	4603      	mov	r3, r0
 8005dbc:	4a81      	ldr	r2, [pc, #516]	; (8005fc4 <MPU6050_Read_All+0x3b4>)
 8005dbe:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005dc6:	461a      	mov	r2, r3
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005dce:	fb03 f202 	mul.w	r2, r3, r2
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005dd8:	4619      	mov	r1, r3
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005de0:	fb03 f301 	mul.w	r3, r3, r1
 8005de4:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7fa fb40 	bl	800046c <__aeabi_i2d>
 8005dec:	4602      	mov	r2, r0
 8005dee:	460b      	mov	r3, r1
 8005df0:	ec43 2b10 	vmov	d0, r2, r3
 8005df4:	f00b f8c4 	bl	8010f80 <sqrt>
 8005df8:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0) {
 8005dfc:	f04f 0200 	mov.w	r2, #0
 8005e00:	f04f 0300 	mov.w	r3, #0
 8005e04:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005e08:	f7fa fe02 	bl	8000a10 <__aeabi_dcmpeq>
 8005e0c:	4603      	mov	r3, r0
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d11f      	bne.n	8005e52 <MPU6050_Read_All+0x242>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fa fb27 	bl	800046c <__aeabi_i2d>
 8005e1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e22:	f7fa fcb7 	bl	8000794 <__aeabi_ddiv>
 8005e26:	4602      	mov	r2, r0
 8005e28:	460b      	mov	r3, r1
 8005e2a:	ec43 2b17 	vmov	d7, r2, r3
 8005e2e:	eeb0 0a47 	vmov.f32	s0, s14
 8005e32:	eef0 0a67 	vmov.f32	s1, s15
 8005e36:	f00a fef7 	bl	8010c28 <atan>
 8005e3a:	ec51 0b10 	vmov	r0, r1, d0
 8005e3e:	a35c      	add	r3, pc, #368	; (adr r3, 8005fb0 <MPU6050_Read_All+0x3a0>)
 8005e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e44:	f7fa fb7c 	bl	8000540 <__aeabi_dmul>
 8005e48:	4602      	mov	r2, r0
 8005e4a:	460b      	mov	r3, r1
 8005e4c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8005e50:	e005      	b.n	8005e5e <MPU6050_Read_All+0x24e>
    } else {
        roll = 0.0;
 8005e52:	f04f 0200 	mov.w	r2, #0
 8005e56:	f04f 0300 	mov.w	r3, #0
 8005e5a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8005e5e:	683b      	ldr	r3, [r7, #0]
 8005e60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005e64:	425b      	negs	r3, r3
 8005e66:	4618      	mov	r0, r3
 8005e68:	f7fa fb00 	bl	800046c <__aeabi_i2d>
 8005e6c:	4682      	mov	sl, r0
 8005e6e:	468b      	mov	fp, r1
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8005e76:	4618      	mov	r0, r3
 8005e78:	f7fa faf8 	bl	800046c <__aeabi_i2d>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	460b      	mov	r3, r1
 8005e80:	ec43 2b11 	vmov	d1, r2, r3
 8005e84:	ec4b ab10 	vmov	d0, sl, fp
 8005e88:	f00b f877 	bl	8010f7a <atan2>
 8005e8c:	ec51 0b10 	vmov	r0, r1, d0
 8005e90:	a347      	add	r3, pc, #284	; (adr r3, 8005fb0 <MPU6050_Read_All+0x3a0>)
 8005e92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e96:	f7fa fb53 	bl	8000540 <__aeabi_dmul>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	460b      	mov	r3, r1
 8005e9e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 8005ea2:	f04f 0200 	mov.w	r2, #0
 8005ea6:	4b49      	ldr	r3, [pc, #292]	; (8005fcc <MPU6050_Read_All+0x3bc>)
 8005ea8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005eac:	f7fa fdba 	bl	8000a24 <__aeabi_dcmplt>
 8005eb0:	4603      	mov	r3, r0
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d00a      	beq.n	8005ecc <MPU6050_Read_All+0x2bc>
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8005ebc:	f04f 0200 	mov.w	r2, #0
 8005ec0:	4b43      	ldr	r3, [pc, #268]	; (8005fd0 <MPU6050_Read_All+0x3c0>)
 8005ec2:	f7fa fdcd 	bl	8000a60 <__aeabi_dcmpgt>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d114      	bne.n	8005ef6 <MPU6050_Read_All+0x2e6>
 8005ecc:	f04f 0200 	mov.w	r2, #0
 8005ed0:	4b3f      	ldr	r3, [pc, #252]	; (8005fd0 <MPU6050_Read_All+0x3c0>)
 8005ed2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005ed6:	f7fa fdc3 	bl	8000a60 <__aeabi_dcmpgt>
 8005eda:	4603      	mov	r3, r0
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d015      	beq.n	8005f0c <MPU6050_Read_All+0x2fc>
 8005ee0:	683b      	ldr	r3, [r7, #0]
 8005ee2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8005ee6:	f04f 0200 	mov.w	r2, #0
 8005eea:	4b38      	ldr	r3, [pc, #224]	; (8005fcc <MPU6050_Read_All+0x3bc>)
 8005eec:	f7fa fd9a 	bl	8000a24 <__aeabi_dcmplt>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d00a      	beq.n	8005f0c <MPU6050_Read_All+0x2fc>
        KalmanY.angle = pitch;
 8005ef6:	4937      	ldr	r1, [pc, #220]	; (8005fd4 <MPU6050_Read_All+0x3c4>)
 8005ef8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005efc:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8005f00:	6839      	ldr	r1, [r7, #0]
 8005f02:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f06:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8005f0a:	e014      	b.n	8005f36 <MPU6050_Read_All+0x326>
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8005f12:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8005f16:	eeb0 1a47 	vmov.f32	s2, s14
 8005f1a:	eef0 1a67 	vmov.f32	s3, s15
 8005f1e:	ed97 0b06 	vldr	d0, [r7, #24]
 8005f22:	482c      	ldr	r0, [pc, #176]	; (8005fd4 <MPU6050_Read_All+0x3c4>)
 8005f24:	f000 f85a 	bl	8005fdc <Kalman_getAngle>
 8005f28:	eeb0 7a40 	vmov.f32	s14, s0
 8005f2c:	eef0 7a60 	vmov.f32	s15, s1
 8005f30:	683b      	ldr	r3, [r7, #0]
 8005f32:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8005f3c:	4690      	mov	r8, r2
 8005f3e:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8005f42:	f04f 0200 	mov.w	r2, #0
 8005f46:	4b22      	ldr	r3, [pc, #136]	; (8005fd0 <MPU6050_Read_All+0x3c0>)
 8005f48:	4640      	mov	r0, r8
 8005f4a:	4649      	mov	r1, r9
 8005f4c:	f7fa fd88 	bl	8000a60 <__aeabi_dcmpgt>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d008      	beq.n	8005f68 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8005f5c:	4614      	mov	r4, r2
 8005f5e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 8005f68:	683b      	ldr	r3, [r7, #0]
 8005f6a:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8005f6e:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8005f72:	eeb0 1a47 	vmov.f32	s2, s14
 8005f76:	eef0 1a67 	vmov.f32	s3, s15
 8005f7a:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8005f7e:	4816      	ldr	r0, [pc, #88]	; (8005fd8 <MPU6050_Read_All+0x3c8>)
 8005f80:	f000 f82c 	bl	8005fdc <Kalman_getAngle>
 8005f84:	eeb0 7a40 	vmov.f32	s14, s0
 8005f88:	eef0 7a60 	vmov.f32	s15, s1
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48

}
 8005f92:	bf00      	nop
 8005f94:	3740      	adds	r7, #64	; 0x40
 8005f96:	46bd      	mov	sp, r7
 8005f98:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f9c:	f3af 8000 	nop.w
 8005fa0:	00000000 	.word	0x00000000
 8005fa4:	40cc2900 	.word	0x40cc2900
 8005fa8:	00000000 	.word	0x00000000
 8005fac:	40606000 	.word	0x40606000
 8005fb0:	1a63c1f8 	.word	0x1a63c1f8
 8005fb4:	404ca5dc 	.word	0x404ca5dc
 8005fb8:	40d00000 	.word	0x40d00000
 8005fbc:	43aa0000 	.word	0x43aa0000
 8005fc0:	42121eb8 	.word	0x42121eb8
 8005fc4:	20000694 	.word	0x20000694
 8005fc8:	408f4000 	.word	0x408f4000
 8005fcc:	c0568000 	.word	0xc0568000
 8005fd0:	40568000 	.word	0x40568000
 8005fd4:	20000198 	.word	0x20000198
 8005fd8:	20000150 	.word	0x20000150

08005fdc <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 8005fdc:	b5b0      	push	{r4, r5, r7, lr}
 8005fde:	b096      	sub	sp, #88	; 0x58
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	61f8      	str	r0, [r7, #28]
 8005fe4:	ed87 0b04 	vstr	d0, [r7, #16]
 8005fe8:	ed87 1b02 	vstr	d1, [r7, #8]
 8005fec:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ff6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005ffa:	f7fa f8e9 	bl	80001d0 <__aeabi_dsub>
 8005ffe:	4602      	mov	r2, r0
 8006000:	460b      	mov	r3, r1
 8006002:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 8006006:	69fb      	ldr	r3, [r7, #28]
 8006008:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800600c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006010:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006014:	f7fa fa94 	bl	8000540 <__aeabi_dmul>
 8006018:	4602      	mov	r2, r0
 800601a:	460b      	mov	r3, r1
 800601c:	4620      	mov	r0, r4
 800601e:	4629      	mov	r1, r5
 8006020:	f7fa f8d8 	bl	80001d4 <__adddf3>
 8006024:	4602      	mov	r2, r0
 8006026:	460b      	mov	r3, r1
 8006028:	69f9      	ldr	r1, [r7, #28]
 800602a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 800602e:	69fb      	ldr	r3, [r7, #28]
 8006030:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 800603a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800603e:	f7fa fa7f 	bl	8000540 <__aeabi_dmul>
 8006042:	4602      	mov	r2, r0
 8006044:	460b      	mov	r3, r1
 8006046:	4610      	mov	r0, r2
 8006048:	4619      	mov	r1, r3
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8006050:	f7fa f8be 	bl	80001d0 <__aeabi_dsub>
 8006054:	4602      	mov	r2, r0
 8006056:	460b      	mov	r3, r1
 8006058:	4610      	mov	r0, r2
 800605a:	4619      	mov	r1, r3
 800605c:	69fb      	ldr	r3, [r7, #28]
 800605e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8006062:	f7fa f8b5 	bl	80001d0 <__aeabi_dsub>
 8006066:	4602      	mov	r2, r0
 8006068:	460b      	mov	r3, r1
 800606a:	4610      	mov	r0, r2
 800606c:	4619      	mov	r1, r3
 800606e:	69fb      	ldr	r3, [r7, #28]
 8006070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006074:	f7fa f8ae 	bl	80001d4 <__adddf3>
 8006078:	4602      	mov	r2, r0
 800607a:	460b      	mov	r3, r1
 800607c:	4610      	mov	r0, r2
 800607e:	4619      	mov	r1, r3
 8006080:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006084:	f7fa fa5c 	bl	8000540 <__aeabi_dmul>
 8006088:	4602      	mov	r2, r0
 800608a:	460b      	mov	r3, r1
 800608c:	4620      	mov	r0, r4
 800608e:	4629      	mov	r1, r5
 8006090:	f7fa f8a0 	bl	80001d4 <__adddf3>
 8006094:	4602      	mov	r2, r0
 8006096:	460b      	mov	r3, r1
 8006098:	69f9      	ldr	r1, [r7, #28]
 800609a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80060a4:	69fb      	ldr	r3, [r7, #28]
 80060a6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80060aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060ae:	f7fa fa47 	bl	8000540 <__aeabi_dmul>
 80060b2:	4602      	mov	r2, r0
 80060b4:	460b      	mov	r3, r1
 80060b6:	4620      	mov	r0, r4
 80060b8:	4629      	mov	r1, r5
 80060ba:	f7fa f889 	bl	80001d0 <__aeabi_dsub>
 80060be:	4602      	mov	r2, r0
 80060c0:	460b      	mov	r3, r1
 80060c2:	69f9      	ldr	r1, [r7, #28]
 80060c4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 80060ce:	69fb      	ldr	r3, [r7, #28]
 80060d0:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80060d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060d8:	f7fa fa32 	bl	8000540 <__aeabi_dmul>
 80060dc:	4602      	mov	r2, r0
 80060de:	460b      	mov	r3, r1
 80060e0:	4620      	mov	r0, r4
 80060e2:	4629      	mov	r1, r5
 80060e4:	f7fa f874 	bl	80001d0 <__aeabi_dsub>
 80060e8:	4602      	mov	r2, r0
 80060ea:	460b      	mov	r3, r1
 80060ec:	69f9      	ldr	r1, [r7, #28]
 80060ee:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 80060f2:	69fb      	ldr	r3, [r7, #28]
 80060f4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 80060f8:	69fb      	ldr	r3, [r7, #28]
 80060fa:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80060fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006102:	f7fa fa1d 	bl	8000540 <__aeabi_dmul>
 8006106:	4602      	mov	r2, r0
 8006108:	460b      	mov	r3, r1
 800610a:	4620      	mov	r0, r4
 800610c:	4629      	mov	r1, r5
 800610e:	f7fa f861 	bl	80001d4 <__adddf3>
 8006112:	4602      	mov	r2, r0
 8006114:	460b      	mov	r3, r1
 8006116:	69f9      	ldr	r1, [r7, #28]
 8006118:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 800611c:	69fb      	ldr	r3, [r7, #28]
 800611e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8006128:	f7fa f854 	bl	80001d4 <__adddf3>
 800612c:	4602      	mov	r2, r0
 800612e:	460b      	mov	r3, r1
 8006130:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8006134:	69fb      	ldr	r3, [r7, #28]
 8006136:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800613a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800613e:	f7fa fb29 	bl	8000794 <__aeabi_ddiv>
 8006142:	4602      	mov	r2, r0
 8006144:	460b      	mov	r3, r1
 8006146:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8006150:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006154:	f7fa fb1e 	bl	8000794 <__aeabi_ddiv>
 8006158:	4602      	mov	r2, r0
 800615a:	460b      	mov	r3, r1
 800615c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8006160:	69fb      	ldr	r3, [r7, #28]
 8006162:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8006166:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800616a:	f7fa f831 	bl	80001d0 <__aeabi_dsub>
 800616e:	4602      	mov	r2, r0
 8006170:	460b      	mov	r3, r1
 8006172:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 800617c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006180:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006184:	f7fa f9dc 	bl	8000540 <__aeabi_dmul>
 8006188:	4602      	mov	r2, r0
 800618a:	460b      	mov	r3, r1
 800618c:	4620      	mov	r0, r4
 800618e:	4629      	mov	r1, r5
 8006190:	f7fa f820 	bl	80001d4 <__adddf3>
 8006194:	4602      	mov	r2, r0
 8006196:	460b      	mov	r3, r1
 8006198:	69f9      	ldr	r1, [r7, #28]
 800619a:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 800619e:	69fb      	ldr	r3, [r7, #28]
 80061a0:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 80061a4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80061a8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80061ac:	f7fa f9c8 	bl	8000540 <__aeabi_dmul>
 80061b0:	4602      	mov	r2, r0
 80061b2:	460b      	mov	r3, r1
 80061b4:	4620      	mov	r0, r4
 80061b6:	4629      	mov	r1, r5
 80061b8:	f7fa f80c 	bl	80001d4 <__adddf3>
 80061bc:	4602      	mov	r2, r0
 80061be:	460b      	mov	r3, r1
 80061c0:	69f9      	ldr	r1, [r7, #28]
 80061c2:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 80061c6:	69fb      	ldr	r3, [r7, #28]
 80061c8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80061cc:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 80061d0:	69fb      	ldr	r3, [r7, #28]
 80061d2:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80061d6:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80061e0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80061e4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80061e8:	f7fa f9aa 	bl	8000540 <__aeabi_dmul>
 80061ec:	4602      	mov	r2, r0
 80061ee:	460b      	mov	r3, r1
 80061f0:	4620      	mov	r0, r4
 80061f2:	4629      	mov	r1, r5
 80061f4:	f7f9 ffec 	bl	80001d0 <__aeabi_dsub>
 80061f8:	4602      	mov	r2, r0
 80061fa:	460b      	mov	r3, r1
 80061fc:	69f9      	ldr	r1, [r7, #28]
 80061fe:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8006202:	69fb      	ldr	r3, [r7, #28]
 8006204:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8006208:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800620c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006210:	f7fa f996 	bl	8000540 <__aeabi_dmul>
 8006214:	4602      	mov	r2, r0
 8006216:	460b      	mov	r3, r1
 8006218:	4620      	mov	r0, r4
 800621a:	4629      	mov	r1, r5
 800621c:	f7f9 ffd8 	bl	80001d0 <__aeabi_dsub>
 8006220:	4602      	mov	r2, r0
 8006222:	460b      	mov	r3, r1
 8006224:	69f9      	ldr	r1, [r7, #28]
 8006226:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 800622a:	69fb      	ldr	r3, [r7, #28]
 800622c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8006230:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006234:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006238:	f7fa f982 	bl	8000540 <__aeabi_dmul>
 800623c:	4602      	mov	r2, r0
 800623e:	460b      	mov	r3, r1
 8006240:	4620      	mov	r0, r4
 8006242:	4629      	mov	r1, r5
 8006244:	f7f9 ffc4 	bl	80001d0 <__aeabi_dsub>
 8006248:	4602      	mov	r2, r0
 800624a:	460b      	mov	r3, r1
 800624c:	69f9      	ldr	r1, [r7, #28]
 800624e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8006252:	69fb      	ldr	r3, [r7, #28]
 8006254:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8006258:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800625c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006260:	f7fa f96e 	bl	8000540 <__aeabi_dmul>
 8006264:	4602      	mov	r2, r0
 8006266:	460b      	mov	r3, r1
 8006268:	4620      	mov	r0, r4
 800626a:	4629      	mov	r1, r5
 800626c:	f7f9 ffb0 	bl	80001d0 <__aeabi_dsub>
 8006270:	4602      	mov	r2, r0
 8006272:	460b      	mov	r3, r1
 8006274:	69f9      	ldr	r1, [r7, #28]
 8006276:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 800627a:	69fb      	ldr	r3, [r7, #28]
 800627c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8006280:	ec43 2b17 	vmov	d7, r2, r3
};
 8006284:	eeb0 0a47 	vmov.f32	s0, s14
 8006288:	eef0 0a67 	vmov.f32	s1, s15
 800628c:	3758      	adds	r7, #88	; 0x58
 800628e:	46bd      	mov	sp, r7
 8006290:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006294 <ms5611_set_i2c>:

/**
 * select a hal I2C to talk to MS5611
 * @param i2cx The i2c port to talk to MS5611
 */
void ms5611_set_i2c(I2C_HandleTypeDef* i2cx){
 8006294:	b480      	push	{r7}
 8006296:	b083      	sub	sp, #12
 8006298:	af00      	add	r7, sp, #0
 800629a:	6078      	str	r0, [r7, #4]
	ms5611_i2cx = i2cx;
 800629c:	4a04      	ldr	r2, [pc, #16]	; (80062b0 <ms5611_set_i2c+0x1c>)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6013      	str	r3, [r2, #0]
}
 80062a2:	bf00      	nop
 80062a4:	370c      	adds	r7, #12
 80062a6:	46bd      	mov	sp, r7
 80062a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ac:	4770      	bx	lr
 80062ae:	bf00      	nop
 80062b0:	20000690 	.word	0x20000690

080062b4 <ms5611_read_i2c>:
 * @param length length of bytes to request from MS5611
 * @param output output data
 * @return HAL_STATUS, 0(HAL_OK) = success
 */
uint8_t ms5611_read_i2c(uint8_t register_address,uint8_t length,uint8_t* output)
{
 80062b4:	b580      	push	{r7, lr}
 80062b6:	b088      	sub	sp, #32
 80062b8:	af04      	add	r7, sp, #16
 80062ba:	4603      	mov	r3, r0
 80062bc:	603a      	str	r2, [r7, #0]
 80062be:	71fb      	strb	r3, [r7, #7]
 80062c0:	460b      	mov	r3, r1
 80062c2:	71bb      	strb	r3, [r7, #6]
	//return I2C_read(ms5611_i2cx,MS5611_I2C_ADDR,register_address,length,output);
	uint8_t STATUS = 0;
 80062c4:	2300      	movs	r3, #0
 80062c6:	73fb      	strb	r3, [r7, #15]
	STATUS = HAL_I2C_Mem_Read(&hi2c2, MS5611_I2C_ADDR<<1, register_address, 1, output, length, 1000);
 80062c8:	79fb      	ldrb	r3, [r7, #7]
 80062ca:	b29a      	uxth	r2, r3
 80062cc:	79bb      	ldrb	r3, [r7, #6]
 80062ce:	b29b      	uxth	r3, r3
 80062d0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80062d4:	9102      	str	r1, [sp, #8]
 80062d6:	9301      	str	r3, [sp, #4]
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	9300      	str	r3, [sp, #0]
 80062dc:	2301      	movs	r3, #1
 80062de:	21ee      	movs	r1, #238	; 0xee
 80062e0:	4804      	ldr	r0, [pc, #16]	; (80062f4 <ms5611_read_i2c+0x40>)
 80062e2:	f003 f9c1 	bl	8009668 <HAL_I2C_Mem_Read>
 80062e6:	4603      	mov	r3, r0
 80062e8:	73fb      	strb	r3, [r7, #15]
	return STATUS;
 80062ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80062ec:	4618      	mov	r0, r3
 80062ee:	3710      	adds	r7, #16
 80062f0:	46bd      	mov	sp, r7
 80062f2:	bd80      	pop	{r7, pc}
 80062f4:	20000388 	.word	0x20000388

080062f8 <ms5611_write_i2c>:
 * @param length length of bytes to write to MS5611
 * @param output buffer to hold data to be sent
 * @return HAL_STATUS, 0(HAL_OK) = success
 */
uint8_t ms5611_write_i2c(uint8_t register_address,uint8_t length,uint8_t* input)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b088      	sub	sp, #32
 80062fc:	af04      	add	r7, sp, #16
 80062fe:	4603      	mov	r3, r0
 8006300:	603a      	str	r2, [r7, #0]
 8006302:	71fb      	strb	r3, [r7, #7]
 8006304:	460b      	mov	r3, r1
 8006306:	71bb      	strb	r3, [r7, #6]
	//STATUS = I2C_write(ms5611_i2cx,MS5611_I2C_ADDR,register_address,length,input);
	uint8_t STATUS = 0;
 8006308:	2300      	movs	r3, #0
 800630a:	73fb      	strb	r3, [r7, #15]
	STATUS = HAL_I2C_Mem_Read(&hi2c2, MS5611_I2C_ADDR<<1, register_address, 1, input, length, 1000);
 800630c:	79fb      	ldrb	r3, [r7, #7]
 800630e:	b29a      	uxth	r2, r3
 8006310:	79bb      	ldrb	r3, [r7, #6]
 8006312:	b29b      	uxth	r3, r3
 8006314:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006318:	9102      	str	r1, [sp, #8]
 800631a:	9301      	str	r3, [sp, #4]
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	9300      	str	r3, [sp, #0]
 8006320:	2301      	movs	r3, #1
 8006322:	21ee      	movs	r1, #238	; 0xee
 8006324:	4804      	ldr	r0, [pc, #16]	; (8006338 <ms5611_write_i2c+0x40>)
 8006326:	f003 f99f 	bl	8009668 <HAL_I2C_Mem_Read>
 800632a:	4603      	mov	r3, r0
 800632c:	73fb      	strb	r3, [r7, #15]
	return STATUS;
 800632e:	7bfb      	ldrb	r3, [r7, #15]

}
 8006330:	4618      	mov	r0, r3
 8006332:	3710      	adds	r7, #16
 8006334:	46bd      	mov	sp, r7
 8006336:	bd80      	pop	{r7, pc}
 8006338:	20000388 	.word	0x20000388

0800633c <ms5611_init>:
}

/**
 * Initialize MS5611: read and store factory calibration data.
 */
void ms5611_init(){
 800633c:	b580      	push	{r7, lr}
 800633e:	b082      	sub	sp, #8
 8006340:	af00      	add	r7, sp, #0
	//read 6 factory calibration data
	for (int i = 0; i < NUM_CALIBRATION_DATA; i++){
 8006342:	2300      	movs	r3, #0
 8006344:	607b      	str	r3, [r7, #4]
 8006346:	e01c      	b.n	8006382 <ms5611_init+0x46>
		uint8_t reg_addr = MS5611_CMD_READ_PROM + (i << 1);//interval 2
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	b2db      	uxtb	r3, r3
 800634c:	005b      	lsls	r3, r3, #1
 800634e:	b2db      	uxtb	r3, r3
 8006350:	3b5e      	subs	r3, #94	; 0x5e
 8006352:	70fb      	strb	r3, [r7, #3]
		uint8_t buffer[2] = {0};
 8006354:	2300      	movs	r3, #0
 8006356:	803b      	strh	r3, [r7, #0]
		ms5611_read_i2c(reg_addr,2,buffer);
 8006358:	463a      	mov	r2, r7
 800635a:	78fb      	ldrb	r3, [r7, #3]
 800635c:	2102      	movs	r1, #2
 800635e:	4618      	mov	r0, r3
 8006360:	f7ff ffa8 	bl	80062b4 <ms5611_read_i2c>

		fc[i] = (uint16_t)(buffer[0] << 8 | buffer[1]);
 8006364:	783b      	ldrb	r3, [r7, #0]
 8006366:	021b      	lsls	r3, r3, #8
 8006368:	b21a      	sxth	r2, r3
 800636a:	787b      	ldrb	r3, [r7, #1]
 800636c:	b21b      	sxth	r3, r3
 800636e:	4313      	orrs	r3, r2
 8006370:	b21b      	sxth	r3, r3
 8006372:	b299      	uxth	r1, r3
 8006374:	4a07      	ldr	r2, [pc, #28]	; (8006394 <ms5611_init+0x58>)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < NUM_CALIBRATION_DATA; i++){
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	3301      	adds	r3, #1
 8006380:	607b      	str	r3, [r7, #4]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2b05      	cmp	r3, #5
 8006386:	dddf      	ble.n	8006348 <ms5611_init+0xc>
	}
}
 8006388:	bf00      	nop
 800638a:	bf00      	nop
 800638c:	3708      	adds	r7, #8
 800638e:	46bd      	mov	sp, r7
 8006390:	bd80      	pop	{r7, pc}
 8006392:	bf00      	nop
 8006394:	2000069c 	.word	0x2000069c

08006398 <ms5611_update_pressure>:

/**
 * Read raw pressure from MS5611.
 */
void ms5611_update_pressure(){
 8006398:	b580      	push	{r7, lr}
 800639a:	b082      	sub	sp, #8
 800639c:	af00      	add	r7, sp, #0
	uint8_t buffer[3] = {0x00,0x00,0x00};
 800639e:	4a17      	ldr	r2, [pc, #92]	; (80063fc <ms5611_update_pressure+0x64>)
 80063a0:	463b      	mov	r3, r7
 80063a2:	6812      	ldr	r2, [r2, #0]
 80063a4:	4611      	mov	r1, r2
 80063a6:	8019      	strh	r1, [r3, #0]
 80063a8:	3302      	adds	r3, #2
 80063aa:	0c12      	lsrs	r2, r2, #16
 80063ac:	701a      	strb	r2, [r3, #0]
	int state;
	state = ms5611_write_i2c(MS5611_CMD_CONVERT_D1 | (selected_osr << 1),0,buffer);
 80063ae:	4b14      	ldr	r3, [pc, #80]	; (8006400 <ms5611_update_pressure+0x68>)
 80063b0:	781b      	ldrb	r3, [r3, #0]
 80063b2:	005b      	lsls	r3, r3, #1
 80063b4:	b25b      	sxtb	r3, r3
 80063b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063ba:	b25b      	sxtb	r3, r3
 80063bc:	b2db      	uxtb	r3, r3
 80063be:	463a      	mov	r2, r7
 80063c0:	2100      	movs	r1, #0
 80063c2:	4618      	mov	r0, r3
 80063c4:	f7ff ff98 	bl	80062f8 <ms5611_write_i2c>
 80063c8:	4603      	mov	r3, r0
 80063ca:	607b      	str	r3, [r7, #4]

	HAL_Delay(12);//time delay necessary for ADC to convert, must be >= 9.02ms
 80063cc:	200c      	movs	r0, #12
 80063ce:	f000 fb4f 	bl	8006a70 <HAL_Delay>

	state = ms5611_read_i2c(MS5611_CMD_ADC_READ,3,buffer);
 80063d2:	463b      	mov	r3, r7
 80063d4:	461a      	mov	r2, r3
 80063d6:	2103      	movs	r1, #3
 80063d8:	2000      	movs	r0, #0
 80063da:	f7ff ff6b 	bl	80062b4 <ms5611_read_i2c>
 80063de:	4603      	mov	r3, r0
 80063e0:	607b      	str	r3, [r7, #4]
	raw_pressure = ((uint32_t)buffer[0] << 16) | ((uint32_t)buffer[1] << 8) | ((uint32_t)buffer[2]);
 80063e2:	783b      	ldrb	r3, [r7, #0]
 80063e4:	041a      	lsls	r2, r3, #16
 80063e6:	787b      	ldrb	r3, [r7, #1]
 80063e8:	021b      	lsls	r3, r3, #8
 80063ea:	4313      	orrs	r3, r2
 80063ec:	78ba      	ldrb	r2, [r7, #2]
 80063ee:	4313      	orrs	r3, r2
 80063f0:	4a04      	ldr	r2, [pc, #16]	; (8006404 <ms5611_update_pressure+0x6c>)
 80063f2:	6013      	str	r3, [r2, #0]

}
 80063f4:	bf00      	nop
 80063f6:	3708      	adds	r7, #8
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	08011414 	.word	0x08011414
 8006400:	200001e0 	.word	0x200001e0
 8006404:	20000698 	.word	0x20000698

08006408 <ms5611_update_temperature>:

/**
 * Read raw temperature from MS5611.
 */
void ms5611_update_temperature(){
 8006408:	b580      	push	{r7, lr}
 800640a:	b082      	sub	sp, #8
 800640c:	af00      	add	r7, sp, #0
	uint8_t buffer[3] = {0x00,0x00,0x00};
 800640e:	4a17      	ldr	r2, [pc, #92]	; (800646c <ms5611_update_temperature+0x64>)
 8006410:	463b      	mov	r3, r7
 8006412:	6812      	ldr	r2, [r2, #0]
 8006414:	4611      	mov	r1, r2
 8006416:	8019      	strh	r1, [r3, #0]
 8006418:	3302      	adds	r3, #2
 800641a:	0c12      	lsrs	r2, r2, #16
 800641c:	701a      	strb	r2, [r3, #0]
	int state;
	state = ms5611_write_i2c(MS5611_CMD_CONVERT_D2 | (selected_osr << 1),0,buffer);
 800641e:	4b14      	ldr	r3, [pc, #80]	; (8006470 <ms5611_update_temperature+0x68>)
 8006420:	781b      	ldrb	r3, [r3, #0]
 8006422:	005b      	lsls	r3, r3, #1
 8006424:	b25b      	sxtb	r3, r3
 8006426:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800642a:	b25b      	sxtb	r3, r3
 800642c:	b2db      	uxtb	r3, r3
 800642e:	463a      	mov	r2, r7
 8006430:	2100      	movs	r1, #0
 8006432:	4618      	mov	r0, r3
 8006434:	f7ff ff60 	bl	80062f8 <ms5611_write_i2c>
 8006438:	4603      	mov	r3, r0
 800643a:	607b      	str	r3, [r7, #4]

	HAL_Delay(12);//time delay necessary for ADC to convert, must be >= 9.02ms
 800643c:	200c      	movs	r0, #12
 800643e:	f000 fb17 	bl	8006a70 <HAL_Delay>

	state = ms5611_read_i2c(MS5611_CMD_ADC_READ,3,buffer);
 8006442:	463b      	mov	r3, r7
 8006444:	461a      	mov	r2, r3
 8006446:	2103      	movs	r1, #3
 8006448:	2000      	movs	r0, #0
 800644a:	f7ff ff33 	bl	80062b4 <ms5611_read_i2c>
 800644e:	4603      	mov	r3, r0
 8006450:	607b      	str	r3, [r7, #4]
	raw_temperature = ((uint32_t)buffer[0] << 16) | ((uint32_t)buffer[1] << 8) | ((uint32_t)buffer[2]);
 8006452:	783b      	ldrb	r3, [r7, #0]
 8006454:	041a      	lsls	r2, r3, #16
 8006456:	787b      	ldrb	r3, [r7, #1]
 8006458:	021b      	lsls	r3, r3, #8
 800645a:	4313      	orrs	r3, r2
 800645c:	78ba      	ldrb	r2, [r7, #2]
 800645e:	4313      	orrs	r3, r2
 8006460:	4a04      	ldr	r2, [pc, #16]	; (8006474 <ms5611_update_temperature+0x6c>)
 8006462:	6013      	str	r3, [r2, #0]
}
 8006464:	bf00      	nop
 8006466:	3708      	adds	r7, #8
 8006468:	46bd      	mov	sp, r7
 800646a:	bd80      	pop	{r7, pc}
 800646c:	08011414 	.word	0x08011414
 8006470:	200001e0 	.word	0x200001e0
 8006474:	200006a8 	.word	0x200006a8

08006478 <ms5611_update>:

/**
 *	Read raw temperature and pressure from MS5611
 */
void ms5611_update(){
 8006478:	b580      	push	{r7, lr}
 800647a:	af00      	add	r7, sp, #0
	ms5611_update_temperature();
 800647c:	f7ff ffc4 	bl	8006408 <ms5611_update_temperature>
	ms5611_update_pressure();
 8006480:	f7ff ff8a 	bl	8006398 <ms5611_update_pressure>
}
 8006484:	bf00      	nop
 8006486:	bd80      	pop	{r7, pc}

08006488 <ms5611_get_temperature>:

/**
 * Get calibrated temperature, unit: Celsius degrees
 * @return calibrated temperature
 */
double ms5611_get_temperature(){
 8006488:	b5b0      	push	{r4, r5, r7, lr}
 800648a:	b086      	sub	sp, #24
 800648c:	af00      	add	r7, sp, #0
	uint32_t dT = raw_temperature - ((uint32_t)fc[4] * 256);
 800648e:	4b36      	ldr	r3, [pc, #216]	; (8006568 <ms5611_get_temperature+0xe0>)
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	4b36      	ldr	r3, [pc, #216]	; (800656c <ms5611_get_temperature+0xe4>)
 8006494:	891b      	ldrh	r3, [r3, #8]
 8006496:	021b      	lsls	r3, r3, #8
 8006498:	1ad3      	subs	r3, r2, r3
 800649a:	60fb      	str	r3, [r7, #12]
	double TEMP = 2000.0 + dT * (fc[5] / (8388608.0));//unit 0.01 C
 800649c:	68f8      	ldr	r0, [r7, #12]
 800649e:	f7f9 ffd5 	bl	800044c <__aeabi_ui2d>
 80064a2:	4604      	mov	r4, r0
 80064a4:	460d      	mov	r5, r1
 80064a6:	4b31      	ldr	r3, [pc, #196]	; (800656c <ms5611_get_temperature+0xe4>)
 80064a8:	895b      	ldrh	r3, [r3, #10]
 80064aa:	4618      	mov	r0, r3
 80064ac:	f7f9 ffde 	bl	800046c <__aeabi_i2d>
 80064b0:	f04f 0200 	mov.w	r2, #0
 80064b4:	4b2e      	ldr	r3, [pc, #184]	; (8006570 <ms5611_get_temperature+0xe8>)
 80064b6:	f7fa f96d 	bl	8000794 <__aeabi_ddiv>
 80064ba:	4602      	mov	r2, r0
 80064bc:	460b      	mov	r3, r1
 80064be:	4620      	mov	r0, r4
 80064c0:	4629      	mov	r1, r5
 80064c2:	f7fa f83d 	bl	8000540 <__aeabi_dmul>
 80064c6:	4602      	mov	r2, r0
 80064c8:	460b      	mov	r3, r1
 80064ca:	4610      	mov	r0, r2
 80064cc:	4619      	mov	r1, r3
 80064ce:	f04f 0200 	mov.w	r2, #0
 80064d2:	4b28      	ldr	r3, [pc, #160]	; (8006574 <ms5611_get_temperature+0xec>)
 80064d4:	f7f9 fe7e 	bl	80001d4 <__adddf3>
 80064d8:	4602      	mov	r2, r0
 80064da:	460b      	mov	r3, r1
 80064dc:	e9c7 2300 	strd	r2, r3, [r7]

	double T2=0;
 80064e0:	f04f 0200 	mov.w	r2, #0
 80064e4:	f04f 0300 	mov.w	r3, #0
 80064e8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	if (TEMP < 2000){
 80064ec:	f04f 0200 	mov.w	r2, #0
 80064f0:	4b20      	ldr	r3, [pc, #128]	; (8006574 <ms5611_get_temperature+0xec>)
 80064f2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80064f6:	f7fa fa95 	bl	8000a24 <__aeabi_dcmplt>
 80064fa:	4603      	mov	r3, r0
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d016      	beq.n	800652e <ms5611_get_temperature+0xa6>
		//temperature < 20 Celsius
		T2 = dT * (dT / (2147483648.0));
 8006500:	68f8      	ldr	r0, [r7, #12]
 8006502:	f7f9 ffa3 	bl	800044c <__aeabi_ui2d>
 8006506:	4604      	mov	r4, r0
 8006508:	460d      	mov	r5, r1
 800650a:	68f8      	ldr	r0, [r7, #12]
 800650c:	f7f9 ff9e 	bl	800044c <__aeabi_ui2d>
 8006510:	f04f 0200 	mov.w	r2, #0
 8006514:	4b18      	ldr	r3, [pc, #96]	; (8006578 <ms5611_get_temperature+0xf0>)
 8006516:	f7fa f93d 	bl	8000794 <__aeabi_ddiv>
 800651a:	4602      	mov	r2, r0
 800651c:	460b      	mov	r3, r1
 800651e:	4620      	mov	r0, r4
 8006520:	4629      	mov	r1, r5
 8006522:	f7fa f80d 	bl	8000540 <__aeabi_dmul>
 8006526:	4602      	mov	r2, r0
 8006528:	460b      	mov	r3, r1
 800652a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	}

	TEMP = TEMP - T2;
 800652e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006532:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006536:	f7f9 fe4b 	bl	80001d0 <__aeabi_dsub>
 800653a:	4602      	mov	r2, r0
 800653c:	460b      	mov	r3, r1
 800653e:	e9c7 2300 	strd	r2, r3, [r7]
	return TEMP / 100;
 8006542:	f04f 0200 	mov.w	r2, #0
 8006546:	4b0d      	ldr	r3, [pc, #52]	; (800657c <ms5611_get_temperature+0xf4>)
 8006548:	e9d7 0100 	ldrd	r0, r1, [r7]
 800654c:	f7fa f922 	bl	8000794 <__aeabi_ddiv>
 8006550:	4602      	mov	r2, r0
 8006552:	460b      	mov	r3, r1
 8006554:	ec43 2b17 	vmov	d7, r2, r3
}
 8006558:	eeb0 0a47 	vmov.f32	s0, s14
 800655c:	eef0 0a67 	vmov.f32	s1, s15
 8006560:	3718      	adds	r7, #24
 8006562:	46bd      	mov	sp, r7
 8006564:	bdb0      	pop	{r4, r5, r7, pc}
 8006566:	bf00      	nop
 8006568:	200006a8 	.word	0x200006a8
 800656c:	2000069c 	.word	0x2000069c
 8006570:	41600000 	.word	0x41600000
 8006574:	409f4000 	.word	0x409f4000
 8006578:	41e00000 	.word	0x41e00000
 800657c:	40590000 	.word	0x40590000

08006580 <ms5611_get_pressure>:

/**
 * Get calibrated pressure, unit: mBar
 * @return calibrated pressure
 */
double ms5611_get_pressure(){
 8006580:	b5b0      	push	{r4, r5, r7, lr}
 8006582:	b090      	sub	sp, #64	; 0x40
 8006584:	af00      	add	r7, sp, #0

	uint32_t dT = raw_temperature - ((uint32_t)fc[4] * 256);
 8006586:	4bc4      	ldr	r3, [pc, #784]	; (8006898 <ms5611_get_pressure+0x318>)
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	4bc4      	ldr	r3, [pc, #784]	; (800689c <ms5611_get_pressure+0x31c>)
 800658c:	891b      	ldrh	r3, [r3, #8]
 800658e:	021b      	lsls	r3, r3, #8
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	627b      	str	r3, [r7, #36]	; 0x24
	double TEMP = 2000.0 + dT * (fc[5] / (8388608.0));//unit 0.01 C
 8006594:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006596:	f7f9 ff59 	bl	800044c <__aeabi_ui2d>
 800659a:	4604      	mov	r4, r0
 800659c:	460d      	mov	r5, r1
 800659e:	4bbf      	ldr	r3, [pc, #764]	; (800689c <ms5611_get_pressure+0x31c>)
 80065a0:	895b      	ldrh	r3, [r3, #10]
 80065a2:	4618      	mov	r0, r3
 80065a4:	f7f9 ff62 	bl	800046c <__aeabi_i2d>
 80065a8:	f04f 0200 	mov.w	r2, #0
 80065ac:	4bbc      	ldr	r3, [pc, #752]	; (80068a0 <ms5611_get_pressure+0x320>)
 80065ae:	f7fa f8f1 	bl	8000794 <__aeabi_ddiv>
 80065b2:	4602      	mov	r2, r0
 80065b4:	460b      	mov	r3, r1
 80065b6:	4620      	mov	r0, r4
 80065b8:	4629      	mov	r1, r5
 80065ba:	f7f9 ffc1 	bl	8000540 <__aeabi_dmul>
 80065be:	4602      	mov	r2, r0
 80065c0:	460b      	mov	r3, r1
 80065c2:	4610      	mov	r0, r2
 80065c4:	4619      	mov	r1, r3
 80065c6:	f04f 0200 	mov.w	r2, #0
 80065ca:	4bb6      	ldr	r3, [pc, #728]	; (80068a4 <ms5611_get_pressure+0x324>)
 80065cc:	f7f9 fe02 	bl	80001d4 <__adddf3>
 80065d0:	4602      	mov	r2, r0
 80065d2:	460b      	mov	r3, r1
 80065d4:	e9c7 2306 	strd	r2, r3, [r7, #24]

	double OFF = fc[1] * (65536) + fc[3] * dT / (128);
 80065d8:	4bb0      	ldr	r3, [pc, #704]	; (800689c <ms5611_get_pressure+0x31c>)
 80065da:	885b      	ldrh	r3, [r3, #2]
 80065dc:	041b      	lsls	r3, r3, #16
 80065de:	461a      	mov	r2, r3
 80065e0:	4bae      	ldr	r3, [pc, #696]	; (800689c <ms5611_get_pressure+0x31c>)
 80065e2:	88db      	ldrh	r3, [r3, #6]
 80065e4:	4619      	mov	r1, r3
 80065e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065e8:	fb03 f301 	mul.w	r3, r3, r1
 80065ec:	09db      	lsrs	r3, r3, #7
 80065ee:	4413      	add	r3, r2
 80065f0:	4618      	mov	r0, r3
 80065f2:	f7f9 ff2b 	bl	800044c <__aeabi_ui2d>
 80065f6:	4602      	mov	r2, r0
 80065f8:	460b      	mov	r3, r1
 80065fa:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double SENS = fc[0] * (32768) + fc[2] * dT / (256);
 80065fe:	4ba7      	ldr	r3, [pc, #668]	; (800689c <ms5611_get_pressure+0x31c>)
 8006600:	881b      	ldrh	r3, [r3, #0]
 8006602:	03db      	lsls	r3, r3, #15
 8006604:	461a      	mov	r2, r3
 8006606:	4ba5      	ldr	r3, [pc, #660]	; (800689c <ms5611_get_pressure+0x31c>)
 8006608:	889b      	ldrh	r3, [r3, #4]
 800660a:	4619      	mov	r1, r3
 800660c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800660e:	fb03 f301 	mul.w	r3, r3, r1
 8006612:	0a1b      	lsrs	r3, r3, #8
 8006614:	4413      	add	r3, r2
 8006616:	4618      	mov	r0, r3
 8006618:	f7f9 ff18 	bl	800044c <__aeabi_ui2d>
 800661c:	4602      	mov	r2, r0
 800661e:	460b      	mov	r3, r1
 8006620:	e9c7 2302 	strd	r2, r3, [r7, #8]

	double P = (raw_pressure * SENS / (2097152.0) - OFF) / (32768);//unit 0.01mbar
 8006624:	4ba0      	ldr	r3, [pc, #640]	; (80068a8 <ms5611_get_pressure+0x328>)
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	4618      	mov	r0, r3
 800662a:	f7f9 ff0f 	bl	800044c <__aeabi_ui2d>
 800662e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006632:	f7f9 ff85 	bl	8000540 <__aeabi_dmul>
 8006636:	4602      	mov	r2, r0
 8006638:	460b      	mov	r3, r1
 800663a:	4610      	mov	r0, r2
 800663c:	4619      	mov	r1, r3
 800663e:	f04f 0200 	mov.w	r2, #0
 8006642:	4b9a      	ldr	r3, [pc, #616]	; (80068ac <ms5611_get_pressure+0x32c>)
 8006644:	f7fa f8a6 	bl	8000794 <__aeabi_ddiv>
 8006648:	4602      	mov	r2, r0
 800664a:	460b      	mov	r3, r1
 800664c:	4610      	mov	r0, r2
 800664e:	4619      	mov	r1, r3
 8006650:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006654:	f7f9 fdbc 	bl	80001d0 <__aeabi_dsub>
 8006658:	4602      	mov	r2, r0
 800665a:	460b      	mov	r3, r1
 800665c:	4610      	mov	r0, r2
 800665e:	4619      	mov	r1, r3
 8006660:	f04f 0200 	mov.w	r2, #0
 8006664:	4b92      	ldr	r3, [pc, #584]	; (80068b0 <ms5611_get_pressure+0x330>)
 8006666:	f7fa f895 	bl	8000794 <__aeabi_ddiv>
 800666a:	4602      	mov	r2, r0
 800666c:	460b      	mov	r3, r1
 800666e:	e9c7 2300 	strd	r2, r3, [r7]

	double T2=0, OFF2=0, SENS2=0;
 8006672:	f04f 0200 	mov.w	r2, #0
 8006676:	f04f 0300 	mov.w	r3, #0
 800667a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 800667e:	f04f 0200 	mov.w	r2, #0
 8006682:	f04f 0300 	mov.w	r3, #0
 8006686:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 800668a:	f04f 0200 	mov.w	r2, #0
 800668e:	f04f 0300 	mov.w	r3, #0
 8006692:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	if (TEMP < 2000){
 8006696:	f04f 0200 	mov.w	r2, #0
 800669a:	4b82      	ldr	r3, [pc, #520]	; (80068a4 <ms5611_get_pressure+0x324>)
 800669c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80066a0:	f7fa f9c0 	bl	8000a24 <__aeabi_dcmplt>
 80066a4:	4603      	mov	r3, r0
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	f000 80cc 	beq.w	8006844 <ms5611_get_pressure+0x2c4>
		//temperature < 20 Celsius
		T2 = dT * dT / (2147483648);
 80066ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066ae:	fb03 f303 	mul.w	r3, r3, r3
 80066b2:	0fdb      	lsrs	r3, r3, #31
 80066b4:	461a      	mov	r2, r3
 80066b6:	f04f 0300 	mov.w	r3, #0
 80066ba:	4610      	mov	r0, r2
 80066bc:	4619      	mov	r1, r3
 80066be:	f7f9 ff11 	bl	80004e4 <__aeabi_l2d>
 80066c2:	4602      	mov	r2, r0
 80066c4:	460b      	mov	r3, r1
 80066c6:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
		OFF2 = 5 * (TEMP-2000) * (TEMP-2000) / 2;
 80066ca:	f04f 0200 	mov.w	r2, #0
 80066ce:	4b75      	ldr	r3, [pc, #468]	; (80068a4 <ms5611_get_pressure+0x324>)
 80066d0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80066d4:	f7f9 fd7c 	bl	80001d0 <__aeabi_dsub>
 80066d8:	4602      	mov	r2, r0
 80066da:	460b      	mov	r3, r1
 80066dc:	4610      	mov	r0, r2
 80066de:	4619      	mov	r1, r3
 80066e0:	f04f 0200 	mov.w	r2, #0
 80066e4:	4b73      	ldr	r3, [pc, #460]	; (80068b4 <ms5611_get_pressure+0x334>)
 80066e6:	f7f9 ff2b 	bl	8000540 <__aeabi_dmul>
 80066ea:	4602      	mov	r2, r0
 80066ec:	460b      	mov	r3, r1
 80066ee:	4614      	mov	r4, r2
 80066f0:	461d      	mov	r5, r3
 80066f2:	f04f 0200 	mov.w	r2, #0
 80066f6:	4b6b      	ldr	r3, [pc, #428]	; (80068a4 <ms5611_get_pressure+0x324>)
 80066f8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80066fc:	f7f9 fd68 	bl	80001d0 <__aeabi_dsub>
 8006700:	4602      	mov	r2, r0
 8006702:	460b      	mov	r3, r1
 8006704:	4620      	mov	r0, r4
 8006706:	4629      	mov	r1, r5
 8006708:	f7f9 ff1a 	bl	8000540 <__aeabi_dmul>
 800670c:	4602      	mov	r2, r0
 800670e:	460b      	mov	r3, r1
 8006710:	4610      	mov	r0, r2
 8006712:	4619      	mov	r1, r3
 8006714:	f04f 0200 	mov.w	r2, #0
 8006718:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800671c:	f7fa f83a 	bl	8000794 <__aeabi_ddiv>
 8006720:	4602      	mov	r2, r0
 8006722:	460b      	mov	r3, r1
 8006724:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		SENS2 = 5 * (TEMP-2000) * (TEMP-2000) / 4;
 8006728:	f04f 0200 	mov.w	r2, #0
 800672c:	4b5d      	ldr	r3, [pc, #372]	; (80068a4 <ms5611_get_pressure+0x324>)
 800672e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006732:	f7f9 fd4d 	bl	80001d0 <__aeabi_dsub>
 8006736:	4602      	mov	r2, r0
 8006738:	460b      	mov	r3, r1
 800673a:	4610      	mov	r0, r2
 800673c:	4619      	mov	r1, r3
 800673e:	f04f 0200 	mov.w	r2, #0
 8006742:	4b5c      	ldr	r3, [pc, #368]	; (80068b4 <ms5611_get_pressure+0x334>)
 8006744:	f7f9 fefc 	bl	8000540 <__aeabi_dmul>
 8006748:	4602      	mov	r2, r0
 800674a:	460b      	mov	r3, r1
 800674c:	4614      	mov	r4, r2
 800674e:	461d      	mov	r5, r3
 8006750:	f04f 0200 	mov.w	r2, #0
 8006754:	4b53      	ldr	r3, [pc, #332]	; (80068a4 <ms5611_get_pressure+0x324>)
 8006756:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800675a:	f7f9 fd39 	bl	80001d0 <__aeabi_dsub>
 800675e:	4602      	mov	r2, r0
 8006760:	460b      	mov	r3, r1
 8006762:	4620      	mov	r0, r4
 8006764:	4629      	mov	r1, r5
 8006766:	f7f9 feeb 	bl	8000540 <__aeabi_dmul>
 800676a:	4602      	mov	r2, r0
 800676c:	460b      	mov	r3, r1
 800676e:	4610      	mov	r0, r2
 8006770:	4619      	mov	r1, r3
 8006772:	f04f 0200 	mov.w	r2, #0
 8006776:	4b50      	ldr	r3, [pc, #320]	; (80068b8 <ms5611_get_pressure+0x338>)
 8006778:	f7fa f80c 	bl	8000794 <__aeabi_ddiv>
 800677c:	4602      	mov	r2, r0
 800677e:	460b      	mov	r3, r1
 8006780:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		if (TEMP < -1500){
 8006784:	a340      	add	r3, pc, #256	; (adr r3, 8006888 <ms5611_get_pressure+0x308>)
 8006786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800678a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800678e:	f7fa f949 	bl	8000a24 <__aeabi_dcmplt>
 8006792:	4603      	mov	r3, r0
 8006794:	2b00      	cmp	r3, #0
 8006796:	d055      	beq.n	8006844 <ms5611_get_pressure+0x2c4>
			//temperature < -15 Celsius
			OFF2 = OFF2 + 7 * (TEMP + 1500) * (TEMP + 1500);
 8006798:	a33d      	add	r3, pc, #244	; (adr r3, 8006890 <ms5611_get_pressure+0x310>)
 800679a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800679e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80067a2:	f7f9 fd17 	bl	80001d4 <__adddf3>
 80067a6:	4602      	mov	r2, r0
 80067a8:	460b      	mov	r3, r1
 80067aa:	4610      	mov	r0, r2
 80067ac:	4619      	mov	r1, r3
 80067ae:	f04f 0200 	mov.w	r2, #0
 80067b2:	4b42      	ldr	r3, [pc, #264]	; (80068bc <ms5611_get_pressure+0x33c>)
 80067b4:	f7f9 fec4 	bl	8000540 <__aeabi_dmul>
 80067b8:	4602      	mov	r2, r0
 80067ba:	460b      	mov	r3, r1
 80067bc:	4614      	mov	r4, r2
 80067be:	461d      	mov	r5, r3
 80067c0:	a333      	add	r3, pc, #204	; (adr r3, 8006890 <ms5611_get_pressure+0x310>)
 80067c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067c6:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80067ca:	f7f9 fd03 	bl	80001d4 <__adddf3>
 80067ce:	4602      	mov	r2, r0
 80067d0:	460b      	mov	r3, r1
 80067d2:	4620      	mov	r0, r4
 80067d4:	4629      	mov	r1, r5
 80067d6:	f7f9 feb3 	bl	8000540 <__aeabi_dmul>
 80067da:	4602      	mov	r2, r0
 80067dc:	460b      	mov	r3, r1
 80067de:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 80067e2:	f7f9 fcf7 	bl	80001d4 <__adddf3>
 80067e6:	4602      	mov	r2, r0
 80067e8:	460b      	mov	r3, r1
 80067ea:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
			SENS2 = SENS2 + 11/2 * (TEMP + 1500) * (TEMP + 1500);
 80067ee:	a328      	add	r3, pc, #160	; (adr r3, 8006890 <ms5611_get_pressure+0x310>)
 80067f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80067f8:	f7f9 fcec 	bl	80001d4 <__adddf3>
 80067fc:	4602      	mov	r2, r0
 80067fe:	460b      	mov	r3, r1
 8006800:	4610      	mov	r0, r2
 8006802:	4619      	mov	r1, r3
 8006804:	f04f 0200 	mov.w	r2, #0
 8006808:	4b2a      	ldr	r3, [pc, #168]	; (80068b4 <ms5611_get_pressure+0x334>)
 800680a:	f7f9 fe99 	bl	8000540 <__aeabi_dmul>
 800680e:	4602      	mov	r2, r0
 8006810:	460b      	mov	r3, r1
 8006812:	4614      	mov	r4, r2
 8006814:	461d      	mov	r5, r3
 8006816:	a31e      	add	r3, pc, #120	; (adr r3, 8006890 <ms5611_get_pressure+0x310>)
 8006818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800681c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006820:	f7f9 fcd8 	bl	80001d4 <__adddf3>
 8006824:	4602      	mov	r2, r0
 8006826:	460b      	mov	r3, r1
 8006828:	4620      	mov	r0, r4
 800682a:	4629      	mov	r1, r5
 800682c:	f7f9 fe88 	bl	8000540 <__aeabi_dmul>
 8006830:	4602      	mov	r2, r0
 8006832:	460b      	mov	r3, r1
 8006834:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006838:	f7f9 fccc 	bl	80001d4 <__adddf3>
 800683c:	4602      	mov	r2, r0
 800683e:	460b      	mov	r3, r1
 8006840:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
	}

	TEMP = TEMP - T2;
 8006844:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006848:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800684c:	f7f9 fcc0 	bl	80001d0 <__aeabi_dsub>
 8006850:	4602      	mov	r2, r0
 8006852:	460b      	mov	r3, r1
 8006854:	e9c7 2306 	strd	r2, r3, [r7, #24]
	OFF = OFF - OFF2;
 8006858:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800685c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8006860:	f7f9 fcb6 	bl	80001d0 <__aeabi_dsub>
 8006864:	4602      	mov	r2, r0
 8006866:	460b      	mov	r3, r1
 8006868:	e9c7 2304 	strd	r2, r3, [r7, #16]
	SENS = SENS - SENS2;
 800686c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006870:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006874:	f7f9 fcac 	bl	80001d0 <__aeabi_dsub>
 8006878:	4602      	mov	r2, r0
 800687a:	460b      	mov	r3, r1
 800687c:	e9c7 2302 	strd	r2, r3, [r7, #8]

	P = (raw_pressure * SENS / (2097152.0) - OFF) / (32768);//unit mbar
 8006880:	4b09      	ldr	r3, [pc, #36]	; (80068a8 <ms5611_get_pressure+0x328>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	4618      	mov	r0, r3
 8006886:	e01b      	b.n	80068c0 <ms5611_get_pressure+0x340>
 8006888:	00000000 	.word	0x00000000
 800688c:	c0977000 	.word	0xc0977000
 8006890:	00000000 	.word	0x00000000
 8006894:	40977000 	.word	0x40977000
 8006898:	200006a8 	.word	0x200006a8
 800689c:	2000069c 	.word	0x2000069c
 80068a0:	41600000 	.word	0x41600000
 80068a4:	409f4000 	.word	0x409f4000
 80068a8:	20000698 	.word	0x20000698
 80068ac:	41400000 	.word	0x41400000
 80068b0:	40e00000 	.word	0x40e00000
 80068b4:	40140000 	.word	0x40140000
 80068b8:	40100000 	.word	0x40100000
 80068bc:	401c0000 	.word	0x401c0000
 80068c0:	f7f9 fdc4 	bl	800044c <__aeabi_ui2d>
 80068c4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80068c8:	f7f9 fe3a 	bl	8000540 <__aeabi_dmul>
 80068cc:	4602      	mov	r2, r0
 80068ce:	460b      	mov	r3, r1
 80068d0:	4610      	mov	r0, r2
 80068d2:	4619      	mov	r1, r3
 80068d4:	f04f 0200 	mov.w	r2, #0
 80068d8:	4b14      	ldr	r3, [pc, #80]	; (800692c <ms5611_get_pressure+0x3ac>)
 80068da:	f7f9 ff5b 	bl	8000794 <__aeabi_ddiv>
 80068de:	4602      	mov	r2, r0
 80068e0:	460b      	mov	r3, r1
 80068e2:	4610      	mov	r0, r2
 80068e4:	4619      	mov	r1, r3
 80068e6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80068ea:	f7f9 fc71 	bl	80001d0 <__aeabi_dsub>
 80068ee:	4602      	mov	r2, r0
 80068f0:	460b      	mov	r3, r1
 80068f2:	4610      	mov	r0, r2
 80068f4:	4619      	mov	r1, r3
 80068f6:	f04f 0200 	mov.w	r2, #0
 80068fa:	4b0d      	ldr	r3, [pc, #52]	; (8006930 <ms5611_get_pressure+0x3b0>)
 80068fc:	f7f9 ff4a 	bl	8000794 <__aeabi_ddiv>
 8006900:	4602      	mov	r2, r0
 8006902:	460b      	mov	r3, r1
 8006904:	e9c7 2300 	strd	r2, r3, [r7]
	return P / 100;//unit mbar
 8006908:	f04f 0200 	mov.w	r2, #0
 800690c:	4b09      	ldr	r3, [pc, #36]	; (8006934 <ms5611_get_pressure+0x3b4>)
 800690e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006912:	f7f9 ff3f 	bl	8000794 <__aeabi_ddiv>
 8006916:	4602      	mov	r2, r0
 8006918:	460b      	mov	r3, r1
 800691a:	ec43 2b17 	vmov	d7, r2, r3
}
 800691e:	eeb0 0a47 	vmov.f32	s0, s14
 8006922:	eef0 0a67 	vmov.f32	s1, s15
 8006926:	3740      	adds	r7, #64	; 0x40
 8006928:	46bd      	mov	sp, r7
 800692a:	bdb0      	pop	{r4, r5, r7, pc}
 800692c:	41400000 	.word	0x41400000
 8006930:	40e00000 	.word	0x40e00000
 8006934:	40590000 	.word	0x40590000

08006938 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8006938:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006970 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800693c:	480d      	ldr	r0, [pc, #52]	; (8006974 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800693e:	490e      	ldr	r1, [pc, #56]	; (8006978 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8006940:	4a0e      	ldr	r2, [pc, #56]	; (800697c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8006942:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006944:	e002      	b.n	800694c <LoopCopyDataInit>

08006946 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006946:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006948:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800694a:	3304      	adds	r3, #4

0800694c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800694c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800694e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006950:	d3f9      	bcc.n	8006946 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006952:	4a0b      	ldr	r2, [pc, #44]	; (8006980 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8006954:	4c0b      	ldr	r4, [pc, #44]	; (8006984 <LoopFillZerobss+0x26>)
  movs r3, #0
 8006956:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006958:	e001      	b.n	800695e <LoopFillZerobss>

0800695a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800695a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800695c:	3204      	adds	r2, #4

0800695e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800695e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006960:	d3fb      	bcc.n	800695a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006962:	f7fb ff21 	bl	80027a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006966:	f00a f839 	bl	80109dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800696a:	f7fa fefd 	bl	8001768 <main>
  bx  lr    
 800696e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006970:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8006974:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006978:	20000274 	.word	0x20000274
  ldr r2, =_sidata
 800697c:	080118e8 	.word	0x080118e8
  ldr r2, =_sbss
 8006980:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 8006984:	20000d9c 	.word	0x20000d9c

08006988 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006988:	e7fe      	b.n	8006988 <ADC_IRQHandler>
	...

0800698c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800698c:	b580      	push	{r7, lr}
 800698e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006990:	4b0e      	ldr	r3, [pc, #56]	; (80069cc <HAL_Init+0x40>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a0d      	ldr	r2, [pc, #52]	; (80069cc <HAL_Init+0x40>)
 8006996:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800699a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800699c:	4b0b      	ldr	r3, [pc, #44]	; (80069cc <HAL_Init+0x40>)
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a0a      	ldr	r2, [pc, #40]	; (80069cc <HAL_Init+0x40>)
 80069a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80069a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80069a8:	4b08      	ldr	r3, [pc, #32]	; (80069cc <HAL_Init+0x40>)
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	4a07      	ldr	r2, [pc, #28]	; (80069cc <HAL_Init+0x40>)
 80069ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80069b4:	2003      	movs	r0, #3
 80069b6:	f000 f94f 	bl	8006c58 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80069ba:	2000      	movs	r0, #0
 80069bc:	f000 f808 	bl	80069d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80069c0:	f7fb fb86 	bl	80020d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80069c4:	2300      	movs	r3, #0
}
 80069c6:	4618      	mov	r0, r3
 80069c8:	bd80      	pop	{r7, pc}
 80069ca:	bf00      	nop
 80069cc:	40023c00 	.word	0x40023c00

080069d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80069d0:	b580      	push	{r7, lr}
 80069d2:	b082      	sub	sp, #8
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80069d8:	4b12      	ldr	r3, [pc, #72]	; (8006a24 <HAL_InitTick+0x54>)
 80069da:	681a      	ldr	r2, [r3, #0]
 80069dc:	4b12      	ldr	r3, [pc, #72]	; (8006a28 <HAL_InitTick+0x58>)
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	4619      	mov	r1, r3
 80069e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80069e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80069ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80069ee:	4618      	mov	r0, r3
 80069f0:	f000 f967 	bl	8006cc2 <HAL_SYSTICK_Config>
 80069f4:	4603      	mov	r3, r0
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d001      	beq.n	80069fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	e00e      	b.n	8006a1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2b0f      	cmp	r3, #15
 8006a02:	d80a      	bhi.n	8006a1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006a04:	2200      	movs	r2, #0
 8006a06:	6879      	ldr	r1, [r7, #4]
 8006a08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a0c:	f000 f92f 	bl	8006c6e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006a10:	4a06      	ldr	r2, [pc, #24]	; (8006a2c <HAL_InitTick+0x5c>)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006a16:	2300      	movs	r3, #0
 8006a18:	e000      	b.n	8006a1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006a1a:	2301      	movs	r3, #1
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3708      	adds	r7, #8
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	20000008 	.word	0x20000008
 8006a28:	200001e8 	.word	0x200001e8
 8006a2c:	200001e4 	.word	0x200001e4

08006a30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006a30:	b480      	push	{r7}
 8006a32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006a34:	4b06      	ldr	r3, [pc, #24]	; (8006a50 <HAL_IncTick+0x20>)
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	461a      	mov	r2, r3
 8006a3a:	4b06      	ldr	r3, [pc, #24]	; (8006a54 <HAL_IncTick+0x24>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4413      	add	r3, r2
 8006a40:	4a04      	ldr	r2, [pc, #16]	; (8006a54 <HAL_IncTick+0x24>)
 8006a42:	6013      	str	r3, [r2, #0]
}
 8006a44:	bf00      	nop
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	4770      	bx	lr
 8006a4e:	bf00      	nop
 8006a50:	200001e8 	.word	0x200001e8
 8006a54:	200006ac 	.word	0x200006ac

08006a58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006a58:	b480      	push	{r7}
 8006a5a:	af00      	add	r7, sp, #0
  return uwTick;
 8006a5c:	4b03      	ldr	r3, [pc, #12]	; (8006a6c <HAL_GetTick+0x14>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	200006ac 	.word	0x200006ac

08006a70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006a78:	f7ff ffee 	bl	8006a58 <HAL_GetTick>
 8006a7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006a88:	d005      	beq.n	8006a96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006a8a:	4b0a      	ldr	r3, [pc, #40]	; (8006ab4 <HAL_Delay+0x44>)
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	461a      	mov	r2, r3
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	4413      	add	r3, r2
 8006a94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006a96:	bf00      	nop
 8006a98:	f7ff ffde 	bl	8006a58 <HAL_GetTick>
 8006a9c:	4602      	mov	r2, r0
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	1ad3      	subs	r3, r2, r3
 8006aa2:	68fa      	ldr	r2, [r7, #12]
 8006aa4:	429a      	cmp	r2, r3
 8006aa6:	d8f7      	bhi.n	8006a98 <HAL_Delay+0x28>
  {
  }
}
 8006aa8:	bf00      	nop
 8006aaa:	bf00      	nop
 8006aac:	3710      	adds	r7, #16
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}
 8006ab2:	bf00      	nop
 8006ab4:	200001e8 	.word	0x200001e8

08006ab8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b085      	sub	sp, #20
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f003 0307 	and.w	r3, r3, #7
 8006ac6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006ac8:	4b0c      	ldr	r3, [pc, #48]	; (8006afc <__NVIC_SetPriorityGrouping+0x44>)
 8006aca:	68db      	ldr	r3, [r3, #12]
 8006acc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006ace:	68ba      	ldr	r2, [r7, #8]
 8006ad0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006ad4:	4013      	ands	r3, r2
 8006ad6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006ae0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006ae4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006ae8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006aea:	4a04      	ldr	r2, [pc, #16]	; (8006afc <__NVIC_SetPriorityGrouping+0x44>)
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	60d3      	str	r3, [r2, #12]
}
 8006af0:	bf00      	nop
 8006af2:	3714      	adds	r7, #20
 8006af4:	46bd      	mov	sp, r7
 8006af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afa:	4770      	bx	lr
 8006afc:	e000ed00 	.word	0xe000ed00

08006b00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006b00:	b480      	push	{r7}
 8006b02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b04:	4b04      	ldr	r3, [pc, #16]	; (8006b18 <__NVIC_GetPriorityGrouping+0x18>)
 8006b06:	68db      	ldr	r3, [r3, #12]
 8006b08:	0a1b      	lsrs	r3, r3, #8
 8006b0a:	f003 0307 	and.w	r3, r3, #7
}
 8006b0e:	4618      	mov	r0, r3
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr
 8006b18:	e000ed00 	.word	0xe000ed00

08006b1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b083      	sub	sp, #12
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	4603      	mov	r3, r0
 8006b24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	db0b      	blt.n	8006b46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b2e:	79fb      	ldrb	r3, [r7, #7]
 8006b30:	f003 021f 	and.w	r2, r3, #31
 8006b34:	4907      	ldr	r1, [pc, #28]	; (8006b54 <__NVIC_EnableIRQ+0x38>)
 8006b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b3a:	095b      	lsrs	r3, r3, #5
 8006b3c:	2001      	movs	r0, #1
 8006b3e:	fa00 f202 	lsl.w	r2, r0, r2
 8006b42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006b46:	bf00      	nop
 8006b48:	370c      	adds	r7, #12
 8006b4a:	46bd      	mov	sp, r7
 8006b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b50:	4770      	bx	lr
 8006b52:	bf00      	nop
 8006b54:	e000e100 	.word	0xe000e100

08006b58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	4603      	mov	r3, r0
 8006b60:	6039      	str	r1, [r7, #0]
 8006b62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	db0a      	blt.n	8006b82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	b2da      	uxtb	r2, r3
 8006b70:	490c      	ldr	r1, [pc, #48]	; (8006ba4 <__NVIC_SetPriority+0x4c>)
 8006b72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b76:	0112      	lsls	r2, r2, #4
 8006b78:	b2d2      	uxtb	r2, r2
 8006b7a:	440b      	add	r3, r1
 8006b7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006b80:	e00a      	b.n	8006b98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	b2da      	uxtb	r2, r3
 8006b86:	4908      	ldr	r1, [pc, #32]	; (8006ba8 <__NVIC_SetPriority+0x50>)
 8006b88:	79fb      	ldrb	r3, [r7, #7]
 8006b8a:	f003 030f 	and.w	r3, r3, #15
 8006b8e:	3b04      	subs	r3, #4
 8006b90:	0112      	lsls	r2, r2, #4
 8006b92:	b2d2      	uxtb	r2, r2
 8006b94:	440b      	add	r3, r1
 8006b96:	761a      	strb	r2, [r3, #24]
}
 8006b98:	bf00      	nop
 8006b9a:	370c      	adds	r7, #12
 8006b9c:	46bd      	mov	sp, r7
 8006b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba2:	4770      	bx	lr
 8006ba4:	e000e100 	.word	0xe000e100
 8006ba8:	e000ed00 	.word	0xe000ed00

08006bac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b089      	sub	sp, #36	; 0x24
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	60f8      	str	r0, [r7, #12]
 8006bb4:	60b9      	str	r1, [r7, #8]
 8006bb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	f003 0307 	and.w	r3, r3, #7
 8006bbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006bc0:	69fb      	ldr	r3, [r7, #28]
 8006bc2:	f1c3 0307 	rsb	r3, r3, #7
 8006bc6:	2b04      	cmp	r3, #4
 8006bc8:	bf28      	it	cs
 8006bca:	2304      	movcs	r3, #4
 8006bcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	3304      	adds	r3, #4
 8006bd2:	2b06      	cmp	r3, #6
 8006bd4:	d902      	bls.n	8006bdc <NVIC_EncodePriority+0x30>
 8006bd6:	69fb      	ldr	r3, [r7, #28]
 8006bd8:	3b03      	subs	r3, #3
 8006bda:	e000      	b.n	8006bde <NVIC_EncodePriority+0x32>
 8006bdc:	2300      	movs	r3, #0
 8006bde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006be0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006be4:	69bb      	ldr	r3, [r7, #24]
 8006be6:	fa02 f303 	lsl.w	r3, r2, r3
 8006bea:	43da      	mvns	r2, r3
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	401a      	ands	r2, r3
 8006bf0:	697b      	ldr	r3, [r7, #20]
 8006bf2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006bf4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8006bfe:	43d9      	mvns	r1, r3
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c04:	4313      	orrs	r3, r2
         );
}
 8006c06:	4618      	mov	r0, r3
 8006c08:	3724      	adds	r7, #36	; 0x24
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c10:	4770      	bx	lr
	...

08006c14 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b082      	sub	sp, #8
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	3b01      	subs	r3, #1
 8006c20:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006c24:	d301      	bcc.n	8006c2a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006c26:	2301      	movs	r3, #1
 8006c28:	e00f      	b.n	8006c4a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006c2a:	4a0a      	ldr	r2, [pc, #40]	; (8006c54 <SysTick_Config+0x40>)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	3b01      	subs	r3, #1
 8006c30:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006c32:	210f      	movs	r1, #15
 8006c34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c38:	f7ff ff8e 	bl	8006b58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006c3c:	4b05      	ldr	r3, [pc, #20]	; (8006c54 <SysTick_Config+0x40>)
 8006c3e:	2200      	movs	r2, #0
 8006c40:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006c42:	4b04      	ldr	r3, [pc, #16]	; (8006c54 <SysTick_Config+0x40>)
 8006c44:	2207      	movs	r2, #7
 8006c46:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3708      	adds	r7, #8
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	e000e010 	.word	0xe000e010

08006c58 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	b082      	sub	sp, #8
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f7ff ff29 	bl	8006ab8 <__NVIC_SetPriorityGrouping>
}
 8006c66:	bf00      	nop
 8006c68:	3708      	adds	r7, #8
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}

08006c6e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006c6e:	b580      	push	{r7, lr}
 8006c70:	b086      	sub	sp, #24
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	4603      	mov	r3, r0
 8006c76:	60b9      	str	r1, [r7, #8]
 8006c78:	607a      	str	r2, [r7, #4]
 8006c7a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006c7c:	2300      	movs	r3, #0
 8006c7e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006c80:	f7ff ff3e 	bl	8006b00 <__NVIC_GetPriorityGrouping>
 8006c84:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	68b9      	ldr	r1, [r7, #8]
 8006c8a:	6978      	ldr	r0, [r7, #20]
 8006c8c:	f7ff ff8e 	bl	8006bac <NVIC_EncodePriority>
 8006c90:	4602      	mov	r2, r0
 8006c92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006c96:	4611      	mov	r1, r2
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f7ff ff5d 	bl	8006b58 <__NVIC_SetPriority>
}
 8006c9e:	bf00      	nop
 8006ca0:	3718      	adds	r7, #24
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}

08006ca6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ca6:	b580      	push	{r7, lr}
 8006ca8:	b082      	sub	sp, #8
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	4603      	mov	r3, r0
 8006cae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cb4:	4618      	mov	r0, r3
 8006cb6:	f7ff ff31 	bl	8006b1c <__NVIC_EnableIRQ>
}
 8006cba:	bf00      	nop
 8006cbc:	3708      	adds	r7, #8
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}

08006cc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006cc2:	b580      	push	{r7, lr}
 8006cc4:	b082      	sub	sp, #8
 8006cc6:	af00      	add	r7, sp, #0
 8006cc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f7ff ffa2 	bl	8006c14 <SysTick_Config>
 8006cd0:	4603      	mov	r3, r0
}
 8006cd2:	4618      	mov	r0, r3
 8006cd4:	3708      	adds	r7, #8
 8006cd6:	46bd      	mov	sp, r7
 8006cd8:	bd80      	pop	{r7, pc}
	...

08006cdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006cdc:	b480      	push	{r7}
 8006cde:	b089      	sub	sp, #36	; 0x24
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
 8006ce4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006cea:	2300      	movs	r3, #0
 8006cec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006cf2:	2300      	movs	r3, #0
 8006cf4:	61fb      	str	r3, [r7, #28]
 8006cf6:	e16b      	b.n	8006fd0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006cf8:	2201      	movs	r2, #1
 8006cfa:	69fb      	ldr	r3, [r7, #28]
 8006cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8006d00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	697a      	ldr	r2, [r7, #20]
 8006d08:	4013      	ands	r3, r2
 8006d0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006d0c:	693a      	ldr	r2, [r7, #16]
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	429a      	cmp	r2, r3
 8006d12:	f040 815a 	bne.w	8006fca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	f003 0303 	and.w	r3, r3, #3
 8006d1e:	2b01      	cmp	r3, #1
 8006d20:	d005      	beq.n	8006d2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006d22:	683b      	ldr	r3, [r7, #0]
 8006d24:	685b      	ldr	r3, [r3, #4]
 8006d26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006d2a:	2b02      	cmp	r3, #2
 8006d2c:	d130      	bne.n	8006d90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006d34:	69fb      	ldr	r3, [r7, #28]
 8006d36:	005b      	lsls	r3, r3, #1
 8006d38:	2203      	movs	r2, #3
 8006d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8006d3e:	43db      	mvns	r3, r3
 8006d40:	69ba      	ldr	r2, [r7, #24]
 8006d42:	4013      	ands	r3, r2
 8006d44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	68da      	ldr	r2, [r3, #12]
 8006d4a:	69fb      	ldr	r3, [r7, #28]
 8006d4c:	005b      	lsls	r3, r3, #1
 8006d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8006d52:	69ba      	ldr	r2, [r7, #24]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	69ba      	ldr	r2, [r7, #24]
 8006d5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	685b      	ldr	r3, [r3, #4]
 8006d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006d64:	2201      	movs	r2, #1
 8006d66:	69fb      	ldr	r3, [r7, #28]
 8006d68:	fa02 f303 	lsl.w	r3, r2, r3
 8006d6c:	43db      	mvns	r3, r3
 8006d6e:	69ba      	ldr	r2, [r7, #24]
 8006d70:	4013      	ands	r3, r2
 8006d72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006d74:	683b      	ldr	r3, [r7, #0]
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	091b      	lsrs	r3, r3, #4
 8006d7a:	f003 0201 	and.w	r2, r3, #1
 8006d7e:	69fb      	ldr	r3, [r7, #28]
 8006d80:	fa02 f303 	lsl.w	r3, r2, r3
 8006d84:	69ba      	ldr	r2, [r7, #24]
 8006d86:	4313      	orrs	r3, r2
 8006d88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	69ba      	ldr	r2, [r7, #24]
 8006d8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	685b      	ldr	r3, [r3, #4]
 8006d94:	f003 0303 	and.w	r3, r3, #3
 8006d98:	2b03      	cmp	r3, #3
 8006d9a:	d017      	beq.n	8006dcc <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	68db      	ldr	r3, [r3, #12]
 8006da0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006da2:	69fb      	ldr	r3, [r7, #28]
 8006da4:	005b      	lsls	r3, r3, #1
 8006da6:	2203      	movs	r2, #3
 8006da8:	fa02 f303 	lsl.w	r3, r2, r3
 8006dac:	43db      	mvns	r3, r3
 8006dae:	69ba      	ldr	r2, [r7, #24]
 8006db0:	4013      	ands	r3, r2
 8006db2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	689a      	ldr	r2, [r3, #8]
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	005b      	lsls	r3, r3, #1
 8006dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc0:	69ba      	ldr	r2, [r7, #24]
 8006dc2:	4313      	orrs	r3, r2
 8006dc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	69ba      	ldr	r2, [r7, #24]
 8006dca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	685b      	ldr	r3, [r3, #4]
 8006dd0:	f003 0303 	and.w	r3, r3, #3
 8006dd4:	2b02      	cmp	r3, #2
 8006dd6:	d123      	bne.n	8006e20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006dd8:	69fb      	ldr	r3, [r7, #28]
 8006dda:	08da      	lsrs	r2, r3, #3
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	3208      	adds	r2, #8
 8006de0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006de4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006de6:	69fb      	ldr	r3, [r7, #28]
 8006de8:	f003 0307 	and.w	r3, r3, #7
 8006dec:	009b      	lsls	r3, r3, #2
 8006dee:	220f      	movs	r2, #15
 8006df0:	fa02 f303 	lsl.w	r3, r2, r3
 8006df4:	43db      	mvns	r3, r3
 8006df6:	69ba      	ldr	r2, [r7, #24]
 8006df8:	4013      	ands	r3, r2
 8006dfa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	691a      	ldr	r2, [r3, #16]
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	f003 0307 	and.w	r3, r3, #7
 8006e06:	009b      	lsls	r3, r3, #2
 8006e08:	fa02 f303 	lsl.w	r3, r2, r3
 8006e0c:	69ba      	ldr	r2, [r7, #24]
 8006e0e:	4313      	orrs	r3, r2
 8006e10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006e12:	69fb      	ldr	r3, [r7, #28]
 8006e14:	08da      	lsrs	r2, r3, #3
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	3208      	adds	r2, #8
 8006e1a:	69b9      	ldr	r1, [r7, #24]
 8006e1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	005b      	lsls	r3, r3, #1
 8006e2a:	2203      	movs	r2, #3
 8006e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e30:	43db      	mvns	r3, r3
 8006e32:	69ba      	ldr	r2, [r7, #24]
 8006e34:	4013      	ands	r3, r2
 8006e36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	f003 0203 	and.w	r2, r3, #3
 8006e40:	69fb      	ldr	r3, [r7, #28]
 8006e42:	005b      	lsls	r3, r3, #1
 8006e44:	fa02 f303 	lsl.w	r3, r2, r3
 8006e48:	69ba      	ldr	r2, [r7, #24]
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	69ba      	ldr	r2, [r7, #24]
 8006e52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006e54:	683b      	ldr	r3, [r7, #0]
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	f000 80b4 	beq.w	8006fca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e62:	2300      	movs	r3, #0
 8006e64:	60fb      	str	r3, [r7, #12]
 8006e66:	4b60      	ldr	r3, [pc, #384]	; (8006fe8 <HAL_GPIO_Init+0x30c>)
 8006e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e6a:	4a5f      	ldr	r2, [pc, #380]	; (8006fe8 <HAL_GPIO_Init+0x30c>)
 8006e6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e70:	6453      	str	r3, [r2, #68]	; 0x44
 8006e72:	4b5d      	ldr	r3, [pc, #372]	; (8006fe8 <HAL_GPIO_Init+0x30c>)
 8006e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006e7a:	60fb      	str	r3, [r7, #12]
 8006e7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006e7e:	4a5b      	ldr	r2, [pc, #364]	; (8006fec <HAL_GPIO_Init+0x310>)
 8006e80:	69fb      	ldr	r3, [r7, #28]
 8006e82:	089b      	lsrs	r3, r3, #2
 8006e84:	3302      	adds	r3, #2
 8006e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006e8c:	69fb      	ldr	r3, [r7, #28]
 8006e8e:	f003 0303 	and.w	r3, r3, #3
 8006e92:	009b      	lsls	r3, r3, #2
 8006e94:	220f      	movs	r2, #15
 8006e96:	fa02 f303 	lsl.w	r3, r2, r3
 8006e9a:	43db      	mvns	r3, r3
 8006e9c:	69ba      	ldr	r2, [r7, #24]
 8006e9e:	4013      	ands	r3, r2
 8006ea0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	4a52      	ldr	r2, [pc, #328]	; (8006ff0 <HAL_GPIO_Init+0x314>)
 8006ea6:	4293      	cmp	r3, r2
 8006ea8:	d02b      	beq.n	8006f02 <HAL_GPIO_Init+0x226>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	4a51      	ldr	r2, [pc, #324]	; (8006ff4 <HAL_GPIO_Init+0x318>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d025      	beq.n	8006efe <HAL_GPIO_Init+0x222>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	4a50      	ldr	r2, [pc, #320]	; (8006ff8 <HAL_GPIO_Init+0x31c>)
 8006eb6:	4293      	cmp	r3, r2
 8006eb8:	d01f      	beq.n	8006efa <HAL_GPIO_Init+0x21e>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	4a4f      	ldr	r2, [pc, #316]	; (8006ffc <HAL_GPIO_Init+0x320>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d019      	beq.n	8006ef6 <HAL_GPIO_Init+0x21a>
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a4e      	ldr	r2, [pc, #312]	; (8007000 <HAL_GPIO_Init+0x324>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d013      	beq.n	8006ef2 <HAL_GPIO_Init+0x216>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a4d      	ldr	r2, [pc, #308]	; (8007004 <HAL_GPIO_Init+0x328>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d00d      	beq.n	8006eee <HAL_GPIO_Init+0x212>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a4c      	ldr	r2, [pc, #304]	; (8007008 <HAL_GPIO_Init+0x32c>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d007      	beq.n	8006eea <HAL_GPIO_Init+0x20e>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	4a4b      	ldr	r2, [pc, #300]	; (800700c <HAL_GPIO_Init+0x330>)
 8006ede:	4293      	cmp	r3, r2
 8006ee0:	d101      	bne.n	8006ee6 <HAL_GPIO_Init+0x20a>
 8006ee2:	2307      	movs	r3, #7
 8006ee4:	e00e      	b.n	8006f04 <HAL_GPIO_Init+0x228>
 8006ee6:	2308      	movs	r3, #8
 8006ee8:	e00c      	b.n	8006f04 <HAL_GPIO_Init+0x228>
 8006eea:	2306      	movs	r3, #6
 8006eec:	e00a      	b.n	8006f04 <HAL_GPIO_Init+0x228>
 8006eee:	2305      	movs	r3, #5
 8006ef0:	e008      	b.n	8006f04 <HAL_GPIO_Init+0x228>
 8006ef2:	2304      	movs	r3, #4
 8006ef4:	e006      	b.n	8006f04 <HAL_GPIO_Init+0x228>
 8006ef6:	2303      	movs	r3, #3
 8006ef8:	e004      	b.n	8006f04 <HAL_GPIO_Init+0x228>
 8006efa:	2302      	movs	r3, #2
 8006efc:	e002      	b.n	8006f04 <HAL_GPIO_Init+0x228>
 8006efe:	2301      	movs	r3, #1
 8006f00:	e000      	b.n	8006f04 <HAL_GPIO_Init+0x228>
 8006f02:	2300      	movs	r3, #0
 8006f04:	69fa      	ldr	r2, [r7, #28]
 8006f06:	f002 0203 	and.w	r2, r2, #3
 8006f0a:	0092      	lsls	r2, r2, #2
 8006f0c:	4093      	lsls	r3, r2
 8006f0e:	69ba      	ldr	r2, [r7, #24]
 8006f10:	4313      	orrs	r3, r2
 8006f12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006f14:	4935      	ldr	r1, [pc, #212]	; (8006fec <HAL_GPIO_Init+0x310>)
 8006f16:	69fb      	ldr	r3, [r7, #28]
 8006f18:	089b      	lsrs	r3, r3, #2
 8006f1a:	3302      	adds	r3, #2
 8006f1c:	69ba      	ldr	r2, [r7, #24]
 8006f1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006f22:	4b3b      	ldr	r3, [pc, #236]	; (8007010 <HAL_GPIO_Init+0x334>)
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f28:	693b      	ldr	r3, [r7, #16]
 8006f2a:	43db      	mvns	r3, r3
 8006f2c:	69ba      	ldr	r2, [r7, #24]
 8006f2e:	4013      	ands	r3, r2
 8006f30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006f32:	683b      	ldr	r3, [r7, #0]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d003      	beq.n	8006f46 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006f3e:	69ba      	ldr	r2, [r7, #24]
 8006f40:	693b      	ldr	r3, [r7, #16]
 8006f42:	4313      	orrs	r3, r2
 8006f44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006f46:	4a32      	ldr	r2, [pc, #200]	; (8007010 <HAL_GPIO_Init+0x334>)
 8006f48:	69bb      	ldr	r3, [r7, #24]
 8006f4a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006f4c:	4b30      	ldr	r3, [pc, #192]	; (8007010 <HAL_GPIO_Init+0x334>)
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	43db      	mvns	r3, r3
 8006f56:	69ba      	ldr	r2, [r7, #24]
 8006f58:	4013      	ands	r3, r2
 8006f5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d003      	beq.n	8006f70 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8006f68:	69ba      	ldr	r2, [r7, #24]
 8006f6a:	693b      	ldr	r3, [r7, #16]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006f70:	4a27      	ldr	r2, [pc, #156]	; (8007010 <HAL_GPIO_Init+0x334>)
 8006f72:	69bb      	ldr	r3, [r7, #24]
 8006f74:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006f76:	4b26      	ldr	r3, [pc, #152]	; (8007010 <HAL_GPIO_Init+0x334>)
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	43db      	mvns	r3, r3
 8006f80:	69ba      	ldr	r2, [r7, #24]
 8006f82:	4013      	ands	r3, r2
 8006f84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d003      	beq.n	8006f9a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006f92:	69ba      	ldr	r2, [r7, #24]
 8006f94:	693b      	ldr	r3, [r7, #16]
 8006f96:	4313      	orrs	r3, r2
 8006f98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006f9a:	4a1d      	ldr	r2, [pc, #116]	; (8007010 <HAL_GPIO_Init+0x334>)
 8006f9c:	69bb      	ldr	r3, [r7, #24]
 8006f9e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006fa0:	4b1b      	ldr	r3, [pc, #108]	; (8007010 <HAL_GPIO_Init+0x334>)
 8006fa2:	68db      	ldr	r3, [r3, #12]
 8006fa4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006fa6:	693b      	ldr	r3, [r7, #16]
 8006fa8:	43db      	mvns	r3, r3
 8006faa:	69ba      	ldr	r2, [r7, #24]
 8006fac:	4013      	ands	r3, r2
 8006fae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	685b      	ldr	r3, [r3, #4]
 8006fb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006fb8:	2b00      	cmp	r3, #0
 8006fba:	d003      	beq.n	8006fc4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006fbc:	69ba      	ldr	r2, [r7, #24]
 8006fbe:	693b      	ldr	r3, [r7, #16]
 8006fc0:	4313      	orrs	r3, r2
 8006fc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006fc4:	4a12      	ldr	r2, [pc, #72]	; (8007010 <HAL_GPIO_Init+0x334>)
 8006fc6:	69bb      	ldr	r3, [r7, #24]
 8006fc8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006fca:	69fb      	ldr	r3, [r7, #28]
 8006fcc:	3301      	adds	r3, #1
 8006fce:	61fb      	str	r3, [r7, #28]
 8006fd0:	69fb      	ldr	r3, [r7, #28]
 8006fd2:	2b0f      	cmp	r3, #15
 8006fd4:	f67f ae90 	bls.w	8006cf8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006fd8:	bf00      	nop
 8006fda:	bf00      	nop
 8006fdc:	3724      	adds	r7, #36	; 0x24
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe4:	4770      	bx	lr
 8006fe6:	bf00      	nop
 8006fe8:	40023800 	.word	0x40023800
 8006fec:	40013800 	.word	0x40013800
 8006ff0:	40020000 	.word	0x40020000
 8006ff4:	40020400 	.word	0x40020400
 8006ff8:	40020800 	.word	0x40020800
 8006ffc:	40020c00 	.word	0x40020c00
 8007000:	40021000 	.word	0x40021000
 8007004:	40021400 	.word	0x40021400
 8007008:	40021800 	.word	0x40021800
 800700c:	40021c00 	.word	0x40021c00
 8007010:	40013c00 	.word	0x40013c00

08007014 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007014:	b480      	push	{r7}
 8007016:	b085      	sub	sp, #20
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
 800701c:	460b      	mov	r3, r1
 800701e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	691a      	ldr	r2, [r3, #16]
 8007024:	887b      	ldrh	r3, [r7, #2]
 8007026:	4013      	ands	r3, r2
 8007028:	2b00      	cmp	r3, #0
 800702a:	d002      	beq.n	8007032 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800702c:	2301      	movs	r3, #1
 800702e:	73fb      	strb	r3, [r7, #15]
 8007030:	e001      	b.n	8007036 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007032:	2300      	movs	r3, #0
 8007034:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007036:	7bfb      	ldrb	r3, [r7, #15]
}
 8007038:	4618      	mov	r0, r3
 800703a:	3714      	adds	r7, #20
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr

08007044 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007044:	b480      	push	{r7}
 8007046:	b083      	sub	sp, #12
 8007048:	af00      	add	r7, sp, #0
 800704a:	6078      	str	r0, [r7, #4]
 800704c:	460b      	mov	r3, r1
 800704e:	807b      	strh	r3, [r7, #2]
 8007050:	4613      	mov	r3, r2
 8007052:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007054:	787b      	ldrb	r3, [r7, #1]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d003      	beq.n	8007062 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800705a:	887a      	ldrh	r2, [r7, #2]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007060:	e003      	b.n	800706a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007062:	887b      	ldrh	r3, [r7, #2]
 8007064:	041a      	lsls	r2, r3, #16
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	619a      	str	r2, [r3, #24]
}
 800706a:	bf00      	nop
 800706c:	370c      	adds	r7, #12
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr

08007076 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007076:	b480      	push	{r7}
 8007078:	b085      	sub	sp, #20
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
 800707e:	460b      	mov	r3, r1
 8007080:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	695b      	ldr	r3, [r3, #20]
 8007086:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007088:	887a      	ldrh	r2, [r7, #2]
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	4013      	ands	r3, r2
 800708e:	041a      	lsls	r2, r3, #16
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	43d9      	mvns	r1, r3
 8007094:	887b      	ldrh	r3, [r7, #2]
 8007096:	400b      	ands	r3, r1
 8007098:	431a      	orrs	r2, r3
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	619a      	str	r2, [r3, #24]
}
 800709e:	bf00      	nop
 80070a0:	3714      	adds	r7, #20
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
	...

080070ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80070ac:	b580      	push	{r7, lr}
 80070ae:	b082      	sub	sp, #8
 80070b0:	af00      	add	r7, sp, #0
 80070b2:	4603      	mov	r3, r0
 80070b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80070b6:	4b08      	ldr	r3, [pc, #32]	; (80070d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80070b8:	695a      	ldr	r2, [r3, #20]
 80070ba:	88fb      	ldrh	r3, [r7, #6]
 80070bc:	4013      	ands	r3, r2
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d006      	beq.n	80070d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80070c2:	4a05      	ldr	r2, [pc, #20]	; (80070d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80070c4:	88fb      	ldrh	r3, [r7, #6]
 80070c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80070c8:	88fb      	ldrh	r3, [r7, #6]
 80070ca:	4618      	mov	r0, r3
 80070cc:	f7fa ffe4 	bl	8002098 <HAL_GPIO_EXTI_Callback>
  }
}
 80070d0:	bf00      	nop
 80070d2:	3708      	adds	r7, #8
 80070d4:	46bd      	mov	sp, r7
 80070d6:	bd80      	pop	{r7, pc}
 80070d8:	40013c00 	.word	0x40013c00

080070dc <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80070dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070de:	b08f      	sub	sp, #60	; 0x3c
 80070e0:	af0a      	add	r7, sp, #40	; 0x28
 80070e2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d101      	bne.n	80070ee <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80070ea:	2301      	movs	r3, #1
 80070ec:	e054      	b.n	8007198 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80070fa:	b2db      	uxtb	r3, r3
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d106      	bne.n	800710e <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8007108:	6878      	ldr	r0, [r7, #4]
 800710a:	f009 f9dd 	bl	80104c8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	2203      	movs	r2, #3
 8007112:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800711a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800711e:	2b00      	cmp	r3, #0
 8007120:	d102      	bne.n	8007128 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	2200      	movs	r2, #0
 8007126:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	4618      	mov	r0, r3
 800712e:	f006 fb7f 	bl	800d830 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	603b      	str	r3, [r7, #0]
 8007138:	687e      	ldr	r6, [r7, #4]
 800713a:	466d      	mov	r5, sp
 800713c:	f106 0410 	add.w	r4, r6, #16
 8007140:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007142:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007144:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007146:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007148:	e894 0003 	ldmia.w	r4, {r0, r1}
 800714c:	e885 0003 	stmia.w	r5, {r0, r1}
 8007150:	1d33      	adds	r3, r6, #4
 8007152:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007154:	6838      	ldr	r0, [r7, #0]
 8007156:	f006 faf9 	bl	800d74c <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	2101      	movs	r1, #1
 8007160:	4618      	mov	r0, r3
 8007162:	f006 fb76 	bl	800d852 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	603b      	str	r3, [r7, #0]
 800716c:	687e      	ldr	r6, [r7, #4]
 800716e:	466d      	mov	r5, sp
 8007170:	f106 0410 	add.w	r4, r6, #16
 8007174:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007176:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007178:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800717a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800717c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007180:	e885 0003 	stmia.w	r5, {r0, r1}
 8007184:	1d33      	adds	r3, r6, #4
 8007186:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007188:	6838      	ldr	r0, [r7, #0]
 800718a:	f006 fc89 	bl	800daa0 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2201      	movs	r2, #1
 8007192:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8007196:	2300      	movs	r3, #0
}
 8007198:	4618      	mov	r0, r3
 800719a:	3714      	adds	r7, #20
 800719c:	46bd      	mov	sp, r7
 800719e:	bdf0      	pop	{r4, r5, r6, r7, pc}

080071a0 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 80071a0:	b590      	push	{r4, r7, lr}
 80071a2:	b089      	sub	sp, #36	; 0x24
 80071a4:	af04      	add	r7, sp, #16
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	4608      	mov	r0, r1
 80071aa:	4611      	mov	r1, r2
 80071ac:	461a      	mov	r2, r3
 80071ae:	4603      	mov	r3, r0
 80071b0:	70fb      	strb	r3, [r7, #3]
 80071b2:	460b      	mov	r3, r1
 80071b4:	70bb      	strb	r3, [r7, #2]
 80071b6:	4613      	mov	r3, r2
 80071b8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80071c0:	2b01      	cmp	r3, #1
 80071c2:	d101      	bne.n	80071c8 <HAL_HCD_HC_Init+0x28>
 80071c4:	2302      	movs	r3, #2
 80071c6:	e076      	b.n	80072b6 <HAL_HCD_HC_Init+0x116>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80071d0:	78fb      	ldrb	r3, [r7, #3]
 80071d2:	687a      	ldr	r2, [r7, #4]
 80071d4:	212c      	movs	r1, #44	; 0x2c
 80071d6:	fb01 f303 	mul.w	r3, r1, r3
 80071da:	4413      	add	r3, r2
 80071dc:	333d      	adds	r3, #61	; 0x3d
 80071de:	2200      	movs	r2, #0
 80071e0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80071e2:	78fb      	ldrb	r3, [r7, #3]
 80071e4:	687a      	ldr	r2, [r7, #4]
 80071e6:	212c      	movs	r1, #44	; 0x2c
 80071e8:	fb01 f303 	mul.w	r3, r1, r3
 80071ec:	4413      	add	r3, r2
 80071ee:	3338      	adds	r3, #56	; 0x38
 80071f0:	787a      	ldrb	r2, [r7, #1]
 80071f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80071f4:	78fb      	ldrb	r3, [r7, #3]
 80071f6:	687a      	ldr	r2, [r7, #4]
 80071f8:	212c      	movs	r1, #44	; 0x2c
 80071fa:	fb01 f303 	mul.w	r3, r1, r3
 80071fe:	4413      	add	r3, r2
 8007200:	3340      	adds	r3, #64	; 0x40
 8007202:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8007204:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007206:	78fb      	ldrb	r3, [r7, #3]
 8007208:	687a      	ldr	r2, [r7, #4]
 800720a:	212c      	movs	r1, #44	; 0x2c
 800720c:	fb01 f303 	mul.w	r3, r1, r3
 8007210:	4413      	add	r3, r2
 8007212:	3339      	adds	r3, #57	; 0x39
 8007214:	78fa      	ldrb	r2, [r7, #3]
 8007216:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8007218:	78fb      	ldrb	r3, [r7, #3]
 800721a:	687a      	ldr	r2, [r7, #4]
 800721c:	212c      	movs	r1, #44	; 0x2c
 800721e:	fb01 f303 	mul.w	r3, r1, r3
 8007222:	4413      	add	r3, r2
 8007224:	333f      	adds	r3, #63	; 0x3f
 8007226:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800722a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800722c:	78fb      	ldrb	r3, [r7, #3]
 800722e:	78ba      	ldrb	r2, [r7, #2]
 8007230:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8007234:	b2d0      	uxtb	r0, r2
 8007236:	687a      	ldr	r2, [r7, #4]
 8007238:	212c      	movs	r1, #44	; 0x2c
 800723a:	fb01 f303 	mul.w	r3, r1, r3
 800723e:	4413      	add	r3, r2
 8007240:	333a      	adds	r3, #58	; 0x3a
 8007242:	4602      	mov	r2, r0
 8007244:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8007246:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800724a:	2b00      	cmp	r3, #0
 800724c:	da09      	bge.n	8007262 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800724e:	78fb      	ldrb	r3, [r7, #3]
 8007250:	687a      	ldr	r2, [r7, #4]
 8007252:	212c      	movs	r1, #44	; 0x2c
 8007254:	fb01 f303 	mul.w	r3, r1, r3
 8007258:	4413      	add	r3, r2
 800725a:	333b      	adds	r3, #59	; 0x3b
 800725c:	2201      	movs	r2, #1
 800725e:	701a      	strb	r2, [r3, #0]
 8007260:	e008      	b.n	8007274 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8007262:	78fb      	ldrb	r3, [r7, #3]
 8007264:	687a      	ldr	r2, [r7, #4]
 8007266:	212c      	movs	r1, #44	; 0x2c
 8007268:	fb01 f303 	mul.w	r3, r1, r3
 800726c:	4413      	add	r3, r2
 800726e:	333b      	adds	r3, #59	; 0x3b
 8007270:	2200      	movs	r2, #0
 8007272:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8007274:	78fb      	ldrb	r3, [r7, #3]
 8007276:	687a      	ldr	r2, [r7, #4]
 8007278:	212c      	movs	r1, #44	; 0x2c
 800727a:	fb01 f303 	mul.w	r3, r1, r3
 800727e:	4413      	add	r3, r2
 8007280:	333c      	adds	r3, #60	; 0x3c
 8007282:	f897 2020 	ldrb.w	r2, [r7, #32]
 8007286:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6818      	ldr	r0, [r3, #0]
 800728c:	787c      	ldrb	r4, [r7, #1]
 800728e:	78ba      	ldrb	r2, [r7, #2]
 8007290:	78f9      	ldrb	r1, [r7, #3]
 8007292:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007294:	9302      	str	r3, [sp, #8]
 8007296:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800729a:	9301      	str	r3, [sp, #4]
 800729c:	f897 3020 	ldrb.w	r3, [r7, #32]
 80072a0:	9300      	str	r3, [sp, #0]
 80072a2:	4623      	mov	r3, r4
 80072a4:	f006 fd7e 	bl	800dda4 <USB_HC_Init>
 80072a8:	4603      	mov	r3, r0
 80072aa:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	2200      	movs	r2, #0
 80072b0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80072b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80072b6:	4618      	mov	r0, r3
 80072b8:	3714      	adds	r7, #20
 80072ba:	46bd      	mov	sp, r7
 80072bc:	bd90      	pop	{r4, r7, pc}

080072be <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80072be:	b580      	push	{r7, lr}
 80072c0:	b084      	sub	sp, #16
 80072c2:	af00      	add	r7, sp, #0
 80072c4:	6078      	str	r0, [r7, #4]
 80072c6:	460b      	mov	r3, r1
 80072c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80072ca:	2300      	movs	r3, #0
 80072cc:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d101      	bne.n	80072dc <HAL_HCD_HC_Halt+0x1e>
 80072d8:	2302      	movs	r3, #2
 80072da:	e00f      	b.n	80072fc <HAL_HCD_HC_Halt+0x3e>
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	78fa      	ldrb	r2, [r7, #3]
 80072ea:	4611      	mov	r1, r2
 80072ec:	4618      	mov	r0, r3
 80072ee:	f006 ffba 	bl	800e266 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2200      	movs	r2, #0
 80072f6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80072fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80072fc:	4618      	mov	r0, r3
 80072fe:	3710      	adds	r7, #16
 8007300:	46bd      	mov	sp, r7
 8007302:	bd80      	pop	{r7, pc}

08007304 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8007304:	b580      	push	{r7, lr}
 8007306:	b082      	sub	sp, #8
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	4608      	mov	r0, r1
 800730e:	4611      	mov	r1, r2
 8007310:	461a      	mov	r2, r3
 8007312:	4603      	mov	r3, r0
 8007314:	70fb      	strb	r3, [r7, #3]
 8007316:	460b      	mov	r3, r1
 8007318:	70bb      	strb	r3, [r7, #2]
 800731a:	4613      	mov	r3, r2
 800731c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800731e:	78fb      	ldrb	r3, [r7, #3]
 8007320:	687a      	ldr	r2, [r7, #4]
 8007322:	212c      	movs	r1, #44	; 0x2c
 8007324:	fb01 f303 	mul.w	r3, r1, r3
 8007328:	4413      	add	r3, r2
 800732a:	333b      	adds	r3, #59	; 0x3b
 800732c:	78ba      	ldrb	r2, [r7, #2]
 800732e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8007330:	78fb      	ldrb	r3, [r7, #3]
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	212c      	movs	r1, #44	; 0x2c
 8007336:	fb01 f303 	mul.w	r3, r1, r3
 800733a:	4413      	add	r3, r2
 800733c:	333f      	adds	r3, #63	; 0x3f
 800733e:	787a      	ldrb	r2, [r7, #1]
 8007340:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8007342:	7c3b      	ldrb	r3, [r7, #16]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d112      	bne.n	800736e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8007348:	78fb      	ldrb	r3, [r7, #3]
 800734a:	687a      	ldr	r2, [r7, #4]
 800734c:	212c      	movs	r1, #44	; 0x2c
 800734e:	fb01 f303 	mul.w	r3, r1, r3
 8007352:	4413      	add	r3, r2
 8007354:	3342      	adds	r3, #66	; 0x42
 8007356:	2203      	movs	r2, #3
 8007358:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800735a:	78fb      	ldrb	r3, [r7, #3]
 800735c:	687a      	ldr	r2, [r7, #4]
 800735e:	212c      	movs	r1, #44	; 0x2c
 8007360:	fb01 f303 	mul.w	r3, r1, r3
 8007364:	4413      	add	r3, r2
 8007366:	333d      	adds	r3, #61	; 0x3d
 8007368:	7f3a      	ldrb	r2, [r7, #28]
 800736a:	701a      	strb	r2, [r3, #0]
 800736c:	e008      	b.n	8007380 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800736e:	78fb      	ldrb	r3, [r7, #3]
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	212c      	movs	r1, #44	; 0x2c
 8007374:	fb01 f303 	mul.w	r3, r1, r3
 8007378:	4413      	add	r3, r2
 800737a:	3342      	adds	r3, #66	; 0x42
 800737c:	2202      	movs	r2, #2
 800737e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8007380:	787b      	ldrb	r3, [r7, #1]
 8007382:	2b03      	cmp	r3, #3
 8007384:	f200 80c6 	bhi.w	8007514 <HAL_HCD_HC_SubmitRequest+0x210>
 8007388:	a201      	add	r2, pc, #4	; (adr r2, 8007390 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800738a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800738e:	bf00      	nop
 8007390:	080073a1 	.word	0x080073a1
 8007394:	08007501 	.word	0x08007501
 8007398:	08007405 	.word	0x08007405
 800739c:	08007483 	.word	0x08007483
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 80073a0:	7c3b      	ldrb	r3, [r7, #16]
 80073a2:	2b01      	cmp	r3, #1
 80073a4:	f040 80b8 	bne.w	8007518 <HAL_HCD_HC_SubmitRequest+0x214>
 80073a8:	78bb      	ldrb	r3, [r7, #2]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	f040 80b4 	bne.w	8007518 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 80073b0:	8b3b      	ldrh	r3, [r7, #24]
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d108      	bne.n	80073c8 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 80073b6:	78fb      	ldrb	r3, [r7, #3]
 80073b8:	687a      	ldr	r2, [r7, #4]
 80073ba:	212c      	movs	r1, #44	; 0x2c
 80073bc:	fb01 f303 	mul.w	r3, r1, r3
 80073c0:	4413      	add	r3, r2
 80073c2:	3355      	adds	r3, #85	; 0x55
 80073c4:	2201      	movs	r2, #1
 80073c6:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80073c8:	78fb      	ldrb	r3, [r7, #3]
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	212c      	movs	r1, #44	; 0x2c
 80073ce:	fb01 f303 	mul.w	r3, r1, r3
 80073d2:	4413      	add	r3, r2
 80073d4:	3355      	adds	r3, #85	; 0x55
 80073d6:	781b      	ldrb	r3, [r3, #0]
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d109      	bne.n	80073f0 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80073dc:	78fb      	ldrb	r3, [r7, #3]
 80073de:	687a      	ldr	r2, [r7, #4]
 80073e0:	212c      	movs	r1, #44	; 0x2c
 80073e2:	fb01 f303 	mul.w	r3, r1, r3
 80073e6:	4413      	add	r3, r2
 80073e8:	3342      	adds	r3, #66	; 0x42
 80073ea:	2200      	movs	r2, #0
 80073ec:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80073ee:	e093      	b.n	8007518 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80073f0:	78fb      	ldrb	r3, [r7, #3]
 80073f2:	687a      	ldr	r2, [r7, #4]
 80073f4:	212c      	movs	r1, #44	; 0x2c
 80073f6:	fb01 f303 	mul.w	r3, r1, r3
 80073fa:	4413      	add	r3, r2
 80073fc:	3342      	adds	r3, #66	; 0x42
 80073fe:	2202      	movs	r2, #2
 8007400:	701a      	strb	r2, [r3, #0]
      break;
 8007402:	e089      	b.n	8007518 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8007404:	78bb      	ldrb	r3, [r7, #2]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d11d      	bne.n	8007446 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800740a:	78fb      	ldrb	r3, [r7, #3]
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	212c      	movs	r1, #44	; 0x2c
 8007410:	fb01 f303 	mul.w	r3, r1, r3
 8007414:	4413      	add	r3, r2
 8007416:	3355      	adds	r3, #85	; 0x55
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d109      	bne.n	8007432 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800741e:	78fb      	ldrb	r3, [r7, #3]
 8007420:	687a      	ldr	r2, [r7, #4]
 8007422:	212c      	movs	r1, #44	; 0x2c
 8007424:	fb01 f303 	mul.w	r3, r1, r3
 8007428:	4413      	add	r3, r2
 800742a:	3342      	adds	r3, #66	; 0x42
 800742c:	2200      	movs	r2, #0
 800742e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8007430:	e073      	b.n	800751a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007432:	78fb      	ldrb	r3, [r7, #3]
 8007434:	687a      	ldr	r2, [r7, #4]
 8007436:	212c      	movs	r1, #44	; 0x2c
 8007438:	fb01 f303 	mul.w	r3, r1, r3
 800743c:	4413      	add	r3, r2
 800743e:	3342      	adds	r3, #66	; 0x42
 8007440:	2202      	movs	r2, #2
 8007442:	701a      	strb	r2, [r3, #0]
      break;
 8007444:	e069      	b.n	800751a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8007446:	78fb      	ldrb	r3, [r7, #3]
 8007448:	687a      	ldr	r2, [r7, #4]
 800744a:	212c      	movs	r1, #44	; 0x2c
 800744c:	fb01 f303 	mul.w	r3, r1, r3
 8007450:	4413      	add	r3, r2
 8007452:	3354      	adds	r3, #84	; 0x54
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	2b00      	cmp	r3, #0
 8007458:	d109      	bne.n	800746e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800745a:	78fb      	ldrb	r3, [r7, #3]
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	212c      	movs	r1, #44	; 0x2c
 8007460:	fb01 f303 	mul.w	r3, r1, r3
 8007464:	4413      	add	r3, r2
 8007466:	3342      	adds	r3, #66	; 0x42
 8007468:	2200      	movs	r2, #0
 800746a:	701a      	strb	r2, [r3, #0]
      break;
 800746c:	e055      	b.n	800751a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800746e:	78fb      	ldrb	r3, [r7, #3]
 8007470:	687a      	ldr	r2, [r7, #4]
 8007472:	212c      	movs	r1, #44	; 0x2c
 8007474:	fb01 f303 	mul.w	r3, r1, r3
 8007478:	4413      	add	r3, r2
 800747a:	3342      	adds	r3, #66	; 0x42
 800747c:	2202      	movs	r2, #2
 800747e:	701a      	strb	r2, [r3, #0]
      break;
 8007480:	e04b      	b.n	800751a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8007482:	78bb      	ldrb	r3, [r7, #2]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d11d      	bne.n	80074c4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007488:	78fb      	ldrb	r3, [r7, #3]
 800748a:	687a      	ldr	r2, [r7, #4]
 800748c:	212c      	movs	r1, #44	; 0x2c
 800748e:	fb01 f303 	mul.w	r3, r1, r3
 8007492:	4413      	add	r3, r2
 8007494:	3355      	adds	r3, #85	; 0x55
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d109      	bne.n	80074b0 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800749c:	78fb      	ldrb	r3, [r7, #3]
 800749e:	687a      	ldr	r2, [r7, #4]
 80074a0:	212c      	movs	r1, #44	; 0x2c
 80074a2:	fb01 f303 	mul.w	r3, r1, r3
 80074a6:	4413      	add	r3, r2
 80074a8:	3342      	adds	r3, #66	; 0x42
 80074aa:	2200      	movs	r2, #0
 80074ac:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80074ae:	e034      	b.n	800751a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80074b0:	78fb      	ldrb	r3, [r7, #3]
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	212c      	movs	r1, #44	; 0x2c
 80074b6:	fb01 f303 	mul.w	r3, r1, r3
 80074ba:	4413      	add	r3, r2
 80074bc:	3342      	adds	r3, #66	; 0x42
 80074be:	2202      	movs	r2, #2
 80074c0:	701a      	strb	r2, [r3, #0]
      break;
 80074c2:	e02a      	b.n	800751a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80074c4:	78fb      	ldrb	r3, [r7, #3]
 80074c6:	687a      	ldr	r2, [r7, #4]
 80074c8:	212c      	movs	r1, #44	; 0x2c
 80074ca:	fb01 f303 	mul.w	r3, r1, r3
 80074ce:	4413      	add	r3, r2
 80074d0:	3354      	adds	r3, #84	; 0x54
 80074d2:	781b      	ldrb	r3, [r3, #0]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d109      	bne.n	80074ec <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80074d8:	78fb      	ldrb	r3, [r7, #3]
 80074da:	687a      	ldr	r2, [r7, #4]
 80074dc:	212c      	movs	r1, #44	; 0x2c
 80074de:	fb01 f303 	mul.w	r3, r1, r3
 80074e2:	4413      	add	r3, r2
 80074e4:	3342      	adds	r3, #66	; 0x42
 80074e6:	2200      	movs	r2, #0
 80074e8:	701a      	strb	r2, [r3, #0]
      break;
 80074ea:	e016      	b.n	800751a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80074ec:	78fb      	ldrb	r3, [r7, #3]
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	212c      	movs	r1, #44	; 0x2c
 80074f2:	fb01 f303 	mul.w	r3, r1, r3
 80074f6:	4413      	add	r3, r2
 80074f8:	3342      	adds	r3, #66	; 0x42
 80074fa:	2202      	movs	r2, #2
 80074fc:	701a      	strb	r2, [r3, #0]
      break;
 80074fe:	e00c      	b.n	800751a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007500:	78fb      	ldrb	r3, [r7, #3]
 8007502:	687a      	ldr	r2, [r7, #4]
 8007504:	212c      	movs	r1, #44	; 0x2c
 8007506:	fb01 f303 	mul.w	r3, r1, r3
 800750a:	4413      	add	r3, r2
 800750c:	3342      	adds	r3, #66	; 0x42
 800750e:	2200      	movs	r2, #0
 8007510:	701a      	strb	r2, [r3, #0]
      break;
 8007512:	e002      	b.n	800751a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8007514:	bf00      	nop
 8007516:	e000      	b.n	800751a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8007518:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800751a:	78fb      	ldrb	r3, [r7, #3]
 800751c:	687a      	ldr	r2, [r7, #4]
 800751e:	212c      	movs	r1, #44	; 0x2c
 8007520:	fb01 f303 	mul.w	r3, r1, r3
 8007524:	4413      	add	r3, r2
 8007526:	3344      	adds	r3, #68	; 0x44
 8007528:	697a      	ldr	r2, [r7, #20]
 800752a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800752c:	78fb      	ldrb	r3, [r7, #3]
 800752e:	8b3a      	ldrh	r2, [r7, #24]
 8007530:	6879      	ldr	r1, [r7, #4]
 8007532:	202c      	movs	r0, #44	; 0x2c
 8007534:	fb00 f303 	mul.w	r3, r0, r3
 8007538:	440b      	add	r3, r1
 800753a:	334c      	adds	r3, #76	; 0x4c
 800753c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800753e:	78fb      	ldrb	r3, [r7, #3]
 8007540:	687a      	ldr	r2, [r7, #4]
 8007542:	212c      	movs	r1, #44	; 0x2c
 8007544:	fb01 f303 	mul.w	r3, r1, r3
 8007548:	4413      	add	r3, r2
 800754a:	3360      	adds	r3, #96	; 0x60
 800754c:	2200      	movs	r2, #0
 800754e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8007550:	78fb      	ldrb	r3, [r7, #3]
 8007552:	687a      	ldr	r2, [r7, #4]
 8007554:	212c      	movs	r1, #44	; 0x2c
 8007556:	fb01 f303 	mul.w	r3, r1, r3
 800755a:	4413      	add	r3, r2
 800755c:	3350      	adds	r3, #80	; 0x50
 800755e:	2200      	movs	r2, #0
 8007560:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007562:	78fb      	ldrb	r3, [r7, #3]
 8007564:	687a      	ldr	r2, [r7, #4]
 8007566:	212c      	movs	r1, #44	; 0x2c
 8007568:	fb01 f303 	mul.w	r3, r1, r3
 800756c:	4413      	add	r3, r2
 800756e:	3339      	adds	r3, #57	; 0x39
 8007570:	78fa      	ldrb	r2, [r7, #3]
 8007572:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8007574:	78fb      	ldrb	r3, [r7, #3]
 8007576:	687a      	ldr	r2, [r7, #4]
 8007578:	212c      	movs	r1, #44	; 0x2c
 800757a:	fb01 f303 	mul.w	r3, r1, r3
 800757e:	4413      	add	r3, r2
 8007580:	3361      	adds	r3, #97	; 0x61
 8007582:	2200      	movs	r2, #0
 8007584:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	6818      	ldr	r0, [r3, #0]
 800758a:	78fb      	ldrb	r3, [r7, #3]
 800758c:	222c      	movs	r2, #44	; 0x2c
 800758e:	fb02 f303 	mul.w	r3, r2, r3
 8007592:	3338      	adds	r3, #56	; 0x38
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	18d1      	adds	r1, r2, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	691b      	ldr	r3, [r3, #16]
 800759c:	b2db      	uxtb	r3, r3
 800759e:	461a      	mov	r2, r3
 80075a0:	f006 fd0e 	bl	800dfc0 <USB_HC_StartXfer>
 80075a4:	4603      	mov	r3, r0
}
 80075a6:	4618      	mov	r0, r3
 80075a8:	3708      	adds	r7, #8
 80075aa:	46bd      	mov	sp, r7
 80075ac:	bd80      	pop	{r7, pc}
 80075ae:	bf00      	nop

080075b0 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80075b0:	b580      	push	{r7, lr}
 80075b2:	b086      	sub	sp, #24
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4618      	mov	r0, r3
 80075c8:	f006 fa27 	bl	800da1a <USB_GetMode>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b01      	cmp	r3, #1
 80075d0:	f040 80ef 	bne.w	80077b2 <HAL_HCD_IRQHandler+0x202>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4618      	mov	r0, r3
 80075da:	f006 fa0b 	bl	800d9f4 <USB_ReadInterrupts>
 80075de:	4603      	mov	r3, r0
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	f000 80e5 	beq.w	80077b0 <HAL_HCD_IRQHandler+0x200>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4618      	mov	r0, r3
 80075ec:	f006 fa02 	bl	800d9f4 <USB_ReadInterrupts>
 80075f0:	4603      	mov	r3, r0
 80075f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80075f6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80075fa:	d104      	bne.n	8007606 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8007604:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4618      	mov	r0, r3
 800760c:	f006 f9f2 	bl	800d9f4 <USB_ReadInterrupts>
 8007610:	4603      	mov	r3, r0
 8007612:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007616:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800761a:	d104      	bne.n	8007626 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007624:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	4618      	mov	r0, r3
 800762c:	f006 f9e2 	bl	800d9f4 <USB_ReadInterrupts>
 8007630:	4603      	mov	r3, r0
 8007632:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007636:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800763a:	d104      	bne.n	8007646 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8007644:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	4618      	mov	r0, r3
 800764c:	f006 f9d2 	bl	800d9f4 <USB_ReadInterrupts>
 8007650:	4603      	mov	r3, r0
 8007652:	f003 0302 	and.w	r3, r3, #2
 8007656:	2b02      	cmp	r3, #2
 8007658:	d103      	bne.n	8007662 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	2202      	movs	r2, #2
 8007660:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4618      	mov	r0, r3
 8007668:	f006 f9c4 	bl	800d9f4 <USB_ReadInterrupts>
 800766c:	4603      	mov	r3, r0
 800766e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007672:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007676:	d115      	bne.n	80076a4 <HAL_HCD_IRQHandler+0xf4>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8007680:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	f003 0301 	and.w	r3, r3, #1
 800768e:	2b00      	cmp	r3, #0
 8007690:	d108      	bne.n	80076a4 <HAL_HCD_IRQHandler+0xf4>
      {
        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8007692:	6878      	ldr	r0, [r7, #4]
 8007694:	f008 ff96 	bl	80105c4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	2101      	movs	r1, #1
 800769e:	4618      	mov	r0, r3
 80076a0:	f006 faba 	bl	800dc18 <USB_InitFSLSPClkSel>
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	4618      	mov	r0, r3
 80076aa:	f006 f9a3 	bl	800d9f4 <USB_ReadInterrupts>
 80076ae:	4603      	mov	r3, r0
 80076b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80076b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80076b8:	d102      	bne.n	80076c0 <HAL_HCD_IRQHandler+0x110>
    {
      HCD_Port_IRQHandler(hhcd);
 80076ba:	6878      	ldr	r0, [r7, #4]
 80076bc:	f001 f9ff 	bl	8008abe <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	4618      	mov	r0, r3
 80076c6:	f006 f995 	bl	800d9f4 <USB_ReadInterrupts>
 80076ca:	4603      	mov	r3, r0
 80076cc:	f003 0308 	and.w	r3, r3, #8
 80076d0:	2b08      	cmp	r3, #8
 80076d2:	d106      	bne.n	80076e2 <HAL_HCD_IRQHandler+0x132>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f008 ff59 	bl	801058c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2208      	movs	r2, #8
 80076e0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4618      	mov	r0, r3
 80076e8:	f006 f984 	bl	800d9f4 <USB_ReadInterrupts>
 80076ec:	4603      	mov	r3, r0
 80076ee:	f003 0310 	and.w	r3, r3, #16
 80076f2:	2b10      	cmp	r3, #16
 80076f4:	d101      	bne.n	80076fa <HAL_HCD_IRQHandler+0x14a>
 80076f6:	2301      	movs	r3, #1
 80076f8:	e000      	b.n	80076fc <HAL_HCD_IRQHandler+0x14c>
 80076fa:	2300      	movs	r3, #0
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d012      	beq.n	8007726 <HAL_HCD_IRQHandler+0x176>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	699a      	ldr	r2, [r3, #24]
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f022 0210 	bic.w	r2, r2, #16
 800770e:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8007710:	6878      	ldr	r0, [r7, #4]
 8007712:	f001 f902 	bl	800891a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	699a      	ldr	r2, [r3, #24]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f042 0210 	orr.w	r2, r2, #16
 8007724:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4618      	mov	r0, r3
 800772c:	f006 f962 	bl	800d9f4 <USB_ReadInterrupts>
 8007730:	4603      	mov	r3, r0
 8007732:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007736:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800773a:	d13a      	bne.n	80077b2 <HAL_HCD_IRQHandler+0x202>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	4618      	mov	r0, r3
 8007742:	f006 fd7f 	bl	800e244 <USB_HC_ReadInterrupt>
 8007746:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007748:	2300      	movs	r3, #0
 800774a:	617b      	str	r3, [r7, #20]
 800774c:	e025      	b.n	800779a <HAL_HCD_IRQHandler+0x1ea>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800774e:	697b      	ldr	r3, [r7, #20]
 8007750:	f003 030f 	and.w	r3, r3, #15
 8007754:	68ba      	ldr	r2, [r7, #8]
 8007756:	fa22 f303 	lsr.w	r3, r2, r3
 800775a:	f003 0301 	and.w	r3, r3, #1
 800775e:	2b00      	cmp	r3, #0
 8007760:	d018      	beq.n	8007794 <HAL_HCD_IRQHandler+0x1e4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8007762:	697b      	ldr	r3, [r7, #20]
 8007764:	015a      	lsls	r2, r3, #5
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	4413      	add	r3, r2
 800776a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007778:	d106      	bne.n	8007788 <HAL_HCD_IRQHandler+0x1d8>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	b2db      	uxtb	r3, r3
 800777e:	4619      	mov	r1, r3
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 f8ab 	bl	80078dc <HCD_HC_IN_IRQHandler>
 8007786:	e005      	b.n	8007794 <HAL_HCD_IRQHandler+0x1e4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	b2db      	uxtb	r3, r3
 800778c:	4619      	mov	r1, r3
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 fcc6 	bl	8008120 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	3301      	adds	r3, #1
 8007798:	617b      	str	r3, [r7, #20]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	697a      	ldr	r2, [r7, #20]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	d3d4      	bcc.n	800774e <HAL_HCD_IRQHandler+0x19e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80077ac:	615a      	str	r2, [r3, #20]
 80077ae:	e000      	b.n	80077b2 <HAL_HCD_IRQHandler+0x202>
      return;
 80077b0:	bf00      	nop
    }
  }
}
 80077b2:	3718      	adds	r7, #24
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bd80      	pop	{r7, pc}

080077b8 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b082      	sub	sp, #8
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80077c6:	2b01      	cmp	r3, #1
 80077c8:	d101      	bne.n	80077ce <HAL_HCD_Start+0x16>
 80077ca:	2302      	movs	r3, #2
 80077cc:	e013      	b.n	80077f6 <HAL_HCD_Start+0x3e>
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2201      	movs	r2, #1
 80077d2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  __HAL_HCD_ENABLE(hhcd);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4618      	mov	r0, r3
 80077dc:	f006 f817 	bl	800d80e <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	2101      	movs	r1, #1
 80077e6:	4618      	mov	r0, r3
 80077e8:	f006 fa7a 	bl	800dce0 <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2200      	movs	r2, #0
 80077f0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80077f4:	2300      	movs	r3, #0
}
 80077f6:	4618      	mov	r0, r3
 80077f8:	3708      	adds	r7, #8
 80077fa:	46bd      	mov	sp, r7
 80077fc:	bd80      	pop	{r7, pc}

080077fe <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80077fe:	b580      	push	{r7, lr}
 8007800:	b082      	sub	sp, #8
 8007802:	af00      	add	r7, sp, #0
 8007804:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800780c:	2b01      	cmp	r3, #1
 800780e:	d101      	bne.n	8007814 <HAL_HCD_Stop+0x16>
 8007810:	2302      	movs	r3, #2
 8007812:	e00d      	b.n	8007830 <HAL_HCD_Stop+0x32>
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2201      	movs	r2, #1
 8007818:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4618      	mov	r0, r3
 8007822:	f006 fe79 	bl	800e518 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2200      	movs	r2, #0
 800782a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	3708      	adds	r7, #8
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}

08007838 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b082      	sub	sp, #8
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4618      	mov	r0, r3
 8007846:	f006 fa21 	bl	800dc8c <USB_ResetPort>
 800784a:	4603      	mov	r3, r0
}
 800784c:	4618      	mov	r0, r3
 800784e:	3708      	adds	r7, #8
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}

08007854 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8007854:	b480      	push	{r7}
 8007856:	b083      	sub	sp, #12
 8007858:	af00      	add	r7, sp, #0
 800785a:	6078      	str	r0, [r7, #4]
 800785c:	460b      	mov	r3, r1
 800785e:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8007860:	78fb      	ldrb	r3, [r7, #3]
 8007862:	687a      	ldr	r2, [r7, #4]
 8007864:	212c      	movs	r1, #44	; 0x2c
 8007866:	fb01 f303 	mul.w	r3, r1, r3
 800786a:	4413      	add	r3, r2
 800786c:	3360      	adds	r3, #96	; 0x60
 800786e:	781b      	ldrb	r3, [r3, #0]
}
 8007870:	4618      	mov	r0, r3
 8007872:	370c      	adds	r7, #12
 8007874:	46bd      	mov	sp, r7
 8007876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787a:	4770      	bx	lr

0800787c <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800787c:	b480      	push	{r7}
 800787e:	b083      	sub	sp, #12
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	460b      	mov	r3, r1
 8007886:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8007888:	78fb      	ldrb	r3, [r7, #3]
 800788a:	687a      	ldr	r2, [r7, #4]
 800788c:	212c      	movs	r1, #44	; 0x2c
 800788e:	fb01 f303 	mul.w	r3, r1, r3
 8007892:	4413      	add	r3, r2
 8007894:	3350      	adds	r3, #80	; 0x50
 8007896:	681b      	ldr	r3, [r3, #0]
}
 8007898:	4618      	mov	r0, r3
 800789a:	370c      	adds	r7, #12
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b082      	sub	sp, #8
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4618      	mov	r0, r3
 80078b2:	f006 fa65 	bl	800dd80 <USB_GetCurrentFrame>
 80078b6:	4603      	mov	r3, r0
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3708      	adds	r7, #8
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b082      	sub	sp, #8
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	4618      	mov	r0, r3
 80078ce:	f006 fa40 	bl	800dd52 <USB_GetHostSpeed>
 80078d2:	4603      	mov	r3, r0
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3708      	adds	r7, #8
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b086      	sub	sp, #24
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
 80078e4:	460b      	mov	r3, r1
 80078e6:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078ee:	697b      	ldr	r3, [r7, #20]
 80078f0:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80078f2:	78fb      	ldrb	r3, [r7, #3]
 80078f4:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	015a      	lsls	r2, r3, #5
 80078fa:	693b      	ldr	r3, [r7, #16]
 80078fc:	4413      	add	r3, r2
 80078fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007902:	689b      	ldr	r3, [r3, #8]
 8007904:	f003 0304 	and.w	r3, r3, #4
 8007908:	2b04      	cmp	r3, #4
 800790a:	d119      	bne.n	8007940 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	015a      	lsls	r2, r3, #5
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	4413      	add	r3, r2
 8007914:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007918:	461a      	mov	r2, r3
 800791a:	2304      	movs	r3, #4
 800791c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	015a      	lsls	r2, r3, #5
 8007922:	693b      	ldr	r3, [r7, #16]
 8007924:	4413      	add	r3, r2
 8007926:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800792a:	68db      	ldr	r3, [r3, #12]
 800792c:	68fa      	ldr	r2, [r7, #12]
 800792e:	0151      	lsls	r1, r2, #5
 8007930:	693a      	ldr	r2, [r7, #16]
 8007932:	440a      	add	r2, r1
 8007934:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007938:	f043 0302 	orr.w	r3, r3, #2
 800793c:	60d3      	str	r3, [r2, #12]
 800793e:	e101      	b.n	8007b44 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	015a      	lsls	r2, r3, #5
 8007944:	693b      	ldr	r3, [r7, #16]
 8007946:	4413      	add	r3, r2
 8007948:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800794c:	689b      	ldr	r3, [r3, #8]
 800794e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007952:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007956:	d12b      	bne.n	80079b0 <HCD_HC_IN_IRQHandler+0xd4>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	015a      	lsls	r2, r3, #5
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	4413      	add	r3, r2
 8007960:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007964:	461a      	mov	r2, r3
 8007966:	f44f 7380 	mov.w	r3, #256	; 0x100
 800796a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 800796c:	687a      	ldr	r2, [r7, #4]
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	212c      	movs	r1, #44	; 0x2c
 8007972:	fb01 f303 	mul.w	r3, r1, r3
 8007976:	4413      	add	r3, r2
 8007978:	3361      	adds	r3, #97	; 0x61
 800797a:	2207      	movs	r2, #7
 800797c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	015a      	lsls	r2, r3, #5
 8007982:	693b      	ldr	r3, [r7, #16]
 8007984:	4413      	add	r3, r2
 8007986:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800798a:	68db      	ldr	r3, [r3, #12]
 800798c:	68fa      	ldr	r2, [r7, #12]
 800798e:	0151      	lsls	r1, r2, #5
 8007990:	693a      	ldr	r2, [r7, #16]
 8007992:	440a      	add	r2, r1
 8007994:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007998:	f043 0302 	orr.w	r3, r3, #2
 800799c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	68fa      	ldr	r2, [r7, #12]
 80079a4:	b2d2      	uxtb	r2, r2
 80079a6:	4611      	mov	r1, r2
 80079a8:	4618      	mov	r0, r3
 80079aa:	f006 fc5c 	bl	800e266 <USB_HC_Halt>
 80079ae:	e0c9      	b.n	8007b44 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	015a      	lsls	r2, r3, #5
 80079b4:	693b      	ldr	r3, [r7, #16]
 80079b6:	4413      	add	r3, r2
 80079b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	f003 0320 	and.w	r3, r3, #32
 80079c2:	2b20      	cmp	r3, #32
 80079c4:	d109      	bne.n	80079da <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	015a      	lsls	r2, r3, #5
 80079ca:	693b      	ldr	r3, [r7, #16]
 80079cc:	4413      	add	r3, r2
 80079ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079d2:	461a      	mov	r2, r3
 80079d4:	2320      	movs	r3, #32
 80079d6:	6093      	str	r3, [r2, #8]
 80079d8:	e0b4      	b.n	8007b44 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	015a      	lsls	r2, r3, #5
 80079de:	693b      	ldr	r3, [r7, #16]
 80079e0:	4413      	add	r3, r2
 80079e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	f003 0308 	and.w	r3, r3, #8
 80079ec:	2b08      	cmp	r3, #8
 80079ee:	d133      	bne.n	8007a58 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	015a      	lsls	r2, r3, #5
 80079f4:	693b      	ldr	r3, [r7, #16]
 80079f6:	4413      	add	r3, r2
 80079f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079fc:	68db      	ldr	r3, [r3, #12]
 80079fe:	68fa      	ldr	r2, [r7, #12]
 8007a00:	0151      	lsls	r1, r2, #5
 8007a02:	693a      	ldr	r2, [r7, #16]
 8007a04:	440a      	add	r2, r1
 8007a06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a0a:	f043 0302 	orr.w	r3, r3, #2
 8007a0e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8007a10:	687a      	ldr	r2, [r7, #4]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	212c      	movs	r1, #44	; 0x2c
 8007a16:	fb01 f303 	mul.w	r3, r1, r3
 8007a1a:	4413      	add	r3, r2
 8007a1c:	3361      	adds	r3, #97	; 0x61
 8007a1e:	2205      	movs	r2, #5
 8007a20:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	015a      	lsls	r2, r3, #5
 8007a26:	693b      	ldr	r3, [r7, #16]
 8007a28:	4413      	add	r3, r2
 8007a2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a2e:	461a      	mov	r2, r3
 8007a30:	2310      	movs	r3, #16
 8007a32:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	015a      	lsls	r2, r3, #5
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	4413      	add	r3, r2
 8007a3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a40:	461a      	mov	r2, r3
 8007a42:	2308      	movs	r3, #8
 8007a44:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	68fa      	ldr	r2, [r7, #12]
 8007a4c:	b2d2      	uxtb	r2, r2
 8007a4e:	4611      	mov	r1, r2
 8007a50:	4618      	mov	r0, r3
 8007a52:	f006 fc08 	bl	800e266 <USB_HC_Halt>
 8007a56:	e075      	b.n	8007b44 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	015a      	lsls	r2, r3, #5
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	4413      	add	r3, r2
 8007a60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a64:	689b      	ldr	r3, [r3, #8]
 8007a66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a6e:	d134      	bne.n	8007ada <HCD_HC_IN_IRQHandler+0x1fe>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	015a      	lsls	r2, r3, #5
 8007a74:	693b      	ldr	r3, [r7, #16]
 8007a76:	4413      	add	r3, r2
 8007a78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a7c:	68db      	ldr	r3, [r3, #12]
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	0151      	lsls	r1, r2, #5
 8007a82:	693a      	ldr	r2, [r7, #16]
 8007a84:	440a      	add	r2, r1
 8007a86:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007a8a:	f043 0302 	orr.w	r3, r3, #2
 8007a8e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8007a90:	687a      	ldr	r2, [r7, #4]
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	212c      	movs	r1, #44	; 0x2c
 8007a96:	fb01 f303 	mul.w	r3, r1, r3
 8007a9a:	4413      	add	r3, r2
 8007a9c:	3361      	adds	r3, #97	; 0x61
 8007a9e:	2208      	movs	r2, #8
 8007aa0:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	015a      	lsls	r2, r3, #5
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	4413      	add	r3, r2
 8007aaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007aae:	461a      	mov	r2, r3
 8007ab0:	2310      	movs	r3, #16
 8007ab2:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	015a      	lsls	r2, r3, #5
 8007ab8:	693b      	ldr	r3, [r7, #16]
 8007aba:	4413      	add	r3, r2
 8007abc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ac0:	461a      	mov	r2, r3
 8007ac2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007ac6:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	68fa      	ldr	r2, [r7, #12]
 8007ace:	b2d2      	uxtb	r2, r2
 8007ad0:	4611      	mov	r1, r2
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	f006 fbc7 	bl	800e266 <USB_HC_Halt>
 8007ad8:	e034      	b.n	8007b44 <HCD_HC_IN_IRQHandler+0x268>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	015a      	lsls	r2, r3, #5
 8007ade:	693b      	ldr	r3, [r7, #16]
 8007ae0:	4413      	add	r3, r2
 8007ae2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ae6:	689b      	ldr	r3, [r3, #8]
 8007ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aec:	2b80      	cmp	r3, #128	; 0x80
 8007aee:	d129      	bne.n	8007b44 <HCD_HC_IN_IRQHandler+0x268>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	015a      	lsls	r2, r3, #5
 8007af4:	693b      	ldr	r3, [r7, #16]
 8007af6:	4413      	add	r3, r2
 8007af8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007afc:	68db      	ldr	r3, [r3, #12]
 8007afe:	68fa      	ldr	r2, [r7, #12]
 8007b00:	0151      	lsls	r1, r2, #5
 8007b02:	693a      	ldr	r2, [r7, #16]
 8007b04:	440a      	add	r2, r1
 8007b06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007b0a:	f043 0302 	orr.w	r3, r3, #2
 8007b0e:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	212c      	movs	r1, #44	; 0x2c
 8007b16:	fb01 f303 	mul.w	r3, r1, r3
 8007b1a:	4413      	add	r3, r2
 8007b1c:	3361      	adds	r3, #97	; 0x61
 8007b1e:	2206      	movs	r2, #6
 8007b20:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	68fa      	ldr	r2, [r7, #12]
 8007b28:	b2d2      	uxtb	r2, r2
 8007b2a:	4611      	mov	r1, r2
 8007b2c:	4618      	mov	r0, r3
 8007b2e:	f006 fb9a 	bl	800e266 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	015a      	lsls	r2, r3, #5
 8007b36:	693b      	ldr	r3, [r7, #16]
 8007b38:	4413      	add	r3, r2
 8007b3a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b3e:	461a      	mov	r2, r3
 8007b40:	2380      	movs	r3, #128	; 0x80
 8007b42:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	015a      	lsls	r2, r3, #5
 8007b48:	693b      	ldr	r3, [r7, #16]
 8007b4a:	4413      	add	r3, r2
 8007b4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007b56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007b5a:	d122      	bne.n	8007ba2 <HCD_HC_IN_IRQHandler+0x2c6>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	015a      	lsls	r2, r3, #5
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	4413      	add	r3, r2
 8007b64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b68:	68db      	ldr	r3, [r3, #12]
 8007b6a:	68fa      	ldr	r2, [r7, #12]
 8007b6c:	0151      	lsls	r1, r2, #5
 8007b6e:	693a      	ldr	r2, [r7, #16]
 8007b70:	440a      	add	r2, r1
 8007b72:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007b76:	f043 0302 	orr.w	r3, r3, #2
 8007b7a:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	68fa      	ldr	r2, [r7, #12]
 8007b82:	b2d2      	uxtb	r2, r2
 8007b84:	4611      	mov	r1, r2
 8007b86:	4618      	mov	r0, r3
 8007b88:	f006 fb6d 	bl	800e266 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	015a      	lsls	r2, r3, #5
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	4413      	add	r3, r2
 8007b94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b98:	461a      	mov	r2, r3
 8007b9a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007b9e:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8007ba0:	e2ba      	b.n	8008118 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	015a      	lsls	r2, r3, #5
 8007ba6:	693b      	ldr	r3, [r7, #16]
 8007ba8:	4413      	add	r3, r2
 8007baa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bae:	689b      	ldr	r3, [r3, #8]
 8007bb0:	f003 0301 	and.w	r3, r3, #1
 8007bb4:	2b01      	cmp	r3, #1
 8007bb6:	f040 811b 	bne.w	8007df0 <HCD_HC_IN_IRQHandler+0x514>
    if (hhcd->Init.dma_enable != 0U)
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	691b      	ldr	r3, [r3, #16]
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d019      	beq.n	8007bf6 <HCD_HC_IN_IRQHandler+0x31a>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8007bc2:	687a      	ldr	r2, [r7, #4]
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	212c      	movs	r1, #44	; 0x2c
 8007bc8:	fb01 f303 	mul.w	r3, r1, r3
 8007bcc:	4413      	add	r3, r2
 8007bce:	3348      	adds	r3, #72	; 0x48
 8007bd0:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	0159      	lsls	r1, r3, #5
 8007bd6:	693b      	ldr	r3, [r7, #16]
 8007bd8:	440b      	add	r3, r1
 8007bda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bde:	691b      	ldr	r3, [r3, #16]
 8007be0:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8007be4:	1ad2      	subs	r2, r2, r3
 8007be6:	6879      	ldr	r1, [r7, #4]
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	202c      	movs	r0, #44	; 0x2c
 8007bec:	fb00 f303 	mul.w	r3, r0, r3
 8007bf0:	440b      	add	r3, r1
 8007bf2:	3350      	adds	r3, #80	; 0x50
 8007bf4:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8007bf6:	687a      	ldr	r2, [r7, #4]
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	212c      	movs	r1, #44	; 0x2c
 8007bfc:	fb01 f303 	mul.w	r3, r1, r3
 8007c00:	4413      	add	r3, r2
 8007c02:	3361      	adds	r3, #97	; 0x61
 8007c04:	2201      	movs	r2, #1
 8007c06:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007c08:	687a      	ldr	r2, [r7, #4]
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	212c      	movs	r1, #44	; 0x2c
 8007c0e:	fb01 f303 	mul.w	r3, r1, r3
 8007c12:	4413      	add	r3, r2
 8007c14:	335c      	adds	r3, #92	; 0x5c
 8007c16:	2200      	movs	r2, #0
 8007c18:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	015a      	lsls	r2, r3, #5
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	4413      	add	r3, r2
 8007c22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c26:	461a      	mov	r2, r3
 8007c28:	2301      	movs	r3, #1
 8007c2a:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007c2c:	687a      	ldr	r2, [r7, #4]
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	212c      	movs	r1, #44	; 0x2c
 8007c32:	fb01 f303 	mul.w	r3, r1, r3
 8007c36:	4413      	add	r3, r2
 8007c38:	333f      	adds	r3, #63	; 0x3f
 8007c3a:	781b      	ldrb	r3, [r3, #0]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d009      	beq.n	8007c54 <HCD_HC_IN_IRQHandler+0x378>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8007c40:	687a      	ldr	r2, [r7, #4]
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	212c      	movs	r1, #44	; 0x2c
 8007c46:	fb01 f303 	mul.w	r3, r1, r3
 8007c4a:	4413      	add	r3, r2
 8007c4c:	333f      	adds	r3, #63	; 0x3f
 8007c4e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007c50:	2b02      	cmp	r3, #2
 8007c52:	d121      	bne.n	8007c98 <HCD_HC_IN_IRQHandler+0x3bc>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	015a      	lsls	r2, r3, #5
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	4413      	add	r3, r2
 8007c5c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c60:	68db      	ldr	r3, [r3, #12]
 8007c62:	68fa      	ldr	r2, [r7, #12]
 8007c64:	0151      	lsls	r1, r2, #5
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	440a      	add	r2, r1
 8007c6a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007c6e:	f043 0302 	orr.w	r3, r3, #2
 8007c72:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	68fa      	ldr	r2, [r7, #12]
 8007c7a:	b2d2      	uxtb	r2, r2
 8007c7c:	4611      	mov	r1, r2
 8007c7e:	4618      	mov	r0, r3
 8007c80:	f006 faf1 	bl	800e266 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	015a      	lsls	r2, r3, #5
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	4413      	add	r3, r2
 8007c8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007c90:	461a      	mov	r2, r3
 8007c92:	2310      	movs	r3, #16
 8007c94:	6093      	str	r3, [r2, #8]
 8007c96:	e066      	b.n	8007d66 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8007c98:	687a      	ldr	r2, [r7, #4]
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	212c      	movs	r1, #44	; 0x2c
 8007c9e:	fb01 f303 	mul.w	r3, r1, r3
 8007ca2:	4413      	add	r3, r2
 8007ca4:	333f      	adds	r3, #63	; 0x3f
 8007ca6:	781b      	ldrb	r3, [r3, #0]
 8007ca8:	2b03      	cmp	r3, #3
 8007caa:	d127      	bne.n	8007cfc <HCD_HC_IN_IRQHandler+0x420>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	015a      	lsls	r2, r3, #5
 8007cb0:	693b      	ldr	r3, [r7, #16]
 8007cb2:	4413      	add	r3, r2
 8007cb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68fa      	ldr	r2, [r7, #12]
 8007cbc:	0151      	lsls	r1, r2, #5
 8007cbe:	693a      	ldr	r2, [r7, #16]
 8007cc0:	440a      	add	r2, r1
 8007cc2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007cc6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007cca:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	212c      	movs	r1, #44	; 0x2c
 8007cd2:	fb01 f303 	mul.w	r3, r1, r3
 8007cd6:	4413      	add	r3, r2
 8007cd8:	3360      	adds	r3, #96	; 0x60
 8007cda:	2201      	movs	r2, #1
 8007cdc:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	b2d9      	uxtb	r1, r3
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	202c      	movs	r0, #44	; 0x2c
 8007ce8:	fb00 f303 	mul.w	r3, r0, r3
 8007cec:	4413      	add	r3, r2
 8007cee:	3360      	adds	r3, #96	; 0x60
 8007cf0:	781b      	ldrb	r3, [r3, #0]
 8007cf2:	461a      	mov	r2, r3
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f008 fc73 	bl	80105e0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8007cfa:	e034      	b.n	8007d66 <HCD_HC_IN_IRQHandler+0x48a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC)
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	68fb      	ldr	r3, [r7, #12]
 8007d00:	212c      	movs	r1, #44	; 0x2c
 8007d02:	fb01 f303 	mul.w	r3, r1, r3
 8007d06:	4413      	add	r3, r2
 8007d08:	333f      	adds	r3, #63	; 0x3f
 8007d0a:	781b      	ldrb	r3, [r3, #0]
 8007d0c:	2b01      	cmp	r3, #1
 8007d0e:	d12a      	bne.n	8007d66 <HCD_HC_IN_IRQHandler+0x48a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8007d10:	687a      	ldr	r2, [r7, #4]
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	212c      	movs	r1, #44	; 0x2c
 8007d16:	fb01 f303 	mul.w	r3, r1, r3
 8007d1a:	4413      	add	r3, r2
 8007d1c:	3360      	adds	r3, #96	; 0x60
 8007d1e:	2201      	movs	r2, #1
 8007d20:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	212c      	movs	r1, #44	; 0x2c
 8007d28:	fb01 f303 	mul.w	r3, r1, r3
 8007d2c:	4413      	add	r3, r2
 8007d2e:	3354      	adds	r3, #84	; 0x54
 8007d30:	781b      	ldrb	r3, [r3, #0]
 8007d32:	f083 0301 	eor.w	r3, r3, #1
 8007d36:	b2d8      	uxtb	r0, r3
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	212c      	movs	r1, #44	; 0x2c
 8007d3e:	fb01 f303 	mul.w	r3, r1, r3
 8007d42:	4413      	add	r3, r2
 8007d44:	3354      	adds	r3, #84	; 0x54
 8007d46:	4602      	mov	r2, r0
 8007d48:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	b2d9      	uxtb	r1, r3
 8007d4e:	687a      	ldr	r2, [r7, #4]
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	202c      	movs	r0, #44	; 0x2c
 8007d54:	fb00 f303 	mul.w	r3, r0, r3
 8007d58:	4413      	add	r3, r2
 8007d5a:	3360      	adds	r3, #96	; 0x60
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	461a      	mov	r2, r3
 8007d60:	6878      	ldr	r0, [r7, #4]
 8007d62:	f008 fc3d 	bl	80105e0 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	691b      	ldr	r3, [r3, #16]
 8007d6a:	2b01      	cmp	r3, #1
 8007d6c:	d12b      	bne.n	8007dc6 <HCD_HC_IN_IRQHandler+0x4ea>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8007d6e:	687a      	ldr	r2, [r7, #4]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	212c      	movs	r1, #44	; 0x2c
 8007d74:	fb01 f303 	mul.w	r3, r1, r3
 8007d78:	4413      	add	r3, r2
 8007d7a:	3348      	adds	r3, #72	; 0x48
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	6879      	ldr	r1, [r7, #4]
 8007d80:	68fa      	ldr	r2, [r7, #12]
 8007d82:	202c      	movs	r0, #44	; 0x2c
 8007d84:	fb00 f202 	mul.w	r2, r0, r2
 8007d88:	440a      	add	r2, r1
 8007d8a:	3240      	adds	r2, #64	; 0x40
 8007d8c:	8812      	ldrh	r2, [r2, #0]
 8007d8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d92:	f003 0301 	and.w	r3, r3, #1
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	f000 81be 	beq.w	8008118 <HCD_HC_IN_IRQHandler+0x83c>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8007d9c:	687a      	ldr	r2, [r7, #4]
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	212c      	movs	r1, #44	; 0x2c
 8007da2:	fb01 f303 	mul.w	r3, r1, r3
 8007da6:	4413      	add	r3, r2
 8007da8:	3354      	adds	r3, #84	; 0x54
 8007daa:	781b      	ldrb	r3, [r3, #0]
 8007dac:	f083 0301 	eor.w	r3, r3, #1
 8007db0:	b2d8      	uxtb	r0, r3
 8007db2:	687a      	ldr	r2, [r7, #4]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	212c      	movs	r1, #44	; 0x2c
 8007db8:	fb01 f303 	mul.w	r3, r1, r3
 8007dbc:	4413      	add	r3, r2
 8007dbe:	3354      	adds	r3, #84	; 0x54
 8007dc0:	4602      	mov	r2, r0
 8007dc2:	701a      	strb	r2, [r3, #0]
}
 8007dc4:	e1a8      	b.n	8008118 <HCD_HC_IN_IRQHandler+0x83c>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8007dc6:	687a      	ldr	r2, [r7, #4]
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	212c      	movs	r1, #44	; 0x2c
 8007dcc:	fb01 f303 	mul.w	r3, r1, r3
 8007dd0:	4413      	add	r3, r2
 8007dd2:	3354      	adds	r3, #84	; 0x54
 8007dd4:	781b      	ldrb	r3, [r3, #0]
 8007dd6:	f083 0301 	eor.w	r3, r3, #1
 8007dda:	b2d8      	uxtb	r0, r3
 8007ddc:	687a      	ldr	r2, [r7, #4]
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	212c      	movs	r1, #44	; 0x2c
 8007de2:	fb01 f303 	mul.w	r3, r1, r3
 8007de6:	4413      	add	r3, r2
 8007de8:	3354      	adds	r3, #84	; 0x54
 8007dea:	4602      	mov	r2, r0
 8007dec:	701a      	strb	r2, [r3, #0]
}
 8007dee:	e193      	b.n	8008118 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	015a      	lsls	r2, r3, #5
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	4413      	add	r3, r2
 8007df8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007dfc:	689b      	ldr	r3, [r3, #8]
 8007dfe:	f003 0302 	and.w	r3, r3, #2
 8007e02:	2b02      	cmp	r3, #2
 8007e04:	f040 8106 	bne.w	8008014 <HCD_HC_IN_IRQHandler+0x738>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	015a      	lsls	r2, r3, #5
 8007e0c:	693b      	ldr	r3, [r7, #16]
 8007e0e:	4413      	add	r3, r2
 8007e10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e14:	68db      	ldr	r3, [r3, #12]
 8007e16:	68fa      	ldr	r2, [r7, #12]
 8007e18:	0151      	lsls	r1, r2, #5
 8007e1a:	693a      	ldr	r2, [r7, #16]
 8007e1c:	440a      	add	r2, r1
 8007e1e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8007e22:	f023 0302 	bic.w	r3, r3, #2
 8007e26:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8007e28:	687a      	ldr	r2, [r7, #4]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	212c      	movs	r1, #44	; 0x2c
 8007e2e:	fb01 f303 	mul.w	r3, r1, r3
 8007e32:	4413      	add	r3, r2
 8007e34:	3361      	adds	r3, #97	; 0x61
 8007e36:	781b      	ldrb	r3, [r3, #0]
 8007e38:	2b01      	cmp	r3, #1
 8007e3a:	d109      	bne.n	8007e50 <HCD_HC_IN_IRQHandler+0x574>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8007e3c:	687a      	ldr	r2, [r7, #4]
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	212c      	movs	r1, #44	; 0x2c
 8007e42:	fb01 f303 	mul.w	r3, r1, r3
 8007e46:	4413      	add	r3, r2
 8007e48:	3360      	adds	r3, #96	; 0x60
 8007e4a:	2201      	movs	r2, #1
 8007e4c:	701a      	strb	r2, [r3, #0]
 8007e4e:	e0c9      	b.n	8007fe4 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8007e50:	687a      	ldr	r2, [r7, #4]
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	212c      	movs	r1, #44	; 0x2c
 8007e56:	fb01 f303 	mul.w	r3, r1, r3
 8007e5a:	4413      	add	r3, r2
 8007e5c:	3361      	adds	r3, #97	; 0x61
 8007e5e:	781b      	ldrb	r3, [r3, #0]
 8007e60:	2b05      	cmp	r3, #5
 8007e62:	d109      	bne.n	8007e78 <HCD_HC_IN_IRQHandler+0x59c>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8007e64:	687a      	ldr	r2, [r7, #4]
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	212c      	movs	r1, #44	; 0x2c
 8007e6a:	fb01 f303 	mul.w	r3, r1, r3
 8007e6e:	4413      	add	r3, r2
 8007e70:	3360      	adds	r3, #96	; 0x60
 8007e72:	2205      	movs	r2, #5
 8007e74:	701a      	strb	r2, [r3, #0]
 8007e76:	e0b5      	b.n	8007fe4 <HCD_HC_IN_IRQHandler+0x708>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007e78:	687a      	ldr	r2, [r7, #4]
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	212c      	movs	r1, #44	; 0x2c
 8007e7e:	fb01 f303 	mul.w	r3, r1, r3
 8007e82:	4413      	add	r3, r2
 8007e84:	3361      	adds	r3, #97	; 0x61
 8007e86:	781b      	ldrb	r3, [r3, #0]
 8007e88:	2b06      	cmp	r3, #6
 8007e8a:	d009      	beq.n	8007ea0 <HCD_HC_IN_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8007e8c:	687a      	ldr	r2, [r7, #4]
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	212c      	movs	r1, #44	; 0x2c
 8007e92:	fb01 f303 	mul.w	r3, r1, r3
 8007e96:	4413      	add	r3, r2
 8007e98:	3361      	adds	r3, #97	; 0x61
 8007e9a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007e9c:	2b08      	cmp	r3, #8
 8007e9e:	d150      	bne.n	8007f42 <HCD_HC_IN_IRQHandler+0x666>
      hhcd->hc[ch_num].ErrCnt++;
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	212c      	movs	r1, #44	; 0x2c
 8007ea6:	fb01 f303 	mul.w	r3, r1, r3
 8007eaa:	4413      	add	r3, r2
 8007eac:	335c      	adds	r3, #92	; 0x5c
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	1c5a      	adds	r2, r3, #1
 8007eb2:	6879      	ldr	r1, [r7, #4]
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	202c      	movs	r0, #44	; 0x2c
 8007eb8:	fb00 f303 	mul.w	r3, r0, r3
 8007ebc:	440b      	add	r3, r1
 8007ebe:	335c      	adds	r3, #92	; 0x5c
 8007ec0:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	212c      	movs	r1, #44	; 0x2c
 8007ec8:	fb01 f303 	mul.w	r3, r1, r3
 8007ecc:	4413      	add	r3, r2
 8007ece:	335c      	adds	r3, #92	; 0x5c
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	2b02      	cmp	r3, #2
 8007ed4:	d912      	bls.n	8007efc <HCD_HC_IN_IRQHandler+0x620>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007ed6:	687a      	ldr	r2, [r7, #4]
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	212c      	movs	r1, #44	; 0x2c
 8007edc:	fb01 f303 	mul.w	r3, r1, r3
 8007ee0:	4413      	add	r3, r2
 8007ee2:	335c      	adds	r3, #92	; 0x5c
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	212c      	movs	r1, #44	; 0x2c
 8007eee:	fb01 f303 	mul.w	r3, r1, r3
 8007ef2:	4413      	add	r3, r2
 8007ef4:	3360      	adds	r3, #96	; 0x60
 8007ef6:	2204      	movs	r2, #4
 8007ef8:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007efa:	e073      	b.n	8007fe4 <HCD_HC_IN_IRQHandler+0x708>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007efc:	687a      	ldr	r2, [r7, #4]
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	212c      	movs	r1, #44	; 0x2c
 8007f02:	fb01 f303 	mul.w	r3, r1, r3
 8007f06:	4413      	add	r3, r2
 8007f08:	3360      	adds	r3, #96	; 0x60
 8007f0a:	2202      	movs	r2, #2
 8007f0c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	015a      	lsls	r2, r3, #5
 8007f12:	693b      	ldr	r3, [r7, #16]
 8007f14:	4413      	add	r3, r2
 8007f16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007f24:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007f26:	68bb      	ldr	r3, [r7, #8]
 8007f28:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007f2c:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	015a      	lsls	r2, r3, #5
 8007f32:	693b      	ldr	r3, [r7, #16]
 8007f34:	4413      	add	r3, r2
 8007f36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	68bb      	ldr	r3, [r7, #8]
 8007f3e:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007f40:	e050      	b.n	8007fe4 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8007f42:	687a      	ldr	r2, [r7, #4]
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	212c      	movs	r1, #44	; 0x2c
 8007f48:	fb01 f303 	mul.w	r3, r1, r3
 8007f4c:	4413      	add	r3, r2
 8007f4e:	3361      	adds	r3, #97	; 0x61
 8007f50:	781b      	ldrb	r3, [r3, #0]
 8007f52:	2b03      	cmp	r3, #3
 8007f54:	d122      	bne.n	8007f9c <HCD_HC_IN_IRQHandler+0x6c0>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8007f56:	687a      	ldr	r2, [r7, #4]
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	212c      	movs	r1, #44	; 0x2c
 8007f5c:	fb01 f303 	mul.w	r3, r1, r3
 8007f60:	4413      	add	r3, r2
 8007f62:	3360      	adds	r3, #96	; 0x60
 8007f64:	2202      	movs	r2, #2
 8007f66:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	015a      	lsls	r2, r3, #5
 8007f6c:	693b      	ldr	r3, [r7, #16]
 8007f6e:	4413      	add	r3, r2
 8007f70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007f7e:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007f80:	68bb      	ldr	r3, [r7, #8]
 8007f82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007f86:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	015a      	lsls	r2, r3, #5
 8007f8c:	693b      	ldr	r3, [r7, #16]
 8007f8e:	4413      	add	r3, r2
 8007f90:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f94:	461a      	mov	r2, r3
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	6013      	str	r3, [r2, #0]
 8007f9a:	e023      	b.n	8007fe4 <HCD_HC_IN_IRQHandler+0x708>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	212c      	movs	r1, #44	; 0x2c
 8007fa2:	fb01 f303 	mul.w	r3, r1, r3
 8007fa6:	4413      	add	r3, r2
 8007fa8:	3361      	adds	r3, #97	; 0x61
 8007faa:	781b      	ldrb	r3, [r3, #0]
 8007fac:	2b07      	cmp	r3, #7
 8007fae:	d119      	bne.n	8007fe4 <HCD_HC_IN_IRQHandler+0x708>
      hhcd->hc[ch_num].ErrCnt++;
 8007fb0:	687a      	ldr	r2, [r7, #4]
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	212c      	movs	r1, #44	; 0x2c
 8007fb6:	fb01 f303 	mul.w	r3, r1, r3
 8007fba:	4413      	add	r3, r2
 8007fbc:	335c      	adds	r3, #92	; 0x5c
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	1c5a      	adds	r2, r3, #1
 8007fc2:	6879      	ldr	r1, [r7, #4]
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	202c      	movs	r0, #44	; 0x2c
 8007fc8:	fb00 f303 	mul.w	r3, r0, r3
 8007fcc:	440b      	add	r3, r1
 8007fce:	335c      	adds	r3, #92	; 0x5c
 8007fd0:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007fd2:	687a      	ldr	r2, [r7, #4]
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	212c      	movs	r1, #44	; 0x2c
 8007fd8:	fb01 f303 	mul.w	r3, r1, r3
 8007fdc:	4413      	add	r3, r2
 8007fde:	3360      	adds	r3, #96	; 0x60
 8007fe0:	2204      	movs	r2, #4
 8007fe2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	015a      	lsls	r2, r3, #5
 8007fe8:	693b      	ldr	r3, [r7, #16]
 8007fea:	4413      	add	r3, r2
 8007fec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007ff0:	461a      	mov	r2, r3
 8007ff2:	2302      	movs	r3, #2
 8007ff4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	b2d9      	uxtb	r1, r3
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	202c      	movs	r0, #44	; 0x2c
 8008000:	fb00 f303 	mul.w	r3, r0, r3
 8008004:	4413      	add	r3, r2
 8008006:	3360      	adds	r3, #96	; 0x60
 8008008:	781b      	ldrb	r3, [r3, #0]
 800800a:	461a      	mov	r2, r3
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f008 fae7 	bl	80105e0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8008012:	e081      	b.n	8008118 <HCD_HC_IN_IRQHandler+0x83c>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	015a      	lsls	r2, r3, #5
 8008018:	693b      	ldr	r3, [r7, #16]
 800801a:	4413      	add	r3, r2
 800801c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008020:	689b      	ldr	r3, [r3, #8]
 8008022:	f003 0310 	and.w	r3, r3, #16
 8008026:	2b10      	cmp	r3, #16
 8008028:	d176      	bne.n	8008118 <HCD_HC_IN_IRQHandler+0x83c>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800802a:	687a      	ldr	r2, [r7, #4]
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	212c      	movs	r1, #44	; 0x2c
 8008030:	fb01 f303 	mul.w	r3, r1, r3
 8008034:	4413      	add	r3, r2
 8008036:	333f      	adds	r3, #63	; 0x3f
 8008038:	781b      	ldrb	r3, [r3, #0]
 800803a:	2b03      	cmp	r3, #3
 800803c:	d121      	bne.n	8008082 <HCD_HC_IN_IRQHandler+0x7a6>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800803e:	687a      	ldr	r2, [r7, #4]
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	212c      	movs	r1, #44	; 0x2c
 8008044:	fb01 f303 	mul.w	r3, r1, r3
 8008048:	4413      	add	r3, r2
 800804a:	335c      	adds	r3, #92	; 0x5c
 800804c:	2200      	movs	r2, #0
 800804e:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	015a      	lsls	r2, r3, #5
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	4413      	add	r3, r2
 8008058:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800805c:	68db      	ldr	r3, [r3, #12]
 800805e:	68fa      	ldr	r2, [r7, #12]
 8008060:	0151      	lsls	r1, r2, #5
 8008062:	693a      	ldr	r2, [r7, #16]
 8008064:	440a      	add	r2, r1
 8008066:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800806a:	f043 0302 	orr.w	r3, r3, #2
 800806e:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	b2d2      	uxtb	r2, r2
 8008078:	4611      	mov	r1, r2
 800807a:	4618      	mov	r0, r3
 800807c:	f006 f8f3 	bl	800e266 <USB_HC_Halt>
 8008080:	e041      	b.n	8008106 <HCD_HC_IN_IRQHandler+0x82a>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	212c      	movs	r1, #44	; 0x2c
 8008088:	fb01 f303 	mul.w	r3, r1, r3
 800808c:	4413      	add	r3, r2
 800808e:	333f      	adds	r3, #63	; 0x3f
 8008090:	781b      	ldrb	r3, [r3, #0]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d009      	beq.n	80080aa <HCD_HC_IN_IRQHandler+0x7ce>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	212c      	movs	r1, #44	; 0x2c
 800809c:	fb01 f303 	mul.w	r3, r1, r3
 80080a0:	4413      	add	r3, r2
 80080a2:	333f      	adds	r3, #63	; 0x3f
 80080a4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80080a6:	2b02      	cmp	r3, #2
 80080a8:	d12d      	bne.n	8008106 <HCD_HC_IN_IRQHandler+0x82a>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80080aa:	687a      	ldr	r2, [r7, #4]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	212c      	movs	r1, #44	; 0x2c
 80080b0:	fb01 f303 	mul.w	r3, r1, r3
 80080b4:	4413      	add	r3, r2
 80080b6:	335c      	adds	r3, #92	; 0x5c
 80080b8:	2200      	movs	r2, #0
 80080ba:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	691b      	ldr	r3, [r3, #16]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d120      	bne.n	8008106 <HCD_HC_IN_IRQHandler+0x82a>
        hhcd->hc[ch_num].state = HC_NAK;
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	212c      	movs	r1, #44	; 0x2c
 80080ca:	fb01 f303 	mul.w	r3, r1, r3
 80080ce:	4413      	add	r3, r2
 80080d0:	3361      	adds	r3, #97	; 0x61
 80080d2:	2203      	movs	r2, #3
 80080d4:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	015a      	lsls	r2, r3, #5
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	4413      	add	r3, r2
 80080de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	68fa      	ldr	r2, [r7, #12]
 80080e6:	0151      	lsls	r1, r2, #5
 80080e8:	693a      	ldr	r2, [r7, #16]
 80080ea:	440a      	add	r2, r1
 80080ec:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80080f0:	f043 0302 	orr.w	r3, r3, #2
 80080f4:	60d3      	str	r3, [r2, #12]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	68fa      	ldr	r2, [r7, #12]
 80080fc:	b2d2      	uxtb	r2, r2
 80080fe:	4611      	mov	r1, r2
 8008100:	4618      	mov	r0, r3
 8008102:	f006 f8b0 	bl	800e266 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	015a      	lsls	r2, r3, #5
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	4413      	add	r3, r2
 800810e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008112:	461a      	mov	r2, r3
 8008114:	2310      	movs	r3, #16
 8008116:	6093      	str	r3, [r2, #8]
}
 8008118:	bf00      	nop
 800811a:	3718      	adds	r7, #24
 800811c:	46bd      	mov	sp, r7
 800811e:	bd80      	pop	{r7, pc}

08008120 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008120:	b580      	push	{r7, lr}
 8008122:	b088      	sub	sp, #32
 8008124:	af00      	add	r7, sp, #0
 8008126:	6078      	str	r0, [r7, #4]
 8008128:	460b      	mov	r3, r1
 800812a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008132:	69fb      	ldr	r3, [r7, #28]
 8008134:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 8008136:	78fb      	ldrb	r3, [r7, #3]
 8008138:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	015a      	lsls	r2, r3, #5
 800813e:	69bb      	ldr	r3, [r7, #24]
 8008140:	4413      	add	r3, r2
 8008142:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008146:	689b      	ldr	r3, [r3, #8]
 8008148:	f003 0304 	and.w	r3, r3, #4
 800814c:	2b04      	cmp	r3, #4
 800814e:	d119      	bne.n	8008184 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	015a      	lsls	r2, r3, #5
 8008154:	69bb      	ldr	r3, [r7, #24]
 8008156:	4413      	add	r3, r2
 8008158:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800815c:	461a      	mov	r2, r3
 800815e:	2304      	movs	r3, #4
 8008160:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008162:	697b      	ldr	r3, [r7, #20]
 8008164:	015a      	lsls	r2, r3, #5
 8008166:	69bb      	ldr	r3, [r7, #24]
 8008168:	4413      	add	r3, r2
 800816a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800816e:	68db      	ldr	r3, [r3, #12]
 8008170:	697a      	ldr	r2, [r7, #20]
 8008172:	0151      	lsls	r1, r2, #5
 8008174:	69ba      	ldr	r2, [r7, #24]
 8008176:	440a      	add	r2, r1
 8008178:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800817c:	f043 0302 	orr.w	r3, r3, #2
 8008180:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 8008182:	e3c6      	b.n	8008912 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	015a      	lsls	r2, r3, #5
 8008188:	69bb      	ldr	r3, [r7, #24]
 800818a:	4413      	add	r3, r2
 800818c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	f003 0320 	and.w	r3, r3, #32
 8008196:	2b20      	cmp	r3, #32
 8008198:	d13e      	bne.n	8008218 <HCD_HC_OUT_IRQHandler+0xf8>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 800819a:	697b      	ldr	r3, [r7, #20]
 800819c:	015a      	lsls	r2, r3, #5
 800819e:	69bb      	ldr	r3, [r7, #24]
 80081a0:	4413      	add	r3, r2
 80081a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081a6:	461a      	mov	r2, r3
 80081a8:	2320      	movs	r3, #32
 80081aa:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80081ac:	687a      	ldr	r2, [r7, #4]
 80081ae:	697b      	ldr	r3, [r7, #20]
 80081b0:	212c      	movs	r1, #44	; 0x2c
 80081b2:	fb01 f303 	mul.w	r3, r1, r3
 80081b6:	4413      	add	r3, r2
 80081b8:	333d      	adds	r3, #61	; 0x3d
 80081ba:	781b      	ldrb	r3, [r3, #0]
 80081bc:	2b01      	cmp	r3, #1
 80081be:	f040 83a8 	bne.w	8008912 <HCD_HC_OUT_IRQHandler+0x7f2>
      hhcd->hc[ch_num].do_ping = 0U;
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	212c      	movs	r1, #44	; 0x2c
 80081c8:	fb01 f303 	mul.w	r3, r1, r3
 80081cc:	4413      	add	r3, r2
 80081ce:	333d      	adds	r3, #61	; 0x3d
 80081d0:	2200      	movs	r2, #0
 80081d2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80081d4:	687a      	ldr	r2, [r7, #4]
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	212c      	movs	r1, #44	; 0x2c
 80081da:	fb01 f303 	mul.w	r3, r1, r3
 80081de:	4413      	add	r3, r2
 80081e0:	3360      	adds	r3, #96	; 0x60
 80081e2:	2202      	movs	r2, #2
 80081e4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80081e6:	697b      	ldr	r3, [r7, #20]
 80081e8:	015a      	lsls	r2, r3, #5
 80081ea:	69bb      	ldr	r3, [r7, #24]
 80081ec:	4413      	add	r3, r2
 80081ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80081f2:	68db      	ldr	r3, [r3, #12]
 80081f4:	697a      	ldr	r2, [r7, #20]
 80081f6:	0151      	lsls	r1, r2, #5
 80081f8:	69ba      	ldr	r2, [r7, #24]
 80081fa:	440a      	add	r2, r1
 80081fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008200:	f043 0302 	orr.w	r3, r3, #2
 8008204:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	697a      	ldr	r2, [r7, #20]
 800820c:	b2d2      	uxtb	r2, r2
 800820e:	4611      	mov	r1, r2
 8008210:	4618      	mov	r0, r3
 8008212:	f006 f828 	bl	800e266 <USB_HC_Halt>
}
 8008216:	e37c      	b.n	8008912 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8008218:	697b      	ldr	r3, [r7, #20]
 800821a:	015a      	lsls	r2, r3, #5
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	4413      	add	r3, r2
 8008220:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008224:	689b      	ldr	r3, [r3, #8]
 8008226:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800822a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800822e:	d122      	bne.n	8008276 <HCD_HC_OUT_IRQHandler+0x156>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	015a      	lsls	r2, r3, #5
 8008234:	69bb      	ldr	r3, [r7, #24]
 8008236:	4413      	add	r3, r2
 8008238:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800823c:	68db      	ldr	r3, [r3, #12]
 800823e:	697a      	ldr	r2, [r7, #20]
 8008240:	0151      	lsls	r1, r2, #5
 8008242:	69ba      	ldr	r2, [r7, #24]
 8008244:	440a      	add	r2, r1
 8008246:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800824a:	f043 0302 	orr.w	r3, r3, #2
 800824e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	697a      	ldr	r2, [r7, #20]
 8008256:	b2d2      	uxtb	r2, r2
 8008258:	4611      	mov	r1, r2
 800825a:	4618      	mov	r0, r3
 800825c:	f006 f803 	bl	800e266 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	015a      	lsls	r2, r3, #5
 8008264:	69bb      	ldr	r3, [r7, #24]
 8008266:	4413      	add	r3, r2
 8008268:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800826c:	461a      	mov	r2, r3
 800826e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008272:	6093      	str	r3, [r2, #8]
}
 8008274:	e34d      	b.n	8008912 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	015a      	lsls	r2, r3, #5
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	4413      	add	r3, r2
 800827e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	f003 0301 	and.w	r3, r3, #1
 8008288:	2b01      	cmp	r3, #1
 800828a:	d150      	bne.n	800832e <HCD_HC_OUT_IRQHandler+0x20e>
    hhcd->hc[ch_num].ErrCnt = 0U;
 800828c:	687a      	ldr	r2, [r7, #4]
 800828e:	697b      	ldr	r3, [r7, #20]
 8008290:	212c      	movs	r1, #44	; 0x2c
 8008292:	fb01 f303 	mul.w	r3, r1, r3
 8008296:	4413      	add	r3, r2
 8008298:	335c      	adds	r3, #92	; 0x5c
 800829a:	2200      	movs	r2, #0
 800829c:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800829e:	697b      	ldr	r3, [r7, #20]
 80082a0:	015a      	lsls	r2, r3, #5
 80082a2:	69bb      	ldr	r3, [r7, #24]
 80082a4:	4413      	add	r3, r2
 80082a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80082b0:	2b40      	cmp	r3, #64	; 0x40
 80082b2:	d111      	bne.n	80082d8 <HCD_HC_OUT_IRQHandler+0x1b8>
      hhcd->hc[ch_num].do_ping = 1U;
 80082b4:	687a      	ldr	r2, [r7, #4]
 80082b6:	697b      	ldr	r3, [r7, #20]
 80082b8:	212c      	movs	r1, #44	; 0x2c
 80082ba:	fb01 f303 	mul.w	r3, r1, r3
 80082be:	4413      	add	r3, r2
 80082c0:	333d      	adds	r3, #61	; 0x3d
 80082c2:	2201      	movs	r2, #1
 80082c4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80082c6:	697b      	ldr	r3, [r7, #20]
 80082c8:	015a      	lsls	r2, r3, #5
 80082ca:	69bb      	ldr	r3, [r7, #24]
 80082cc:	4413      	add	r3, r2
 80082ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082d2:	461a      	mov	r2, r3
 80082d4:	2340      	movs	r3, #64	; 0x40
 80082d6:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	015a      	lsls	r2, r3, #5
 80082dc:	69bb      	ldr	r3, [r7, #24]
 80082de:	4413      	add	r3, r2
 80082e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80082e4:	68db      	ldr	r3, [r3, #12]
 80082e6:	697a      	ldr	r2, [r7, #20]
 80082e8:	0151      	lsls	r1, r2, #5
 80082ea:	69ba      	ldr	r2, [r7, #24]
 80082ec:	440a      	add	r2, r1
 80082ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80082f2:	f043 0302 	orr.w	r3, r3, #2
 80082f6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	697a      	ldr	r2, [r7, #20]
 80082fe:	b2d2      	uxtb	r2, r2
 8008300:	4611      	mov	r1, r2
 8008302:	4618      	mov	r0, r3
 8008304:	f005 ffaf 	bl	800e266 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8008308:	697b      	ldr	r3, [r7, #20]
 800830a:	015a      	lsls	r2, r3, #5
 800830c:	69bb      	ldr	r3, [r7, #24]
 800830e:	4413      	add	r3, r2
 8008310:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008314:	461a      	mov	r2, r3
 8008316:	2301      	movs	r3, #1
 8008318:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 800831a:	687a      	ldr	r2, [r7, #4]
 800831c:	697b      	ldr	r3, [r7, #20]
 800831e:	212c      	movs	r1, #44	; 0x2c
 8008320:	fb01 f303 	mul.w	r3, r1, r3
 8008324:	4413      	add	r3, r2
 8008326:	3361      	adds	r3, #97	; 0x61
 8008328:	2201      	movs	r2, #1
 800832a:	701a      	strb	r2, [r3, #0]
}
 800832c:	e2f1      	b.n	8008912 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800832e:	697b      	ldr	r3, [r7, #20]
 8008330:	015a      	lsls	r2, r3, #5
 8008332:	69bb      	ldr	r3, [r7, #24]
 8008334:	4413      	add	r3, r2
 8008336:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800833a:	689b      	ldr	r3, [r3, #8]
 800833c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008340:	2b40      	cmp	r3, #64	; 0x40
 8008342:	d13c      	bne.n	80083be <HCD_HC_OUT_IRQHandler+0x29e>
    hhcd->hc[ch_num].state = HC_NYET;
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	697b      	ldr	r3, [r7, #20]
 8008348:	212c      	movs	r1, #44	; 0x2c
 800834a:	fb01 f303 	mul.w	r3, r1, r3
 800834e:	4413      	add	r3, r2
 8008350:	3361      	adds	r3, #97	; 0x61
 8008352:	2204      	movs	r2, #4
 8008354:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8008356:	687a      	ldr	r2, [r7, #4]
 8008358:	697b      	ldr	r3, [r7, #20]
 800835a:	212c      	movs	r1, #44	; 0x2c
 800835c:	fb01 f303 	mul.w	r3, r1, r3
 8008360:	4413      	add	r3, r2
 8008362:	333d      	adds	r3, #61	; 0x3d
 8008364:	2201      	movs	r2, #1
 8008366:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8008368:	687a      	ldr	r2, [r7, #4]
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	212c      	movs	r1, #44	; 0x2c
 800836e:	fb01 f303 	mul.w	r3, r1, r3
 8008372:	4413      	add	r3, r2
 8008374:	335c      	adds	r3, #92	; 0x5c
 8008376:	2200      	movs	r2, #0
 8008378:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800837a:	697b      	ldr	r3, [r7, #20]
 800837c:	015a      	lsls	r2, r3, #5
 800837e:	69bb      	ldr	r3, [r7, #24]
 8008380:	4413      	add	r3, r2
 8008382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	697a      	ldr	r2, [r7, #20]
 800838a:	0151      	lsls	r1, r2, #5
 800838c:	69ba      	ldr	r2, [r7, #24]
 800838e:	440a      	add	r2, r1
 8008390:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008394:	f043 0302 	orr.w	r3, r3, #2
 8008398:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	697a      	ldr	r2, [r7, #20]
 80083a0:	b2d2      	uxtb	r2, r2
 80083a2:	4611      	mov	r1, r2
 80083a4:	4618      	mov	r0, r3
 80083a6:	f005 ff5e 	bl	800e266 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	015a      	lsls	r2, r3, #5
 80083ae:	69bb      	ldr	r3, [r7, #24]
 80083b0:	4413      	add	r3, r2
 80083b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083b6:	461a      	mov	r2, r3
 80083b8:	2340      	movs	r3, #64	; 0x40
 80083ba:	6093      	str	r3, [r2, #8]
}
 80083bc:	e2a9      	b.n	8008912 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80083be:	697b      	ldr	r3, [r7, #20]
 80083c0:	015a      	lsls	r2, r3, #5
 80083c2:	69bb      	ldr	r3, [r7, #24]
 80083c4:	4413      	add	r3, r2
 80083c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083ca:	689b      	ldr	r3, [r3, #8]
 80083cc:	f003 0308 	and.w	r3, r3, #8
 80083d0:	2b08      	cmp	r3, #8
 80083d2:	d12a      	bne.n	800842a <HCD_HC_OUT_IRQHandler+0x30a>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	015a      	lsls	r2, r3, #5
 80083d8:	69bb      	ldr	r3, [r7, #24]
 80083da:	4413      	add	r3, r2
 80083dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083e0:	461a      	mov	r2, r3
 80083e2:	2308      	movs	r3, #8
 80083e4:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80083e6:	697b      	ldr	r3, [r7, #20]
 80083e8:	015a      	lsls	r2, r3, #5
 80083ea:	69bb      	ldr	r3, [r7, #24]
 80083ec:	4413      	add	r3, r2
 80083ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80083f2:	68db      	ldr	r3, [r3, #12]
 80083f4:	697a      	ldr	r2, [r7, #20]
 80083f6:	0151      	lsls	r1, r2, #5
 80083f8:	69ba      	ldr	r2, [r7, #24]
 80083fa:	440a      	add	r2, r1
 80083fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008400:	f043 0302 	orr.w	r3, r3, #2
 8008404:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	697a      	ldr	r2, [r7, #20]
 800840c:	b2d2      	uxtb	r2, r2
 800840e:	4611      	mov	r1, r2
 8008410:	4618      	mov	r0, r3
 8008412:	f005 ff28 	bl	800e266 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 8008416:	687a      	ldr	r2, [r7, #4]
 8008418:	697b      	ldr	r3, [r7, #20]
 800841a:	212c      	movs	r1, #44	; 0x2c
 800841c:	fb01 f303 	mul.w	r3, r1, r3
 8008420:	4413      	add	r3, r2
 8008422:	3361      	adds	r3, #97	; 0x61
 8008424:	2205      	movs	r2, #5
 8008426:	701a      	strb	r2, [r3, #0]
}
 8008428:	e273      	b.n	8008912 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	015a      	lsls	r2, r3, #5
 800842e:	69bb      	ldr	r3, [r7, #24]
 8008430:	4413      	add	r3, r2
 8008432:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008436:	689b      	ldr	r3, [r3, #8]
 8008438:	f003 0310 	and.w	r3, r3, #16
 800843c:	2b10      	cmp	r3, #16
 800843e:	d150      	bne.n	80084e2 <HCD_HC_OUT_IRQHandler+0x3c2>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8008440:	687a      	ldr	r2, [r7, #4]
 8008442:	697b      	ldr	r3, [r7, #20]
 8008444:	212c      	movs	r1, #44	; 0x2c
 8008446:	fb01 f303 	mul.w	r3, r1, r3
 800844a:	4413      	add	r3, r2
 800844c:	335c      	adds	r3, #92	; 0x5c
 800844e:	2200      	movs	r2, #0
 8008450:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	697b      	ldr	r3, [r7, #20]
 8008456:	212c      	movs	r1, #44	; 0x2c
 8008458:	fb01 f303 	mul.w	r3, r1, r3
 800845c:	4413      	add	r3, r2
 800845e:	3361      	adds	r3, #97	; 0x61
 8008460:	2203      	movs	r2, #3
 8008462:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	212c      	movs	r1, #44	; 0x2c
 800846a:	fb01 f303 	mul.w	r3, r1, r3
 800846e:	4413      	add	r3, r2
 8008470:	333d      	adds	r3, #61	; 0x3d
 8008472:	781b      	ldrb	r3, [r3, #0]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d112      	bne.n	800849e <HCD_HC_OUT_IRQHandler+0x37e>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8008478:	687a      	ldr	r2, [r7, #4]
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	212c      	movs	r1, #44	; 0x2c
 800847e:	fb01 f303 	mul.w	r3, r1, r3
 8008482:	4413      	add	r3, r2
 8008484:	333c      	adds	r3, #60	; 0x3c
 8008486:	781b      	ldrb	r3, [r3, #0]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d108      	bne.n	800849e <HCD_HC_OUT_IRQHandler+0x37e>
        hhcd->hc[ch_num].do_ping = 1U;
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	212c      	movs	r1, #44	; 0x2c
 8008492:	fb01 f303 	mul.w	r3, r1, r3
 8008496:	4413      	add	r3, r2
 8008498:	333d      	adds	r3, #61	; 0x3d
 800849a:	2201      	movs	r2, #1
 800849c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800849e:	697b      	ldr	r3, [r7, #20]
 80084a0:	015a      	lsls	r2, r3, #5
 80084a2:	69bb      	ldr	r3, [r7, #24]
 80084a4:	4413      	add	r3, r2
 80084a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084aa:	68db      	ldr	r3, [r3, #12]
 80084ac:	697a      	ldr	r2, [r7, #20]
 80084ae:	0151      	lsls	r1, r2, #5
 80084b0:	69ba      	ldr	r2, [r7, #24]
 80084b2:	440a      	add	r2, r1
 80084b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80084b8:	f043 0302 	orr.w	r3, r3, #2
 80084bc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	697a      	ldr	r2, [r7, #20]
 80084c4:	b2d2      	uxtb	r2, r2
 80084c6:	4611      	mov	r1, r2
 80084c8:	4618      	mov	r0, r3
 80084ca:	f005 fecc 	bl	800e266 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80084ce:	697b      	ldr	r3, [r7, #20]
 80084d0:	015a      	lsls	r2, r3, #5
 80084d2:	69bb      	ldr	r3, [r7, #24]
 80084d4:	4413      	add	r3, r2
 80084d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084da:	461a      	mov	r2, r3
 80084dc:	2310      	movs	r3, #16
 80084de:	6093      	str	r3, [r2, #8]
}
 80084e0:	e217      	b.n	8008912 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80084e2:	697b      	ldr	r3, [r7, #20]
 80084e4:	015a      	lsls	r2, r3, #5
 80084e6:	69bb      	ldr	r3, [r7, #24]
 80084e8:	4413      	add	r3, r2
 80084ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80084ee:	689b      	ldr	r3, [r3, #8]
 80084f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80084f4:	2b80      	cmp	r3, #128	; 0x80
 80084f6:	d174      	bne.n	80085e2 <HCD_HC_OUT_IRQHandler+0x4c2>
    if (hhcd->Init.dma_enable == 0U)
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	691b      	ldr	r3, [r3, #16]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d121      	bne.n	8008544 <HCD_HC_OUT_IRQHandler+0x424>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8008500:	687a      	ldr	r2, [r7, #4]
 8008502:	697b      	ldr	r3, [r7, #20]
 8008504:	212c      	movs	r1, #44	; 0x2c
 8008506:	fb01 f303 	mul.w	r3, r1, r3
 800850a:	4413      	add	r3, r2
 800850c:	3361      	adds	r3, #97	; 0x61
 800850e:	2206      	movs	r2, #6
 8008510:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8008512:	697b      	ldr	r3, [r7, #20]
 8008514:	015a      	lsls	r2, r3, #5
 8008516:	69bb      	ldr	r3, [r7, #24]
 8008518:	4413      	add	r3, r2
 800851a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800851e:	68db      	ldr	r3, [r3, #12]
 8008520:	697a      	ldr	r2, [r7, #20]
 8008522:	0151      	lsls	r1, r2, #5
 8008524:	69ba      	ldr	r2, [r7, #24]
 8008526:	440a      	add	r2, r1
 8008528:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800852c:	f043 0302 	orr.w	r3, r3, #2
 8008530:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	697a      	ldr	r2, [r7, #20]
 8008538:	b2d2      	uxtb	r2, r2
 800853a:	4611      	mov	r1, r2
 800853c:	4618      	mov	r0, r3
 800853e:	f005 fe92 	bl	800e266 <USB_HC_Halt>
 8008542:	e044      	b.n	80085ce <HCD_HC_OUT_IRQHandler+0x4ae>
      hhcd->hc[ch_num].ErrCnt++;
 8008544:	687a      	ldr	r2, [r7, #4]
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	212c      	movs	r1, #44	; 0x2c
 800854a:	fb01 f303 	mul.w	r3, r1, r3
 800854e:	4413      	add	r3, r2
 8008550:	335c      	adds	r3, #92	; 0x5c
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	1c5a      	adds	r2, r3, #1
 8008556:	6879      	ldr	r1, [r7, #4]
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	202c      	movs	r0, #44	; 0x2c
 800855c:	fb00 f303 	mul.w	r3, r0, r3
 8008560:	440b      	add	r3, r1
 8008562:	335c      	adds	r3, #92	; 0x5c
 8008564:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	697b      	ldr	r3, [r7, #20]
 800856a:	212c      	movs	r1, #44	; 0x2c
 800856c:	fb01 f303 	mul.w	r3, r1, r3
 8008570:	4413      	add	r3, r2
 8008572:	335c      	adds	r3, #92	; 0x5c
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	2b02      	cmp	r3, #2
 8008578:	d920      	bls.n	80085bc <HCD_HC_OUT_IRQHandler+0x49c>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800857a:	687a      	ldr	r2, [r7, #4]
 800857c:	697b      	ldr	r3, [r7, #20]
 800857e:	212c      	movs	r1, #44	; 0x2c
 8008580:	fb01 f303 	mul.w	r3, r1, r3
 8008584:	4413      	add	r3, r2
 8008586:	335c      	adds	r3, #92	; 0x5c
 8008588:	2200      	movs	r2, #0
 800858a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800858c:	687a      	ldr	r2, [r7, #4]
 800858e:	697b      	ldr	r3, [r7, #20]
 8008590:	212c      	movs	r1, #44	; 0x2c
 8008592:	fb01 f303 	mul.w	r3, r1, r3
 8008596:	4413      	add	r3, r2
 8008598:	3360      	adds	r3, #96	; 0x60
 800859a:	2204      	movs	r2, #4
 800859c:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800859e:	697b      	ldr	r3, [r7, #20]
 80085a0:	b2d9      	uxtb	r1, r3
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	697b      	ldr	r3, [r7, #20]
 80085a6:	202c      	movs	r0, #44	; 0x2c
 80085a8:	fb00 f303 	mul.w	r3, r0, r3
 80085ac:	4413      	add	r3, r2
 80085ae:	3360      	adds	r3, #96	; 0x60
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	461a      	mov	r2, r3
 80085b4:	6878      	ldr	r0, [r7, #4]
 80085b6:	f008 f813 	bl	80105e0 <HAL_HCD_HC_NotifyURBChange_Callback>
 80085ba:	e008      	b.n	80085ce <HCD_HC_OUT_IRQHandler+0x4ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80085bc:	687a      	ldr	r2, [r7, #4]
 80085be:	697b      	ldr	r3, [r7, #20]
 80085c0:	212c      	movs	r1, #44	; 0x2c
 80085c2:	fb01 f303 	mul.w	r3, r1, r3
 80085c6:	4413      	add	r3, r2
 80085c8:	3360      	adds	r3, #96	; 0x60
 80085ca:	2202      	movs	r2, #2
 80085cc:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	015a      	lsls	r2, r3, #5
 80085d2:	69bb      	ldr	r3, [r7, #24]
 80085d4:	4413      	add	r3, r2
 80085d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085da:	461a      	mov	r2, r3
 80085dc:	2380      	movs	r3, #128	; 0x80
 80085de:	6093      	str	r3, [r2, #8]
}
 80085e0:	e197      	b.n	8008912 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80085e2:	697b      	ldr	r3, [r7, #20]
 80085e4:	015a      	lsls	r2, r3, #5
 80085e6:	69bb      	ldr	r3, [r7, #24]
 80085e8:	4413      	add	r3, r2
 80085ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80085ee:	689b      	ldr	r3, [r3, #8]
 80085f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80085f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085f8:	d134      	bne.n	8008664 <HCD_HC_OUT_IRQHandler+0x544>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80085fa:	697b      	ldr	r3, [r7, #20]
 80085fc:	015a      	lsls	r2, r3, #5
 80085fe:	69bb      	ldr	r3, [r7, #24]
 8008600:	4413      	add	r3, r2
 8008602:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008606:	68db      	ldr	r3, [r3, #12]
 8008608:	697a      	ldr	r2, [r7, #20]
 800860a:	0151      	lsls	r1, r2, #5
 800860c:	69ba      	ldr	r2, [r7, #24]
 800860e:	440a      	add	r2, r1
 8008610:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008614:	f043 0302 	orr.w	r3, r3, #2
 8008618:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	697a      	ldr	r2, [r7, #20]
 8008620:	b2d2      	uxtb	r2, r2
 8008622:	4611      	mov	r1, r2
 8008624:	4618      	mov	r0, r3
 8008626:	f005 fe1e 	bl	800e266 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	015a      	lsls	r2, r3, #5
 800862e:	69bb      	ldr	r3, [r7, #24]
 8008630:	4413      	add	r3, r2
 8008632:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008636:	461a      	mov	r2, r3
 8008638:	2310      	movs	r3, #16
 800863a:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	015a      	lsls	r2, r3, #5
 8008640:	69bb      	ldr	r3, [r7, #24]
 8008642:	4413      	add	r3, r2
 8008644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008648:	461a      	mov	r2, r3
 800864a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800864e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8008650:	687a      	ldr	r2, [r7, #4]
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	212c      	movs	r1, #44	; 0x2c
 8008656:	fb01 f303 	mul.w	r3, r1, r3
 800865a:	4413      	add	r3, r2
 800865c:	3361      	adds	r3, #97	; 0x61
 800865e:	2208      	movs	r2, #8
 8008660:	701a      	strb	r2, [r3, #0]
}
 8008662:	e156      	b.n	8008912 <HCD_HC_OUT_IRQHandler+0x7f2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8008664:	697b      	ldr	r3, [r7, #20]
 8008666:	015a      	lsls	r2, r3, #5
 8008668:	69bb      	ldr	r3, [r7, #24]
 800866a:	4413      	add	r3, r2
 800866c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008670:	689b      	ldr	r3, [r3, #8]
 8008672:	f003 0302 	and.w	r3, r3, #2
 8008676:	2b02      	cmp	r3, #2
 8008678:	f040 814b 	bne.w	8008912 <HCD_HC_OUT_IRQHandler+0x7f2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 800867c:	697b      	ldr	r3, [r7, #20]
 800867e:	015a      	lsls	r2, r3, #5
 8008680:	69bb      	ldr	r3, [r7, #24]
 8008682:	4413      	add	r3, r2
 8008684:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008688:	68db      	ldr	r3, [r3, #12]
 800868a:	697a      	ldr	r2, [r7, #20]
 800868c:	0151      	lsls	r1, r2, #5
 800868e:	69ba      	ldr	r2, [r7, #24]
 8008690:	440a      	add	r2, r1
 8008692:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8008696:	f023 0302 	bic.w	r3, r3, #2
 800869a:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	212c      	movs	r1, #44	; 0x2c
 80086a2:	fb01 f303 	mul.w	r3, r1, r3
 80086a6:	4413      	add	r3, r2
 80086a8:	3361      	adds	r3, #97	; 0x61
 80086aa:	781b      	ldrb	r3, [r3, #0]
 80086ac:	2b01      	cmp	r3, #1
 80086ae:	d179      	bne.n	80087a4 <HCD_HC_OUT_IRQHandler+0x684>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80086b0:	687a      	ldr	r2, [r7, #4]
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	212c      	movs	r1, #44	; 0x2c
 80086b6:	fb01 f303 	mul.w	r3, r1, r3
 80086ba:	4413      	add	r3, r2
 80086bc:	3360      	adds	r3, #96	; 0x60
 80086be:	2201      	movs	r2, #1
 80086c0:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80086c2:	687a      	ldr	r2, [r7, #4]
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	212c      	movs	r1, #44	; 0x2c
 80086c8:	fb01 f303 	mul.w	r3, r1, r3
 80086cc:	4413      	add	r3, r2
 80086ce:	333f      	adds	r3, #63	; 0x3f
 80086d0:	781b      	ldrb	r3, [r3, #0]
 80086d2:	2b02      	cmp	r3, #2
 80086d4:	d00a      	beq.n	80086ec <HCD_HC_OUT_IRQHandler+0x5cc>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80086d6:	687a      	ldr	r2, [r7, #4]
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	212c      	movs	r1, #44	; 0x2c
 80086dc:	fb01 f303 	mul.w	r3, r1, r3
 80086e0:	4413      	add	r3, r2
 80086e2:	333f      	adds	r3, #63	; 0x3f
 80086e4:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80086e6:	2b03      	cmp	r3, #3
 80086e8:	f040 80fc 	bne.w	80088e4 <HCD_HC_OUT_IRQHandler+0x7c4>
        if (hhcd->Init.dma_enable == 1U)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	691b      	ldr	r3, [r3, #16]
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d142      	bne.n	800877a <HCD_HC_OUT_IRQHandler+0x65a>
          if (hhcd->hc[ch_num].xfer_len > 0U)
 80086f4:	687a      	ldr	r2, [r7, #4]
 80086f6:	697b      	ldr	r3, [r7, #20]
 80086f8:	212c      	movs	r1, #44	; 0x2c
 80086fa:	fb01 f303 	mul.w	r3, r1, r3
 80086fe:	4413      	add	r3, r2
 8008700:	334c      	adds	r3, #76	; 0x4c
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	2b00      	cmp	r3, #0
 8008706:	f000 80ed 	beq.w	80088e4 <HCD_HC_OUT_IRQHandler+0x7c4>
            num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	212c      	movs	r1, #44	; 0x2c
 8008710:	fb01 f303 	mul.w	r3, r1, r3
 8008714:	4413      	add	r3, r2
 8008716:	334c      	adds	r3, #76	; 0x4c
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	6879      	ldr	r1, [r7, #4]
 800871c:	697a      	ldr	r2, [r7, #20]
 800871e:	202c      	movs	r0, #44	; 0x2c
 8008720:	fb00 f202 	mul.w	r2, r0, r2
 8008724:	440a      	add	r2, r1
 8008726:	3240      	adds	r2, #64	; 0x40
 8008728:	8812      	ldrh	r2, [r2, #0]
 800872a:	4413      	add	r3, r2
 800872c:	3b01      	subs	r3, #1
 800872e:	6879      	ldr	r1, [r7, #4]
 8008730:	697a      	ldr	r2, [r7, #20]
 8008732:	202c      	movs	r0, #44	; 0x2c
 8008734:	fb00 f202 	mul.w	r2, r0, r2
 8008738:	440a      	add	r2, r1
 800873a:	3240      	adds	r2, #64	; 0x40
 800873c:	8812      	ldrh	r2, [r2, #0]
 800873e:	fbb3 f3f2 	udiv	r3, r3, r2
 8008742:	60fb      	str	r3, [r7, #12]
            if ((num_packets & 1U) != 0U)
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	f003 0301 	and.w	r3, r3, #1
 800874a:	2b00      	cmp	r3, #0
 800874c:	f000 80ca 	beq.w	80088e4 <HCD_HC_OUT_IRQHandler+0x7c4>
              hhcd->hc[ch_num].toggle_out ^= 1U;
 8008750:	687a      	ldr	r2, [r7, #4]
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	212c      	movs	r1, #44	; 0x2c
 8008756:	fb01 f303 	mul.w	r3, r1, r3
 800875a:	4413      	add	r3, r2
 800875c:	3355      	adds	r3, #85	; 0x55
 800875e:	781b      	ldrb	r3, [r3, #0]
 8008760:	f083 0301 	eor.w	r3, r3, #1
 8008764:	b2d8      	uxtb	r0, r3
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	212c      	movs	r1, #44	; 0x2c
 800876c:	fb01 f303 	mul.w	r3, r1, r3
 8008770:	4413      	add	r3, r2
 8008772:	3355      	adds	r3, #85	; 0x55
 8008774:	4602      	mov	r2, r0
 8008776:	701a      	strb	r2, [r3, #0]
 8008778:	e0b4      	b.n	80088e4 <HCD_HC_OUT_IRQHandler+0x7c4>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 800877a:	687a      	ldr	r2, [r7, #4]
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	212c      	movs	r1, #44	; 0x2c
 8008780:	fb01 f303 	mul.w	r3, r1, r3
 8008784:	4413      	add	r3, r2
 8008786:	3355      	adds	r3, #85	; 0x55
 8008788:	781b      	ldrb	r3, [r3, #0]
 800878a:	f083 0301 	eor.w	r3, r3, #1
 800878e:	b2d8      	uxtb	r0, r3
 8008790:	687a      	ldr	r2, [r7, #4]
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	212c      	movs	r1, #44	; 0x2c
 8008796:	fb01 f303 	mul.w	r3, r1, r3
 800879a:	4413      	add	r3, r2
 800879c:	3355      	adds	r3, #85	; 0x55
 800879e:	4602      	mov	r2, r0
 80087a0:	701a      	strb	r2, [r3, #0]
 80087a2:	e09f      	b.n	80088e4 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80087a4:	687a      	ldr	r2, [r7, #4]
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	212c      	movs	r1, #44	; 0x2c
 80087aa:	fb01 f303 	mul.w	r3, r1, r3
 80087ae:	4413      	add	r3, r2
 80087b0:	3361      	adds	r3, #97	; 0x61
 80087b2:	781b      	ldrb	r3, [r3, #0]
 80087b4:	2b03      	cmp	r3, #3
 80087b6:	d109      	bne.n	80087cc <HCD_HC_OUT_IRQHandler+0x6ac>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80087b8:	687a      	ldr	r2, [r7, #4]
 80087ba:	697b      	ldr	r3, [r7, #20]
 80087bc:	212c      	movs	r1, #44	; 0x2c
 80087be:	fb01 f303 	mul.w	r3, r1, r3
 80087c2:	4413      	add	r3, r2
 80087c4:	3360      	adds	r3, #96	; 0x60
 80087c6:	2202      	movs	r2, #2
 80087c8:	701a      	strb	r2, [r3, #0]
 80087ca:	e08b      	b.n	80088e4 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80087cc:	687a      	ldr	r2, [r7, #4]
 80087ce:	697b      	ldr	r3, [r7, #20]
 80087d0:	212c      	movs	r1, #44	; 0x2c
 80087d2:	fb01 f303 	mul.w	r3, r1, r3
 80087d6:	4413      	add	r3, r2
 80087d8:	3361      	adds	r3, #97	; 0x61
 80087da:	781b      	ldrb	r3, [r3, #0]
 80087dc:	2b04      	cmp	r3, #4
 80087de:	d109      	bne.n	80087f4 <HCD_HC_OUT_IRQHandler+0x6d4>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80087e0:	687a      	ldr	r2, [r7, #4]
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	212c      	movs	r1, #44	; 0x2c
 80087e6:	fb01 f303 	mul.w	r3, r1, r3
 80087ea:	4413      	add	r3, r2
 80087ec:	3360      	adds	r3, #96	; 0x60
 80087ee:	2202      	movs	r2, #2
 80087f0:	701a      	strb	r2, [r3, #0]
 80087f2:	e077      	b.n	80088e4 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80087f4:	687a      	ldr	r2, [r7, #4]
 80087f6:	697b      	ldr	r3, [r7, #20]
 80087f8:	212c      	movs	r1, #44	; 0x2c
 80087fa:	fb01 f303 	mul.w	r3, r1, r3
 80087fe:	4413      	add	r3, r2
 8008800:	3361      	adds	r3, #97	; 0x61
 8008802:	781b      	ldrb	r3, [r3, #0]
 8008804:	2b05      	cmp	r3, #5
 8008806:	d109      	bne.n	800881c <HCD_HC_OUT_IRQHandler+0x6fc>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8008808:	687a      	ldr	r2, [r7, #4]
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	212c      	movs	r1, #44	; 0x2c
 800880e:	fb01 f303 	mul.w	r3, r1, r3
 8008812:	4413      	add	r3, r2
 8008814:	3360      	adds	r3, #96	; 0x60
 8008816:	2205      	movs	r2, #5
 8008818:	701a      	strb	r2, [r3, #0]
 800881a:	e063      	b.n	80088e4 <HCD_HC_OUT_IRQHandler+0x7c4>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800881c:	687a      	ldr	r2, [r7, #4]
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	212c      	movs	r1, #44	; 0x2c
 8008822:	fb01 f303 	mul.w	r3, r1, r3
 8008826:	4413      	add	r3, r2
 8008828:	3361      	adds	r3, #97	; 0x61
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	2b06      	cmp	r3, #6
 800882e:	d009      	beq.n	8008844 <HCD_HC_OUT_IRQHandler+0x724>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8008830:	687a      	ldr	r2, [r7, #4]
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	212c      	movs	r1, #44	; 0x2c
 8008836:	fb01 f303 	mul.w	r3, r1, r3
 800883a:	4413      	add	r3, r2
 800883c:	3361      	adds	r3, #97	; 0x61
 800883e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8008840:	2b08      	cmp	r3, #8
 8008842:	d14f      	bne.n	80088e4 <HCD_HC_OUT_IRQHandler+0x7c4>
      hhcd->hc[ch_num].ErrCnt++;
 8008844:	687a      	ldr	r2, [r7, #4]
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	212c      	movs	r1, #44	; 0x2c
 800884a:	fb01 f303 	mul.w	r3, r1, r3
 800884e:	4413      	add	r3, r2
 8008850:	335c      	adds	r3, #92	; 0x5c
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	1c5a      	adds	r2, r3, #1
 8008856:	6879      	ldr	r1, [r7, #4]
 8008858:	697b      	ldr	r3, [r7, #20]
 800885a:	202c      	movs	r0, #44	; 0x2c
 800885c:	fb00 f303 	mul.w	r3, r0, r3
 8008860:	440b      	add	r3, r1
 8008862:	335c      	adds	r3, #92	; 0x5c
 8008864:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8008866:	687a      	ldr	r2, [r7, #4]
 8008868:	697b      	ldr	r3, [r7, #20]
 800886a:	212c      	movs	r1, #44	; 0x2c
 800886c:	fb01 f303 	mul.w	r3, r1, r3
 8008870:	4413      	add	r3, r2
 8008872:	335c      	adds	r3, #92	; 0x5c
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	2b02      	cmp	r3, #2
 8008878:	d912      	bls.n	80088a0 <HCD_HC_OUT_IRQHandler+0x780>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800887a:	687a      	ldr	r2, [r7, #4]
 800887c:	697b      	ldr	r3, [r7, #20]
 800887e:	212c      	movs	r1, #44	; 0x2c
 8008880:	fb01 f303 	mul.w	r3, r1, r3
 8008884:	4413      	add	r3, r2
 8008886:	335c      	adds	r3, #92	; 0x5c
 8008888:	2200      	movs	r2, #0
 800888a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800888c:	687a      	ldr	r2, [r7, #4]
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	212c      	movs	r1, #44	; 0x2c
 8008892:	fb01 f303 	mul.w	r3, r1, r3
 8008896:	4413      	add	r3, r2
 8008898:	3360      	adds	r3, #96	; 0x60
 800889a:	2204      	movs	r2, #4
 800889c:	701a      	strb	r2, [r3, #0]
 800889e:	e021      	b.n	80088e4 <HCD_HC_OUT_IRQHandler+0x7c4>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	212c      	movs	r1, #44	; 0x2c
 80088a6:	fb01 f303 	mul.w	r3, r1, r3
 80088aa:	4413      	add	r3, r2
 80088ac:	3360      	adds	r3, #96	; 0x60
 80088ae:	2202      	movs	r2, #2
 80088b0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	015a      	lsls	r2, r3, #5
 80088b6:	69bb      	ldr	r3, [r7, #24]
 80088b8:	4413      	add	r3, r2
 80088ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80088c2:	693b      	ldr	r3, [r7, #16]
 80088c4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80088c8:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80088d0:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80088d2:	697b      	ldr	r3, [r7, #20]
 80088d4:	015a      	lsls	r2, r3, #5
 80088d6:	69bb      	ldr	r3, [r7, #24]
 80088d8:	4413      	add	r3, r2
 80088da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088de:	461a      	mov	r2, r3
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80088e4:	697b      	ldr	r3, [r7, #20]
 80088e6:	015a      	lsls	r2, r3, #5
 80088e8:	69bb      	ldr	r3, [r7, #24]
 80088ea:	4413      	add	r3, r2
 80088ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80088f0:	461a      	mov	r2, r3
 80088f2:	2302      	movs	r3, #2
 80088f4:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80088f6:	697b      	ldr	r3, [r7, #20]
 80088f8:	b2d9      	uxtb	r1, r3
 80088fa:	687a      	ldr	r2, [r7, #4]
 80088fc:	697b      	ldr	r3, [r7, #20]
 80088fe:	202c      	movs	r0, #44	; 0x2c
 8008900:	fb00 f303 	mul.w	r3, r0, r3
 8008904:	4413      	add	r3, r2
 8008906:	3360      	adds	r3, #96	; 0x60
 8008908:	781b      	ldrb	r3, [r3, #0]
 800890a:	461a      	mov	r2, r3
 800890c:	6878      	ldr	r0, [r7, #4]
 800890e:	f007 fe67 	bl	80105e0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8008912:	bf00      	nop
 8008914:	3720      	adds	r7, #32
 8008916:	46bd      	mov	sp, r7
 8008918:	bd80      	pop	{r7, pc}

0800891a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800891a:	b580      	push	{r7, lr}
 800891c:	b08a      	sub	sp, #40	; 0x28
 800891e:	af00      	add	r7, sp, #0
 8008920:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800892a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	6a1b      	ldr	r3, [r3, #32]
 8008932:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8008934:	69fb      	ldr	r3, [r7, #28]
 8008936:	f003 030f 	and.w	r3, r3, #15
 800893a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800893c:	69fb      	ldr	r3, [r7, #28]
 800893e:	0c5b      	lsrs	r3, r3, #17
 8008940:	f003 030f 	and.w	r3, r3, #15
 8008944:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008946:	69fb      	ldr	r3, [r7, #28]
 8008948:	091b      	lsrs	r3, r3, #4
 800894a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800894e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8008950:	697b      	ldr	r3, [r7, #20]
 8008952:	2b02      	cmp	r3, #2
 8008954:	d004      	beq.n	8008960 <HCD_RXQLVL_IRQHandler+0x46>
 8008956:	697b      	ldr	r3, [r7, #20]
 8008958:	2b05      	cmp	r3, #5
 800895a:	f000 80a9 	beq.w	8008ab0 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800895e:	e0aa      	b.n	8008ab6 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	2b00      	cmp	r3, #0
 8008964:	f000 80a6 	beq.w	8008ab4 <HCD_RXQLVL_IRQHandler+0x19a>
 8008968:	687a      	ldr	r2, [r7, #4]
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	212c      	movs	r1, #44	; 0x2c
 800896e:	fb01 f303 	mul.w	r3, r1, r3
 8008972:	4413      	add	r3, r2
 8008974:	3344      	adds	r3, #68	; 0x44
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	2b00      	cmp	r3, #0
 800897a:	f000 809b 	beq.w	8008ab4 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 800897e:	687a      	ldr	r2, [r7, #4]
 8008980:	69bb      	ldr	r3, [r7, #24]
 8008982:	212c      	movs	r1, #44	; 0x2c
 8008984:	fb01 f303 	mul.w	r3, r1, r3
 8008988:	4413      	add	r3, r2
 800898a:	3350      	adds	r3, #80	; 0x50
 800898c:	681a      	ldr	r2, [r3, #0]
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	441a      	add	r2, r3
 8008992:	6879      	ldr	r1, [r7, #4]
 8008994:	69bb      	ldr	r3, [r7, #24]
 8008996:	202c      	movs	r0, #44	; 0x2c
 8008998:	fb00 f303 	mul.w	r3, r0, r3
 800899c:	440b      	add	r3, r1
 800899e:	334c      	adds	r3, #76	; 0x4c
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	429a      	cmp	r2, r3
 80089a4:	d87a      	bhi.n	8008a9c <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6818      	ldr	r0, [r3, #0]
 80089aa:	687a      	ldr	r2, [r7, #4]
 80089ac:	69bb      	ldr	r3, [r7, #24]
 80089ae:	212c      	movs	r1, #44	; 0x2c
 80089b0:	fb01 f303 	mul.w	r3, r1, r3
 80089b4:	4413      	add	r3, r2
 80089b6:	3344      	adds	r3, #68	; 0x44
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	693a      	ldr	r2, [r7, #16]
 80089bc:	b292      	uxth	r2, r2
 80089be:	4619      	mov	r1, r3
 80089c0:	f004 ffef 	bl	800d9a2 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80089c4:	687a      	ldr	r2, [r7, #4]
 80089c6:	69bb      	ldr	r3, [r7, #24]
 80089c8:	212c      	movs	r1, #44	; 0x2c
 80089ca:	fb01 f303 	mul.w	r3, r1, r3
 80089ce:	4413      	add	r3, r2
 80089d0:	3344      	adds	r3, #68	; 0x44
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	441a      	add	r2, r3
 80089d8:	6879      	ldr	r1, [r7, #4]
 80089da:	69bb      	ldr	r3, [r7, #24]
 80089dc:	202c      	movs	r0, #44	; 0x2c
 80089de:	fb00 f303 	mul.w	r3, r0, r3
 80089e2:	440b      	add	r3, r1
 80089e4:	3344      	adds	r3, #68	; 0x44
 80089e6:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 80089e8:	687a      	ldr	r2, [r7, #4]
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	212c      	movs	r1, #44	; 0x2c
 80089ee:	fb01 f303 	mul.w	r3, r1, r3
 80089f2:	4413      	add	r3, r2
 80089f4:	3350      	adds	r3, #80	; 0x50
 80089f6:	681a      	ldr	r2, [r3, #0]
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	441a      	add	r2, r3
 80089fc:	6879      	ldr	r1, [r7, #4]
 80089fe:	69bb      	ldr	r3, [r7, #24]
 8008a00:	202c      	movs	r0, #44	; 0x2c
 8008a02:	fb00 f303 	mul.w	r3, r0, r3
 8008a06:	440b      	add	r3, r1
 8008a08:	3350      	adds	r3, #80	; 0x50
 8008a0a:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8008a0c:	69bb      	ldr	r3, [r7, #24]
 8008a0e:	015a      	lsls	r2, r3, #5
 8008a10:	6a3b      	ldr	r3, [r7, #32]
 8008a12:	4413      	add	r3, r2
 8008a14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a18:	691b      	ldr	r3, [r3, #16]
 8008a1a:	0cdb      	lsrs	r3, r3, #19
 8008a1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a20:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8008a22:	687a      	ldr	r2, [r7, #4]
 8008a24:	69bb      	ldr	r3, [r7, #24]
 8008a26:	212c      	movs	r1, #44	; 0x2c
 8008a28:	fb01 f303 	mul.w	r3, r1, r3
 8008a2c:	4413      	add	r3, r2
 8008a2e:	3340      	adds	r3, #64	; 0x40
 8008a30:	881b      	ldrh	r3, [r3, #0]
 8008a32:	461a      	mov	r2, r3
 8008a34:	693b      	ldr	r3, [r7, #16]
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d13c      	bne.n	8008ab4 <HCD_RXQLVL_IRQHandler+0x19a>
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d039      	beq.n	8008ab4 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8008a40:	69bb      	ldr	r3, [r7, #24]
 8008a42:	015a      	lsls	r2, r3, #5
 8008a44:	6a3b      	ldr	r3, [r7, #32]
 8008a46:	4413      	add	r3, r2
 8008a48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a50:	68bb      	ldr	r3, [r7, #8]
 8008a52:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008a56:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008a5e:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8008a60:	69bb      	ldr	r3, [r7, #24]
 8008a62:	015a      	lsls	r2, r3, #5
 8008a64:	6a3b      	ldr	r3, [r7, #32]
 8008a66:	4413      	add	r3, r2
 8008a68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8008a6c:	461a      	mov	r2, r3
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8008a72:	687a      	ldr	r2, [r7, #4]
 8008a74:	69bb      	ldr	r3, [r7, #24]
 8008a76:	212c      	movs	r1, #44	; 0x2c
 8008a78:	fb01 f303 	mul.w	r3, r1, r3
 8008a7c:	4413      	add	r3, r2
 8008a7e:	3354      	adds	r3, #84	; 0x54
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	f083 0301 	eor.w	r3, r3, #1
 8008a86:	b2d8      	uxtb	r0, r3
 8008a88:	687a      	ldr	r2, [r7, #4]
 8008a8a:	69bb      	ldr	r3, [r7, #24]
 8008a8c:	212c      	movs	r1, #44	; 0x2c
 8008a8e:	fb01 f303 	mul.w	r3, r1, r3
 8008a92:	4413      	add	r3, r2
 8008a94:	3354      	adds	r3, #84	; 0x54
 8008a96:	4602      	mov	r2, r0
 8008a98:	701a      	strb	r2, [r3, #0]
      break;
 8008a9a:	e00b      	b.n	8008ab4 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8008a9c:	687a      	ldr	r2, [r7, #4]
 8008a9e:	69bb      	ldr	r3, [r7, #24]
 8008aa0:	212c      	movs	r1, #44	; 0x2c
 8008aa2:	fb01 f303 	mul.w	r3, r1, r3
 8008aa6:	4413      	add	r3, r2
 8008aa8:	3360      	adds	r3, #96	; 0x60
 8008aaa:	2204      	movs	r2, #4
 8008aac:	701a      	strb	r2, [r3, #0]
      break;
 8008aae:	e001      	b.n	8008ab4 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8008ab0:	bf00      	nop
 8008ab2:	e000      	b.n	8008ab6 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8008ab4:	bf00      	nop
  }
}
 8008ab6:	bf00      	nop
 8008ab8:	3728      	adds	r7, #40	; 0x28
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}

08008abe <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008abe:	b580      	push	{r7, lr}
 8008ac0:	b086      	sub	sp, #24
 8008ac2:	af00      	add	r7, sp, #0
 8008ac4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008acc:	697b      	ldr	r3, [r7, #20]
 8008ace:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8008ada:	693b      	ldr	r3, [r7, #16]
 8008adc:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8008aea:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f003 0302 	and.w	r3, r3, #2
 8008af2:	2b02      	cmp	r3, #2
 8008af4:	d10b      	bne.n	8008b0e <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	f003 0301 	and.w	r3, r3, #1
 8008afc:	2b01      	cmp	r3, #1
 8008afe:	d102      	bne.n	8008b06 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8008b00:	6878      	ldr	r0, [r7, #4]
 8008b02:	f007 fd51 	bl	80105a8 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	f043 0302 	orr.w	r3, r3, #2
 8008b0c:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	f003 0308 	and.w	r3, r3, #8
 8008b14:	2b08      	cmp	r3, #8
 8008b16:	d132      	bne.n	8008b7e <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8008b18:	68bb      	ldr	r3, [r7, #8]
 8008b1a:	f043 0308 	orr.w	r3, r3, #8
 8008b1e:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	f003 0304 	and.w	r3, r3, #4
 8008b26:	2b04      	cmp	r3, #4
 8008b28:	d126      	bne.n	8008b78 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	699b      	ldr	r3, [r3, #24]
 8008b2e:	2b02      	cmp	r3, #2
 8008b30:	d113      	bne.n	8008b5a <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8008b38:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008b3c:	d106      	bne.n	8008b4c <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2102      	movs	r1, #2
 8008b44:	4618      	mov	r0, r3
 8008b46:	f005 f867 	bl	800dc18 <USB_InitFSLSPClkSel>
 8008b4a:	e011      	b.n	8008b70 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2101      	movs	r1, #1
 8008b52:	4618      	mov	r0, r3
 8008b54:	f005 f860 	bl	800dc18 <USB_InitFSLSPClkSel>
 8008b58:	e00a      	b.n	8008b70 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	2b01      	cmp	r3, #1
 8008b60:	d106      	bne.n	8008b70 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8008b62:	693b      	ldr	r3, [r7, #16]
 8008b64:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008b68:	461a      	mov	r2, r3
 8008b6a:	f64e 2360 	movw	r3, #60000	; 0xea60
 8008b6e:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8008b70:	6878      	ldr	r0, [r7, #4]
 8008b72:	f007 fd43 	bl	80105fc <HAL_HCD_PortEnabled_Callback>
 8008b76:	e002      	b.n	8008b7e <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f007 fd4d 	bl	8010618 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f003 0320 	and.w	r3, r3, #32
 8008b84:	2b20      	cmp	r3, #32
 8008b86:	d103      	bne.n	8008b90 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	f043 0320 	orr.w	r3, r3, #32
 8008b8e:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8008b90:	693b      	ldr	r3, [r7, #16]
 8008b92:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008b96:	461a      	mov	r2, r3
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	6013      	str	r3, [r2, #0]
}
 8008b9c:	bf00      	nop
 8008b9e:	3718      	adds	r7, #24
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b084      	sub	sp, #16
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d101      	bne.n	8008bb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e12b      	b.n	8008e0e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bbc:	b2db      	uxtb	r3, r3
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d106      	bne.n	8008bd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f7f9 fab0 	bl	8002130 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2224      	movs	r2, #36	; 0x24
 8008bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f022 0201 	bic.w	r2, r2, #1
 8008be6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	681b      	ldr	r3, [r3, #0]
 8008bec:	681a      	ldr	r2, [r3, #0]
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	681b      	ldr	r3, [r3, #0]
 8008bf2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008bf6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	681a      	ldr	r2, [r3, #0]
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008c06:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008c08:	f002 fcec 	bl	800b5e4 <HAL_RCC_GetPCLK1Freq>
 8008c0c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	4a81      	ldr	r2, [pc, #516]	; (8008e18 <HAL_I2C_Init+0x274>)
 8008c14:	4293      	cmp	r3, r2
 8008c16:	d807      	bhi.n	8008c28 <HAL_I2C_Init+0x84>
 8008c18:	68fb      	ldr	r3, [r7, #12]
 8008c1a:	4a80      	ldr	r2, [pc, #512]	; (8008e1c <HAL_I2C_Init+0x278>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	bf94      	ite	ls
 8008c20:	2301      	movls	r3, #1
 8008c22:	2300      	movhi	r3, #0
 8008c24:	b2db      	uxtb	r3, r3
 8008c26:	e006      	b.n	8008c36 <HAL_I2C_Init+0x92>
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	4a7d      	ldr	r2, [pc, #500]	; (8008e20 <HAL_I2C_Init+0x27c>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	bf94      	ite	ls
 8008c30:	2301      	movls	r3, #1
 8008c32:	2300      	movhi	r3, #0
 8008c34:	b2db      	uxtb	r3, r3
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d001      	beq.n	8008c3e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	e0e7      	b.n	8008e0e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	4a78      	ldr	r2, [pc, #480]	; (8008e24 <HAL_I2C_Init+0x280>)
 8008c42:	fba2 2303 	umull	r2, r3, r2, r3
 8008c46:	0c9b      	lsrs	r3, r3, #18
 8008c48:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	685b      	ldr	r3, [r3, #4]
 8008c50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	68ba      	ldr	r2, [r7, #8]
 8008c5a:	430a      	orrs	r2, r1
 8008c5c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	6a1b      	ldr	r3, [r3, #32]
 8008c64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	685b      	ldr	r3, [r3, #4]
 8008c6c:	4a6a      	ldr	r2, [pc, #424]	; (8008e18 <HAL_I2C_Init+0x274>)
 8008c6e:	4293      	cmp	r3, r2
 8008c70:	d802      	bhi.n	8008c78 <HAL_I2C_Init+0xd4>
 8008c72:	68bb      	ldr	r3, [r7, #8]
 8008c74:	3301      	adds	r3, #1
 8008c76:	e009      	b.n	8008c8c <HAL_I2C_Init+0xe8>
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008c7e:	fb02 f303 	mul.w	r3, r2, r3
 8008c82:	4a69      	ldr	r2, [pc, #420]	; (8008e28 <HAL_I2C_Init+0x284>)
 8008c84:	fba2 2303 	umull	r2, r3, r2, r3
 8008c88:	099b      	lsrs	r3, r3, #6
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	687a      	ldr	r2, [r7, #4]
 8008c8e:	6812      	ldr	r2, [r2, #0]
 8008c90:	430b      	orrs	r3, r1
 8008c92:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	69db      	ldr	r3, [r3, #28]
 8008c9a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008c9e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	685b      	ldr	r3, [r3, #4]
 8008ca6:	495c      	ldr	r1, [pc, #368]	; (8008e18 <HAL_I2C_Init+0x274>)
 8008ca8:	428b      	cmp	r3, r1
 8008caa:	d819      	bhi.n	8008ce0 <HAL_I2C_Init+0x13c>
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	1e59      	subs	r1, r3, #1
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	005b      	lsls	r3, r3, #1
 8008cb6:	fbb1 f3f3 	udiv	r3, r1, r3
 8008cba:	1c59      	adds	r1, r3, #1
 8008cbc:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008cc0:	400b      	ands	r3, r1
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d00a      	beq.n	8008cdc <HAL_I2C_Init+0x138>
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	1e59      	subs	r1, r3, #1
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	685b      	ldr	r3, [r3, #4]
 8008cce:	005b      	lsls	r3, r3, #1
 8008cd0:	fbb1 f3f3 	udiv	r3, r1, r3
 8008cd4:	3301      	adds	r3, #1
 8008cd6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008cda:	e051      	b.n	8008d80 <HAL_I2C_Init+0x1dc>
 8008cdc:	2304      	movs	r3, #4
 8008cde:	e04f      	b.n	8008d80 <HAL_I2C_Init+0x1dc>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	689b      	ldr	r3, [r3, #8]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d111      	bne.n	8008d0c <HAL_I2C_Init+0x168>
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	1e58      	subs	r0, r3, #1
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	6859      	ldr	r1, [r3, #4]
 8008cf0:	460b      	mov	r3, r1
 8008cf2:	005b      	lsls	r3, r3, #1
 8008cf4:	440b      	add	r3, r1
 8008cf6:	fbb0 f3f3 	udiv	r3, r0, r3
 8008cfa:	3301      	adds	r3, #1
 8008cfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	bf0c      	ite	eq
 8008d04:	2301      	moveq	r3, #1
 8008d06:	2300      	movne	r3, #0
 8008d08:	b2db      	uxtb	r3, r3
 8008d0a:	e012      	b.n	8008d32 <HAL_I2C_Init+0x18e>
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	1e58      	subs	r0, r3, #1
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6859      	ldr	r1, [r3, #4]
 8008d14:	460b      	mov	r3, r1
 8008d16:	009b      	lsls	r3, r3, #2
 8008d18:	440b      	add	r3, r1
 8008d1a:	0099      	lsls	r1, r3, #2
 8008d1c:	440b      	add	r3, r1
 8008d1e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008d22:	3301      	adds	r3, #1
 8008d24:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	bf0c      	ite	eq
 8008d2c:	2301      	moveq	r3, #1
 8008d2e:	2300      	movne	r3, #0
 8008d30:	b2db      	uxtb	r3, r3
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d001      	beq.n	8008d3a <HAL_I2C_Init+0x196>
 8008d36:	2301      	movs	r3, #1
 8008d38:	e022      	b.n	8008d80 <HAL_I2C_Init+0x1dc>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	689b      	ldr	r3, [r3, #8]
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d10e      	bne.n	8008d60 <HAL_I2C_Init+0x1bc>
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	1e58      	subs	r0, r3, #1
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6859      	ldr	r1, [r3, #4]
 8008d4a:	460b      	mov	r3, r1
 8008d4c:	005b      	lsls	r3, r3, #1
 8008d4e:	440b      	add	r3, r1
 8008d50:	fbb0 f3f3 	udiv	r3, r0, r3
 8008d54:	3301      	adds	r3, #1
 8008d56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008d5e:	e00f      	b.n	8008d80 <HAL_I2C_Init+0x1dc>
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	1e58      	subs	r0, r3, #1
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6859      	ldr	r1, [r3, #4]
 8008d68:	460b      	mov	r3, r1
 8008d6a:	009b      	lsls	r3, r3, #2
 8008d6c:	440b      	add	r3, r1
 8008d6e:	0099      	lsls	r1, r3, #2
 8008d70:	440b      	add	r3, r1
 8008d72:	fbb0 f3f3 	udiv	r3, r0, r3
 8008d76:	3301      	adds	r3, #1
 8008d78:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d7c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008d80:	6879      	ldr	r1, [r7, #4]
 8008d82:	6809      	ldr	r1, [r1, #0]
 8008d84:	4313      	orrs	r3, r2
 8008d86:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	69da      	ldr	r2, [r3, #28]
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6a1b      	ldr	r3, [r3, #32]
 8008d9a:	431a      	orrs	r2, r3
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	430a      	orrs	r2, r1
 8008da2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	689b      	ldr	r3, [r3, #8]
 8008daa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008dae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008db2:	687a      	ldr	r2, [r7, #4]
 8008db4:	6911      	ldr	r1, [r2, #16]
 8008db6:	687a      	ldr	r2, [r7, #4]
 8008db8:	68d2      	ldr	r2, [r2, #12]
 8008dba:	4311      	orrs	r1, r2
 8008dbc:	687a      	ldr	r2, [r7, #4]
 8008dbe:	6812      	ldr	r2, [r2, #0]
 8008dc0:	430b      	orrs	r3, r1
 8008dc2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	68db      	ldr	r3, [r3, #12]
 8008dca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	695a      	ldr	r2, [r3, #20]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	699b      	ldr	r3, [r3, #24]
 8008dd6:	431a      	orrs	r2, r3
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	430a      	orrs	r2, r1
 8008dde:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	681a      	ldr	r2, [r3, #0]
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	f042 0201 	orr.w	r2, r2, #1
 8008dee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2200      	movs	r2, #0
 8008df4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	2220      	movs	r2, #32
 8008dfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	2200      	movs	r2, #0
 8008e02:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2200      	movs	r2, #0
 8008e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008e0c:	2300      	movs	r3, #0
}
 8008e0e:	4618      	mov	r0, r3
 8008e10:	3710      	adds	r7, #16
 8008e12:	46bd      	mov	sp, r7
 8008e14:	bd80      	pop	{r7, pc}
 8008e16:	bf00      	nop
 8008e18:	000186a0 	.word	0x000186a0
 8008e1c:	001e847f 	.word	0x001e847f
 8008e20:	003d08ff 	.word	0x003d08ff
 8008e24:	431bde83 	.word	0x431bde83
 8008e28:	10624dd3 	.word	0x10624dd3

08008e2c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b088      	sub	sp, #32
 8008e30:	af02      	add	r7, sp, #8
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	607a      	str	r2, [r7, #4]
 8008e36:	461a      	mov	r2, r3
 8008e38:	460b      	mov	r3, r1
 8008e3a:	817b      	strh	r3, [r7, #10]
 8008e3c:	4613      	mov	r3, r2
 8008e3e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008e40:	f7fd fe0a 	bl	8006a58 <HAL_GetTick>
 8008e44:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	2b20      	cmp	r3, #32
 8008e50:	f040 80e0 	bne.w	8009014 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	9300      	str	r3, [sp, #0]
 8008e58:	2319      	movs	r3, #25
 8008e5a:	2201      	movs	r2, #1
 8008e5c:	4970      	ldr	r1, [pc, #448]	; (8009020 <HAL_I2C_Master_Transmit+0x1f4>)
 8008e5e:	68f8      	ldr	r0, [r7, #12]
 8008e60:	f001 f8f6 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 8008e64:	4603      	mov	r3, r0
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d001      	beq.n	8008e6e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8008e6a:	2302      	movs	r3, #2
 8008e6c:	e0d3      	b.n	8009016 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e74:	2b01      	cmp	r3, #1
 8008e76:	d101      	bne.n	8008e7c <HAL_I2C_Master_Transmit+0x50>
 8008e78:	2302      	movs	r3, #2
 8008e7a:	e0cc      	b.n	8009016 <HAL_I2C_Master_Transmit+0x1ea>
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	2201      	movs	r2, #1
 8008e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	f003 0301 	and.w	r3, r3, #1
 8008e8e:	2b01      	cmp	r3, #1
 8008e90:	d007      	beq.n	8008ea2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f042 0201 	orr.w	r2, r2, #1
 8008ea0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	681a      	ldr	r2, [r3, #0]
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008eb0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2221      	movs	r2, #33	; 0x21
 8008eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	2210      	movs	r2, #16
 8008ebe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	687a      	ldr	r2, [r7, #4]
 8008ecc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	893a      	ldrh	r2, [r7, #8]
 8008ed2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008ed4:	68fb      	ldr	r3, [r7, #12]
 8008ed6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ed8:	b29a      	uxth	r2, r3
 8008eda:	68fb      	ldr	r3, [r7, #12]
 8008edc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	4a50      	ldr	r2, [pc, #320]	; (8009024 <HAL_I2C_Master_Transmit+0x1f8>)
 8008ee2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008ee4:	8979      	ldrh	r1, [r7, #10]
 8008ee6:	697b      	ldr	r3, [r7, #20]
 8008ee8:	6a3a      	ldr	r2, [r7, #32]
 8008eea:	68f8      	ldr	r0, [r7, #12]
 8008eec:	f000 fde2 	bl	8009ab4 <I2C_MasterRequestWrite>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d001      	beq.n	8008efa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008ef6:	2301      	movs	r3, #1
 8008ef8:	e08d      	b.n	8009016 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008efa:	2300      	movs	r3, #0
 8008efc:	613b      	str	r3, [r7, #16]
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	695b      	ldr	r3, [r3, #20]
 8008f04:	613b      	str	r3, [r7, #16]
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	699b      	ldr	r3, [r3, #24]
 8008f0c:	613b      	str	r3, [r7, #16]
 8008f0e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8008f10:	e066      	b.n	8008fe0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f12:	697a      	ldr	r2, [r7, #20]
 8008f14:	6a39      	ldr	r1, [r7, #32]
 8008f16:	68f8      	ldr	r0, [r7, #12]
 8008f18:	f001 f970 	bl	800a1fc <I2C_WaitOnTXEFlagUntilTimeout>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d00d      	beq.n	8008f3e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f26:	2b04      	cmp	r3, #4
 8008f28:	d107      	bne.n	8008f3a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	681a      	ldr	r2, [r3, #0]
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008f38:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	e06b      	b.n	8009016 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f42:	781a      	ldrb	r2, [r3, #0]
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f4e:	1c5a      	adds	r2, r3, #1
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	3b01      	subs	r3, #1
 8008f5c:	b29a      	uxth	r2, r3
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f66:	3b01      	subs	r3, #1
 8008f68:	b29a      	uxth	r2, r3
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	695b      	ldr	r3, [r3, #20]
 8008f74:	f003 0304 	and.w	r3, r3, #4
 8008f78:	2b04      	cmp	r3, #4
 8008f7a:	d11b      	bne.n	8008fb4 <HAL_I2C_Master_Transmit+0x188>
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d017      	beq.n	8008fb4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f88:	781a      	ldrb	r2, [r3, #0]
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f94:	1c5a      	adds	r2, r3, #1
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f9e:	b29b      	uxth	r3, r3
 8008fa0:	3b01      	subs	r3, #1
 8008fa2:	b29a      	uxth	r2, r3
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fac:	3b01      	subs	r3, #1
 8008fae:	b29a      	uxth	r2, r3
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008fb4:	697a      	ldr	r2, [r7, #20]
 8008fb6:	6a39      	ldr	r1, [r7, #32]
 8008fb8:	68f8      	ldr	r0, [r7, #12]
 8008fba:	f001 f960 	bl	800a27e <I2C_WaitOnBTFFlagUntilTimeout>
 8008fbe:	4603      	mov	r3, r0
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d00d      	beq.n	8008fe0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fc8:	2b04      	cmp	r3, #4
 8008fca:	d107      	bne.n	8008fdc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	681a      	ldr	r2, [r3, #0]
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008fda:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e01a      	b.n	8009016 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	d194      	bne.n	8008f12 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	681a      	ldr	r2, [r3, #0]
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008ff6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	2220      	movs	r2, #32
 8008ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2200      	movs	r2, #0
 8009004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2200      	movs	r2, #0
 800900c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009010:	2300      	movs	r3, #0
 8009012:	e000      	b.n	8009016 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009014:	2302      	movs	r3, #2
  }
}
 8009016:	4618      	mov	r0, r3
 8009018:	3718      	adds	r7, #24
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	00100002 	.word	0x00100002
 8009024:	ffff0000 	.word	0xffff0000

08009028 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b08c      	sub	sp, #48	; 0x30
 800902c:	af02      	add	r7, sp, #8
 800902e:	60f8      	str	r0, [r7, #12]
 8009030:	607a      	str	r2, [r7, #4]
 8009032:	461a      	mov	r2, r3
 8009034:	460b      	mov	r3, r1
 8009036:	817b      	strh	r3, [r7, #10]
 8009038:	4613      	mov	r3, r2
 800903a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800903c:	f7fd fd0c 	bl	8006a58 <HAL_GetTick>
 8009040:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009048:	b2db      	uxtb	r3, r3
 800904a:	2b20      	cmp	r3, #32
 800904c:	f040 820b 	bne.w	8009466 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009052:	9300      	str	r3, [sp, #0]
 8009054:	2319      	movs	r3, #25
 8009056:	2201      	movs	r2, #1
 8009058:	497c      	ldr	r1, [pc, #496]	; (800924c <HAL_I2C_Master_Receive+0x224>)
 800905a:	68f8      	ldr	r0, [r7, #12]
 800905c:	f000 fff8 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 8009060:	4603      	mov	r3, r0
 8009062:	2b00      	cmp	r3, #0
 8009064:	d001      	beq.n	800906a <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8009066:	2302      	movs	r3, #2
 8009068:	e1fe      	b.n	8009468 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009070:	2b01      	cmp	r3, #1
 8009072:	d101      	bne.n	8009078 <HAL_I2C_Master_Receive+0x50>
 8009074:	2302      	movs	r3, #2
 8009076:	e1f7      	b.n	8009468 <HAL_I2C_Master_Receive+0x440>
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2201      	movs	r2, #1
 800907c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	f003 0301 	and.w	r3, r3, #1
 800908a:	2b01      	cmp	r3, #1
 800908c:	d007      	beq.n	800909e <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	681a      	ldr	r2, [r3, #0]
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f042 0201 	orr.w	r2, r2, #1
 800909c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80090ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2222      	movs	r2, #34	; 0x22
 80090b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2210      	movs	r2, #16
 80090ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	2200      	movs	r2, #0
 80090c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	687a      	ldr	r2, [r7, #4]
 80090c8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	893a      	ldrh	r2, [r7, #8]
 80090ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090d4:	b29a      	uxth	r2, r3
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	4a5c      	ldr	r2, [pc, #368]	; (8009250 <HAL_I2C_Master_Receive+0x228>)
 80090de:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80090e0:	8979      	ldrh	r1, [r7, #10]
 80090e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090e4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090e6:	68f8      	ldr	r0, [r7, #12]
 80090e8:	f000 fd66 	bl	8009bb8 <I2C_MasterRequestRead>
 80090ec:	4603      	mov	r3, r0
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d001      	beq.n	80090f6 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80090f2:	2301      	movs	r3, #1
 80090f4:	e1b8      	b.n	8009468 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d113      	bne.n	8009126 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80090fe:	2300      	movs	r3, #0
 8009100:	623b      	str	r3, [r7, #32]
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	695b      	ldr	r3, [r3, #20]
 8009108:	623b      	str	r3, [r7, #32]
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	699b      	ldr	r3, [r3, #24]
 8009110:	623b      	str	r3, [r7, #32]
 8009112:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	681a      	ldr	r2, [r3, #0]
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009122:	601a      	str	r2, [r3, #0]
 8009124:	e18c      	b.n	8009440 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800912a:	2b01      	cmp	r3, #1
 800912c:	d11b      	bne.n	8009166 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	681a      	ldr	r2, [r3, #0]
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800913c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800913e:	2300      	movs	r3, #0
 8009140:	61fb      	str	r3, [r7, #28]
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	695b      	ldr	r3, [r3, #20]
 8009148:	61fb      	str	r3, [r7, #28]
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	699b      	ldr	r3, [r3, #24]
 8009150:	61fb      	str	r3, [r7, #28]
 8009152:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	681a      	ldr	r2, [r3, #0]
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009162:	601a      	str	r2, [r3, #0]
 8009164:	e16c      	b.n	8009440 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8009166:	68fb      	ldr	r3, [r7, #12]
 8009168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800916a:	2b02      	cmp	r3, #2
 800916c:	d11b      	bne.n	80091a6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	681a      	ldr	r2, [r3, #0]
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800917c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	681a      	ldr	r2, [r3, #0]
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800918c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800918e:	2300      	movs	r3, #0
 8009190:	61bb      	str	r3, [r7, #24]
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	695b      	ldr	r3, [r3, #20]
 8009198:	61bb      	str	r3, [r7, #24]
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	699b      	ldr	r3, [r3, #24]
 80091a0:	61bb      	str	r3, [r7, #24]
 80091a2:	69bb      	ldr	r3, [r7, #24]
 80091a4:	e14c      	b.n	8009440 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	681a      	ldr	r2, [r3, #0]
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80091b4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80091b6:	2300      	movs	r3, #0
 80091b8:	617b      	str	r3, [r7, #20]
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	695b      	ldr	r3, [r3, #20]
 80091c0:	617b      	str	r3, [r7, #20]
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	699b      	ldr	r3, [r3, #24]
 80091c8:	617b      	str	r3, [r7, #20]
 80091ca:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80091cc:	e138      	b.n	8009440 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091d2:	2b03      	cmp	r3, #3
 80091d4:	f200 80f1 	bhi.w	80093ba <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80091dc:	2b01      	cmp	r3, #1
 80091de:	d123      	bne.n	8009228 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80091e4:	68f8      	ldr	r0, [r7, #12]
 80091e6:	f001 f88b 	bl	800a300 <I2C_WaitOnRXNEFlagUntilTimeout>
 80091ea:	4603      	mov	r3, r0
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d001      	beq.n	80091f4 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80091f0:	2301      	movs	r3, #1
 80091f2:	e139      	b.n	8009468 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	691a      	ldr	r2, [r3, #16]
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091fe:	b2d2      	uxtb	r2, r2
 8009200:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009206:	1c5a      	adds	r2, r3, #1
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009210:	3b01      	subs	r3, #1
 8009212:	b29a      	uxth	r2, r3
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800921c:	b29b      	uxth	r3, r3
 800921e:	3b01      	subs	r3, #1
 8009220:	b29a      	uxth	r2, r3
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009226:	e10b      	b.n	8009440 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009228:	68fb      	ldr	r3, [r7, #12]
 800922a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800922c:	2b02      	cmp	r3, #2
 800922e:	d14e      	bne.n	80092ce <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009232:	9300      	str	r3, [sp, #0]
 8009234:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009236:	2200      	movs	r2, #0
 8009238:	4906      	ldr	r1, [pc, #24]	; (8009254 <HAL_I2C_Master_Receive+0x22c>)
 800923a:	68f8      	ldr	r0, [r7, #12]
 800923c:	f000 ff08 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 8009240:	4603      	mov	r3, r0
 8009242:	2b00      	cmp	r3, #0
 8009244:	d008      	beq.n	8009258 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	e10e      	b.n	8009468 <HAL_I2C_Master_Receive+0x440>
 800924a:	bf00      	nop
 800924c:	00100002 	.word	0x00100002
 8009250:	ffff0000 	.word	0xffff0000
 8009254:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	681a      	ldr	r2, [r3, #0]
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009266:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	691a      	ldr	r2, [r3, #16]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009272:	b2d2      	uxtb	r2, r2
 8009274:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800927a:	1c5a      	adds	r2, r3, #1
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009284:	3b01      	subs	r3, #1
 8009286:	b29a      	uxth	r2, r3
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009290:	b29b      	uxth	r3, r3
 8009292:	3b01      	subs	r3, #1
 8009294:	b29a      	uxth	r2, r3
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	691a      	ldr	r2, [r3, #16]
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092a4:	b2d2      	uxtb	r2, r2
 80092a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092ac:	1c5a      	adds	r2, r3, #1
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092b6:	3b01      	subs	r3, #1
 80092b8:	b29a      	uxth	r2, r3
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80092c2:	b29b      	uxth	r3, r3
 80092c4:	3b01      	subs	r3, #1
 80092c6:	b29a      	uxth	r2, r3
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80092cc:	e0b8      	b.n	8009440 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80092ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092d0:	9300      	str	r3, [sp, #0]
 80092d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092d4:	2200      	movs	r2, #0
 80092d6:	4966      	ldr	r1, [pc, #408]	; (8009470 <HAL_I2C_Master_Receive+0x448>)
 80092d8:	68f8      	ldr	r0, [r7, #12]
 80092da:	f000 feb9 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 80092de:	4603      	mov	r3, r0
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d001      	beq.n	80092e8 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80092e4:	2301      	movs	r3, #1
 80092e6:	e0bf      	b.n	8009468 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	681a      	ldr	r2, [r3, #0]
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80092f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	691a      	ldr	r2, [r3, #16]
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009302:	b2d2      	uxtb	r2, r2
 8009304:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800930a:	1c5a      	adds	r2, r3, #1
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009314:	3b01      	subs	r3, #1
 8009316:	b29a      	uxth	r2, r3
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009320:	b29b      	uxth	r3, r3
 8009322:	3b01      	subs	r3, #1
 8009324:	b29a      	uxth	r2, r3
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800932a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800932c:	9300      	str	r3, [sp, #0]
 800932e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009330:	2200      	movs	r2, #0
 8009332:	494f      	ldr	r1, [pc, #316]	; (8009470 <HAL_I2C_Master_Receive+0x448>)
 8009334:	68f8      	ldr	r0, [r7, #12]
 8009336:	f000 fe8b 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 800933a:	4603      	mov	r3, r0
 800933c:	2b00      	cmp	r3, #0
 800933e:	d001      	beq.n	8009344 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8009340:	2301      	movs	r3, #1
 8009342:	e091      	b.n	8009468 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	681a      	ldr	r2, [r3, #0]
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009352:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	691a      	ldr	r2, [r3, #16]
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800935e:	b2d2      	uxtb	r2, r2
 8009360:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009366:	1c5a      	adds	r2, r3, #1
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009370:	3b01      	subs	r3, #1
 8009372:	b29a      	uxth	r2, r3
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800937c:	b29b      	uxth	r3, r3
 800937e:	3b01      	subs	r3, #1
 8009380:	b29a      	uxth	r2, r3
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	691a      	ldr	r2, [r3, #16]
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009390:	b2d2      	uxtb	r2, r2
 8009392:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009398:	1c5a      	adds	r2, r3, #1
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093a2:	3b01      	subs	r3, #1
 80093a4:	b29a      	uxth	r2, r3
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093ae:	b29b      	uxth	r3, r3
 80093b0:	3b01      	subs	r3, #1
 80093b2:	b29a      	uxth	r2, r3
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80093b8:	e042      	b.n	8009440 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80093ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80093be:	68f8      	ldr	r0, [r7, #12]
 80093c0:	f000 ff9e 	bl	800a300 <I2C_WaitOnRXNEFlagUntilTimeout>
 80093c4:	4603      	mov	r3, r0
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d001      	beq.n	80093ce <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80093ca:	2301      	movs	r3, #1
 80093cc:	e04c      	b.n	8009468 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	691a      	ldr	r2, [r3, #16]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093d8:	b2d2      	uxtb	r2, r2
 80093da:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093e0:	1c5a      	adds	r2, r3, #1
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093ea:	3b01      	subs	r3, #1
 80093ec:	b29a      	uxth	r2, r3
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	3b01      	subs	r3, #1
 80093fa:	b29a      	uxth	r2, r3
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	695b      	ldr	r3, [r3, #20]
 8009406:	f003 0304 	and.w	r3, r3, #4
 800940a:	2b04      	cmp	r3, #4
 800940c:	d118      	bne.n	8009440 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	691a      	ldr	r2, [r3, #16]
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009418:	b2d2      	uxtb	r2, r2
 800941a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009420:	1c5a      	adds	r2, r3, #1
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009426:	68fb      	ldr	r3, [r7, #12]
 8009428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800942a:	3b01      	subs	r3, #1
 800942c:	b29a      	uxth	r2, r3
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009436:	b29b      	uxth	r3, r3
 8009438:	3b01      	subs	r3, #1
 800943a:	b29a      	uxth	r2, r3
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009444:	2b00      	cmp	r3, #0
 8009446:	f47f aec2 	bne.w	80091ce <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	2220      	movs	r2, #32
 800944e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	2200      	movs	r2, #0
 8009456:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2200      	movs	r2, #0
 800945e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009462:	2300      	movs	r3, #0
 8009464:	e000      	b.n	8009468 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009466:	2302      	movs	r3, #2
  }
}
 8009468:	4618      	mov	r0, r3
 800946a:	3728      	adds	r7, #40	; 0x28
 800946c:	46bd      	mov	sp, r7
 800946e:	bd80      	pop	{r7, pc}
 8009470:	00010004 	.word	0x00010004

08009474 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b088      	sub	sp, #32
 8009478:	af02      	add	r7, sp, #8
 800947a:	60f8      	str	r0, [r7, #12]
 800947c:	4608      	mov	r0, r1
 800947e:	4611      	mov	r1, r2
 8009480:	461a      	mov	r2, r3
 8009482:	4603      	mov	r3, r0
 8009484:	817b      	strh	r3, [r7, #10]
 8009486:	460b      	mov	r3, r1
 8009488:	813b      	strh	r3, [r7, #8]
 800948a:	4613      	mov	r3, r2
 800948c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800948e:	f7fd fae3 	bl	8006a58 <HAL_GetTick>
 8009492:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800949a:	b2db      	uxtb	r3, r3
 800949c:	2b20      	cmp	r3, #32
 800949e:	f040 80d9 	bne.w	8009654 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	9300      	str	r3, [sp, #0]
 80094a6:	2319      	movs	r3, #25
 80094a8:	2201      	movs	r2, #1
 80094aa:	496d      	ldr	r1, [pc, #436]	; (8009660 <HAL_I2C_Mem_Write+0x1ec>)
 80094ac:	68f8      	ldr	r0, [r7, #12]
 80094ae:	f000 fdcf 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 80094b2:	4603      	mov	r3, r0
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d001      	beq.n	80094bc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80094b8:	2302      	movs	r3, #2
 80094ba:	e0cc      	b.n	8009656 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80094c2:	2b01      	cmp	r3, #1
 80094c4:	d101      	bne.n	80094ca <HAL_I2C_Mem_Write+0x56>
 80094c6:	2302      	movs	r3, #2
 80094c8:	e0c5      	b.n	8009656 <HAL_I2C_Mem_Write+0x1e2>
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	2201      	movs	r2, #1
 80094ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f003 0301 	and.w	r3, r3, #1
 80094dc:	2b01      	cmp	r3, #1
 80094de:	d007      	beq.n	80094f0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	681a      	ldr	r2, [r3, #0]
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f042 0201 	orr.w	r2, r2, #1
 80094ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80094f0:	68fb      	ldr	r3, [r7, #12]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	681a      	ldr	r2, [r3, #0]
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80094fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	2221      	movs	r2, #33	; 0x21
 8009504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2240      	movs	r2, #64	; 0x40
 800950c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	2200      	movs	r2, #0
 8009514:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	6a3a      	ldr	r2, [r7, #32]
 800951a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009520:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009526:	b29a      	uxth	r2, r3
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	4a4d      	ldr	r2, [pc, #308]	; (8009664 <HAL_I2C_Mem_Write+0x1f0>)
 8009530:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009532:	88f8      	ldrh	r0, [r7, #6]
 8009534:	893a      	ldrh	r2, [r7, #8]
 8009536:	8979      	ldrh	r1, [r7, #10]
 8009538:	697b      	ldr	r3, [r7, #20]
 800953a:	9301      	str	r3, [sp, #4]
 800953c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800953e:	9300      	str	r3, [sp, #0]
 8009540:	4603      	mov	r3, r0
 8009542:	68f8      	ldr	r0, [r7, #12]
 8009544:	f000 fc06 	bl	8009d54 <I2C_RequestMemoryWrite>
 8009548:	4603      	mov	r3, r0
 800954a:	2b00      	cmp	r3, #0
 800954c:	d052      	beq.n	80095f4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800954e:	2301      	movs	r3, #1
 8009550:	e081      	b.n	8009656 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009552:	697a      	ldr	r2, [r7, #20]
 8009554:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009556:	68f8      	ldr	r0, [r7, #12]
 8009558:	f000 fe50 	bl	800a1fc <I2C_WaitOnTXEFlagUntilTimeout>
 800955c:	4603      	mov	r3, r0
 800955e:	2b00      	cmp	r3, #0
 8009560:	d00d      	beq.n	800957e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009566:	2b04      	cmp	r3, #4
 8009568:	d107      	bne.n	800957a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	681a      	ldr	r2, [r3, #0]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009578:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800957a:	2301      	movs	r3, #1
 800957c:	e06b      	b.n	8009656 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009582:	781a      	ldrb	r2, [r3, #0]
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800958e:	1c5a      	adds	r2, r3, #1
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009598:	3b01      	subs	r3, #1
 800959a:	b29a      	uxth	r2, r3
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095a4:	b29b      	uxth	r3, r3
 80095a6:	3b01      	subs	r3, #1
 80095a8:	b29a      	uxth	r2, r3
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	695b      	ldr	r3, [r3, #20]
 80095b4:	f003 0304 	and.w	r3, r3, #4
 80095b8:	2b04      	cmp	r3, #4
 80095ba:	d11b      	bne.n	80095f4 <HAL_I2C_Mem_Write+0x180>
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d017      	beq.n	80095f4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095c8:	781a      	ldrb	r2, [r3, #0]
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d4:	1c5a      	adds	r2, r3, #1
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095de:	3b01      	subs	r3, #1
 80095e0:	b29a      	uxth	r2, r3
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80095e6:	68fb      	ldr	r3, [r7, #12]
 80095e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095ea:	b29b      	uxth	r3, r3
 80095ec:	3b01      	subs	r3, #1
 80095ee:	b29a      	uxth	r2, r3
 80095f0:	68fb      	ldr	r3, [r7, #12]
 80095f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d1aa      	bne.n	8009552 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80095fc:	697a      	ldr	r2, [r7, #20]
 80095fe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009600:	68f8      	ldr	r0, [r7, #12]
 8009602:	f000 fe3c 	bl	800a27e <I2C_WaitOnBTFFlagUntilTimeout>
 8009606:	4603      	mov	r3, r0
 8009608:	2b00      	cmp	r3, #0
 800960a:	d00d      	beq.n	8009628 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009610:	2b04      	cmp	r3, #4
 8009612:	d107      	bne.n	8009624 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	681a      	ldr	r2, [r3, #0]
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009622:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009624:	2301      	movs	r3, #1
 8009626:	e016      	b.n	8009656 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	681a      	ldr	r2, [r3, #0]
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009636:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2220      	movs	r2, #32
 800963c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2200      	movs	r2, #0
 8009644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	2200      	movs	r2, #0
 800964c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009650:	2300      	movs	r3, #0
 8009652:	e000      	b.n	8009656 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8009654:	2302      	movs	r3, #2
  }
}
 8009656:	4618      	mov	r0, r3
 8009658:	3718      	adds	r7, #24
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}
 800965e:	bf00      	nop
 8009660:	00100002 	.word	0x00100002
 8009664:	ffff0000 	.word	0xffff0000

08009668 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b08c      	sub	sp, #48	; 0x30
 800966c:	af02      	add	r7, sp, #8
 800966e:	60f8      	str	r0, [r7, #12]
 8009670:	4608      	mov	r0, r1
 8009672:	4611      	mov	r1, r2
 8009674:	461a      	mov	r2, r3
 8009676:	4603      	mov	r3, r0
 8009678:	817b      	strh	r3, [r7, #10]
 800967a:	460b      	mov	r3, r1
 800967c:	813b      	strh	r3, [r7, #8]
 800967e:	4613      	mov	r3, r2
 8009680:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009682:	f7fd f9e9 	bl	8006a58 <HAL_GetTick>
 8009686:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800968e:	b2db      	uxtb	r3, r3
 8009690:	2b20      	cmp	r3, #32
 8009692:	f040 8208 	bne.w	8009aa6 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009698:	9300      	str	r3, [sp, #0]
 800969a:	2319      	movs	r3, #25
 800969c:	2201      	movs	r2, #1
 800969e:	497b      	ldr	r1, [pc, #492]	; (800988c <HAL_I2C_Mem_Read+0x224>)
 80096a0:	68f8      	ldr	r0, [r7, #12]
 80096a2:	f000 fcd5 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 80096a6:	4603      	mov	r3, r0
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d001      	beq.n	80096b0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80096ac:	2302      	movs	r3, #2
 80096ae:	e1fb      	b.n	8009aa8 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80096b6:	2b01      	cmp	r3, #1
 80096b8:	d101      	bne.n	80096be <HAL_I2C_Mem_Read+0x56>
 80096ba:	2302      	movs	r3, #2
 80096bc:	e1f4      	b.n	8009aa8 <HAL_I2C_Mem_Read+0x440>
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	2201      	movs	r2, #1
 80096c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	f003 0301 	and.w	r3, r3, #1
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d007      	beq.n	80096e4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80096d4:	68fb      	ldr	r3, [r7, #12]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	681a      	ldr	r2, [r3, #0]
 80096da:	68fb      	ldr	r3, [r7, #12]
 80096dc:	681b      	ldr	r3, [r3, #0]
 80096de:	f042 0201 	orr.w	r2, r2, #1
 80096e2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	681a      	ldr	r2, [r3, #0]
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80096f2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80096f4:	68fb      	ldr	r3, [r7, #12]
 80096f6:	2222      	movs	r2, #34	; 0x22
 80096f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	2240      	movs	r2, #64	; 0x40
 8009700:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009704:	68fb      	ldr	r3, [r7, #12]
 8009706:	2200      	movs	r2, #0
 8009708:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800970e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8009714:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800971a:	b29a      	uxth	r2, r3
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	4a5b      	ldr	r2, [pc, #364]	; (8009890 <HAL_I2C_Mem_Read+0x228>)
 8009724:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009726:	88f8      	ldrh	r0, [r7, #6]
 8009728:	893a      	ldrh	r2, [r7, #8]
 800972a:	8979      	ldrh	r1, [r7, #10]
 800972c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800972e:	9301      	str	r3, [sp, #4]
 8009730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009732:	9300      	str	r3, [sp, #0]
 8009734:	4603      	mov	r3, r0
 8009736:	68f8      	ldr	r0, [r7, #12]
 8009738:	f000 fba2 	bl	8009e80 <I2C_RequestMemoryRead>
 800973c:	4603      	mov	r3, r0
 800973e:	2b00      	cmp	r3, #0
 8009740:	d001      	beq.n	8009746 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8009742:	2301      	movs	r3, #1
 8009744:	e1b0      	b.n	8009aa8 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800974a:	2b00      	cmp	r3, #0
 800974c:	d113      	bne.n	8009776 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800974e:	2300      	movs	r3, #0
 8009750:	623b      	str	r3, [r7, #32]
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	695b      	ldr	r3, [r3, #20]
 8009758:	623b      	str	r3, [r7, #32]
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	699b      	ldr	r3, [r3, #24]
 8009760:	623b      	str	r3, [r7, #32]
 8009762:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	681a      	ldr	r2, [r3, #0]
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009772:	601a      	str	r2, [r3, #0]
 8009774:	e184      	b.n	8009a80 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800977a:	2b01      	cmp	r3, #1
 800977c:	d11b      	bne.n	80097b6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	681a      	ldr	r2, [r3, #0]
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800978c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800978e:	2300      	movs	r3, #0
 8009790:	61fb      	str	r3, [r7, #28]
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	695b      	ldr	r3, [r3, #20]
 8009798:	61fb      	str	r3, [r7, #28]
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	699b      	ldr	r3, [r3, #24]
 80097a0:	61fb      	str	r3, [r7, #28]
 80097a2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	681a      	ldr	r2, [r3, #0]
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80097b2:	601a      	str	r2, [r3, #0]
 80097b4:	e164      	b.n	8009a80 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097ba:	2b02      	cmp	r3, #2
 80097bc:	d11b      	bne.n	80097f6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	681a      	ldr	r2, [r3, #0]
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80097cc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	681a      	ldr	r2, [r3, #0]
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80097dc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80097de:	2300      	movs	r3, #0
 80097e0:	61bb      	str	r3, [r7, #24]
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	695b      	ldr	r3, [r3, #20]
 80097e8:	61bb      	str	r3, [r7, #24]
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	699b      	ldr	r3, [r3, #24]
 80097f0:	61bb      	str	r3, [r7, #24]
 80097f2:	69bb      	ldr	r3, [r7, #24]
 80097f4:	e144      	b.n	8009a80 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80097f6:	2300      	movs	r3, #0
 80097f8:	617b      	str	r3, [r7, #20]
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	695b      	ldr	r3, [r3, #20]
 8009800:	617b      	str	r3, [r7, #20]
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	699b      	ldr	r3, [r3, #24]
 8009808:	617b      	str	r3, [r7, #20]
 800980a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800980c:	e138      	b.n	8009a80 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009812:	2b03      	cmp	r3, #3
 8009814:	f200 80f1 	bhi.w	80099fa <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800981c:	2b01      	cmp	r3, #1
 800981e:	d123      	bne.n	8009868 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009820:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009822:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009824:	68f8      	ldr	r0, [r7, #12]
 8009826:	f000 fd6b 	bl	800a300 <I2C_WaitOnRXNEFlagUntilTimeout>
 800982a:	4603      	mov	r3, r0
 800982c:	2b00      	cmp	r3, #0
 800982e:	d001      	beq.n	8009834 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8009830:	2301      	movs	r3, #1
 8009832:	e139      	b.n	8009aa8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	691a      	ldr	r2, [r3, #16]
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800983e:	b2d2      	uxtb	r2, r2
 8009840:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009846:	1c5a      	adds	r2, r3, #1
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009850:	3b01      	subs	r3, #1
 8009852:	b29a      	uxth	r2, r3
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800985c:	b29b      	uxth	r3, r3
 800985e:	3b01      	subs	r3, #1
 8009860:	b29a      	uxth	r2, r3
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009866:	e10b      	b.n	8009a80 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800986c:	2b02      	cmp	r3, #2
 800986e:	d14e      	bne.n	800990e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009872:	9300      	str	r3, [sp, #0]
 8009874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009876:	2200      	movs	r2, #0
 8009878:	4906      	ldr	r1, [pc, #24]	; (8009894 <HAL_I2C_Mem_Read+0x22c>)
 800987a:	68f8      	ldr	r0, [r7, #12]
 800987c:	f000 fbe8 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 8009880:	4603      	mov	r3, r0
 8009882:	2b00      	cmp	r3, #0
 8009884:	d008      	beq.n	8009898 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8009886:	2301      	movs	r3, #1
 8009888:	e10e      	b.n	8009aa8 <HAL_I2C_Mem_Read+0x440>
 800988a:	bf00      	nop
 800988c:	00100002 	.word	0x00100002
 8009890:	ffff0000 	.word	0xffff0000
 8009894:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80098a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	691a      	ldr	r2, [r3, #16]
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098b2:	b2d2      	uxtb	r2, r2
 80098b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ba:	1c5a      	adds	r2, r3, #1
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098c4:	3b01      	subs	r3, #1
 80098c6:	b29a      	uxth	r2, r3
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098d0:	b29b      	uxth	r3, r3
 80098d2:	3b01      	subs	r3, #1
 80098d4:	b29a      	uxth	r2, r3
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	691a      	ldr	r2, [r3, #16]
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098e4:	b2d2      	uxtb	r2, r2
 80098e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ec:	1c5a      	adds	r2, r3, #1
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80098f2:	68fb      	ldr	r3, [r7, #12]
 80098f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098f6:	3b01      	subs	r3, #1
 80098f8:	b29a      	uxth	r2, r3
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009902:	b29b      	uxth	r3, r3
 8009904:	3b01      	subs	r3, #1
 8009906:	b29a      	uxth	r2, r3
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800990c:	e0b8      	b.n	8009a80 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800990e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009910:	9300      	str	r3, [sp, #0]
 8009912:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009914:	2200      	movs	r2, #0
 8009916:	4966      	ldr	r1, [pc, #408]	; (8009ab0 <HAL_I2C_Mem_Read+0x448>)
 8009918:	68f8      	ldr	r0, [r7, #12]
 800991a:	f000 fb99 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 800991e:	4603      	mov	r3, r0
 8009920:	2b00      	cmp	r3, #0
 8009922:	d001      	beq.n	8009928 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8009924:	2301      	movs	r3, #1
 8009926:	e0bf      	b.n	8009aa8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009936:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	691a      	ldr	r2, [r3, #16]
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009942:	b2d2      	uxtb	r2, r2
 8009944:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800994a:	1c5a      	adds	r2, r3, #1
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009954:	3b01      	subs	r3, #1
 8009956:	b29a      	uxth	r2, r3
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009960:	b29b      	uxth	r3, r3
 8009962:	3b01      	subs	r3, #1
 8009964:	b29a      	uxth	r2, r3
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800996a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800996c:	9300      	str	r3, [sp, #0]
 800996e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009970:	2200      	movs	r2, #0
 8009972:	494f      	ldr	r1, [pc, #316]	; (8009ab0 <HAL_I2C_Mem_Read+0x448>)
 8009974:	68f8      	ldr	r0, [r7, #12]
 8009976:	f000 fb6b 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 800997a:	4603      	mov	r3, r0
 800997c:	2b00      	cmp	r3, #0
 800997e:	d001      	beq.n	8009984 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8009980:	2301      	movs	r3, #1
 8009982:	e091      	b.n	8009aa8 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	681a      	ldr	r2, [r3, #0]
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009992:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	691a      	ldr	r2, [r3, #16]
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800999e:	b2d2      	uxtb	r2, r2
 80099a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099a6:	1c5a      	adds	r2, r3, #1
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80099b0:	3b01      	subs	r3, #1
 80099b2:	b29a      	uxth	r2, r3
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80099bc:	b29b      	uxth	r3, r3
 80099be:	3b01      	subs	r3, #1
 80099c0:	b29a      	uxth	r2, r3
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	691a      	ldr	r2, [r3, #16]
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099d0:	b2d2      	uxtb	r2, r2
 80099d2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099d8:	1c5a      	adds	r2, r3, #1
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80099e2:	3b01      	subs	r3, #1
 80099e4:	b29a      	uxth	r2, r3
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80099ea:	68fb      	ldr	r3, [r7, #12]
 80099ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80099ee:	b29b      	uxth	r3, r3
 80099f0:	3b01      	subs	r3, #1
 80099f2:	b29a      	uxth	r2, r3
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80099f8:	e042      	b.n	8009a80 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80099fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80099fe:	68f8      	ldr	r0, [r7, #12]
 8009a00:	f000 fc7e 	bl	800a300 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009a04:	4603      	mov	r3, r0
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d001      	beq.n	8009a0e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	e04c      	b.n	8009aa8 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009a0e:	68fb      	ldr	r3, [r7, #12]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	691a      	ldr	r2, [r3, #16]
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a18:	b2d2      	uxtb	r2, r2
 8009a1a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a20:	1c5a      	adds	r2, r3, #1
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009a2a:	3b01      	subs	r3, #1
 8009a2c:	b29a      	uxth	r2, r3
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a36:	b29b      	uxth	r3, r3
 8009a38:	3b01      	subs	r3, #1
 8009a3a:	b29a      	uxth	r2, r3
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	695b      	ldr	r3, [r3, #20]
 8009a46:	f003 0304 	and.w	r3, r3, #4
 8009a4a:	2b04      	cmp	r3, #4
 8009a4c:	d118      	bne.n	8009a80 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	691a      	ldr	r2, [r3, #16]
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a58:	b2d2      	uxtb	r2, r2
 8009a5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a60:	1c5a      	adds	r2, r3, #1
 8009a62:	68fb      	ldr	r3, [r7, #12]
 8009a64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009a6a:	3b01      	subs	r3, #1
 8009a6c:	b29a      	uxth	r2, r3
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a76:	b29b      	uxth	r3, r3
 8009a78:	3b01      	subs	r3, #1
 8009a7a:	b29a      	uxth	r2, r3
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	f47f aec2 	bne.w	800980e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	2220      	movs	r2, #32
 8009a8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	2200      	movs	r2, #0
 8009a96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	e000      	b.n	8009aa8 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009aa6:	2302      	movs	r3, #2
  }
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3728      	adds	r7, #40	; 0x28
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}
 8009ab0:	00010004 	.word	0x00010004

08009ab4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b088      	sub	sp, #32
 8009ab8:	af02      	add	r7, sp, #8
 8009aba:	60f8      	str	r0, [r7, #12]
 8009abc:	607a      	str	r2, [r7, #4]
 8009abe:	603b      	str	r3, [r7, #0]
 8009ac0:	460b      	mov	r3, r1
 8009ac2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ac8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009aca:	697b      	ldr	r3, [r7, #20]
 8009acc:	2b08      	cmp	r3, #8
 8009ace:	d006      	beq.n	8009ade <I2C_MasterRequestWrite+0x2a>
 8009ad0:	697b      	ldr	r3, [r7, #20]
 8009ad2:	2b01      	cmp	r3, #1
 8009ad4:	d003      	beq.n	8009ade <I2C_MasterRequestWrite+0x2a>
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009adc:	d108      	bne.n	8009af0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	681a      	ldr	r2, [r3, #0]
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009aec:	601a      	str	r2, [r3, #0]
 8009aee:	e00b      	b.n	8009b08 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009af4:	2b12      	cmp	r3, #18
 8009af6:	d107      	bne.n	8009b08 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	681a      	ldr	r2, [r3, #0]
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009b06:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009b08:	683b      	ldr	r3, [r7, #0]
 8009b0a:	9300      	str	r3, [sp, #0]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2200      	movs	r2, #0
 8009b10:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009b14:	68f8      	ldr	r0, [r7, #12]
 8009b16:	f000 fa9b 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d00d      	beq.n	8009b3c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009b2e:	d103      	bne.n	8009b38 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009b36:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009b38:	2303      	movs	r3, #3
 8009b3a:	e035      	b.n	8009ba8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	691b      	ldr	r3, [r3, #16]
 8009b40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009b44:	d108      	bne.n	8009b58 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009b46:	897b      	ldrh	r3, [r7, #10]
 8009b48:	b2db      	uxtb	r3, r3
 8009b4a:	461a      	mov	r2, r3
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009b54:	611a      	str	r2, [r3, #16]
 8009b56:	e01b      	b.n	8009b90 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009b58:	897b      	ldrh	r3, [r7, #10]
 8009b5a:	11db      	asrs	r3, r3, #7
 8009b5c:	b2db      	uxtb	r3, r3
 8009b5e:	f003 0306 	and.w	r3, r3, #6
 8009b62:	b2db      	uxtb	r3, r3
 8009b64:	f063 030f 	orn	r3, r3, #15
 8009b68:	b2da      	uxtb	r2, r3
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	687a      	ldr	r2, [r7, #4]
 8009b74:	490e      	ldr	r1, [pc, #56]	; (8009bb0 <I2C_MasterRequestWrite+0xfc>)
 8009b76:	68f8      	ldr	r0, [r7, #12]
 8009b78:	f000 fac1 	bl	800a0fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d001      	beq.n	8009b86 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8009b82:	2301      	movs	r3, #1
 8009b84:	e010      	b.n	8009ba8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009b86:	897b      	ldrh	r3, [r7, #10]
 8009b88:	b2da      	uxtb	r2, r3
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	687a      	ldr	r2, [r7, #4]
 8009b94:	4907      	ldr	r1, [pc, #28]	; (8009bb4 <I2C_MasterRequestWrite+0x100>)
 8009b96:	68f8      	ldr	r0, [r7, #12]
 8009b98:	f000 fab1 	bl	800a0fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009b9c:	4603      	mov	r3, r0
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d001      	beq.n	8009ba6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8009ba2:	2301      	movs	r3, #1
 8009ba4:	e000      	b.n	8009ba8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8009ba6:	2300      	movs	r3, #0
}
 8009ba8:	4618      	mov	r0, r3
 8009baa:	3718      	adds	r7, #24
 8009bac:	46bd      	mov	sp, r7
 8009bae:	bd80      	pop	{r7, pc}
 8009bb0:	00010008 	.word	0x00010008
 8009bb4:	00010002 	.word	0x00010002

08009bb8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009bb8:	b580      	push	{r7, lr}
 8009bba:	b088      	sub	sp, #32
 8009bbc:	af02      	add	r7, sp, #8
 8009bbe:	60f8      	str	r0, [r7, #12]
 8009bc0:	607a      	str	r2, [r7, #4]
 8009bc2:	603b      	str	r3, [r7, #0]
 8009bc4:	460b      	mov	r3, r1
 8009bc6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bcc:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	681a      	ldr	r2, [r3, #0]
 8009bd4:	68fb      	ldr	r3, [r7, #12]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009bdc:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009bde:	697b      	ldr	r3, [r7, #20]
 8009be0:	2b08      	cmp	r3, #8
 8009be2:	d006      	beq.n	8009bf2 <I2C_MasterRequestRead+0x3a>
 8009be4:	697b      	ldr	r3, [r7, #20]
 8009be6:	2b01      	cmp	r3, #1
 8009be8:	d003      	beq.n	8009bf2 <I2C_MasterRequestRead+0x3a>
 8009bea:	697b      	ldr	r3, [r7, #20]
 8009bec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009bf0:	d108      	bne.n	8009c04 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	681a      	ldr	r2, [r3, #0]
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	681b      	ldr	r3, [r3, #0]
 8009bfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009c00:	601a      	str	r2, [r3, #0]
 8009c02:	e00b      	b.n	8009c1c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c08:	2b11      	cmp	r3, #17
 8009c0a:	d107      	bne.n	8009c1c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	681a      	ldr	r2, [r3, #0]
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009c1a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009c1c:	683b      	ldr	r3, [r7, #0]
 8009c1e:	9300      	str	r3, [sp, #0]
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2200      	movs	r2, #0
 8009c24:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009c28:	68f8      	ldr	r0, [r7, #12]
 8009c2a:	f000 fa11 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 8009c2e:	4603      	mov	r3, r0
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d00d      	beq.n	8009c50 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009c3e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c42:	d103      	bne.n	8009c4c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009c4a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009c4c:	2303      	movs	r3, #3
 8009c4e:	e079      	b.n	8009d44 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	691b      	ldr	r3, [r3, #16]
 8009c54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009c58:	d108      	bne.n	8009c6c <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009c5a:	897b      	ldrh	r3, [r7, #10]
 8009c5c:	b2db      	uxtb	r3, r3
 8009c5e:	f043 0301 	orr.w	r3, r3, #1
 8009c62:	b2da      	uxtb	r2, r3
 8009c64:	68fb      	ldr	r3, [r7, #12]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	611a      	str	r2, [r3, #16]
 8009c6a:	e05f      	b.n	8009d2c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009c6c:	897b      	ldrh	r3, [r7, #10]
 8009c6e:	11db      	asrs	r3, r3, #7
 8009c70:	b2db      	uxtb	r3, r3
 8009c72:	f003 0306 	and.w	r3, r3, #6
 8009c76:	b2db      	uxtb	r3, r3
 8009c78:	f063 030f 	orn	r3, r3, #15
 8009c7c:	b2da      	uxtb	r2, r3
 8009c7e:	68fb      	ldr	r3, [r7, #12]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	687a      	ldr	r2, [r7, #4]
 8009c88:	4930      	ldr	r1, [pc, #192]	; (8009d4c <I2C_MasterRequestRead+0x194>)
 8009c8a:	68f8      	ldr	r0, [r7, #12]
 8009c8c:	f000 fa37 	bl	800a0fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009c90:	4603      	mov	r3, r0
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d001      	beq.n	8009c9a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8009c96:	2301      	movs	r3, #1
 8009c98:	e054      	b.n	8009d44 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009c9a:	897b      	ldrh	r3, [r7, #10]
 8009c9c:	b2da      	uxtb	r2, r3
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009ca4:	683b      	ldr	r3, [r7, #0]
 8009ca6:	687a      	ldr	r2, [r7, #4]
 8009ca8:	4929      	ldr	r1, [pc, #164]	; (8009d50 <I2C_MasterRequestRead+0x198>)
 8009caa:	68f8      	ldr	r0, [r7, #12]
 8009cac:	f000 fa27 	bl	800a0fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d001      	beq.n	8009cba <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8009cb6:	2301      	movs	r3, #1
 8009cb8:	e044      	b.n	8009d44 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009cba:	2300      	movs	r3, #0
 8009cbc:	613b      	str	r3, [r7, #16]
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	695b      	ldr	r3, [r3, #20]
 8009cc4:	613b      	str	r3, [r7, #16]
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	699b      	ldr	r3, [r3, #24]
 8009ccc:	613b      	str	r3, [r7, #16]
 8009cce:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	681a      	ldr	r2, [r3, #0]
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	681b      	ldr	r3, [r3, #0]
 8009cda:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009cde:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009ce0:	683b      	ldr	r3, [r7, #0]
 8009ce2:	9300      	str	r3, [sp, #0]
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009cec:	68f8      	ldr	r0, [r7, #12]
 8009cee:	f000 f9af 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 8009cf2:	4603      	mov	r3, r0
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	d00d      	beq.n	8009d14 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009d02:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d06:	d103      	bne.n	8009d10 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009d0e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8009d10:	2303      	movs	r3, #3
 8009d12:	e017      	b.n	8009d44 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8009d14:	897b      	ldrh	r3, [r7, #10]
 8009d16:	11db      	asrs	r3, r3, #7
 8009d18:	b2db      	uxtb	r3, r3
 8009d1a:	f003 0306 	and.w	r3, r3, #6
 8009d1e:	b2db      	uxtb	r3, r3
 8009d20:	f063 030e 	orn	r3, r3, #14
 8009d24:	b2da      	uxtb	r2, r3
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	687a      	ldr	r2, [r7, #4]
 8009d30:	4907      	ldr	r1, [pc, #28]	; (8009d50 <I2C_MasterRequestRead+0x198>)
 8009d32:	68f8      	ldr	r0, [r7, #12]
 8009d34:	f000 f9e3 	bl	800a0fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d001      	beq.n	8009d42 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8009d3e:	2301      	movs	r3, #1
 8009d40:	e000      	b.n	8009d44 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8009d42:	2300      	movs	r3, #0
}
 8009d44:	4618      	mov	r0, r3
 8009d46:	3718      	adds	r7, #24
 8009d48:	46bd      	mov	sp, r7
 8009d4a:	bd80      	pop	{r7, pc}
 8009d4c:	00010008 	.word	0x00010008
 8009d50:	00010002 	.word	0x00010002

08009d54 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009d54:	b580      	push	{r7, lr}
 8009d56:	b088      	sub	sp, #32
 8009d58:	af02      	add	r7, sp, #8
 8009d5a:	60f8      	str	r0, [r7, #12]
 8009d5c:	4608      	mov	r0, r1
 8009d5e:	4611      	mov	r1, r2
 8009d60:	461a      	mov	r2, r3
 8009d62:	4603      	mov	r3, r0
 8009d64:	817b      	strh	r3, [r7, #10]
 8009d66:	460b      	mov	r3, r1
 8009d68:	813b      	strh	r3, [r7, #8]
 8009d6a:	4613      	mov	r3, r2
 8009d6c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	681a      	ldr	r2, [r3, #0]
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d7c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009d7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d80:	9300      	str	r3, [sp, #0]
 8009d82:	6a3b      	ldr	r3, [r7, #32]
 8009d84:	2200      	movs	r2, #0
 8009d86:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009d8a:	68f8      	ldr	r0, [r7, #12]
 8009d8c:	f000 f960 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 8009d90:	4603      	mov	r3, r0
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d00d      	beq.n	8009db2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009da0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009da4:	d103      	bne.n	8009dae <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009dac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009dae:	2303      	movs	r3, #3
 8009db0:	e05f      	b.n	8009e72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009db2:	897b      	ldrh	r3, [r7, #10]
 8009db4:	b2db      	uxtb	r3, r3
 8009db6:	461a      	mov	r2, r3
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009dc0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc4:	6a3a      	ldr	r2, [r7, #32]
 8009dc6:	492d      	ldr	r1, [pc, #180]	; (8009e7c <I2C_RequestMemoryWrite+0x128>)
 8009dc8:	68f8      	ldr	r0, [r7, #12]
 8009dca:	f000 f998 	bl	800a0fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d001      	beq.n	8009dd8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	e04c      	b.n	8009e72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009dd8:	2300      	movs	r3, #0
 8009dda:	617b      	str	r3, [r7, #20]
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	695b      	ldr	r3, [r3, #20]
 8009de2:	617b      	str	r3, [r7, #20]
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	699b      	ldr	r3, [r3, #24]
 8009dea:	617b      	str	r3, [r7, #20]
 8009dec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009dee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009df0:	6a39      	ldr	r1, [r7, #32]
 8009df2:	68f8      	ldr	r0, [r7, #12]
 8009df4:	f000 fa02 	bl	800a1fc <I2C_WaitOnTXEFlagUntilTimeout>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d00d      	beq.n	8009e1a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e02:	2b04      	cmp	r3, #4
 8009e04:	d107      	bne.n	8009e16 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	681a      	ldr	r2, [r3, #0]
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009e16:	2301      	movs	r3, #1
 8009e18:	e02b      	b.n	8009e72 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009e1a:	88fb      	ldrh	r3, [r7, #6]
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d105      	bne.n	8009e2c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009e20:	893b      	ldrh	r3, [r7, #8]
 8009e22:	b2da      	uxtb	r2, r3
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	611a      	str	r2, [r3, #16]
 8009e2a:	e021      	b.n	8009e70 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009e2c:	893b      	ldrh	r3, [r7, #8]
 8009e2e:	0a1b      	lsrs	r3, r3, #8
 8009e30:	b29b      	uxth	r3, r3
 8009e32:	b2da      	uxtb	r2, r3
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e3c:	6a39      	ldr	r1, [r7, #32]
 8009e3e:	68f8      	ldr	r0, [r7, #12]
 8009e40:	f000 f9dc 	bl	800a1fc <I2C_WaitOnTXEFlagUntilTimeout>
 8009e44:	4603      	mov	r3, r0
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d00d      	beq.n	8009e66 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e4e:	2b04      	cmp	r3, #4
 8009e50:	d107      	bne.n	8009e62 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	681a      	ldr	r2, [r3, #0]
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009e62:	2301      	movs	r3, #1
 8009e64:	e005      	b.n	8009e72 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009e66:	893b      	ldrh	r3, [r7, #8]
 8009e68:	b2da      	uxtb	r2, r3
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009e70:	2300      	movs	r3, #0
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3718      	adds	r7, #24
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop
 8009e7c:	00010002 	.word	0x00010002

08009e80 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b088      	sub	sp, #32
 8009e84:	af02      	add	r7, sp, #8
 8009e86:	60f8      	str	r0, [r7, #12]
 8009e88:	4608      	mov	r0, r1
 8009e8a:	4611      	mov	r1, r2
 8009e8c:	461a      	mov	r2, r3
 8009e8e:	4603      	mov	r3, r0
 8009e90:	817b      	strh	r3, [r7, #10]
 8009e92:	460b      	mov	r3, r1
 8009e94:	813b      	strh	r3, [r7, #8]
 8009e96:	4613      	mov	r3, r2
 8009e98:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	681a      	ldr	r2, [r3, #0]
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009ea8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	681a      	ldr	r2, [r3, #0]
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009eb8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ebc:	9300      	str	r3, [sp, #0]
 8009ebe:	6a3b      	ldr	r3, [r7, #32]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009ec6:	68f8      	ldr	r0, [r7, #12]
 8009ec8:	f000 f8c2 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d00d      	beq.n	8009eee <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009edc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ee0:	d103      	bne.n	8009eea <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009ee2:	68fb      	ldr	r3, [r7, #12]
 8009ee4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009ee8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8009eea:	2303      	movs	r3, #3
 8009eec:	e0aa      	b.n	800a044 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009eee:	897b      	ldrh	r3, [r7, #10]
 8009ef0:	b2db      	uxtb	r3, r3
 8009ef2:	461a      	mov	r2, r3
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009efc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009efe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f00:	6a3a      	ldr	r2, [r7, #32]
 8009f02:	4952      	ldr	r1, [pc, #328]	; (800a04c <I2C_RequestMemoryRead+0x1cc>)
 8009f04:	68f8      	ldr	r0, [r7, #12]
 8009f06:	f000 f8fa 	bl	800a0fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d001      	beq.n	8009f14 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8009f10:	2301      	movs	r3, #1
 8009f12:	e097      	b.n	800a044 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009f14:	2300      	movs	r3, #0
 8009f16:	617b      	str	r3, [r7, #20]
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	695b      	ldr	r3, [r3, #20]
 8009f1e:	617b      	str	r3, [r7, #20]
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	699b      	ldr	r3, [r3, #24]
 8009f26:	617b      	str	r3, [r7, #20]
 8009f28:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f2c:	6a39      	ldr	r1, [r7, #32]
 8009f2e:	68f8      	ldr	r0, [r7, #12]
 8009f30:	f000 f964 	bl	800a1fc <I2C_WaitOnTXEFlagUntilTimeout>
 8009f34:	4603      	mov	r3, r0
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d00d      	beq.n	8009f56 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f3e:	2b04      	cmp	r3, #4
 8009f40:	d107      	bne.n	8009f52 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	681a      	ldr	r2, [r3, #0]
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009f50:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009f52:	2301      	movs	r3, #1
 8009f54:	e076      	b.n	800a044 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009f56:	88fb      	ldrh	r3, [r7, #6]
 8009f58:	2b01      	cmp	r3, #1
 8009f5a:	d105      	bne.n	8009f68 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009f5c:	893b      	ldrh	r3, [r7, #8]
 8009f5e:	b2da      	uxtb	r2, r3
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	611a      	str	r2, [r3, #16]
 8009f66:	e021      	b.n	8009fac <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009f68:	893b      	ldrh	r3, [r7, #8]
 8009f6a:	0a1b      	lsrs	r3, r3, #8
 8009f6c:	b29b      	uxth	r3, r3
 8009f6e:	b2da      	uxtb	r2, r3
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009f76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f78:	6a39      	ldr	r1, [r7, #32]
 8009f7a:	68f8      	ldr	r0, [r7, #12]
 8009f7c:	f000 f93e 	bl	800a1fc <I2C_WaitOnTXEFlagUntilTimeout>
 8009f80:	4603      	mov	r3, r0
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d00d      	beq.n	8009fa2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009f86:	68fb      	ldr	r3, [r7, #12]
 8009f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f8a:	2b04      	cmp	r3, #4
 8009f8c:	d107      	bne.n	8009f9e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009f8e:	68fb      	ldr	r3, [r7, #12]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	681a      	ldr	r2, [r3, #0]
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009f9c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009f9e:	2301      	movs	r3, #1
 8009fa0:	e050      	b.n	800a044 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009fa2:	893b      	ldrh	r3, [r7, #8]
 8009fa4:	b2da      	uxtb	r2, r3
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009fac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fae:	6a39      	ldr	r1, [r7, #32]
 8009fb0:	68f8      	ldr	r0, [r7, #12]
 8009fb2:	f000 f923 	bl	800a1fc <I2C_WaitOnTXEFlagUntilTimeout>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d00d      	beq.n	8009fd8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009fbc:	68fb      	ldr	r3, [r7, #12]
 8009fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fc0:	2b04      	cmp	r3, #4
 8009fc2:	d107      	bne.n	8009fd4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	681a      	ldr	r2, [r3, #0]
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009fd2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	e035      	b.n	800a044 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	681b      	ldr	r3, [r3, #0]
 8009fdc:	681a      	ldr	r2, [r3, #0]
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009fe6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fea:	9300      	str	r3, [sp, #0]
 8009fec:	6a3b      	ldr	r3, [r7, #32]
 8009fee:	2200      	movs	r2, #0
 8009ff0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009ff4:	68f8      	ldr	r0, [r7, #12]
 8009ff6:	f000 f82b 	bl	800a050 <I2C_WaitOnFlagUntilTimeout>
 8009ffa:	4603      	mov	r3, r0
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d00d      	beq.n	800a01c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a00a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a00e:	d103      	bne.n	800a018 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a016:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a018:	2303      	movs	r3, #3
 800a01a:	e013      	b.n	800a044 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800a01c:	897b      	ldrh	r3, [r7, #10]
 800a01e:	b2db      	uxtb	r3, r3
 800a020:	f043 0301 	orr.w	r3, r3, #1
 800a024:	b2da      	uxtb	r2, r3
 800a026:	68fb      	ldr	r3, [r7, #12]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a02c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a02e:	6a3a      	ldr	r2, [r7, #32]
 800a030:	4906      	ldr	r1, [pc, #24]	; (800a04c <I2C_RequestMemoryRead+0x1cc>)
 800a032:	68f8      	ldr	r0, [r7, #12]
 800a034:	f000 f863 	bl	800a0fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d001      	beq.n	800a042 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800a03e:	2301      	movs	r3, #1
 800a040:	e000      	b.n	800a044 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800a042:	2300      	movs	r3, #0
}
 800a044:	4618      	mov	r0, r3
 800a046:	3718      	adds	r7, #24
 800a048:	46bd      	mov	sp, r7
 800a04a:	bd80      	pop	{r7, pc}
 800a04c:	00010002 	.word	0x00010002

0800a050 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b084      	sub	sp, #16
 800a054:	af00      	add	r7, sp, #0
 800a056:	60f8      	str	r0, [r7, #12]
 800a058:	60b9      	str	r1, [r7, #8]
 800a05a:	603b      	str	r3, [r7, #0]
 800a05c:	4613      	mov	r3, r2
 800a05e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a060:	e025      	b.n	800a0ae <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a062:	683b      	ldr	r3, [r7, #0]
 800a064:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a068:	d021      	beq.n	800a0ae <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a06a:	f7fc fcf5 	bl	8006a58 <HAL_GetTick>
 800a06e:	4602      	mov	r2, r0
 800a070:	69bb      	ldr	r3, [r7, #24]
 800a072:	1ad3      	subs	r3, r2, r3
 800a074:	683a      	ldr	r2, [r7, #0]
 800a076:	429a      	cmp	r2, r3
 800a078:	d302      	bcc.n	800a080 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d116      	bne.n	800a0ae <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2200      	movs	r2, #0
 800a084:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2220      	movs	r2, #32
 800a08a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	2200      	movs	r2, #0
 800a092:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a09a:	f043 0220 	orr.w	r2, r3, #32
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a0aa:	2301      	movs	r3, #1
 800a0ac:	e023      	b.n	800a0f6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a0ae:	68bb      	ldr	r3, [r7, #8]
 800a0b0:	0c1b      	lsrs	r3, r3, #16
 800a0b2:	b2db      	uxtb	r3, r3
 800a0b4:	2b01      	cmp	r3, #1
 800a0b6:	d10d      	bne.n	800a0d4 <I2C_WaitOnFlagUntilTimeout+0x84>
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	695b      	ldr	r3, [r3, #20]
 800a0be:	43da      	mvns	r2, r3
 800a0c0:	68bb      	ldr	r3, [r7, #8]
 800a0c2:	4013      	ands	r3, r2
 800a0c4:	b29b      	uxth	r3, r3
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	bf0c      	ite	eq
 800a0ca:	2301      	moveq	r3, #1
 800a0cc:	2300      	movne	r3, #0
 800a0ce:	b2db      	uxtb	r3, r3
 800a0d0:	461a      	mov	r2, r3
 800a0d2:	e00c      	b.n	800a0ee <I2C_WaitOnFlagUntilTimeout+0x9e>
 800a0d4:	68fb      	ldr	r3, [r7, #12]
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	699b      	ldr	r3, [r3, #24]
 800a0da:	43da      	mvns	r2, r3
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	4013      	ands	r3, r2
 800a0e0:	b29b      	uxth	r3, r3
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	bf0c      	ite	eq
 800a0e6:	2301      	moveq	r3, #1
 800a0e8:	2300      	movne	r3, #0
 800a0ea:	b2db      	uxtb	r3, r3
 800a0ec:	461a      	mov	r2, r3
 800a0ee:	79fb      	ldrb	r3, [r7, #7]
 800a0f0:	429a      	cmp	r2, r3
 800a0f2:	d0b6      	beq.n	800a062 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a0f4:	2300      	movs	r3, #0
}
 800a0f6:	4618      	mov	r0, r3
 800a0f8:	3710      	adds	r7, #16
 800a0fa:	46bd      	mov	sp, r7
 800a0fc:	bd80      	pop	{r7, pc}

0800a0fe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800a0fe:	b580      	push	{r7, lr}
 800a100:	b084      	sub	sp, #16
 800a102:	af00      	add	r7, sp, #0
 800a104:	60f8      	str	r0, [r7, #12]
 800a106:	60b9      	str	r1, [r7, #8]
 800a108:	607a      	str	r2, [r7, #4]
 800a10a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a10c:	e051      	b.n	800a1b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	695b      	ldr	r3, [r3, #20]
 800a114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a118:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a11c:	d123      	bne.n	800a166 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a11e:	68fb      	ldr	r3, [r7, #12]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	681a      	ldr	r2, [r3, #0]
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a12c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	681b      	ldr	r3, [r3, #0]
 800a132:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a136:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a138:	68fb      	ldr	r3, [r7, #12]
 800a13a:	2200      	movs	r2, #0
 800a13c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	2220      	movs	r2, #32
 800a142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	2200      	movs	r2, #0
 800a14a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a152:	f043 0204 	orr.w	r2, r3, #4
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	2200      	movs	r2, #0
 800a15e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a162:	2301      	movs	r3, #1
 800a164:	e046      	b.n	800a1f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a16c:	d021      	beq.n	800a1b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a16e:	f7fc fc73 	bl	8006a58 <HAL_GetTick>
 800a172:	4602      	mov	r2, r0
 800a174:	683b      	ldr	r3, [r7, #0]
 800a176:	1ad3      	subs	r3, r2, r3
 800a178:	687a      	ldr	r2, [r7, #4]
 800a17a:	429a      	cmp	r2, r3
 800a17c:	d302      	bcc.n	800a184 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	2b00      	cmp	r3, #0
 800a182:	d116      	bne.n	800a1b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	2200      	movs	r2, #0
 800a188:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	2220      	movs	r2, #32
 800a18e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a192:	68fb      	ldr	r3, [r7, #12]
 800a194:	2200      	movs	r2, #0
 800a196:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a19e:	f043 0220 	orr.w	r2, r3, #32
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	e020      	b.n	800a1f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a1b2:	68bb      	ldr	r3, [r7, #8]
 800a1b4:	0c1b      	lsrs	r3, r3, #16
 800a1b6:	b2db      	uxtb	r3, r3
 800a1b8:	2b01      	cmp	r3, #1
 800a1ba:	d10c      	bne.n	800a1d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	695b      	ldr	r3, [r3, #20]
 800a1c2:	43da      	mvns	r2, r3
 800a1c4:	68bb      	ldr	r3, [r7, #8]
 800a1c6:	4013      	ands	r3, r2
 800a1c8:	b29b      	uxth	r3, r3
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	bf14      	ite	ne
 800a1ce:	2301      	movne	r3, #1
 800a1d0:	2300      	moveq	r3, #0
 800a1d2:	b2db      	uxtb	r3, r3
 800a1d4:	e00b      	b.n	800a1ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	699b      	ldr	r3, [r3, #24]
 800a1dc:	43da      	mvns	r2, r3
 800a1de:	68bb      	ldr	r3, [r7, #8]
 800a1e0:	4013      	ands	r3, r2
 800a1e2:	b29b      	uxth	r3, r3
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	bf14      	ite	ne
 800a1e8:	2301      	movne	r3, #1
 800a1ea:	2300      	moveq	r3, #0
 800a1ec:	b2db      	uxtb	r3, r3
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d18d      	bne.n	800a10e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800a1f2:	2300      	movs	r3, #0
}
 800a1f4:	4618      	mov	r0, r3
 800a1f6:	3710      	adds	r7, #16
 800a1f8:	46bd      	mov	sp, r7
 800a1fa:	bd80      	pop	{r7, pc}

0800a1fc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b084      	sub	sp, #16
 800a200:	af00      	add	r7, sp, #0
 800a202:	60f8      	str	r0, [r7, #12]
 800a204:	60b9      	str	r1, [r7, #8]
 800a206:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a208:	e02d      	b.n	800a266 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a20a:	68f8      	ldr	r0, [r7, #12]
 800a20c:	f000 f8ce 	bl	800a3ac <I2C_IsAcknowledgeFailed>
 800a210:	4603      	mov	r3, r0
 800a212:	2b00      	cmp	r3, #0
 800a214:	d001      	beq.n	800a21a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a216:	2301      	movs	r3, #1
 800a218:	e02d      	b.n	800a276 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a21a:	68bb      	ldr	r3, [r7, #8]
 800a21c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a220:	d021      	beq.n	800a266 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a222:	f7fc fc19 	bl	8006a58 <HAL_GetTick>
 800a226:	4602      	mov	r2, r0
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	1ad3      	subs	r3, r2, r3
 800a22c:	68ba      	ldr	r2, [r7, #8]
 800a22e:	429a      	cmp	r2, r3
 800a230:	d302      	bcc.n	800a238 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	2b00      	cmp	r3, #0
 800a236:	d116      	bne.n	800a266 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	2200      	movs	r2, #0
 800a23c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	2220      	movs	r2, #32
 800a242:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	2200      	movs	r2, #0
 800a24a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a24e:	68fb      	ldr	r3, [r7, #12]
 800a250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a252:	f043 0220 	orr.w	r2, r3, #32
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	2200      	movs	r2, #0
 800a25e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a262:	2301      	movs	r3, #1
 800a264:	e007      	b.n	800a276 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a266:	68fb      	ldr	r3, [r7, #12]
 800a268:	681b      	ldr	r3, [r3, #0]
 800a26a:	695b      	ldr	r3, [r3, #20]
 800a26c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a270:	2b80      	cmp	r3, #128	; 0x80
 800a272:	d1ca      	bne.n	800a20a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a274:	2300      	movs	r3, #0
}
 800a276:	4618      	mov	r0, r3
 800a278:	3710      	adds	r7, #16
 800a27a:	46bd      	mov	sp, r7
 800a27c:	bd80      	pop	{r7, pc}

0800a27e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a27e:	b580      	push	{r7, lr}
 800a280:	b084      	sub	sp, #16
 800a282:	af00      	add	r7, sp, #0
 800a284:	60f8      	str	r0, [r7, #12]
 800a286:	60b9      	str	r1, [r7, #8]
 800a288:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a28a:	e02d      	b.n	800a2e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a28c:	68f8      	ldr	r0, [r7, #12]
 800a28e:	f000 f88d 	bl	800a3ac <I2C_IsAcknowledgeFailed>
 800a292:	4603      	mov	r3, r0
 800a294:	2b00      	cmp	r3, #0
 800a296:	d001      	beq.n	800a29c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a298:	2301      	movs	r3, #1
 800a29a:	e02d      	b.n	800a2f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a29c:	68bb      	ldr	r3, [r7, #8]
 800a29e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a2a2:	d021      	beq.n	800a2e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2a4:	f7fc fbd8 	bl	8006a58 <HAL_GetTick>
 800a2a8:	4602      	mov	r2, r0
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	1ad3      	subs	r3, r2, r3
 800a2ae:	68ba      	ldr	r2, [r7, #8]
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d302      	bcc.n	800a2ba <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a2b4:	68bb      	ldr	r3, [r7, #8]
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d116      	bne.n	800a2e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	2200      	movs	r2, #0
 800a2be:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	2220      	movs	r2, #32
 800a2c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2d4:	f043 0220 	orr.w	r2, r3, #32
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	2200      	movs	r2, #0
 800a2e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	e007      	b.n	800a2f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	695b      	ldr	r3, [r3, #20]
 800a2ee:	f003 0304 	and.w	r3, r3, #4
 800a2f2:	2b04      	cmp	r3, #4
 800a2f4:	d1ca      	bne.n	800a28c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a2f6:	2300      	movs	r3, #0
}
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	3710      	adds	r7, #16
 800a2fc:	46bd      	mov	sp, r7
 800a2fe:	bd80      	pop	{r7, pc}

0800a300 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a300:	b580      	push	{r7, lr}
 800a302:	b084      	sub	sp, #16
 800a304:	af00      	add	r7, sp, #0
 800a306:	60f8      	str	r0, [r7, #12]
 800a308:	60b9      	str	r1, [r7, #8]
 800a30a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a30c:	e042      	b.n	800a394 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	695b      	ldr	r3, [r3, #20]
 800a314:	f003 0310 	and.w	r3, r3, #16
 800a318:	2b10      	cmp	r3, #16
 800a31a:	d119      	bne.n	800a350 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a31c:	68fb      	ldr	r3, [r7, #12]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f06f 0210 	mvn.w	r2, #16
 800a324:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	2200      	movs	r2, #0
 800a32a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	2220      	movs	r2, #32
 800a330:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	2200      	movs	r2, #0
 800a338:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	2200      	movs	r2, #0
 800a348:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a34c:	2301      	movs	r3, #1
 800a34e:	e029      	b.n	800a3a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a350:	f7fc fb82 	bl	8006a58 <HAL_GetTick>
 800a354:	4602      	mov	r2, r0
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	1ad3      	subs	r3, r2, r3
 800a35a:	68ba      	ldr	r2, [r7, #8]
 800a35c:	429a      	cmp	r2, r3
 800a35e:	d302      	bcc.n	800a366 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	2b00      	cmp	r3, #0
 800a364:	d116      	bne.n	800a394 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	2200      	movs	r2, #0
 800a36a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	2220      	movs	r2, #32
 800a370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2200      	movs	r2, #0
 800a378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a37c:	68fb      	ldr	r3, [r7, #12]
 800a37e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a380:	f043 0220 	orr.w	r2, r3, #32
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	2200      	movs	r2, #0
 800a38c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a390:	2301      	movs	r3, #1
 800a392:	e007      	b.n	800a3a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	695b      	ldr	r3, [r3, #20]
 800a39a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a39e:	2b40      	cmp	r3, #64	; 0x40
 800a3a0:	d1b5      	bne.n	800a30e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a3a2:	2300      	movs	r3, #0
}
 800a3a4:	4618      	mov	r0, r3
 800a3a6:	3710      	adds	r7, #16
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	bd80      	pop	{r7, pc}

0800a3ac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a3ac:	b480      	push	{r7}
 800a3ae:	b083      	sub	sp, #12
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	695b      	ldr	r3, [r3, #20]
 800a3ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a3be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a3c2:	d11b      	bne.n	800a3fc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	681b      	ldr	r3, [r3, #0]
 800a3c8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a3cc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	2220      	movs	r2, #32
 800a3d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	2200      	movs	r2, #0
 800a3e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3e8:	f043 0204 	orr.w	r2, r3, #4
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	e000      	b.n	800a3fe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a3fc:	2300      	movs	r3, #0
}
 800a3fe:	4618      	mov	r0, r3
 800a400:	370c      	adds	r7, #12
 800a402:	46bd      	mov	sp, r7
 800a404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a408:	4770      	bx	lr
	...

0800a40c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b088      	sub	sp, #32
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d101      	bne.n	800a41e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800a41a:	2301      	movs	r3, #1
 800a41c:	e128      	b.n	800a670 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a424:	b2db      	uxtb	r3, r3
 800a426:	2b00      	cmp	r3, #0
 800a428:	d109      	bne.n	800a43e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2200      	movs	r2, #0
 800a42e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	4a90      	ldr	r2, [pc, #576]	; (800a678 <HAL_I2S_Init+0x26c>)
 800a436:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f7f7 ff19 	bl	8002270 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	2202      	movs	r2, #2
 800a442:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	69db      	ldr	r3, [r3, #28]
 800a44c:	687a      	ldr	r2, [r7, #4]
 800a44e:	6812      	ldr	r2, [r2, #0]
 800a450:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a454:	f023 030f 	bic.w	r3, r3, #15
 800a458:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	2202      	movs	r2, #2
 800a460:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	695b      	ldr	r3, [r3, #20]
 800a466:	2b02      	cmp	r3, #2
 800a468:	d060      	beq.n	800a52c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	68db      	ldr	r3, [r3, #12]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d102      	bne.n	800a478 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800a472:	2310      	movs	r3, #16
 800a474:	617b      	str	r3, [r7, #20]
 800a476:	e001      	b.n	800a47c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800a478:	2320      	movs	r3, #32
 800a47a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	689b      	ldr	r3, [r3, #8]
 800a480:	2b20      	cmp	r3, #32
 800a482:	d802      	bhi.n	800a48a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800a484:	697b      	ldr	r3, [r7, #20]
 800a486:	005b      	lsls	r3, r3, #1
 800a488:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800a48a:	2001      	movs	r0, #1
 800a48c:	f001 f9a0 	bl	800b7d0 <HAL_RCCEx_GetPeriphCLKFreq>
 800a490:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	691b      	ldr	r3, [r3, #16]
 800a496:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a49a:	d125      	bne.n	800a4e8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	68db      	ldr	r3, [r3, #12]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d010      	beq.n	800a4c6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	009b      	lsls	r3, r3, #2
 800a4a8:	68fa      	ldr	r2, [r7, #12]
 800a4aa:	fbb2 f2f3 	udiv	r2, r2, r3
 800a4ae:	4613      	mov	r3, r2
 800a4b0:	009b      	lsls	r3, r3, #2
 800a4b2:	4413      	add	r3, r2
 800a4b4:	005b      	lsls	r3, r3, #1
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	695b      	ldr	r3, [r3, #20]
 800a4bc:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4c0:	3305      	adds	r3, #5
 800a4c2:	613b      	str	r3, [r7, #16]
 800a4c4:	e01f      	b.n	800a506 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a4c6:	697b      	ldr	r3, [r7, #20]
 800a4c8:	00db      	lsls	r3, r3, #3
 800a4ca:	68fa      	ldr	r2, [r7, #12]
 800a4cc:	fbb2 f2f3 	udiv	r2, r2, r3
 800a4d0:	4613      	mov	r3, r2
 800a4d2:	009b      	lsls	r3, r3, #2
 800a4d4:	4413      	add	r3, r2
 800a4d6:	005b      	lsls	r3, r3, #1
 800a4d8:	461a      	mov	r2, r3
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	695b      	ldr	r3, [r3, #20]
 800a4de:	fbb2 f3f3 	udiv	r3, r2, r3
 800a4e2:	3305      	adds	r3, #5
 800a4e4:	613b      	str	r3, [r7, #16]
 800a4e6:	e00e      	b.n	800a506 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a4e8:	68fa      	ldr	r2, [r7, #12]
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	fbb2 f2f3 	udiv	r2, r2, r3
 800a4f0:	4613      	mov	r3, r2
 800a4f2:	009b      	lsls	r3, r3, #2
 800a4f4:	4413      	add	r3, r2
 800a4f6:	005b      	lsls	r3, r3, #1
 800a4f8:	461a      	mov	r2, r3
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	695b      	ldr	r3, [r3, #20]
 800a4fe:	fbb2 f3f3 	udiv	r3, r2, r3
 800a502:	3305      	adds	r3, #5
 800a504:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800a506:	693b      	ldr	r3, [r7, #16]
 800a508:	4a5c      	ldr	r2, [pc, #368]	; (800a67c <HAL_I2S_Init+0x270>)
 800a50a:	fba2 2303 	umull	r2, r3, r2, r3
 800a50e:	08db      	lsrs	r3, r3, #3
 800a510:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	f003 0301 	and.w	r3, r3, #1
 800a518:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800a51a:	693a      	ldr	r2, [r7, #16]
 800a51c:	69bb      	ldr	r3, [r7, #24]
 800a51e:	1ad3      	subs	r3, r2, r3
 800a520:	085b      	lsrs	r3, r3, #1
 800a522:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800a524:	69bb      	ldr	r3, [r7, #24]
 800a526:	021b      	lsls	r3, r3, #8
 800a528:	61bb      	str	r3, [r7, #24]
 800a52a:	e003      	b.n	800a534 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800a52c:	2302      	movs	r3, #2
 800a52e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800a530:	2300      	movs	r3, #0
 800a532:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800a534:	69fb      	ldr	r3, [r7, #28]
 800a536:	2b01      	cmp	r3, #1
 800a538:	d902      	bls.n	800a540 <HAL_I2S_Init+0x134>
 800a53a:	69fb      	ldr	r3, [r7, #28]
 800a53c:	2bff      	cmp	r3, #255	; 0xff
 800a53e:	d907      	bls.n	800a550 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a544:	f043 0210 	orr.w	r2, r3, #16
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800a54c:	2301      	movs	r3, #1
 800a54e:	e08f      	b.n	800a670 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	691a      	ldr	r2, [r3, #16]
 800a554:	69bb      	ldr	r3, [r7, #24]
 800a556:	ea42 0103 	orr.w	r1, r2, r3
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	69fa      	ldr	r2, [r7, #28]
 800a560:	430a      	orrs	r2, r1
 800a562:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	69db      	ldr	r3, [r3, #28]
 800a56a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a56e:	f023 030f 	bic.w	r3, r3, #15
 800a572:	687a      	ldr	r2, [r7, #4]
 800a574:	6851      	ldr	r1, [r2, #4]
 800a576:	687a      	ldr	r2, [r7, #4]
 800a578:	6892      	ldr	r2, [r2, #8]
 800a57a:	4311      	orrs	r1, r2
 800a57c:	687a      	ldr	r2, [r7, #4]
 800a57e:	68d2      	ldr	r2, [r2, #12]
 800a580:	4311      	orrs	r1, r2
 800a582:	687a      	ldr	r2, [r7, #4]
 800a584:	6992      	ldr	r2, [r2, #24]
 800a586:	430a      	orrs	r2, r1
 800a588:	431a      	orrs	r2, r3
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a592:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6a1b      	ldr	r3, [r3, #32]
 800a598:	2b01      	cmp	r3, #1
 800a59a:	d161      	bne.n	800a660 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	4a38      	ldr	r2, [pc, #224]	; (800a680 <HAL_I2S_Init+0x274>)
 800a5a0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	4a37      	ldr	r2, [pc, #220]	; (800a684 <HAL_I2S_Init+0x278>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d101      	bne.n	800a5b0 <HAL_I2S_Init+0x1a4>
 800a5ac:	4b36      	ldr	r3, [pc, #216]	; (800a688 <HAL_I2S_Init+0x27c>)
 800a5ae:	e001      	b.n	800a5b4 <HAL_I2S_Init+0x1a8>
 800a5b0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a5b4:	69db      	ldr	r3, [r3, #28]
 800a5b6:	687a      	ldr	r2, [r7, #4]
 800a5b8:	6812      	ldr	r2, [r2, #0]
 800a5ba:	4932      	ldr	r1, [pc, #200]	; (800a684 <HAL_I2S_Init+0x278>)
 800a5bc:	428a      	cmp	r2, r1
 800a5be:	d101      	bne.n	800a5c4 <HAL_I2S_Init+0x1b8>
 800a5c0:	4a31      	ldr	r2, [pc, #196]	; (800a688 <HAL_I2S_Init+0x27c>)
 800a5c2:	e001      	b.n	800a5c8 <HAL_I2S_Init+0x1bc>
 800a5c4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800a5c8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a5cc:	f023 030f 	bic.w	r3, r3, #15
 800a5d0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	4a2b      	ldr	r2, [pc, #172]	; (800a684 <HAL_I2S_Init+0x278>)
 800a5d8:	4293      	cmp	r3, r2
 800a5da:	d101      	bne.n	800a5e0 <HAL_I2S_Init+0x1d4>
 800a5dc:	4b2a      	ldr	r3, [pc, #168]	; (800a688 <HAL_I2S_Init+0x27c>)
 800a5de:	e001      	b.n	800a5e4 <HAL_I2S_Init+0x1d8>
 800a5e0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a5e4:	2202      	movs	r2, #2
 800a5e6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	4a25      	ldr	r2, [pc, #148]	; (800a684 <HAL_I2S_Init+0x278>)
 800a5ee:	4293      	cmp	r3, r2
 800a5f0:	d101      	bne.n	800a5f6 <HAL_I2S_Init+0x1ea>
 800a5f2:	4b25      	ldr	r3, [pc, #148]	; (800a688 <HAL_I2S_Init+0x27c>)
 800a5f4:	e001      	b.n	800a5fa <HAL_I2S_Init+0x1ee>
 800a5f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a5fa:	69db      	ldr	r3, [r3, #28]
 800a5fc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	685b      	ldr	r3, [r3, #4]
 800a602:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a606:	d003      	beq.n	800a610 <HAL_I2S_Init+0x204>
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	685b      	ldr	r3, [r3, #4]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d103      	bne.n	800a618 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800a610:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a614:	613b      	str	r3, [r7, #16]
 800a616:	e001      	b.n	800a61c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800a618:	2300      	movs	r3, #0
 800a61a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 800a61c:	693b      	ldr	r3, [r7, #16]
 800a61e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	689b      	ldr	r3, [r3, #8]
 800a624:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800a626:	4313      	orrs	r3, r2
 800a628:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	68db      	ldr	r3, [r3, #12]
 800a62e:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800a630:	4313      	orrs	r3, r2
 800a632:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	699b      	ldr	r3, [r3, #24]
 800a638:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800a63a:	4313      	orrs	r3, r2
 800a63c:	b29a      	uxth	r2, r3
 800a63e:	897b      	ldrh	r3, [r7, #10]
 800a640:	4313      	orrs	r3, r2
 800a642:	b29b      	uxth	r3, r3
 800a644:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a648:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	4a0d      	ldr	r2, [pc, #52]	; (800a684 <HAL_I2S_Init+0x278>)
 800a650:	4293      	cmp	r3, r2
 800a652:	d101      	bne.n	800a658 <HAL_I2S_Init+0x24c>
 800a654:	4b0c      	ldr	r3, [pc, #48]	; (800a688 <HAL_I2S_Init+0x27c>)
 800a656:	e001      	b.n	800a65c <HAL_I2S_Init+0x250>
 800a658:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a65c:	897a      	ldrh	r2, [r7, #10]
 800a65e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2200      	movs	r2, #0
 800a664:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	2201      	movs	r2, #1
 800a66a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800a66e:	2300      	movs	r3, #0
}
 800a670:	4618      	mov	r0, r3
 800a672:	3720      	adds	r7, #32
 800a674:	46bd      	mov	sp, r7
 800a676:	bd80      	pop	{r7, pc}
 800a678:	0800a783 	.word	0x0800a783
 800a67c:	cccccccd 	.word	0xcccccccd
 800a680:	0800a899 	.word	0x0800a899
 800a684:	40003800 	.word	0x40003800
 800a688:	40003400 	.word	0x40003400

0800a68c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a68c:	b480      	push	{r7}
 800a68e:	b083      	sub	sp, #12
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800a694:	bf00      	nop
 800a696:	370c      	adds	r7, #12
 800a698:	46bd      	mov	sp, r7
 800a69a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a69e:	4770      	bx	lr

0800a6a0 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a6a0:	b480      	push	{r7}
 800a6a2:	b083      	sub	sp, #12
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800a6a8:	bf00      	nop
 800a6aa:	370c      	adds	r7, #12
 800a6ac:	46bd      	mov	sp, r7
 800a6ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b2:	4770      	bx	lr

0800a6b4 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800a6b4:	b480      	push	{r7}
 800a6b6:	b083      	sub	sp, #12
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800a6bc:	bf00      	nop
 800a6be:	370c      	adds	r7, #12
 800a6c0:	46bd      	mov	sp, r7
 800a6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c6:	4770      	bx	lr

0800a6c8 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	b082      	sub	sp, #8
 800a6cc:	af00      	add	r7, sp, #0
 800a6ce:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6d4:	881a      	ldrh	r2, [r3, #0]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6e0:	1c9a      	adds	r2, r3, #2
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a6ea:	b29b      	uxth	r3, r3
 800a6ec:	3b01      	subs	r3, #1
 800a6ee:	b29a      	uxth	r2, r3
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a6f8:	b29b      	uxth	r3, r3
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d10e      	bne.n	800a71c <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	685a      	ldr	r2, [r3, #4]
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a70c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	2201      	movs	r2, #1
 800a712:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800a716:	6878      	ldr	r0, [r7, #4]
 800a718:	f7ff ffb8 	bl	800a68c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a71c:	bf00      	nop
 800a71e:	3708      	adds	r7, #8
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b082      	sub	sp, #8
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	68da      	ldr	r2, [r3, #12]
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a736:	b292      	uxth	r2, r2
 800a738:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a73e:	1c9a      	adds	r2, r3, #2
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a748:	b29b      	uxth	r3, r3
 800a74a:	3b01      	subs	r3, #1
 800a74c:	b29a      	uxth	r2, r3
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a756:	b29b      	uxth	r3, r3
 800a758:	2b00      	cmp	r3, #0
 800a75a:	d10e      	bne.n	800a77a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	685a      	ldr	r2, [r3, #4]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a76a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	2201      	movs	r2, #1
 800a770:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f7ff ff93 	bl	800a6a0 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a77a:	bf00      	nop
 800a77c:	3708      	adds	r7, #8
 800a77e:	46bd      	mov	sp, r7
 800a780:	bd80      	pop	{r7, pc}

0800a782 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a782:	b580      	push	{r7, lr}
 800a784:	b086      	sub	sp, #24
 800a786:	af00      	add	r7, sp, #0
 800a788:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	689b      	ldr	r3, [r3, #8]
 800a790:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a798:	b2db      	uxtb	r3, r3
 800a79a:	2b04      	cmp	r3, #4
 800a79c:	d13a      	bne.n	800a814 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800a79e:	697b      	ldr	r3, [r7, #20]
 800a7a0:	f003 0301 	and.w	r3, r3, #1
 800a7a4:	2b01      	cmp	r3, #1
 800a7a6:	d109      	bne.n	800a7bc <I2S_IRQHandler+0x3a>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	685b      	ldr	r3, [r3, #4]
 800a7ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7b2:	2b40      	cmp	r3, #64	; 0x40
 800a7b4:	d102      	bne.n	800a7bc <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800a7b6:	6878      	ldr	r0, [r7, #4]
 800a7b8:	f7ff ffb4 	bl	800a724 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7c2:	2b40      	cmp	r3, #64	; 0x40
 800a7c4:	d126      	bne.n	800a814 <I2S_IRQHandler+0x92>
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	f003 0320 	and.w	r3, r3, #32
 800a7d0:	2b20      	cmp	r3, #32
 800a7d2:	d11f      	bne.n	800a814 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	685a      	ldr	r2, [r3, #4]
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a7e2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a7e4:	2300      	movs	r3, #0
 800a7e6:	613b      	str	r3, [r7, #16]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	613b      	str	r3, [r7, #16]
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	689b      	ldr	r3, [r3, #8]
 800a7f6:	613b      	str	r3, [r7, #16]
 800a7f8:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	2201      	movs	r2, #1
 800a7fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a806:	f043 0202 	orr.w	r2, r3, #2
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	f7ff ff50 	bl	800a6b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800a814:	687b      	ldr	r3, [r7, #4]
 800a816:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a81a:	b2db      	uxtb	r3, r3
 800a81c:	2b03      	cmp	r3, #3
 800a81e:	d136      	bne.n	800a88e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800a820:	697b      	ldr	r3, [r7, #20]
 800a822:	f003 0302 	and.w	r3, r3, #2
 800a826:	2b02      	cmp	r3, #2
 800a828:	d109      	bne.n	800a83e <I2S_IRQHandler+0xbc>
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	685b      	ldr	r3, [r3, #4]
 800a830:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a834:	2b80      	cmp	r3, #128	; 0x80
 800a836:	d102      	bne.n	800a83e <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800a838:	6878      	ldr	r0, [r7, #4]
 800a83a:	f7ff ff45 	bl	800a6c8 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a83e:	697b      	ldr	r3, [r7, #20]
 800a840:	f003 0308 	and.w	r3, r3, #8
 800a844:	2b08      	cmp	r3, #8
 800a846:	d122      	bne.n	800a88e <I2S_IRQHandler+0x10c>
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	685b      	ldr	r3, [r3, #4]
 800a84e:	f003 0320 	and.w	r3, r3, #32
 800a852:	2b20      	cmp	r3, #32
 800a854:	d11b      	bne.n	800a88e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	685a      	ldr	r2, [r3, #4]
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a864:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a866:	2300      	movs	r3, #0
 800a868:	60fb      	str	r3, [r7, #12]
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	689b      	ldr	r3, [r3, #8]
 800a870:	60fb      	str	r3, [r7, #12]
 800a872:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2201      	movs	r2, #1
 800a878:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a880:	f043 0204 	orr.w	r2, r3, #4
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	f7ff ff13 	bl	800a6b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a88e:	bf00      	nop
 800a890:	3718      	adds	r7, #24
 800a892:	46bd      	mov	sp, r7
 800a894:	bd80      	pop	{r7, pc}
	...

0800a898 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b088      	sub	sp, #32
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	689b      	ldr	r3, [r3, #8]
 800a8a6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	4aa2      	ldr	r2, [pc, #648]	; (800ab38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a8ae:	4293      	cmp	r3, r2
 800a8b0:	d101      	bne.n	800a8b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800a8b2:	4ba2      	ldr	r3, [pc, #648]	; (800ab3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a8b4:	e001      	b.n	800a8ba <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800a8b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a8ba:	689b      	ldr	r3, [r3, #8]
 800a8bc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	685b      	ldr	r3, [r3, #4]
 800a8c4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	681b      	ldr	r3, [r3, #0]
 800a8ca:	4a9b      	ldr	r2, [pc, #620]	; (800ab38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a8cc:	4293      	cmp	r3, r2
 800a8ce:	d101      	bne.n	800a8d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800a8d0:	4b9a      	ldr	r3, [pc, #616]	; (800ab3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a8d2:	e001      	b.n	800a8d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800a8d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a8d8:	685b      	ldr	r3, [r3, #4]
 800a8da:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	685b      	ldr	r3, [r3, #4]
 800a8e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a8e4:	d004      	beq.n	800a8f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	685b      	ldr	r3, [r3, #4]
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	f040 8099 	bne.w	800aa22 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800a8f0:	69fb      	ldr	r3, [r7, #28]
 800a8f2:	f003 0302 	and.w	r3, r3, #2
 800a8f6:	2b02      	cmp	r3, #2
 800a8f8:	d107      	bne.n	800a90a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800a8fa:	697b      	ldr	r3, [r7, #20]
 800a8fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a900:	2b00      	cmp	r3, #0
 800a902:	d002      	beq.n	800a90a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800a904:	6878      	ldr	r0, [r7, #4]
 800a906:	f000 f925 	bl	800ab54 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800a90a:	69bb      	ldr	r3, [r7, #24]
 800a90c:	f003 0301 	and.w	r3, r3, #1
 800a910:	2b01      	cmp	r3, #1
 800a912:	d107      	bne.n	800a924 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800a914:	693b      	ldr	r3, [r7, #16]
 800a916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d002      	beq.n	800a924 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800a91e:	6878      	ldr	r0, [r7, #4]
 800a920:	f000 f9c8 	bl	800acb4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800a924:	69bb      	ldr	r3, [r7, #24]
 800a926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a92a:	2b40      	cmp	r3, #64	; 0x40
 800a92c:	d13a      	bne.n	800a9a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	f003 0320 	and.w	r3, r3, #32
 800a934:	2b00      	cmp	r3, #0
 800a936:	d035      	beq.n	800a9a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	4a7e      	ldr	r2, [pc, #504]	; (800ab38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a93e:	4293      	cmp	r3, r2
 800a940:	d101      	bne.n	800a946 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800a942:	4b7e      	ldr	r3, [pc, #504]	; (800ab3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a944:	e001      	b.n	800a94a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800a946:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a94a:	685a      	ldr	r2, [r3, #4]
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	681b      	ldr	r3, [r3, #0]
 800a950:	4979      	ldr	r1, [pc, #484]	; (800ab38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a952:	428b      	cmp	r3, r1
 800a954:	d101      	bne.n	800a95a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800a956:	4b79      	ldr	r3, [pc, #484]	; (800ab3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a958:	e001      	b.n	800a95e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800a95a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a95e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a962:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	685a      	ldr	r2, [r3, #4]
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a972:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a974:	2300      	movs	r3, #0
 800a976:	60fb      	str	r3, [r7, #12]
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	68db      	ldr	r3, [r3, #12]
 800a97e:	60fb      	str	r3, [r7, #12]
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	689b      	ldr	r3, [r3, #8]
 800a986:	60fb      	str	r3, [r7, #12]
 800a988:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2201      	movs	r2, #1
 800a98e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a996:	f043 0202 	orr.w	r2, r3, #2
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f7ff fe88 	bl	800a6b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a9a4:	69fb      	ldr	r3, [r7, #28]
 800a9a6:	f003 0308 	and.w	r3, r3, #8
 800a9aa:	2b08      	cmp	r3, #8
 800a9ac:	f040 80be 	bne.w	800ab2c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800a9b0:	697b      	ldr	r3, [r7, #20]
 800a9b2:	f003 0320 	and.w	r3, r3, #32
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	f000 80b8 	beq.w	800ab2c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	685a      	ldr	r2, [r3, #4]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a9ca:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	4a59      	ldr	r2, [pc, #356]	; (800ab38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a9d2:	4293      	cmp	r3, r2
 800a9d4:	d101      	bne.n	800a9da <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800a9d6:	4b59      	ldr	r3, [pc, #356]	; (800ab3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a9d8:	e001      	b.n	800a9de <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800a9da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a9de:	685a      	ldr	r2, [r3, #4]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	4954      	ldr	r1, [pc, #336]	; (800ab38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a9e6:	428b      	cmp	r3, r1
 800a9e8:	d101      	bne.n	800a9ee <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800a9ea:	4b54      	ldr	r3, [pc, #336]	; (800ab3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a9ec:	e001      	b.n	800a9f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800a9ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a9f2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a9f6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	60bb      	str	r3, [r7, #8]
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	689b      	ldr	r3, [r3, #8]
 800aa02:	60bb      	str	r3, [r7, #8]
 800aa04:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2201      	movs	r2, #1
 800aa0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aa12:	f043 0204 	orr.w	r2, r3, #4
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800aa1a:	6878      	ldr	r0, [r7, #4]
 800aa1c:	f7ff fe4a 	bl	800a6b4 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800aa20:	e084      	b.n	800ab2c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800aa22:	69bb      	ldr	r3, [r7, #24]
 800aa24:	f003 0302 	and.w	r3, r3, #2
 800aa28:	2b02      	cmp	r3, #2
 800aa2a:	d107      	bne.n	800aa3c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d002      	beq.n	800aa3c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800aa36:	6878      	ldr	r0, [r7, #4]
 800aa38:	f000 f8be 	bl	800abb8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800aa3c:	69fb      	ldr	r3, [r7, #28]
 800aa3e:	f003 0301 	and.w	r3, r3, #1
 800aa42:	2b01      	cmp	r3, #1
 800aa44:	d107      	bne.n	800aa56 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800aa46:	697b      	ldr	r3, [r7, #20]
 800aa48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d002      	beq.n	800aa56 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800aa50:	6878      	ldr	r0, [r7, #4]
 800aa52:	f000 f8fd 	bl	800ac50 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800aa56:	69fb      	ldr	r3, [r7, #28]
 800aa58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa5c:	2b40      	cmp	r3, #64	; 0x40
 800aa5e:	d12f      	bne.n	800aac0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800aa60:	697b      	ldr	r3, [r7, #20]
 800aa62:	f003 0320 	and.w	r3, r3, #32
 800aa66:	2b00      	cmp	r3, #0
 800aa68:	d02a      	beq.n	800aac0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	685a      	ldr	r2, [r3, #4]
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800aa78:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	4a2e      	ldr	r2, [pc, #184]	; (800ab38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800aa80:	4293      	cmp	r3, r2
 800aa82:	d101      	bne.n	800aa88 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800aa84:	4b2d      	ldr	r3, [pc, #180]	; (800ab3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800aa86:	e001      	b.n	800aa8c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800aa88:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aa8c:	685a      	ldr	r2, [r3, #4]
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	4929      	ldr	r1, [pc, #164]	; (800ab38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800aa94:	428b      	cmp	r3, r1
 800aa96:	d101      	bne.n	800aa9c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800aa98:	4b28      	ldr	r3, [pc, #160]	; (800ab3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800aa9a:	e001      	b.n	800aaa0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800aa9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aaa0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800aaa4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	2201      	movs	r2, #1
 800aaaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aab2:	f043 0202 	orr.w	r2, r3, #2
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800aaba:	6878      	ldr	r0, [r7, #4]
 800aabc:	f7ff fdfa 	bl	800a6b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800aac0:	69bb      	ldr	r3, [r7, #24]
 800aac2:	f003 0308 	and.w	r3, r3, #8
 800aac6:	2b08      	cmp	r3, #8
 800aac8:	d131      	bne.n	800ab2e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800aaca:	693b      	ldr	r3, [r7, #16]
 800aacc:	f003 0320 	and.w	r3, r3, #32
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d02c      	beq.n	800ab2e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4a17      	ldr	r2, [pc, #92]	; (800ab38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	d101      	bne.n	800aae2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800aade:	4b17      	ldr	r3, [pc, #92]	; (800ab3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800aae0:	e001      	b.n	800aae6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800aae2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aae6:	685a      	ldr	r2, [r3, #4]
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	4912      	ldr	r1, [pc, #72]	; (800ab38 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800aaee:	428b      	cmp	r3, r1
 800aaf0:	d101      	bne.n	800aaf6 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800aaf2:	4b12      	ldr	r3, [pc, #72]	; (800ab3c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800aaf4:	e001      	b.n	800aafa <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800aaf6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aafa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800aafe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	685a      	ldr	r2, [r3, #4]
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800ab0e:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	2201      	movs	r2, #1
 800ab14:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab1c:	f043 0204 	orr.w	r2, r3, #4
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ab24:	6878      	ldr	r0, [r7, #4]
 800ab26:	f7ff fdc5 	bl	800a6b4 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ab2a:	e000      	b.n	800ab2e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800ab2c:	bf00      	nop
}
 800ab2e:	bf00      	nop
 800ab30:	3720      	adds	r7, #32
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}
 800ab36:	bf00      	nop
 800ab38:	40003800 	.word	0x40003800
 800ab3c:	40003400 	.word	0x40003400

0800ab40 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800ab40:	b480      	push	{r7}
 800ab42:	b083      	sub	sp, #12
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800ab48:	bf00      	nop
 800ab4a:	370c      	adds	r7, #12
 800ab4c:	46bd      	mov	sp, r7
 800ab4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab52:	4770      	bx	lr

0800ab54 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b082      	sub	sp, #8
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab60:	1c99      	adds	r1, r3, #2
 800ab62:	687a      	ldr	r2, [r7, #4]
 800ab64:	6251      	str	r1, [r2, #36]	; 0x24
 800ab66:	881a      	ldrh	r2, [r3, #0]
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	681b      	ldr	r3, [r3, #0]
 800ab6c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ab72:	b29b      	uxth	r3, r3
 800ab74:	3b01      	subs	r3, #1
 800ab76:	b29a      	uxth	r2, r3
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ab80:	b29b      	uxth	r3, r3
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d113      	bne.n	800abae <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	685a      	ldr	r2, [r3, #4]
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ab94:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ab9a:	b29b      	uxth	r3, r3
 800ab9c:	2b00      	cmp	r3, #0
 800ab9e:	d106      	bne.n	800abae <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2201      	movs	r2, #1
 800aba4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800aba8:	6878      	ldr	r0, [r7, #4]
 800abaa:	f7ff ffc9 	bl	800ab40 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800abae:	bf00      	nop
 800abb0:	3708      	adds	r7, #8
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}
	...

0800abb8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800abb8:	b580      	push	{r7, lr}
 800abba:	b082      	sub	sp, #8
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abc4:	1c99      	adds	r1, r3, #2
 800abc6:	687a      	ldr	r2, [r7, #4]
 800abc8:	6251      	str	r1, [r2, #36]	; 0x24
 800abca:	8819      	ldrh	r1, [r3, #0]
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	681b      	ldr	r3, [r3, #0]
 800abd0:	4a1d      	ldr	r2, [pc, #116]	; (800ac48 <I2SEx_TxISR_I2SExt+0x90>)
 800abd2:	4293      	cmp	r3, r2
 800abd4:	d101      	bne.n	800abda <I2SEx_TxISR_I2SExt+0x22>
 800abd6:	4b1d      	ldr	r3, [pc, #116]	; (800ac4c <I2SEx_TxISR_I2SExt+0x94>)
 800abd8:	e001      	b.n	800abde <I2SEx_TxISR_I2SExt+0x26>
 800abda:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800abde:	460a      	mov	r2, r1
 800abe0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800abe6:	b29b      	uxth	r3, r3
 800abe8:	3b01      	subs	r3, #1
 800abea:	b29a      	uxth	r2, r3
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800abf4:	b29b      	uxth	r3, r3
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d121      	bne.n	800ac3e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	4a12      	ldr	r2, [pc, #72]	; (800ac48 <I2SEx_TxISR_I2SExt+0x90>)
 800ac00:	4293      	cmp	r3, r2
 800ac02:	d101      	bne.n	800ac08 <I2SEx_TxISR_I2SExt+0x50>
 800ac04:	4b11      	ldr	r3, [pc, #68]	; (800ac4c <I2SEx_TxISR_I2SExt+0x94>)
 800ac06:	e001      	b.n	800ac0c <I2SEx_TxISR_I2SExt+0x54>
 800ac08:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ac0c:	685a      	ldr	r2, [r3, #4]
 800ac0e:	687b      	ldr	r3, [r7, #4]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	490d      	ldr	r1, [pc, #52]	; (800ac48 <I2SEx_TxISR_I2SExt+0x90>)
 800ac14:	428b      	cmp	r3, r1
 800ac16:	d101      	bne.n	800ac1c <I2SEx_TxISR_I2SExt+0x64>
 800ac18:	4b0c      	ldr	r3, [pc, #48]	; (800ac4c <I2SEx_TxISR_I2SExt+0x94>)
 800ac1a:	e001      	b.n	800ac20 <I2SEx_TxISR_I2SExt+0x68>
 800ac1c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ac20:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ac24:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ac2a:	b29b      	uxth	r3, r3
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d106      	bne.n	800ac3e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2201      	movs	r2, #1
 800ac34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800ac38:	6878      	ldr	r0, [r7, #4]
 800ac3a:	f7ff ff81 	bl	800ab40 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ac3e:	bf00      	nop
 800ac40:	3708      	adds	r7, #8
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}
 800ac46:	bf00      	nop
 800ac48:	40003800 	.word	0x40003800
 800ac4c:	40003400 	.word	0x40003400

0800ac50 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b082      	sub	sp, #8
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	68d8      	ldr	r0, [r3, #12]
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac62:	1c99      	adds	r1, r3, #2
 800ac64:	687a      	ldr	r2, [r7, #4]
 800ac66:	62d1      	str	r1, [r2, #44]	; 0x2c
 800ac68:	b282      	uxth	r2, r0
 800ac6a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ac70:	b29b      	uxth	r3, r3
 800ac72:	3b01      	subs	r3, #1
 800ac74:	b29a      	uxth	r2, r3
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ac7e:	b29b      	uxth	r3, r3
 800ac80:	2b00      	cmp	r3, #0
 800ac82:	d113      	bne.n	800acac <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	685a      	ldr	r2, [r3, #4]
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681b      	ldr	r3, [r3, #0]
 800ac8e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800ac92:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ac98:	b29b      	uxth	r3, r3
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d106      	bne.n	800acac <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	2201      	movs	r2, #1
 800aca2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800aca6:	6878      	ldr	r0, [r7, #4]
 800aca8:	f7ff ff4a 	bl	800ab40 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800acac:	bf00      	nop
 800acae:	3708      	adds	r7, #8
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}

0800acb4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b082      	sub	sp, #8
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	4a20      	ldr	r2, [pc, #128]	; (800ad44 <I2SEx_RxISR_I2SExt+0x90>)
 800acc2:	4293      	cmp	r3, r2
 800acc4:	d101      	bne.n	800acca <I2SEx_RxISR_I2SExt+0x16>
 800acc6:	4b20      	ldr	r3, [pc, #128]	; (800ad48 <I2SEx_RxISR_I2SExt+0x94>)
 800acc8:	e001      	b.n	800acce <I2SEx_RxISR_I2SExt+0x1a>
 800acca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800acce:	68d8      	ldr	r0, [r3, #12]
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800acd4:	1c99      	adds	r1, r3, #2
 800acd6:	687a      	ldr	r2, [r7, #4]
 800acd8:	62d1      	str	r1, [r2, #44]	; 0x2c
 800acda:	b282      	uxth	r2, r0
 800acdc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ace2:	b29b      	uxth	r3, r3
 800ace4:	3b01      	subs	r3, #1
 800ace6:	b29a      	uxth	r2, r3
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800acf0:	b29b      	uxth	r3, r3
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d121      	bne.n	800ad3a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	4a12      	ldr	r2, [pc, #72]	; (800ad44 <I2SEx_RxISR_I2SExt+0x90>)
 800acfc:	4293      	cmp	r3, r2
 800acfe:	d101      	bne.n	800ad04 <I2SEx_RxISR_I2SExt+0x50>
 800ad00:	4b11      	ldr	r3, [pc, #68]	; (800ad48 <I2SEx_RxISR_I2SExt+0x94>)
 800ad02:	e001      	b.n	800ad08 <I2SEx_RxISR_I2SExt+0x54>
 800ad04:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ad08:	685a      	ldr	r2, [r3, #4]
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	490d      	ldr	r1, [pc, #52]	; (800ad44 <I2SEx_RxISR_I2SExt+0x90>)
 800ad10:	428b      	cmp	r3, r1
 800ad12:	d101      	bne.n	800ad18 <I2SEx_RxISR_I2SExt+0x64>
 800ad14:	4b0c      	ldr	r3, [pc, #48]	; (800ad48 <I2SEx_RxISR_I2SExt+0x94>)
 800ad16:	e001      	b.n	800ad1c <I2SEx_RxISR_I2SExt+0x68>
 800ad18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ad1c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800ad20:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ad26:	b29b      	uxth	r3, r3
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d106      	bne.n	800ad3a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	2201      	movs	r2, #1
 800ad30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800ad34:	6878      	ldr	r0, [r7, #4]
 800ad36:	f7ff ff03 	bl	800ab40 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ad3a:	bf00      	nop
 800ad3c:	3708      	adds	r7, #8
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}
 800ad42:	bf00      	nop
 800ad44:	40003800 	.word	0x40003800
 800ad48:	40003400 	.word	0x40003400

0800ad4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ad4c:	b580      	push	{r7, lr}
 800ad4e:	b086      	sub	sp, #24
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d101      	bne.n	800ad5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ad5a:	2301      	movs	r3, #1
 800ad5c:	e264      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f003 0301 	and.w	r3, r3, #1
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d075      	beq.n	800ae56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800ad6a:	4ba3      	ldr	r3, [pc, #652]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	f003 030c 	and.w	r3, r3, #12
 800ad72:	2b04      	cmp	r3, #4
 800ad74:	d00c      	beq.n	800ad90 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ad76:	4ba0      	ldr	r3, [pc, #640]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800ad78:	689b      	ldr	r3, [r3, #8]
 800ad7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800ad7e:	2b08      	cmp	r3, #8
 800ad80:	d112      	bne.n	800ada8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ad82:	4b9d      	ldr	r3, [pc, #628]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800ad84:	685b      	ldr	r3, [r3, #4]
 800ad86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ad8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800ad8e:	d10b      	bne.n	800ada8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ad90:	4b99      	ldr	r3, [pc, #612]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d05b      	beq.n	800ae54 <HAL_RCC_OscConfig+0x108>
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	685b      	ldr	r3, [r3, #4]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d157      	bne.n	800ae54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800ada4:	2301      	movs	r3, #1
 800ada6:	e23f      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800adb0:	d106      	bne.n	800adc0 <HAL_RCC_OscConfig+0x74>
 800adb2:	4b91      	ldr	r3, [pc, #580]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	4a90      	ldr	r2, [pc, #576]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800adb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800adbc:	6013      	str	r3, [r2, #0]
 800adbe:	e01d      	b.n	800adfc <HAL_RCC_OscConfig+0xb0>
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	685b      	ldr	r3, [r3, #4]
 800adc4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800adc8:	d10c      	bne.n	800ade4 <HAL_RCC_OscConfig+0x98>
 800adca:	4b8b      	ldr	r3, [pc, #556]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	4a8a      	ldr	r2, [pc, #552]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800add0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800add4:	6013      	str	r3, [r2, #0]
 800add6:	4b88      	ldr	r3, [pc, #544]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	4a87      	ldr	r2, [pc, #540]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800addc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ade0:	6013      	str	r3, [r2, #0]
 800ade2:	e00b      	b.n	800adfc <HAL_RCC_OscConfig+0xb0>
 800ade4:	4b84      	ldr	r3, [pc, #528]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	4a83      	ldr	r2, [pc, #524]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800adea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800adee:	6013      	str	r3, [r2, #0]
 800adf0:	4b81      	ldr	r3, [pc, #516]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	4a80      	ldr	r2, [pc, #512]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800adf6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800adfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	685b      	ldr	r3, [r3, #4]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d013      	beq.n	800ae2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ae04:	f7fb fe28 	bl	8006a58 <HAL_GetTick>
 800ae08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ae0a:	e008      	b.n	800ae1e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ae0c:	f7fb fe24 	bl	8006a58 <HAL_GetTick>
 800ae10:	4602      	mov	r2, r0
 800ae12:	693b      	ldr	r3, [r7, #16]
 800ae14:	1ad3      	subs	r3, r2, r3
 800ae16:	2b64      	cmp	r3, #100	; 0x64
 800ae18:	d901      	bls.n	800ae1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800ae1a:	2303      	movs	r3, #3
 800ae1c:	e204      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ae1e:	4b76      	ldr	r3, [pc, #472]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d0f0      	beq.n	800ae0c <HAL_RCC_OscConfig+0xc0>
 800ae2a:	e014      	b.n	800ae56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ae2c:	f7fb fe14 	bl	8006a58 <HAL_GetTick>
 800ae30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ae32:	e008      	b.n	800ae46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ae34:	f7fb fe10 	bl	8006a58 <HAL_GetTick>
 800ae38:	4602      	mov	r2, r0
 800ae3a:	693b      	ldr	r3, [r7, #16]
 800ae3c:	1ad3      	subs	r3, r2, r3
 800ae3e:	2b64      	cmp	r3, #100	; 0x64
 800ae40:	d901      	bls.n	800ae46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ae42:	2303      	movs	r3, #3
 800ae44:	e1f0      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ae46:	4b6c      	ldr	r3, [pc, #432]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800ae48:	681b      	ldr	r3, [r3, #0]
 800ae4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d1f0      	bne.n	800ae34 <HAL_RCC_OscConfig+0xe8>
 800ae52:	e000      	b.n	800ae56 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ae54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f003 0302 	and.w	r3, r3, #2
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d063      	beq.n	800af2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800ae62:	4b65      	ldr	r3, [pc, #404]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800ae64:	689b      	ldr	r3, [r3, #8]
 800ae66:	f003 030c 	and.w	r3, r3, #12
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d00b      	beq.n	800ae86 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ae6e:	4b62      	ldr	r3, [pc, #392]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800ae70:	689b      	ldr	r3, [r3, #8]
 800ae72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800ae76:	2b08      	cmp	r3, #8
 800ae78:	d11c      	bne.n	800aeb4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ae7a:	4b5f      	ldr	r3, [pc, #380]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800ae7c:	685b      	ldr	r3, [r3, #4]
 800ae7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d116      	bne.n	800aeb4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ae86:	4b5c      	ldr	r3, [pc, #368]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	f003 0302 	and.w	r3, r3, #2
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d005      	beq.n	800ae9e <HAL_RCC_OscConfig+0x152>
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	68db      	ldr	r3, [r3, #12]
 800ae96:	2b01      	cmp	r3, #1
 800ae98:	d001      	beq.n	800ae9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800ae9a:	2301      	movs	r3, #1
 800ae9c:	e1c4      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ae9e:	4b56      	ldr	r3, [pc, #344]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	691b      	ldr	r3, [r3, #16]
 800aeaa:	00db      	lsls	r3, r3, #3
 800aeac:	4952      	ldr	r1, [pc, #328]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800aeae:	4313      	orrs	r3, r2
 800aeb0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800aeb2:	e03a      	b.n	800af2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	68db      	ldr	r3, [r3, #12]
 800aeb8:	2b00      	cmp	r3, #0
 800aeba:	d020      	beq.n	800aefe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800aebc:	4b4f      	ldr	r3, [pc, #316]	; (800affc <HAL_RCC_OscConfig+0x2b0>)
 800aebe:	2201      	movs	r2, #1
 800aec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aec2:	f7fb fdc9 	bl	8006a58 <HAL_GetTick>
 800aec6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aec8:	e008      	b.n	800aedc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800aeca:	f7fb fdc5 	bl	8006a58 <HAL_GetTick>
 800aece:	4602      	mov	r2, r0
 800aed0:	693b      	ldr	r3, [r7, #16]
 800aed2:	1ad3      	subs	r3, r2, r3
 800aed4:	2b02      	cmp	r3, #2
 800aed6:	d901      	bls.n	800aedc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800aed8:	2303      	movs	r3, #3
 800aeda:	e1a5      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800aedc:	4b46      	ldr	r3, [pc, #280]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	f003 0302 	and.w	r3, r3, #2
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	d0f0      	beq.n	800aeca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aee8:	4b43      	ldr	r3, [pc, #268]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	691b      	ldr	r3, [r3, #16]
 800aef4:	00db      	lsls	r3, r3, #3
 800aef6:	4940      	ldr	r1, [pc, #256]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800aef8:	4313      	orrs	r3, r2
 800aefa:	600b      	str	r3, [r1, #0]
 800aefc:	e015      	b.n	800af2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aefe:	4b3f      	ldr	r3, [pc, #252]	; (800affc <HAL_RCC_OscConfig+0x2b0>)
 800af00:	2200      	movs	r2, #0
 800af02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af04:	f7fb fda8 	bl	8006a58 <HAL_GetTick>
 800af08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800af0a:	e008      	b.n	800af1e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800af0c:	f7fb fda4 	bl	8006a58 <HAL_GetTick>
 800af10:	4602      	mov	r2, r0
 800af12:	693b      	ldr	r3, [r7, #16]
 800af14:	1ad3      	subs	r3, r2, r3
 800af16:	2b02      	cmp	r3, #2
 800af18:	d901      	bls.n	800af1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800af1a:	2303      	movs	r3, #3
 800af1c:	e184      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800af1e:	4b36      	ldr	r3, [pc, #216]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	f003 0302 	and.w	r3, r3, #2
 800af26:	2b00      	cmp	r3, #0
 800af28:	d1f0      	bne.n	800af0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	f003 0308 	and.w	r3, r3, #8
 800af32:	2b00      	cmp	r3, #0
 800af34:	d030      	beq.n	800af98 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	695b      	ldr	r3, [r3, #20]
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d016      	beq.n	800af6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800af3e:	4b30      	ldr	r3, [pc, #192]	; (800b000 <HAL_RCC_OscConfig+0x2b4>)
 800af40:	2201      	movs	r2, #1
 800af42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af44:	f7fb fd88 	bl	8006a58 <HAL_GetTick>
 800af48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800af4a:	e008      	b.n	800af5e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800af4c:	f7fb fd84 	bl	8006a58 <HAL_GetTick>
 800af50:	4602      	mov	r2, r0
 800af52:	693b      	ldr	r3, [r7, #16]
 800af54:	1ad3      	subs	r3, r2, r3
 800af56:	2b02      	cmp	r3, #2
 800af58:	d901      	bls.n	800af5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800af5a:	2303      	movs	r3, #3
 800af5c:	e164      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800af5e:	4b26      	ldr	r3, [pc, #152]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800af60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800af62:	f003 0302 	and.w	r3, r3, #2
 800af66:	2b00      	cmp	r3, #0
 800af68:	d0f0      	beq.n	800af4c <HAL_RCC_OscConfig+0x200>
 800af6a:	e015      	b.n	800af98 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800af6c:	4b24      	ldr	r3, [pc, #144]	; (800b000 <HAL_RCC_OscConfig+0x2b4>)
 800af6e:	2200      	movs	r2, #0
 800af70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800af72:	f7fb fd71 	bl	8006a58 <HAL_GetTick>
 800af76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800af78:	e008      	b.n	800af8c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800af7a:	f7fb fd6d 	bl	8006a58 <HAL_GetTick>
 800af7e:	4602      	mov	r2, r0
 800af80:	693b      	ldr	r3, [r7, #16]
 800af82:	1ad3      	subs	r3, r2, r3
 800af84:	2b02      	cmp	r3, #2
 800af86:	d901      	bls.n	800af8c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800af88:	2303      	movs	r3, #3
 800af8a:	e14d      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800af8c:	4b1a      	ldr	r3, [pc, #104]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800af8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800af90:	f003 0302 	and.w	r3, r3, #2
 800af94:	2b00      	cmp	r3, #0
 800af96:	d1f0      	bne.n	800af7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	681b      	ldr	r3, [r3, #0]
 800af9c:	f003 0304 	and.w	r3, r3, #4
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	f000 80a0 	beq.w	800b0e6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800afa6:	2300      	movs	r3, #0
 800afa8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800afaa:	4b13      	ldr	r3, [pc, #76]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800afac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d10f      	bne.n	800afd6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800afb6:	2300      	movs	r3, #0
 800afb8:	60bb      	str	r3, [r7, #8]
 800afba:	4b0f      	ldr	r3, [pc, #60]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800afbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afbe:	4a0e      	ldr	r2, [pc, #56]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800afc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800afc4:	6413      	str	r3, [r2, #64]	; 0x40
 800afc6:	4b0c      	ldr	r3, [pc, #48]	; (800aff8 <HAL_RCC_OscConfig+0x2ac>)
 800afc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800afce:	60bb      	str	r3, [r7, #8]
 800afd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800afd2:	2301      	movs	r3, #1
 800afd4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800afd6:	4b0b      	ldr	r3, [pc, #44]	; (800b004 <HAL_RCC_OscConfig+0x2b8>)
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d121      	bne.n	800b026 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800afe2:	4b08      	ldr	r3, [pc, #32]	; (800b004 <HAL_RCC_OscConfig+0x2b8>)
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	4a07      	ldr	r2, [pc, #28]	; (800b004 <HAL_RCC_OscConfig+0x2b8>)
 800afe8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800afec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800afee:	f7fb fd33 	bl	8006a58 <HAL_GetTick>
 800aff2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800aff4:	e011      	b.n	800b01a <HAL_RCC_OscConfig+0x2ce>
 800aff6:	bf00      	nop
 800aff8:	40023800 	.word	0x40023800
 800affc:	42470000 	.word	0x42470000
 800b000:	42470e80 	.word	0x42470e80
 800b004:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b008:	f7fb fd26 	bl	8006a58 <HAL_GetTick>
 800b00c:	4602      	mov	r2, r0
 800b00e:	693b      	ldr	r3, [r7, #16]
 800b010:	1ad3      	subs	r3, r2, r3
 800b012:	2b02      	cmp	r3, #2
 800b014:	d901      	bls.n	800b01a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800b016:	2303      	movs	r3, #3
 800b018:	e106      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b01a:	4b85      	ldr	r3, [pc, #532]	; (800b230 <HAL_RCC_OscConfig+0x4e4>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b022:	2b00      	cmp	r3, #0
 800b024:	d0f0      	beq.n	800b008 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	689b      	ldr	r3, [r3, #8]
 800b02a:	2b01      	cmp	r3, #1
 800b02c:	d106      	bne.n	800b03c <HAL_RCC_OscConfig+0x2f0>
 800b02e:	4b81      	ldr	r3, [pc, #516]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b030:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b032:	4a80      	ldr	r2, [pc, #512]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b034:	f043 0301 	orr.w	r3, r3, #1
 800b038:	6713      	str	r3, [r2, #112]	; 0x70
 800b03a:	e01c      	b.n	800b076 <HAL_RCC_OscConfig+0x32a>
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	689b      	ldr	r3, [r3, #8]
 800b040:	2b05      	cmp	r3, #5
 800b042:	d10c      	bne.n	800b05e <HAL_RCC_OscConfig+0x312>
 800b044:	4b7b      	ldr	r3, [pc, #492]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b048:	4a7a      	ldr	r2, [pc, #488]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b04a:	f043 0304 	orr.w	r3, r3, #4
 800b04e:	6713      	str	r3, [r2, #112]	; 0x70
 800b050:	4b78      	ldr	r3, [pc, #480]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b052:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b054:	4a77      	ldr	r2, [pc, #476]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b056:	f043 0301 	orr.w	r3, r3, #1
 800b05a:	6713      	str	r3, [r2, #112]	; 0x70
 800b05c:	e00b      	b.n	800b076 <HAL_RCC_OscConfig+0x32a>
 800b05e:	4b75      	ldr	r3, [pc, #468]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b062:	4a74      	ldr	r2, [pc, #464]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b064:	f023 0301 	bic.w	r3, r3, #1
 800b068:	6713      	str	r3, [r2, #112]	; 0x70
 800b06a:	4b72      	ldr	r3, [pc, #456]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b06c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b06e:	4a71      	ldr	r2, [pc, #452]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b070:	f023 0304 	bic.w	r3, r3, #4
 800b074:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	689b      	ldr	r3, [r3, #8]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d015      	beq.n	800b0aa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b07e:	f7fb fceb 	bl	8006a58 <HAL_GetTick>
 800b082:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b084:	e00a      	b.n	800b09c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b086:	f7fb fce7 	bl	8006a58 <HAL_GetTick>
 800b08a:	4602      	mov	r2, r0
 800b08c:	693b      	ldr	r3, [r7, #16]
 800b08e:	1ad3      	subs	r3, r2, r3
 800b090:	f241 3288 	movw	r2, #5000	; 0x1388
 800b094:	4293      	cmp	r3, r2
 800b096:	d901      	bls.n	800b09c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800b098:	2303      	movs	r3, #3
 800b09a:	e0c5      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b09c:	4b65      	ldr	r3, [pc, #404]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b09e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0a0:	f003 0302 	and.w	r3, r3, #2
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d0ee      	beq.n	800b086 <HAL_RCC_OscConfig+0x33a>
 800b0a8:	e014      	b.n	800b0d4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b0aa:	f7fb fcd5 	bl	8006a58 <HAL_GetTick>
 800b0ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b0b0:	e00a      	b.n	800b0c8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b0b2:	f7fb fcd1 	bl	8006a58 <HAL_GetTick>
 800b0b6:	4602      	mov	r2, r0
 800b0b8:	693b      	ldr	r3, [r7, #16]
 800b0ba:	1ad3      	subs	r3, r2, r3
 800b0bc:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0c0:	4293      	cmp	r3, r2
 800b0c2:	d901      	bls.n	800b0c8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800b0c4:	2303      	movs	r3, #3
 800b0c6:	e0af      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b0c8:	4b5a      	ldr	r3, [pc, #360]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b0ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0cc:	f003 0302 	and.w	r3, r3, #2
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d1ee      	bne.n	800b0b2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b0d4:	7dfb      	ldrb	r3, [r7, #23]
 800b0d6:	2b01      	cmp	r3, #1
 800b0d8:	d105      	bne.n	800b0e6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b0da:	4b56      	ldr	r3, [pc, #344]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b0dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0de:	4a55      	ldr	r2, [pc, #340]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b0e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b0e4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	699b      	ldr	r3, [r3, #24]
 800b0ea:	2b00      	cmp	r3, #0
 800b0ec:	f000 809b 	beq.w	800b226 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b0f0:	4b50      	ldr	r3, [pc, #320]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b0f2:	689b      	ldr	r3, [r3, #8]
 800b0f4:	f003 030c 	and.w	r3, r3, #12
 800b0f8:	2b08      	cmp	r3, #8
 800b0fa:	d05c      	beq.n	800b1b6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	699b      	ldr	r3, [r3, #24]
 800b100:	2b02      	cmp	r3, #2
 800b102:	d141      	bne.n	800b188 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b104:	4b4c      	ldr	r3, [pc, #304]	; (800b238 <HAL_RCC_OscConfig+0x4ec>)
 800b106:	2200      	movs	r2, #0
 800b108:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b10a:	f7fb fca5 	bl	8006a58 <HAL_GetTick>
 800b10e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b110:	e008      	b.n	800b124 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b112:	f7fb fca1 	bl	8006a58 <HAL_GetTick>
 800b116:	4602      	mov	r2, r0
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	1ad3      	subs	r3, r2, r3
 800b11c:	2b02      	cmp	r3, #2
 800b11e:	d901      	bls.n	800b124 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800b120:	2303      	movs	r3, #3
 800b122:	e081      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b124:	4b43      	ldr	r3, [pc, #268]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d1f0      	bne.n	800b112 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	69da      	ldr	r2, [r3, #28]
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	6a1b      	ldr	r3, [r3, #32]
 800b138:	431a      	orrs	r2, r3
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b13e:	019b      	lsls	r3, r3, #6
 800b140:	431a      	orrs	r2, r3
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b146:	085b      	lsrs	r3, r3, #1
 800b148:	3b01      	subs	r3, #1
 800b14a:	041b      	lsls	r3, r3, #16
 800b14c:	431a      	orrs	r2, r3
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b152:	061b      	lsls	r3, r3, #24
 800b154:	4937      	ldr	r1, [pc, #220]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b156:	4313      	orrs	r3, r2
 800b158:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b15a:	4b37      	ldr	r3, [pc, #220]	; (800b238 <HAL_RCC_OscConfig+0x4ec>)
 800b15c:	2201      	movs	r2, #1
 800b15e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b160:	f7fb fc7a 	bl	8006a58 <HAL_GetTick>
 800b164:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b166:	e008      	b.n	800b17a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b168:	f7fb fc76 	bl	8006a58 <HAL_GetTick>
 800b16c:	4602      	mov	r2, r0
 800b16e:	693b      	ldr	r3, [r7, #16]
 800b170:	1ad3      	subs	r3, r2, r3
 800b172:	2b02      	cmp	r3, #2
 800b174:	d901      	bls.n	800b17a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800b176:	2303      	movs	r3, #3
 800b178:	e056      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b17a:	4b2e      	ldr	r3, [pc, #184]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b182:	2b00      	cmp	r3, #0
 800b184:	d0f0      	beq.n	800b168 <HAL_RCC_OscConfig+0x41c>
 800b186:	e04e      	b.n	800b226 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b188:	4b2b      	ldr	r3, [pc, #172]	; (800b238 <HAL_RCC_OscConfig+0x4ec>)
 800b18a:	2200      	movs	r2, #0
 800b18c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b18e:	f7fb fc63 	bl	8006a58 <HAL_GetTick>
 800b192:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b194:	e008      	b.n	800b1a8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b196:	f7fb fc5f 	bl	8006a58 <HAL_GetTick>
 800b19a:	4602      	mov	r2, r0
 800b19c:	693b      	ldr	r3, [r7, #16]
 800b19e:	1ad3      	subs	r3, r2, r3
 800b1a0:	2b02      	cmp	r3, #2
 800b1a2:	d901      	bls.n	800b1a8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800b1a4:	2303      	movs	r3, #3
 800b1a6:	e03f      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b1a8:	4b22      	ldr	r3, [pc, #136]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d1f0      	bne.n	800b196 <HAL_RCC_OscConfig+0x44a>
 800b1b4:	e037      	b.n	800b226 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	699b      	ldr	r3, [r3, #24]
 800b1ba:	2b01      	cmp	r3, #1
 800b1bc:	d101      	bne.n	800b1c2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800b1be:	2301      	movs	r3, #1
 800b1c0:	e032      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800b1c2:	4b1c      	ldr	r3, [pc, #112]	; (800b234 <HAL_RCC_OscConfig+0x4e8>)
 800b1c4:	685b      	ldr	r3, [r3, #4]
 800b1c6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	699b      	ldr	r3, [r3, #24]
 800b1cc:	2b01      	cmp	r3, #1
 800b1ce:	d028      	beq.n	800b222 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b1da:	429a      	cmp	r2, r3
 800b1dc:	d121      	bne.n	800b222 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b1e8:	429a      	cmp	r2, r3
 800b1ea:	d11a      	bne.n	800b222 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b1ec:	68fa      	ldr	r2, [r7, #12]
 800b1ee:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800b1f2:	4013      	ands	r3, r2
 800b1f4:	687a      	ldr	r2, [r7, #4]
 800b1f6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b1f8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	d111      	bne.n	800b222 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b208:	085b      	lsrs	r3, r3, #1
 800b20a:	3b01      	subs	r3, #1
 800b20c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800b20e:	429a      	cmp	r2, r3
 800b210:	d107      	bne.n	800b222 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b21c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800b21e:	429a      	cmp	r2, r3
 800b220:	d001      	beq.n	800b226 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800b222:	2301      	movs	r3, #1
 800b224:	e000      	b.n	800b228 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 800b226:	2300      	movs	r3, #0
}
 800b228:	4618      	mov	r0, r3
 800b22a:	3718      	adds	r7, #24
 800b22c:	46bd      	mov	sp, r7
 800b22e:	bd80      	pop	{r7, pc}
 800b230:	40007000 	.word	0x40007000
 800b234:	40023800 	.word	0x40023800
 800b238:	42470060 	.word	0x42470060

0800b23c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b23c:	b580      	push	{r7, lr}
 800b23e:	b084      	sub	sp, #16
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
 800b244:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b246:	687b      	ldr	r3, [r7, #4]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d101      	bne.n	800b250 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b24c:	2301      	movs	r3, #1
 800b24e:	e0cc      	b.n	800b3ea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b250:	4b68      	ldr	r3, [pc, #416]	; (800b3f4 <HAL_RCC_ClockConfig+0x1b8>)
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	f003 0307 	and.w	r3, r3, #7
 800b258:	683a      	ldr	r2, [r7, #0]
 800b25a:	429a      	cmp	r2, r3
 800b25c:	d90c      	bls.n	800b278 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b25e:	4b65      	ldr	r3, [pc, #404]	; (800b3f4 <HAL_RCC_ClockConfig+0x1b8>)
 800b260:	683a      	ldr	r2, [r7, #0]
 800b262:	b2d2      	uxtb	r2, r2
 800b264:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b266:	4b63      	ldr	r3, [pc, #396]	; (800b3f4 <HAL_RCC_ClockConfig+0x1b8>)
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f003 0307 	and.w	r3, r3, #7
 800b26e:	683a      	ldr	r2, [r7, #0]
 800b270:	429a      	cmp	r2, r3
 800b272:	d001      	beq.n	800b278 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b274:	2301      	movs	r3, #1
 800b276:	e0b8      	b.n	800b3ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	f003 0302 	and.w	r3, r3, #2
 800b280:	2b00      	cmp	r3, #0
 800b282:	d020      	beq.n	800b2c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	f003 0304 	and.w	r3, r3, #4
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	d005      	beq.n	800b29c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b290:	4b59      	ldr	r3, [pc, #356]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b292:	689b      	ldr	r3, [r3, #8]
 800b294:	4a58      	ldr	r2, [pc, #352]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b296:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b29a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	f003 0308 	and.w	r3, r3, #8
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d005      	beq.n	800b2b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b2a8:	4b53      	ldr	r3, [pc, #332]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b2aa:	689b      	ldr	r3, [r3, #8]
 800b2ac:	4a52      	ldr	r2, [pc, #328]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b2ae:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b2b2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b2b4:	4b50      	ldr	r3, [pc, #320]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b2b6:	689b      	ldr	r3, [r3, #8]
 800b2b8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	689b      	ldr	r3, [r3, #8]
 800b2c0:	494d      	ldr	r1, [pc, #308]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b2c2:	4313      	orrs	r3, r2
 800b2c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	f003 0301 	and.w	r3, r3, #1
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d044      	beq.n	800b35c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	685b      	ldr	r3, [r3, #4]
 800b2d6:	2b01      	cmp	r3, #1
 800b2d8:	d107      	bne.n	800b2ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b2da:	4b47      	ldr	r3, [pc, #284]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b2e2:	2b00      	cmp	r3, #0
 800b2e4:	d119      	bne.n	800b31a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	e07f      	b.n	800b3ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	685b      	ldr	r3, [r3, #4]
 800b2ee:	2b02      	cmp	r3, #2
 800b2f0:	d003      	beq.n	800b2fa <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b2f6:	2b03      	cmp	r3, #3
 800b2f8:	d107      	bne.n	800b30a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b2fa:	4b3f      	ldr	r3, [pc, #252]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b302:	2b00      	cmp	r3, #0
 800b304:	d109      	bne.n	800b31a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b306:	2301      	movs	r3, #1
 800b308:	e06f      	b.n	800b3ea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b30a:	4b3b      	ldr	r3, [pc, #236]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	f003 0302 	and.w	r3, r3, #2
 800b312:	2b00      	cmp	r3, #0
 800b314:	d101      	bne.n	800b31a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b316:	2301      	movs	r3, #1
 800b318:	e067      	b.n	800b3ea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b31a:	4b37      	ldr	r3, [pc, #220]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b31c:	689b      	ldr	r3, [r3, #8]
 800b31e:	f023 0203 	bic.w	r2, r3, #3
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	685b      	ldr	r3, [r3, #4]
 800b326:	4934      	ldr	r1, [pc, #208]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b328:	4313      	orrs	r3, r2
 800b32a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b32c:	f7fb fb94 	bl	8006a58 <HAL_GetTick>
 800b330:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b332:	e00a      	b.n	800b34a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b334:	f7fb fb90 	bl	8006a58 <HAL_GetTick>
 800b338:	4602      	mov	r2, r0
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	1ad3      	subs	r3, r2, r3
 800b33e:	f241 3288 	movw	r2, #5000	; 0x1388
 800b342:	4293      	cmp	r3, r2
 800b344:	d901      	bls.n	800b34a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b346:	2303      	movs	r3, #3
 800b348:	e04f      	b.n	800b3ea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b34a:	4b2b      	ldr	r3, [pc, #172]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b34c:	689b      	ldr	r3, [r3, #8]
 800b34e:	f003 020c 	and.w	r2, r3, #12
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	685b      	ldr	r3, [r3, #4]
 800b356:	009b      	lsls	r3, r3, #2
 800b358:	429a      	cmp	r2, r3
 800b35a:	d1eb      	bne.n	800b334 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b35c:	4b25      	ldr	r3, [pc, #148]	; (800b3f4 <HAL_RCC_ClockConfig+0x1b8>)
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	f003 0307 	and.w	r3, r3, #7
 800b364:	683a      	ldr	r2, [r7, #0]
 800b366:	429a      	cmp	r2, r3
 800b368:	d20c      	bcs.n	800b384 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b36a:	4b22      	ldr	r3, [pc, #136]	; (800b3f4 <HAL_RCC_ClockConfig+0x1b8>)
 800b36c:	683a      	ldr	r2, [r7, #0]
 800b36e:	b2d2      	uxtb	r2, r2
 800b370:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b372:	4b20      	ldr	r3, [pc, #128]	; (800b3f4 <HAL_RCC_ClockConfig+0x1b8>)
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	f003 0307 	and.w	r3, r3, #7
 800b37a:	683a      	ldr	r2, [r7, #0]
 800b37c:	429a      	cmp	r2, r3
 800b37e:	d001      	beq.n	800b384 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b380:	2301      	movs	r3, #1
 800b382:	e032      	b.n	800b3ea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f003 0304 	and.w	r3, r3, #4
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d008      	beq.n	800b3a2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b390:	4b19      	ldr	r3, [pc, #100]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b392:	689b      	ldr	r3, [r3, #8]
 800b394:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	68db      	ldr	r3, [r3, #12]
 800b39c:	4916      	ldr	r1, [pc, #88]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b39e:	4313      	orrs	r3, r2
 800b3a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f003 0308 	and.w	r3, r3, #8
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d009      	beq.n	800b3c2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b3ae:	4b12      	ldr	r3, [pc, #72]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b3b0:	689b      	ldr	r3, [r3, #8]
 800b3b2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	691b      	ldr	r3, [r3, #16]
 800b3ba:	00db      	lsls	r3, r3, #3
 800b3bc:	490e      	ldr	r1, [pc, #56]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b3be:	4313      	orrs	r3, r2
 800b3c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800b3c2:	f000 f821 	bl	800b408 <HAL_RCC_GetSysClockFreq>
 800b3c6:	4602      	mov	r2, r0
 800b3c8:	4b0b      	ldr	r3, [pc, #44]	; (800b3f8 <HAL_RCC_ClockConfig+0x1bc>)
 800b3ca:	689b      	ldr	r3, [r3, #8]
 800b3cc:	091b      	lsrs	r3, r3, #4
 800b3ce:	f003 030f 	and.w	r3, r3, #15
 800b3d2:	490a      	ldr	r1, [pc, #40]	; (800b3fc <HAL_RCC_ClockConfig+0x1c0>)
 800b3d4:	5ccb      	ldrb	r3, [r1, r3]
 800b3d6:	fa22 f303 	lsr.w	r3, r2, r3
 800b3da:	4a09      	ldr	r2, [pc, #36]	; (800b400 <HAL_RCC_ClockConfig+0x1c4>)
 800b3dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800b3de:	4b09      	ldr	r3, [pc, #36]	; (800b404 <HAL_RCC_ClockConfig+0x1c8>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	4618      	mov	r0, r3
 800b3e4:	f7fb faf4 	bl	80069d0 <HAL_InitTick>

  return HAL_OK;
 800b3e8:	2300      	movs	r3, #0
}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	3710      	adds	r7, #16
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	bd80      	pop	{r7, pc}
 800b3f2:	bf00      	nop
 800b3f4:	40023c00 	.word	0x40023c00
 800b3f8:	40023800 	.word	0x40023800
 800b3fc:	0801141c 	.word	0x0801141c
 800b400:	20000008 	.word	0x20000008
 800b404:	200001e4 	.word	0x200001e4

0800b408 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b408:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800b40c:	b084      	sub	sp, #16
 800b40e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800b410:	2300      	movs	r3, #0
 800b412:	607b      	str	r3, [r7, #4]
 800b414:	2300      	movs	r3, #0
 800b416:	60fb      	str	r3, [r7, #12]
 800b418:	2300      	movs	r3, #0
 800b41a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800b41c:	2300      	movs	r3, #0
 800b41e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b420:	4b67      	ldr	r3, [pc, #412]	; (800b5c0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b422:	689b      	ldr	r3, [r3, #8]
 800b424:	f003 030c 	and.w	r3, r3, #12
 800b428:	2b08      	cmp	r3, #8
 800b42a:	d00d      	beq.n	800b448 <HAL_RCC_GetSysClockFreq+0x40>
 800b42c:	2b08      	cmp	r3, #8
 800b42e:	f200 80bd 	bhi.w	800b5ac <HAL_RCC_GetSysClockFreq+0x1a4>
 800b432:	2b00      	cmp	r3, #0
 800b434:	d002      	beq.n	800b43c <HAL_RCC_GetSysClockFreq+0x34>
 800b436:	2b04      	cmp	r3, #4
 800b438:	d003      	beq.n	800b442 <HAL_RCC_GetSysClockFreq+0x3a>
 800b43a:	e0b7      	b.n	800b5ac <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b43c:	4b61      	ldr	r3, [pc, #388]	; (800b5c4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800b43e:	60bb      	str	r3, [r7, #8]
       break;
 800b440:	e0b7      	b.n	800b5b2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b442:	4b61      	ldr	r3, [pc, #388]	; (800b5c8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 800b444:	60bb      	str	r3, [r7, #8]
      break;
 800b446:	e0b4      	b.n	800b5b2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b448:	4b5d      	ldr	r3, [pc, #372]	; (800b5c0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b44a:	685b      	ldr	r3, [r3, #4]
 800b44c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b450:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b452:	4b5b      	ldr	r3, [pc, #364]	; (800b5c0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b454:	685b      	ldr	r3, [r3, #4]
 800b456:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d04d      	beq.n	800b4fa <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b45e:	4b58      	ldr	r3, [pc, #352]	; (800b5c0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b460:	685b      	ldr	r3, [r3, #4]
 800b462:	099b      	lsrs	r3, r3, #6
 800b464:	461a      	mov	r2, r3
 800b466:	f04f 0300 	mov.w	r3, #0
 800b46a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800b46e:	f04f 0100 	mov.w	r1, #0
 800b472:	ea02 0800 	and.w	r8, r2, r0
 800b476:	ea03 0901 	and.w	r9, r3, r1
 800b47a:	4640      	mov	r0, r8
 800b47c:	4649      	mov	r1, r9
 800b47e:	f04f 0200 	mov.w	r2, #0
 800b482:	f04f 0300 	mov.w	r3, #0
 800b486:	014b      	lsls	r3, r1, #5
 800b488:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800b48c:	0142      	lsls	r2, r0, #5
 800b48e:	4610      	mov	r0, r2
 800b490:	4619      	mov	r1, r3
 800b492:	ebb0 0008 	subs.w	r0, r0, r8
 800b496:	eb61 0109 	sbc.w	r1, r1, r9
 800b49a:	f04f 0200 	mov.w	r2, #0
 800b49e:	f04f 0300 	mov.w	r3, #0
 800b4a2:	018b      	lsls	r3, r1, #6
 800b4a4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800b4a8:	0182      	lsls	r2, r0, #6
 800b4aa:	1a12      	subs	r2, r2, r0
 800b4ac:	eb63 0301 	sbc.w	r3, r3, r1
 800b4b0:	f04f 0000 	mov.w	r0, #0
 800b4b4:	f04f 0100 	mov.w	r1, #0
 800b4b8:	00d9      	lsls	r1, r3, #3
 800b4ba:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b4be:	00d0      	lsls	r0, r2, #3
 800b4c0:	4602      	mov	r2, r0
 800b4c2:	460b      	mov	r3, r1
 800b4c4:	eb12 0208 	adds.w	r2, r2, r8
 800b4c8:	eb43 0309 	adc.w	r3, r3, r9
 800b4cc:	f04f 0000 	mov.w	r0, #0
 800b4d0:	f04f 0100 	mov.w	r1, #0
 800b4d4:	0259      	lsls	r1, r3, #9
 800b4d6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800b4da:	0250      	lsls	r0, r2, #9
 800b4dc:	4602      	mov	r2, r0
 800b4de:	460b      	mov	r3, r1
 800b4e0:	4610      	mov	r0, r2
 800b4e2:	4619      	mov	r1, r3
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	461a      	mov	r2, r3
 800b4e8:	f04f 0300 	mov.w	r3, #0
 800b4ec:	f7f5 fb50 	bl	8000b90 <__aeabi_uldivmod>
 800b4f0:	4602      	mov	r2, r0
 800b4f2:	460b      	mov	r3, r1
 800b4f4:	4613      	mov	r3, r2
 800b4f6:	60fb      	str	r3, [r7, #12]
 800b4f8:	e04a      	b.n	800b590 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b4fa:	4b31      	ldr	r3, [pc, #196]	; (800b5c0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b4fc:	685b      	ldr	r3, [r3, #4]
 800b4fe:	099b      	lsrs	r3, r3, #6
 800b500:	461a      	mov	r2, r3
 800b502:	f04f 0300 	mov.w	r3, #0
 800b506:	f240 10ff 	movw	r0, #511	; 0x1ff
 800b50a:	f04f 0100 	mov.w	r1, #0
 800b50e:	ea02 0400 	and.w	r4, r2, r0
 800b512:	ea03 0501 	and.w	r5, r3, r1
 800b516:	4620      	mov	r0, r4
 800b518:	4629      	mov	r1, r5
 800b51a:	f04f 0200 	mov.w	r2, #0
 800b51e:	f04f 0300 	mov.w	r3, #0
 800b522:	014b      	lsls	r3, r1, #5
 800b524:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800b528:	0142      	lsls	r2, r0, #5
 800b52a:	4610      	mov	r0, r2
 800b52c:	4619      	mov	r1, r3
 800b52e:	1b00      	subs	r0, r0, r4
 800b530:	eb61 0105 	sbc.w	r1, r1, r5
 800b534:	f04f 0200 	mov.w	r2, #0
 800b538:	f04f 0300 	mov.w	r3, #0
 800b53c:	018b      	lsls	r3, r1, #6
 800b53e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800b542:	0182      	lsls	r2, r0, #6
 800b544:	1a12      	subs	r2, r2, r0
 800b546:	eb63 0301 	sbc.w	r3, r3, r1
 800b54a:	f04f 0000 	mov.w	r0, #0
 800b54e:	f04f 0100 	mov.w	r1, #0
 800b552:	00d9      	lsls	r1, r3, #3
 800b554:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b558:	00d0      	lsls	r0, r2, #3
 800b55a:	4602      	mov	r2, r0
 800b55c:	460b      	mov	r3, r1
 800b55e:	1912      	adds	r2, r2, r4
 800b560:	eb45 0303 	adc.w	r3, r5, r3
 800b564:	f04f 0000 	mov.w	r0, #0
 800b568:	f04f 0100 	mov.w	r1, #0
 800b56c:	0299      	lsls	r1, r3, #10
 800b56e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800b572:	0290      	lsls	r0, r2, #10
 800b574:	4602      	mov	r2, r0
 800b576:	460b      	mov	r3, r1
 800b578:	4610      	mov	r0, r2
 800b57a:	4619      	mov	r1, r3
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	461a      	mov	r2, r3
 800b580:	f04f 0300 	mov.w	r3, #0
 800b584:	f7f5 fb04 	bl	8000b90 <__aeabi_uldivmod>
 800b588:	4602      	mov	r2, r0
 800b58a:	460b      	mov	r3, r1
 800b58c:	4613      	mov	r3, r2
 800b58e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b590:	4b0b      	ldr	r3, [pc, #44]	; (800b5c0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800b592:	685b      	ldr	r3, [r3, #4]
 800b594:	0c1b      	lsrs	r3, r3, #16
 800b596:	f003 0303 	and.w	r3, r3, #3
 800b59a:	3301      	adds	r3, #1
 800b59c:	005b      	lsls	r3, r3, #1
 800b59e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800b5a0:	68fa      	ldr	r2, [r7, #12]
 800b5a2:	683b      	ldr	r3, [r7, #0]
 800b5a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800b5a8:	60bb      	str	r3, [r7, #8]
      break;
 800b5aa:	e002      	b.n	800b5b2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b5ac:	4b05      	ldr	r3, [pc, #20]	; (800b5c4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800b5ae:	60bb      	str	r3, [r7, #8]
      break;
 800b5b0:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b5b2:	68bb      	ldr	r3, [r7, #8]
}
 800b5b4:	4618      	mov	r0, r3
 800b5b6:	3710      	adds	r7, #16
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800b5be:	bf00      	nop
 800b5c0:	40023800 	.word	0x40023800
 800b5c4:	00f42400 	.word	0x00f42400
 800b5c8:	007a1200 	.word	0x007a1200

0800b5cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b5cc:	b480      	push	{r7}
 800b5ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b5d0:	4b03      	ldr	r3, [pc, #12]	; (800b5e0 <HAL_RCC_GetHCLKFreq+0x14>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
}
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	46bd      	mov	sp, r7
 800b5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5dc:	4770      	bx	lr
 800b5de:	bf00      	nop
 800b5e0:	20000008 	.word	0x20000008

0800b5e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b5e8:	f7ff fff0 	bl	800b5cc <HAL_RCC_GetHCLKFreq>
 800b5ec:	4602      	mov	r2, r0
 800b5ee:	4b05      	ldr	r3, [pc, #20]	; (800b604 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b5f0:	689b      	ldr	r3, [r3, #8]
 800b5f2:	0a9b      	lsrs	r3, r3, #10
 800b5f4:	f003 0307 	and.w	r3, r3, #7
 800b5f8:	4903      	ldr	r1, [pc, #12]	; (800b608 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b5fa:	5ccb      	ldrb	r3, [r1, r3]
 800b5fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b600:	4618      	mov	r0, r3
 800b602:	bd80      	pop	{r7, pc}
 800b604:	40023800 	.word	0x40023800
 800b608:	0801142c 	.word	0x0801142c

0800b60c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	b086      	sub	sp, #24
 800b610:	af00      	add	r7, sp, #0
 800b612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b614:	2300      	movs	r3, #0
 800b616:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b618:	2300      	movs	r3, #0
 800b61a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f003 0301 	and.w	r3, r3, #1
 800b624:	2b00      	cmp	r3, #0
 800b626:	d105      	bne.n	800b634 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b630:	2b00      	cmp	r3, #0
 800b632:	d035      	beq.n	800b6a0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b634:	4b62      	ldr	r3, [pc, #392]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b636:	2200      	movs	r2, #0
 800b638:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b63a:	f7fb fa0d 	bl	8006a58 <HAL_GetTick>
 800b63e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b640:	e008      	b.n	800b654 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b642:	f7fb fa09 	bl	8006a58 <HAL_GetTick>
 800b646:	4602      	mov	r2, r0
 800b648:	697b      	ldr	r3, [r7, #20]
 800b64a:	1ad3      	subs	r3, r2, r3
 800b64c:	2b02      	cmp	r3, #2
 800b64e:	d901      	bls.n	800b654 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b650:	2303      	movs	r3, #3
 800b652:	e0b0      	b.n	800b7b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b654:	4b5b      	ldr	r3, [pc, #364]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b656:	681b      	ldr	r3, [r3, #0]
 800b658:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d1f0      	bne.n	800b642 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	685b      	ldr	r3, [r3, #4]
 800b664:	019a      	lsls	r2, r3, #6
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	689b      	ldr	r3, [r3, #8]
 800b66a:	071b      	lsls	r3, r3, #28
 800b66c:	4955      	ldr	r1, [pc, #340]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b66e:	4313      	orrs	r3, r2
 800b670:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b674:	4b52      	ldr	r3, [pc, #328]	; (800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b676:	2201      	movs	r2, #1
 800b678:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b67a:	f7fb f9ed 	bl	8006a58 <HAL_GetTick>
 800b67e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b680:	e008      	b.n	800b694 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b682:	f7fb f9e9 	bl	8006a58 <HAL_GetTick>
 800b686:	4602      	mov	r2, r0
 800b688:	697b      	ldr	r3, [r7, #20]
 800b68a:	1ad3      	subs	r3, r2, r3
 800b68c:	2b02      	cmp	r3, #2
 800b68e:	d901      	bls.n	800b694 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b690:	2303      	movs	r3, #3
 800b692:	e090      	b.n	800b7b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b694:	4b4b      	ldr	r3, [pc, #300]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d0f0      	beq.n	800b682 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	f003 0302 	and.w	r3, r3, #2
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	f000 8083 	beq.w	800b7b4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b6ae:	2300      	movs	r3, #0
 800b6b0:	60fb      	str	r3, [r7, #12]
 800b6b2:	4b44      	ldr	r3, [pc, #272]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b6b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6b6:	4a43      	ldr	r2, [pc, #268]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b6b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b6bc:	6413      	str	r3, [r2, #64]	; 0x40
 800b6be:	4b41      	ldr	r3, [pc, #260]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b6c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b6c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b6c6:	60fb      	str	r3, [r7, #12]
 800b6c8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b6ca:	4b3f      	ldr	r3, [pc, #252]	; (800b7c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b6cc:	681b      	ldr	r3, [r3, #0]
 800b6ce:	4a3e      	ldr	r2, [pc, #248]	; (800b7c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b6d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b6d4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b6d6:	f7fb f9bf 	bl	8006a58 <HAL_GetTick>
 800b6da:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b6dc:	e008      	b.n	800b6f0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b6de:	f7fb f9bb 	bl	8006a58 <HAL_GetTick>
 800b6e2:	4602      	mov	r2, r0
 800b6e4:	697b      	ldr	r3, [r7, #20]
 800b6e6:	1ad3      	subs	r3, r2, r3
 800b6e8:	2b02      	cmp	r3, #2
 800b6ea:	d901      	bls.n	800b6f0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b6ec:	2303      	movs	r3, #3
 800b6ee:	e062      	b.n	800b7b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b6f0:	4b35      	ldr	r3, [pc, #212]	; (800b7c8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6f8:	2b00      	cmp	r3, #0
 800b6fa:	d0f0      	beq.n	800b6de <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b6fc:	4b31      	ldr	r3, [pc, #196]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b6fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b700:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b704:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b706:	693b      	ldr	r3, [r7, #16]
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d02f      	beq.n	800b76c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	68db      	ldr	r3, [r3, #12]
 800b710:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b714:	693a      	ldr	r2, [r7, #16]
 800b716:	429a      	cmp	r2, r3
 800b718:	d028      	beq.n	800b76c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b71a:	4b2a      	ldr	r3, [pc, #168]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b71c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b71e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b722:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b724:	4b29      	ldr	r3, [pc, #164]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b726:	2201      	movs	r2, #1
 800b728:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b72a:	4b28      	ldr	r3, [pc, #160]	; (800b7cc <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b72c:	2200      	movs	r2, #0
 800b72e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b730:	4a24      	ldr	r2, [pc, #144]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b732:	693b      	ldr	r3, [r7, #16]
 800b734:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b736:	4b23      	ldr	r3, [pc, #140]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b738:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b73a:	f003 0301 	and.w	r3, r3, #1
 800b73e:	2b01      	cmp	r3, #1
 800b740:	d114      	bne.n	800b76c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b742:	f7fb f989 	bl	8006a58 <HAL_GetTick>
 800b746:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b748:	e00a      	b.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b74a:	f7fb f985 	bl	8006a58 <HAL_GetTick>
 800b74e:	4602      	mov	r2, r0
 800b750:	697b      	ldr	r3, [r7, #20]
 800b752:	1ad3      	subs	r3, r2, r3
 800b754:	f241 3288 	movw	r2, #5000	; 0x1388
 800b758:	4293      	cmp	r3, r2
 800b75a:	d901      	bls.n	800b760 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800b75c:	2303      	movs	r3, #3
 800b75e:	e02a      	b.n	800b7b6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b760:	4b18      	ldr	r3, [pc, #96]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b762:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b764:	f003 0302 	and.w	r3, r3, #2
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d0ee      	beq.n	800b74a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	68db      	ldr	r3, [r3, #12]
 800b770:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b774:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b778:	d10d      	bne.n	800b796 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800b77a:	4b12      	ldr	r3, [pc, #72]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b77c:	689b      	ldr	r3, [r3, #8]
 800b77e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	68db      	ldr	r3, [r3, #12]
 800b786:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b78a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b78e:	490d      	ldr	r1, [pc, #52]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b790:	4313      	orrs	r3, r2
 800b792:	608b      	str	r3, [r1, #8]
 800b794:	e005      	b.n	800b7a2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b796:	4b0b      	ldr	r3, [pc, #44]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b798:	689b      	ldr	r3, [r3, #8]
 800b79a:	4a0a      	ldr	r2, [pc, #40]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b79c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800b7a0:	6093      	str	r3, [r2, #8]
 800b7a2:	4b08      	ldr	r3, [pc, #32]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b7a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	68db      	ldr	r3, [r3, #12]
 800b7aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b7ae:	4905      	ldr	r1, [pc, #20]	; (800b7c4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b7b0:	4313      	orrs	r3, r2
 800b7b2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800b7b4:	2300      	movs	r3, #0
}
 800b7b6:	4618      	mov	r0, r3
 800b7b8:	3718      	adds	r7, #24
 800b7ba:	46bd      	mov	sp, r7
 800b7bc:	bd80      	pop	{r7, pc}
 800b7be:	bf00      	nop
 800b7c0:	42470068 	.word	0x42470068
 800b7c4:	40023800 	.word	0x40023800
 800b7c8:	40007000 	.word	0x40007000
 800b7cc:	42470e40 	.word	0x42470e40

0800b7d0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800b7d0:	b480      	push	{r7}
 800b7d2:	b087      	sub	sp, #28
 800b7d4:	af00      	add	r7, sp, #0
 800b7d6:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800b7d8:	2300      	movs	r3, #0
 800b7da:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800b7dc:	2300      	movs	r3, #0
 800b7de:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800b7e0:	2300      	movs	r3, #0
 800b7e2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800b7e4:	2300      	movs	r3, #0
 800b7e6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	2b01      	cmp	r3, #1
 800b7ec:	d13e      	bne.n	800b86c <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800b7ee:	4b23      	ldr	r3, [pc, #140]	; (800b87c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b7f0:	689b      	ldr	r3, [r3, #8]
 800b7f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b7f6:	60fb      	str	r3, [r7, #12]
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d005      	beq.n	800b80a <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800b7fe:	68fb      	ldr	r3, [r7, #12]
 800b800:	2b01      	cmp	r3, #1
 800b802:	d12f      	bne.n	800b864 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800b804:	4b1e      	ldr	r3, [pc, #120]	; (800b880 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b806:	617b      	str	r3, [r7, #20]
          break;
 800b808:	e02f      	b.n	800b86a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800b80a:	4b1c      	ldr	r3, [pc, #112]	; (800b87c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b80c:	685b      	ldr	r3, [r3, #4]
 800b80e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b812:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b816:	d108      	bne.n	800b82a <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b818:	4b18      	ldr	r3, [pc, #96]	; (800b87c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b81a:	685b      	ldr	r3, [r3, #4]
 800b81c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b820:	4a18      	ldr	r2, [pc, #96]	; (800b884 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800b822:	fbb2 f3f3 	udiv	r3, r2, r3
 800b826:	613b      	str	r3, [r7, #16]
 800b828:	e007      	b.n	800b83a <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b82a:	4b14      	ldr	r3, [pc, #80]	; (800b87c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b82c:	685b      	ldr	r3, [r3, #4]
 800b82e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b832:	4a15      	ldr	r2, [pc, #84]	; (800b888 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800b834:	fbb2 f3f3 	udiv	r3, r2, r3
 800b838:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800b83a:	4b10      	ldr	r3, [pc, #64]	; (800b87c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b83c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b840:	099b      	lsrs	r3, r3, #6
 800b842:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b846:	693b      	ldr	r3, [r7, #16]
 800b848:	fb02 f303 	mul.w	r3, r2, r3
 800b84c:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800b84e:	4b0b      	ldr	r3, [pc, #44]	; (800b87c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b850:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b854:	0f1b      	lsrs	r3, r3, #28
 800b856:	f003 0307 	and.w	r3, r3, #7
 800b85a:	68ba      	ldr	r2, [r7, #8]
 800b85c:	fbb2 f3f3 	udiv	r3, r2, r3
 800b860:	617b      	str	r3, [r7, #20]
          break;
 800b862:	e002      	b.n	800b86a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800b864:	2300      	movs	r3, #0
 800b866:	617b      	str	r3, [r7, #20]
          break;
 800b868:	bf00      	nop
        }
      }
      break;
 800b86a:	bf00      	nop
    }
  }
  return frequency;
 800b86c:	697b      	ldr	r3, [r7, #20]
}
 800b86e:	4618      	mov	r0, r3
 800b870:	371c      	adds	r7, #28
 800b872:	46bd      	mov	sp, r7
 800b874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b878:	4770      	bx	lr
 800b87a:	bf00      	nop
 800b87c:	40023800 	.word	0x40023800
 800b880:	00bb8000 	.word	0x00bb8000
 800b884:	007a1200 	.word	0x007a1200
 800b888:	00f42400 	.word	0x00f42400

0800b88c <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b082      	sub	sp, #8
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d101      	bne.n	800b89e <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800b89a:	2301      	movs	r3, #1
 800b89c:	e01c      	b.n	800b8d8 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	795b      	ldrb	r3, [r3, #5]
 800b8a2:	b2db      	uxtb	r3, r3
 800b8a4:	2b00      	cmp	r3, #0
 800b8a6:	d105      	bne.n	800b8b4 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2200      	movs	r2, #0
 800b8ac:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 800b8ae:	6878      	ldr	r0, [r7, #4]
 800b8b0:	f7f6 fd66 	bl	8002380 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	2202      	movs	r2, #2
 800b8b8:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	681a      	ldr	r2, [r3, #0]
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	f042 0204 	orr.w	r2, r2, #4
 800b8c8:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2201      	movs	r2, #1
 800b8ce:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 800b8d6:	2300      	movs	r3, #0
}
 800b8d8:	4618      	mov	r0, r3
 800b8da:	3708      	adds	r7, #8
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	bd80      	pop	{r7, pc}

0800b8e0 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	b084      	sub	sp, #16
 800b8e4:	af00      	add	r7, sp, #0
 800b8e6:	6078      	str	r0, [r7, #4]
 800b8e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	791b      	ldrb	r3, [r3, #4]
 800b8f2:	2b01      	cmp	r3, #1
 800b8f4:	d101      	bne.n	800b8fa <HAL_RNG_GenerateRandomNumber+0x1a>
 800b8f6:	2302      	movs	r3, #2
 800b8f8:	e03d      	b.n	800b976 <HAL_RNG_GenerateRandomNumber+0x96>
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2201      	movs	r2, #1
 800b8fe:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	795b      	ldrb	r3, [r3, #5]
 800b904:	b2db      	uxtb	r3, r3
 800b906:	2b01      	cmp	r3, #1
 800b908:	d12c      	bne.n	800b964 <HAL_RNG_GenerateRandomNumber+0x84>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2202      	movs	r2, #2
 800b90e:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b910:	f7fb f8a2 	bl	8006a58 <HAL_GetTick>
 800b914:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800b916:	e011      	b.n	800b93c <HAL_RNG_GenerateRandomNumber+0x5c>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 800b918:	f7fb f89e 	bl	8006a58 <HAL_GetTick>
 800b91c:	4602      	mov	r2, r0
 800b91e:	68bb      	ldr	r3, [r7, #8]
 800b920:	1ad3      	subs	r3, r2, r3
 800b922:	2b02      	cmp	r3, #2
 800b924:	d90a      	bls.n	800b93c <HAL_RNG_GenerateRandomNumber+0x5c>
      {
        hrng->State = HAL_RNG_STATE_READY;
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	2201      	movs	r2, #1
 800b92a:	715a      	strb	r2, [r3, #5]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2202      	movs	r2, #2
 800b930:	609a      	str	r2, [r3, #8]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	2200      	movs	r2, #0
 800b936:	711a      	strb	r2, [r3, #4]
        return HAL_ERROR;
 800b938:	2301      	movs	r3, #1
 800b93a:	e01c      	b.n	800b976 <HAL_RNG_GenerateRandomNumber+0x96>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	685b      	ldr	r3, [r3, #4]
 800b942:	f003 0301 	and.w	r3, r3, #1
 800b946:	2b01      	cmp	r3, #1
 800b948:	d1e6      	bne.n	800b918 <HAL_RNG_GenerateRandomNumber+0x38>
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	681b      	ldr	r3, [r3, #0]
 800b94e:	689a      	ldr	r2, [r3, #8]
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	68da      	ldr	r2, [r3, #12]
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2201      	movs	r2, #1
 800b960:	715a      	strb	r2, [r3, #5]
 800b962:	e004      	b.n	800b96e <HAL_RNG_GenerateRandomNumber+0x8e>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	2204      	movs	r2, #4
 800b968:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 800b96a:	2301      	movs	r3, #1
 800b96c:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	2200      	movs	r2, #0
 800b972:	711a      	strb	r2, [r3, #4]

  return status;
 800b974:	7bfb      	ldrb	r3, [r7, #15]
}
 800b976:	4618      	mov	r0, r3
 800b978:	3710      	adds	r7, #16
 800b97a:	46bd      	mov	sp, r7
 800b97c:	bd80      	pop	{r7, pc}

0800b97e <HAL_RNG_GetRandomNumber>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval Random value
  */
uint32_t HAL_RNG_GetRandomNumber(RNG_HandleTypeDef *hrng)
{
 800b97e:	b580      	push	{r7, lr}
 800b980:	b082      	sub	sp, #8
 800b982:	af00      	add	r7, sp, #0
 800b984:	6078      	str	r0, [r7, #4]
  if (HAL_RNG_GenerateRandomNumber(hrng, &(hrng->RandomNumber)) == HAL_OK)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	330c      	adds	r3, #12
 800b98a:	4619      	mov	r1, r3
 800b98c:	6878      	ldr	r0, [r7, #4]
 800b98e:	f7ff ffa7 	bl	800b8e0 <HAL_RNG_GenerateRandomNumber>
 800b992:	4603      	mov	r3, r0
 800b994:	2b00      	cmp	r3, #0
 800b996:	d102      	bne.n	800b99e <HAL_RNG_GetRandomNumber+0x20>
  {
    return hrng->RandomNumber;
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	68db      	ldr	r3, [r3, #12]
 800b99c:	e000      	b.n	800b9a0 <HAL_RNG_GetRandomNumber+0x22>
  }
  else
  {
    return 0U;
 800b99e:	2300      	movs	r3, #0
  }
}
 800b9a0:	4618      	mov	r0, r3
 800b9a2:	3708      	adds	r7, #8
 800b9a4:	46bd      	mov	sp, r7
 800b9a6:	bd80      	pop	{r7, pc}

0800b9a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b082      	sub	sp, #8
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d101      	bne.n	800b9ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b9b6:	2301      	movs	r3, #1
 800b9b8:	e07b      	b.n	800bab2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d108      	bne.n	800b9d4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b9c2:	687b      	ldr	r3, [r7, #4]
 800b9c4:	685b      	ldr	r3, [r3, #4]
 800b9c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b9ca:	d009      	beq.n	800b9e0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	61da      	str	r2, [r3, #28]
 800b9d2:	e005      	b.n	800b9e0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	2200      	movs	r2, #0
 800b9d8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2200      	movs	r2, #0
 800b9de:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b9e0:	687b      	ldr	r3, [r7, #4]
 800b9e2:	2200      	movs	r2, #0
 800b9e4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b9ec:	b2db      	uxtb	r3, r3
 800b9ee:	2b00      	cmp	r3, #0
 800b9f0:	d106      	bne.n	800ba00 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b9fa:	6878      	ldr	r0, [r7, #4]
 800b9fc:	f7f6 fce2 	bl	80023c4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2202      	movs	r2, #2
 800ba04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	681b      	ldr	r3, [r3, #0]
 800ba0c:	681a      	ldr	r2, [r3, #0]
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba16:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	685b      	ldr	r3, [r3, #4]
 800ba1c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	689b      	ldr	r3, [r3, #8]
 800ba24:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800ba28:	431a      	orrs	r2, r3
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	68db      	ldr	r3, [r3, #12]
 800ba2e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800ba32:	431a      	orrs	r2, r3
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	691b      	ldr	r3, [r3, #16]
 800ba38:	f003 0302 	and.w	r3, r3, #2
 800ba3c:	431a      	orrs	r2, r3
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	695b      	ldr	r3, [r3, #20]
 800ba42:	f003 0301 	and.w	r3, r3, #1
 800ba46:	431a      	orrs	r2, r3
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	699b      	ldr	r3, [r3, #24]
 800ba4c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ba50:	431a      	orrs	r2, r3
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	69db      	ldr	r3, [r3, #28]
 800ba56:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ba5a:	431a      	orrs	r2, r3
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	6a1b      	ldr	r3, [r3, #32]
 800ba60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba64:	ea42 0103 	orr.w	r1, r2, r3
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ba6c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	430a      	orrs	r2, r1
 800ba76:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800ba78:	687b      	ldr	r3, [r7, #4]
 800ba7a:	699b      	ldr	r3, [r3, #24]
 800ba7c:	0c1b      	lsrs	r3, r3, #16
 800ba7e:	f003 0104 	and.w	r1, r3, #4
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba86:	f003 0210 	and.w	r2, r3, #16
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	430a      	orrs	r2, r1
 800ba90:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	69da      	ldr	r2, [r3, #28]
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800baa0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	2200      	movs	r2, #0
 800baa6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2201      	movs	r2, #1
 800baac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800bab0:	2300      	movs	r3, #0
}
 800bab2:	4618      	mov	r0, r3
 800bab4:	3708      	adds	r7, #8
 800bab6:	46bd      	mov	sp, r7
 800bab8:	bd80      	pop	{r7, pc}

0800baba <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800baba:	b580      	push	{r7, lr}
 800babc:	b088      	sub	sp, #32
 800babe:	af00      	add	r7, sp, #0
 800bac0:	60f8      	str	r0, [r7, #12]
 800bac2:	60b9      	str	r1, [r7, #8]
 800bac4:	603b      	str	r3, [r7, #0]
 800bac6:	4613      	mov	r3, r2
 800bac8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800baca:	2300      	movs	r3, #0
 800bacc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bad4:	2b01      	cmp	r3, #1
 800bad6:	d101      	bne.n	800badc <HAL_SPI_Transmit+0x22>
 800bad8:	2302      	movs	r3, #2
 800bada:	e126      	b.n	800bd2a <HAL_SPI_Transmit+0x270>
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2201      	movs	r2, #1
 800bae0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bae4:	f7fa ffb8 	bl	8006a58 <HAL_GetTick>
 800bae8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800baea:	88fb      	ldrh	r3, [r7, #6]
 800baec:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800baf4:	b2db      	uxtb	r3, r3
 800baf6:	2b01      	cmp	r3, #1
 800baf8:	d002      	beq.n	800bb00 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800bafa:	2302      	movs	r3, #2
 800bafc:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bafe:	e10b      	b.n	800bd18 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800bb00:	68bb      	ldr	r3, [r7, #8]
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	d002      	beq.n	800bb0c <HAL_SPI_Transmit+0x52>
 800bb06:	88fb      	ldrh	r3, [r7, #6]
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d102      	bne.n	800bb12 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800bb0c:	2301      	movs	r3, #1
 800bb0e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bb10:	e102      	b.n	800bd18 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	2203      	movs	r2, #3
 800bb16:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bb1a:	68fb      	ldr	r3, [r7, #12]
 800bb1c:	2200      	movs	r2, #0
 800bb1e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	68ba      	ldr	r2, [r7, #8]
 800bb24:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	88fa      	ldrh	r2, [r7, #6]
 800bb2a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	88fa      	ldrh	r2, [r7, #6]
 800bb30:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	2200      	movs	r2, #0
 800bb36:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	2200      	movs	r2, #0
 800bb3c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	2200      	movs	r2, #0
 800bb42:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800bb44:	68fb      	ldr	r3, [r7, #12]
 800bb46:	2200      	movs	r2, #0
 800bb48:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	2200      	movs	r2, #0
 800bb4e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	689b      	ldr	r3, [r3, #8]
 800bb54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb58:	d10f      	bne.n	800bb7a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	681b      	ldr	r3, [r3, #0]
 800bb5e:	681a      	ldr	r2, [r3, #0]
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bb68:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bb6a:	68fb      	ldr	r3, [r7, #12]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	681a      	ldr	r2, [r3, #0]
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	681b      	ldr	r3, [r3, #0]
 800bb74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bb78:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	681b      	ldr	r3, [r3, #0]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb84:	2b40      	cmp	r3, #64	; 0x40
 800bb86:	d007      	beq.n	800bb98 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	681a      	ldr	r2, [r3, #0]
 800bb8e:	68fb      	ldr	r3, [r7, #12]
 800bb90:	681b      	ldr	r3, [r3, #0]
 800bb92:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bb96:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800bb98:	68fb      	ldr	r3, [r7, #12]
 800bb9a:	68db      	ldr	r3, [r3, #12]
 800bb9c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bba0:	d14b      	bne.n	800bc3a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	685b      	ldr	r3, [r3, #4]
 800bba6:	2b00      	cmp	r3, #0
 800bba8:	d002      	beq.n	800bbb0 <HAL_SPI_Transmit+0xf6>
 800bbaa:	8afb      	ldrh	r3, [r7, #22]
 800bbac:	2b01      	cmp	r3, #1
 800bbae:	d13e      	bne.n	800bc2e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbb4:	881a      	ldrh	r2, [r3, #0]
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbc0:	1c9a      	adds	r2, r3, #2
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bbc6:	68fb      	ldr	r3, [r7, #12]
 800bbc8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bbca:	b29b      	uxth	r3, r3
 800bbcc:	3b01      	subs	r3, #1
 800bbce:	b29a      	uxth	r2, r3
 800bbd0:	68fb      	ldr	r3, [r7, #12]
 800bbd2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bbd4:	e02b      	b.n	800bc2e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	681b      	ldr	r3, [r3, #0]
 800bbda:	689b      	ldr	r3, [r3, #8]
 800bbdc:	f003 0302 	and.w	r3, r3, #2
 800bbe0:	2b02      	cmp	r3, #2
 800bbe2:	d112      	bne.n	800bc0a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbe8:	881a      	ldrh	r2, [r3, #0]
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbf4:	1c9a      	adds	r2, r3, #2
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bbfe:	b29b      	uxth	r3, r3
 800bc00:	3b01      	subs	r3, #1
 800bc02:	b29a      	uxth	r2, r3
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	86da      	strh	r2, [r3, #54]	; 0x36
 800bc08:	e011      	b.n	800bc2e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bc0a:	f7fa ff25 	bl	8006a58 <HAL_GetTick>
 800bc0e:	4602      	mov	r2, r0
 800bc10:	69bb      	ldr	r3, [r7, #24]
 800bc12:	1ad3      	subs	r3, r2, r3
 800bc14:	683a      	ldr	r2, [r7, #0]
 800bc16:	429a      	cmp	r2, r3
 800bc18:	d803      	bhi.n	800bc22 <HAL_SPI_Transmit+0x168>
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bc20:	d102      	bne.n	800bc28 <HAL_SPI_Transmit+0x16e>
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d102      	bne.n	800bc2e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800bc28:	2303      	movs	r3, #3
 800bc2a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bc2c:	e074      	b.n	800bd18 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc32:	b29b      	uxth	r3, r3
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d1ce      	bne.n	800bbd6 <HAL_SPI_Transmit+0x11c>
 800bc38:	e04c      	b.n	800bcd4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	685b      	ldr	r3, [r3, #4]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d002      	beq.n	800bc48 <HAL_SPI_Transmit+0x18e>
 800bc42:	8afb      	ldrh	r3, [r7, #22]
 800bc44:	2b01      	cmp	r3, #1
 800bc46:	d140      	bne.n	800bcca <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	330c      	adds	r3, #12
 800bc52:	7812      	ldrb	r2, [r2, #0]
 800bc54:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc5a:	1c5a      	adds	r2, r3, #1
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc64:	b29b      	uxth	r3, r3
 800bc66:	3b01      	subs	r3, #1
 800bc68:	b29a      	uxth	r2, r3
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800bc6e:	e02c      	b.n	800bcca <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	689b      	ldr	r3, [r3, #8]
 800bc76:	f003 0302 	and.w	r3, r3, #2
 800bc7a:	2b02      	cmp	r3, #2
 800bc7c:	d113      	bne.n	800bca6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	681b      	ldr	r3, [r3, #0]
 800bc86:	330c      	adds	r3, #12
 800bc88:	7812      	ldrb	r2, [r2, #0]
 800bc8a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc90:	1c5a      	adds	r2, r3, #1
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800bc96:	68fb      	ldr	r3, [r7, #12]
 800bc98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bc9a:	b29b      	uxth	r3, r3
 800bc9c:	3b01      	subs	r3, #1
 800bc9e:	b29a      	uxth	r2, r3
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	86da      	strh	r2, [r3, #54]	; 0x36
 800bca4:	e011      	b.n	800bcca <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bca6:	f7fa fed7 	bl	8006a58 <HAL_GetTick>
 800bcaa:	4602      	mov	r2, r0
 800bcac:	69bb      	ldr	r3, [r7, #24]
 800bcae:	1ad3      	subs	r3, r2, r3
 800bcb0:	683a      	ldr	r2, [r7, #0]
 800bcb2:	429a      	cmp	r2, r3
 800bcb4:	d803      	bhi.n	800bcbe <HAL_SPI_Transmit+0x204>
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bcbc:	d102      	bne.n	800bcc4 <HAL_SPI_Transmit+0x20a>
 800bcbe:	683b      	ldr	r3, [r7, #0]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d102      	bne.n	800bcca <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800bcc4:	2303      	movs	r3, #3
 800bcc6:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bcc8:	e026      	b.n	800bd18 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bcce:	b29b      	uxth	r3, r3
 800bcd0:	2b00      	cmp	r3, #0
 800bcd2:	d1cd      	bne.n	800bc70 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bcd4:	69ba      	ldr	r2, [r7, #24]
 800bcd6:	6839      	ldr	r1, [r7, #0]
 800bcd8:	68f8      	ldr	r0, [r7, #12]
 800bcda:	f000 fbcb 	bl	800c474 <SPI_EndRxTxTransaction>
 800bcde:	4603      	mov	r3, r0
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d002      	beq.n	800bcea <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	2220      	movs	r2, #32
 800bce8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	689b      	ldr	r3, [r3, #8]
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d10a      	bne.n	800bd08 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	613b      	str	r3, [r7, #16]
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	68db      	ldr	r3, [r3, #12]
 800bcfc:	613b      	str	r3, [r7, #16]
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	689b      	ldr	r3, [r3, #8]
 800bd04:	613b      	str	r3, [r7, #16]
 800bd06:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bd0c:	2b00      	cmp	r3, #0
 800bd0e:	d002      	beq.n	800bd16 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800bd10:	2301      	movs	r3, #1
 800bd12:	77fb      	strb	r3, [r7, #31]
 800bd14:	e000      	b.n	800bd18 <HAL_SPI_Transmit+0x25e>
  }

error:
 800bd16:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bd18:	68fb      	ldr	r3, [r7, #12]
 800bd1a:	2201      	movs	r2, #1
 800bd1c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	2200      	movs	r2, #0
 800bd24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bd28:	7ffb      	ldrb	r3, [r7, #31]
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	3720      	adds	r7, #32
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	bd80      	pop	{r7, pc}

0800bd32 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bd32:	b580      	push	{r7, lr}
 800bd34:	b088      	sub	sp, #32
 800bd36:	af02      	add	r7, sp, #8
 800bd38:	60f8      	str	r0, [r7, #12]
 800bd3a:	60b9      	str	r1, [r7, #8]
 800bd3c:	603b      	str	r3, [r7, #0]
 800bd3e:	4613      	mov	r3, r2
 800bd40:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bd42:	2300      	movs	r3, #0
 800bd44:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	685b      	ldr	r3, [r3, #4]
 800bd4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bd4e:	d112      	bne.n	800bd76 <HAL_SPI_Receive+0x44>
 800bd50:	68fb      	ldr	r3, [r7, #12]
 800bd52:	689b      	ldr	r3, [r3, #8]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d10e      	bne.n	800bd76 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	2204      	movs	r2, #4
 800bd5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800bd60:	88fa      	ldrh	r2, [r7, #6]
 800bd62:	683b      	ldr	r3, [r7, #0]
 800bd64:	9300      	str	r3, [sp, #0]
 800bd66:	4613      	mov	r3, r2
 800bd68:	68ba      	ldr	r2, [r7, #8]
 800bd6a:	68b9      	ldr	r1, [r7, #8]
 800bd6c:	68f8      	ldr	r0, [r7, #12]
 800bd6e:	f000 f8f1 	bl	800bf54 <HAL_SPI_TransmitReceive>
 800bd72:	4603      	mov	r3, r0
 800bd74:	e0ea      	b.n	800bf4c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bd7c:	2b01      	cmp	r3, #1
 800bd7e:	d101      	bne.n	800bd84 <HAL_SPI_Receive+0x52>
 800bd80:	2302      	movs	r3, #2
 800bd82:	e0e3      	b.n	800bf4c <HAL_SPI_Receive+0x21a>
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	2201      	movs	r2, #1
 800bd88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bd8c:	f7fa fe64 	bl	8006a58 <HAL_GetTick>
 800bd90:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bd98:	b2db      	uxtb	r3, r3
 800bd9a:	2b01      	cmp	r3, #1
 800bd9c:	d002      	beq.n	800bda4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800bd9e:	2302      	movs	r3, #2
 800bda0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bda2:	e0ca      	b.n	800bf3a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d002      	beq.n	800bdb0 <HAL_SPI_Receive+0x7e>
 800bdaa:	88fb      	ldrh	r3, [r7, #6]
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	d102      	bne.n	800bdb6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800bdb0:	2301      	movs	r3, #1
 800bdb2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800bdb4:	e0c1      	b.n	800bf3a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	2204      	movs	r2, #4
 800bdba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	2200      	movs	r2, #0
 800bdc2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	68ba      	ldr	r2, [r7, #8]
 800bdc8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	88fa      	ldrh	r2, [r7, #6]
 800bdce:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	88fa      	ldrh	r2, [r7, #6]
 800bdd4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	2200      	movs	r2, #0
 800bdda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	2200      	movs	r2, #0
 800bde0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	2200      	movs	r2, #0
 800bde6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	2200      	movs	r2, #0
 800bdec:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bdee:	68fb      	ldr	r3, [r7, #12]
 800bdf0:	2200      	movs	r2, #0
 800bdf2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	689b      	ldr	r3, [r3, #8]
 800bdf8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bdfc:	d10f      	bne.n	800be1e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	681a      	ldr	r2, [r3, #0]
 800be04:	68fb      	ldr	r3, [r7, #12]
 800be06:	681b      	ldr	r3, [r3, #0]
 800be08:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800be0c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800be0e:	68fb      	ldr	r3, [r7, #12]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	681a      	ldr	r2, [r3, #0]
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800be1c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800be28:	2b40      	cmp	r3, #64	; 0x40
 800be2a:	d007      	beq.n	800be3c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	681a      	ldr	r2, [r3, #0]
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be3a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800be3c:	68fb      	ldr	r3, [r7, #12]
 800be3e:	68db      	ldr	r3, [r3, #12]
 800be40:	2b00      	cmp	r3, #0
 800be42:	d162      	bne.n	800bf0a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800be44:	e02e      	b.n	800bea4 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	689b      	ldr	r3, [r3, #8]
 800be4c:	f003 0301 	and.w	r3, r3, #1
 800be50:	2b01      	cmp	r3, #1
 800be52:	d115      	bne.n	800be80 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	681b      	ldr	r3, [r3, #0]
 800be58:	f103 020c 	add.w	r2, r3, #12
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be60:	7812      	ldrb	r2, [r2, #0]
 800be62:	b2d2      	uxtb	r2, r2
 800be64:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be6a:	1c5a      	adds	r2, r3, #1
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800be70:	68fb      	ldr	r3, [r7, #12]
 800be72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be74:	b29b      	uxth	r3, r3
 800be76:	3b01      	subs	r3, #1
 800be78:	b29a      	uxth	r2, r3
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800be7e:	e011      	b.n	800bea4 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800be80:	f7fa fdea 	bl	8006a58 <HAL_GetTick>
 800be84:	4602      	mov	r2, r0
 800be86:	693b      	ldr	r3, [r7, #16]
 800be88:	1ad3      	subs	r3, r2, r3
 800be8a:	683a      	ldr	r2, [r7, #0]
 800be8c:	429a      	cmp	r2, r3
 800be8e:	d803      	bhi.n	800be98 <HAL_SPI_Receive+0x166>
 800be90:	683b      	ldr	r3, [r7, #0]
 800be92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800be96:	d102      	bne.n	800be9e <HAL_SPI_Receive+0x16c>
 800be98:	683b      	ldr	r3, [r7, #0]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d102      	bne.n	800bea4 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800be9e:	2303      	movs	r3, #3
 800bea0:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bea2:	e04a      	b.n	800bf3a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bea8:	b29b      	uxth	r3, r3
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d1cb      	bne.n	800be46 <HAL_SPI_Receive+0x114>
 800beae:	e031      	b.n	800bf14 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800beb0:	68fb      	ldr	r3, [r7, #12]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	689b      	ldr	r3, [r3, #8]
 800beb6:	f003 0301 	and.w	r3, r3, #1
 800beba:	2b01      	cmp	r3, #1
 800bebc:	d113      	bne.n	800bee6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	68da      	ldr	r2, [r3, #12]
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bec8:	b292      	uxth	r2, r2
 800beca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bed0:	1c9a      	adds	r2, r3, #2
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800beda:	b29b      	uxth	r3, r3
 800bedc:	3b01      	subs	r3, #1
 800bede:	b29a      	uxth	r2, r3
 800bee0:	68fb      	ldr	r3, [r7, #12]
 800bee2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bee4:	e011      	b.n	800bf0a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bee6:	f7fa fdb7 	bl	8006a58 <HAL_GetTick>
 800beea:	4602      	mov	r2, r0
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	1ad3      	subs	r3, r2, r3
 800bef0:	683a      	ldr	r2, [r7, #0]
 800bef2:	429a      	cmp	r2, r3
 800bef4:	d803      	bhi.n	800befe <HAL_SPI_Receive+0x1cc>
 800bef6:	683b      	ldr	r3, [r7, #0]
 800bef8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800befc:	d102      	bne.n	800bf04 <HAL_SPI_Receive+0x1d2>
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	2b00      	cmp	r3, #0
 800bf02:	d102      	bne.n	800bf0a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800bf04:	2303      	movs	r3, #3
 800bf06:	75fb      	strb	r3, [r7, #23]
          goto error;
 800bf08:	e017      	b.n	800bf3a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf0e:	b29b      	uxth	r3, r3
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d1cd      	bne.n	800beb0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bf14:	693a      	ldr	r2, [r7, #16]
 800bf16:	6839      	ldr	r1, [r7, #0]
 800bf18:	68f8      	ldr	r0, [r7, #12]
 800bf1a:	f000 fa45 	bl	800c3a8 <SPI_EndRxTransaction>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d002      	beq.n	800bf2a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	2220      	movs	r2, #32
 800bf28:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d002      	beq.n	800bf38 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800bf32:	2301      	movs	r3, #1
 800bf34:	75fb      	strb	r3, [r7, #23]
 800bf36:	e000      	b.n	800bf3a <HAL_SPI_Receive+0x208>
  }

error :
 800bf38:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	2201      	movs	r2, #1
 800bf3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	2200      	movs	r2, #0
 800bf46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bf4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf4c:	4618      	mov	r0, r3
 800bf4e:	3718      	adds	r7, #24
 800bf50:	46bd      	mov	sp, r7
 800bf52:	bd80      	pop	{r7, pc}

0800bf54 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800bf54:	b580      	push	{r7, lr}
 800bf56:	b08c      	sub	sp, #48	; 0x30
 800bf58:	af00      	add	r7, sp, #0
 800bf5a:	60f8      	str	r0, [r7, #12]
 800bf5c:	60b9      	str	r1, [r7, #8]
 800bf5e:	607a      	str	r2, [r7, #4]
 800bf60:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bf62:	2301      	movs	r3, #1
 800bf64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bf66:	2300      	movs	r3, #0
 800bf68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bf72:	2b01      	cmp	r3, #1
 800bf74:	d101      	bne.n	800bf7a <HAL_SPI_TransmitReceive+0x26>
 800bf76:	2302      	movs	r3, #2
 800bf78:	e18a      	b.n	800c290 <HAL_SPI_TransmitReceive+0x33c>
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	2201      	movs	r2, #1
 800bf7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bf82:	f7fa fd69 	bl	8006a58 <HAL_GetTick>
 800bf86:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bf88:	68fb      	ldr	r3, [r7, #12]
 800bf8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bf8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	685b      	ldr	r3, [r3, #4]
 800bf96:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800bf98:	887b      	ldrh	r3, [r7, #2]
 800bf9a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bf9c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bfa0:	2b01      	cmp	r3, #1
 800bfa2:	d00f      	beq.n	800bfc4 <HAL_SPI_TransmitReceive+0x70>
 800bfa4:	69fb      	ldr	r3, [r7, #28]
 800bfa6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bfaa:	d107      	bne.n	800bfbc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	689b      	ldr	r3, [r3, #8]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d103      	bne.n	800bfbc <HAL_SPI_TransmitReceive+0x68>
 800bfb4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bfb8:	2b04      	cmp	r3, #4
 800bfba:	d003      	beq.n	800bfc4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800bfbc:	2302      	movs	r3, #2
 800bfbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bfc2:	e15b      	b.n	800c27c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bfc4:	68bb      	ldr	r3, [r7, #8]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d005      	beq.n	800bfd6 <HAL_SPI_TransmitReceive+0x82>
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d002      	beq.n	800bfd6 <HAL_SPI_TransmitReceive+0x82>
 800bfd0:	887b      	ldrh	r3, [r7, #2]
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d103      	bne.n	800bfde <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800bfd6:	2301      	movs	r3, #1
 800bfd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bfdc:	e14e      	b.n	800c27c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bfde:	68fb      	ldr	r3, [r7, #12]
 800bfe0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bfe4:	b2db      	uxtb	r3, r3
 800bfe6:	2b04      	cmp	r3, #4
 800bfe8:	d003      	beq.n	800bff2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	2205      	movs	r2, #5
 800bfee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	2200      	movs	r2, #0
 800bff6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	687a      	ldr	r2, [r7, #4]
 800bffc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	887a      	ldrh	r2, [r7, #2]
 800c002:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	887a      	ldrh	r2, [r7, #2]
 800c008:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	68ba      	ldr	r2, [r7, #8]
 800c00e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	887a      	ldrh	r2, [r7, #2]
 800c014:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	887a      	ldrh	r2, [r7, #2]
 800c01a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	2200      	movs	r2, #0
 800c020:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	2200      	movs	r2, #0
 800c026:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c028:	68fb      	ldr	r3, [r7, #12]
 800c02a:	681b      	ldr	r3, [r3, #0]
 800c02c:	681b      	ldr	r3, [r3, #0]
 800c02e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c032:	2b40      	cmp	r3, #64	; 0x40
 800c034:	d007      	beq.n	800c046 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	681a      	ldr	r2, [r3, #0]
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c044:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	68db      	ldr	r3, [r3, #12]
 800c04a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c04e:	d178      	bne.n	800c142 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c050:	68fb      	ldr	r3, [r7, #12]
 800c052:	685b      	ldr	r3, [r3, #4]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d002      	beq.n	800c05e <HAL_SPI_TransmitReceive+0x10a>
 800c058:	8b7b      	ldrh	r3, [r7, #26]
 800c05a:	2b01      	cmp	r3, #1
 800c05c:	d166      	bne.n	800c12c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c05e:	68fb      	ldr	r3, [r7, #12]
 800c060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c062:	881a      	ldrh	r2, [r3, #0]
 800c064:	68fb      	ldr	r3, [r7, #12]
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c06e:	1c9a      	adds	r2, r3, #2
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c078:	b29b      	uxth	r3, r3
 800c07a:	3b01      	subs	r3, #1
 800c07c:	b29a      	uxth	r2, r3
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c082:	e053      	b.n	800c12c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	689b      	ldr	r3, [r3, #8]
 800c08a:	f003 0302 	and.w	r3, r3, #2
 800c08e:	2b02      	cmp	r3, #2
 800c090:	d11b      	bne.n	800c0ca <HAL_SPI_TransmitReceive+0x176>
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c096:	b29b      	uxth	r3, r3
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d016      	beq.n	800c0ca <HAL_SPI_TransmitReceive+0x176>
 800c09c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c09e:	2b01      	cmp	r3, #1
 800c0a0:	d113      	bne.n	800c0ca <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0a6:	881a      	ldrh	r2, [r3, #0]
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c0ae:	68fb      	ldr	r3, [r7, #12]
 800c0b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0b2:	1c9a      	adds	r2, r3, #2
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0bc:	b29b      	uxth	r3, r3
 800c0be:	3b01      	subs	r3, #1
 800c0c0:	b29a      	uxth	r2, r3
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c0c6:	2300      	movs	r3, #0
 800c0c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	689b      	ldr	r3, [r3, #8]
 800c0d0:	f003 0301 	and.w	r3, r3, #1
 800c0d4:	2b01      	cmp	r3, #1
 800c0d6:	d119      	bne.n	800c10c <HAL_SPI_TransmitReceive+0x1b8>
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0dc:	b29b      	uxth	r3, r3
 800c0de:	2b00      	cmp	r3, #0
 800c0e0:	d014      	beq.n	800c10c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	68da      	ldr	r2, [r3, #12]
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0ec:	b292      	uxth	r2, r2
 800c0ee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0f4:	1c9a      	adds	r2, r3, #2
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0fe:	b29b      	uxth	r3, r3
 800c100:	3b01      	subs	r3, #1
 800c102:	b29a      	uxth	r2, r3
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c108:	2301      	movs	r3, #1
 800c10a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c10c:	f7fa fca4 	bl	8006a58 <HAL_GetTick>
 800c110:	4602      	mov	r2, r0
 800c112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c114:	1ad3      	subs	r3, r2, r3
 800c116:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c118:	429a      	cmp	r2, r3
 800c11a:	d807      	bhi.n	800c12c <HAL_SPI_TransmitReceive+0x1d8>
 800c11c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c11e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c122:	d003      	beq.n	800c12c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800c124:	2303      	movs	r3, #3
 800c126:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c12a:	e0a7      	b.n	800c27c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c12c:	68fb      	ldr	r3, [r7, #12]
 800c12e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c130:	b29b      	uxth	r3, r3
 800c132:	2b00      	cmp	r3, #0
 800c134:	d1a6      	bne.n	800c084 <HAL_SPI_TransmitReceive+0x130>
 800c136:	68fb      	ldr	r3, [r7, #12]
 800c138:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c13a:	b29b      	uxth	r3, r3
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d1a1      	bne.n	800c084 <HAL_SPI_TransmitReceive+0x130>
 800c140:	e07c      	b.n	800c23c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	685b      	ldr	r3, [r3, #4]
 800c146:	2b00      	cmp	r3, #0
 800c148:	d002      	beq.n	800c150 <HAL_SPI_TransmitReceive+0x1fc>
 800c14a:	8b7b      	ldrh	r3, [r7, #26]
 800c14c:	2b01      	cmp	r3, #1
 800c14e:	d16b      	bne.n	800c228 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c150:	68fb      	ldr	r3, [r7, #12]
 800c152:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	330c      	adds	r3, #12
 800c15a:	7812      	ldrb	r2, [r2, #0]
 800c15c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c162:	1c5a      	adds	r2, r3, #1
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c168:	68fb      	ldr	r3, [r7, #12]
 800c16a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c16c:	b29b      	uxth	r3, r3
 800c16e:	3b01      	subs	r3, #1
 800c170:	b29a      	uxth	r2, r3
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c176:	e057      	b.n	800c228 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	689b      	ldr	r3, [r3, #8]
 800c17e:	f003 0302 	and.w	r3, r3, #2
 800c182:	2b02      	cmp	r3, #2
 800c184:	d11c      	bne.n	800c1c0 <HAL_SPI_TransmitReceive+0x26c>
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c18a:	b29b      	uxth	r3, r3
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d017      	beq.n	800c1c0 <HAL_SPI_TransmitReceive+0x26c>
 800c190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c192:	2b01      	cmp	r3, #1
 800c194:	d114      	bne.n	800c1c0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	330c      	adds	r3, #12
 800c1a0:	7812      	ldrb	r2, [r2, #0]
 800c1a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c1a4:	68fb      	ldr	r3, [r7, #12]
 800c1a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c1a8:	1c5a      	adds	r2, r3, #1
 800c1aa:	68fb      	ldr	r3, [r7, #12]
 800c1ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c1b2:	b29b      	uxth	r3, r3
 800c1b4:	3b01      	subs	r3, #1
 800c1b6:	b29a      	uxth	r2, r3
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c1bc:	2300      	movs	r3, #0
 800c1be:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	689b      	ldr	r3, [r3, #8]
 800c1c6:	f003 0301 	and.w	r3, r3, #1
 800c1ca:	2b01      	cmp	r3, #1
 800c1cc:	d119      	bne.n	800c202 <HAL_SPI_TransmitReceive+0x2ae>
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c1d2:	b29b      	uxth	r3, r3
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d014      	beq.n	800c202 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	68da      	ldr	r2, [r3, #12]
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1e2:	b2d2      	uxtb	r2, r2
 800c1e4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c1ea:	1c5a      	adds	r2, r3, #1
 800c1ec:	68fb      	ldr	r3, [r7, #12]
 800c1ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c1f4:	b29b      	uxth	r3, r3
 800c1f6:	3b01      	subs	r3, #1
 800c1f8:	b29a      	uxth	r2, r3
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c1fe:	2301      	movs	r3, #1
 800c200:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c202:	f7fa fc29 	bl	8006a58 <HAL_GetTick>
 800c206:	4602      	mov	r2, r0
 800c208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c20a:	1ad3      	subs	r3, r2, r3
 800c20c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c20e:	429a      	cmp	r2, r3
 800c210:	d803      	bhi.n	800c21a <HAL_SPI_TransmitReceive+0x2c6>
 800c212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c214:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c218:	d102      	bne.n	800c220 <HAL_SPI_TransmitReceive+0x2cc>
 800c21a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d103      	bne.n	800c228 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800c220:	2303      	movs	r3, #3
 800c222:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c226:	e029      	b.n	800c27c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c22c:	b29b      	uxth	r3, r3
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d1a2      	bne.n	800c178 <HAL_SPI_TransmitReceive+0x224>
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c236:	b29b      	uxth	r3, r3
 800c238:	2b00      	cmp	r3, #0
 800c23a:	d19d      	bne.n	800c178 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c23c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c23e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c240:	68f8      	ldr	r0, [r7, #12]
 800c242:	f000 f917 	bl	800c474 <SPI_EndRxTxTransaction>
 800c246:	4603      	mov	r3, r0
 800c248:	2b00      	cmp	r3, #0
 800c24a:	d006      	beq.n	800c25a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800c24c:	2301      	movs	r3, #1
 800c24e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	2220      	movs	r2, #32
 800c256:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800c258:	e010      	b.n	800c27c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	689b      	ldr	r3, [r3, #8]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d10b      	bne.n	800c27a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c262:	2300      	movs	r3, #0
 800c264:	617b      	str	r3, [r7, #20]
 800c266:	68fb      	ldr	r3, [r7, #12]
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	68db      	ldr	r3, [r3, #12]
 800c26c:	617b      	str	r3, [r7, #20]
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	689b      	ldr	r3, [r3, #8]
 800c274:	617b      	str	r3, [r7, #20]
 800c276:	697b      	ldr	r3, [r7, #20]
 800c278:	e000      	b.n	800c27c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800c27a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c27c:	68fb      	ldr	r3, [r7, #12]
 800c27e:	2201      	movs	r2, #1
 800c280:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	2200      	movs	r2, #0
 800c288:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c28c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c290:	4618      	mov	r0, r3
 800c292:	3730      	adds	r7, #48	; 0x30
 800c294:	46bd      	mov	sp, r7
 800c296:	bd80      	pop	{r7, pc}

0800c298 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c298:	b580      	push	{r7, lr}
 800c29a:	b088      	sub	sp, #32
 800c29c:	af00      	add	r7, sp, #0
 800c29e:	60f8      	str	r0, [r7, #12]
 800c2a0:	60b9      	str	r1, [r7, #8]
 800c2a2:	603b      	str	r3, [r7, #0]
 800c2a4:	4613      	mov	r3, r2
 800c2a6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c2a8:	f7fa fbd6 	bl	8006a58 <HAL_GetTick>
 800c2ac:	4602      	mov	r2, r0
 800c2ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c2b0:	1a9b      	subs	r3, r3, r2
 800c2b2:	683a      	ldr	r2, [r7, #0]
 800c2b4:	4413      	add	r3, r2
 800c2b6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c2b8:	f7fa fbce 	bl	8006a58 <HAL_GetTick>
 800c2bc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c2be:	4b39      	ldr	r3, [pc, #228]	; (800c3a4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	015b      	lsls	r3, r3, #5
 800c2c4:	0d1b      	lsrs	r3, r3, #20
 800c2c6:	69fa      	ldr	r2, [r7, #28]
 800c2c8:	fb02 f303 	mul.w	r3, r2, r3
 800c2cc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c2ce:	e054      	b.n	800c37a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c2d0:	683b      	ldr	r3, [r7, #0]
 800c2d2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c2d6:	d050      	beq.n	800c37a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c2d8:	f7fa fbbe 	bl	8006a58 <HAL_GetTick>
 800c2dc:	4602      	mov	r2, r0
 800c2de:	69bb      	ldr	r3, [r7, #24]
 800c2e0:	1ad3      	subs	r3, r2, r3
 800c2e2:	69fa      	ldr	r2, [r7, #28]
 800c2e4:	429a      	cmp	r2, r3
 800c2e6:	d902      	bls.n	800c2ee <SPI_WaitFlagStateUntilTimeout+0x56>
 800c2e8:	69fb      	ldr	r3, [r7, #28]
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d13d      	bne.n	800c36a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c2ee:	68fb      	ldr	r3, [r7, #12]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	685a      	ldr	r2, [r3, #4]
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	681b      	ldr	r3, [r3, #0]
 800c2f8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c2fc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c2fe:	68fb      	ldr	r3, [r7, #12]
 800c300:	685b      	ldr	r3, [r3, #4]
 800c302:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c306:	d111      	bne.n	800c32c <SPI_WaitFlagStateUntilTimeout+0x94>
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	689b      	ldr	r3, [r3, #8]
 800c30c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c310:	d004      	beq.n	800c31c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	689b      	ldr	r3, [r3, #8]
 800c316:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c31a:	d107      	bne.n	800c32c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c31c:	68fb      	ldr	r3, [r7, #12]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	681a      	ldr	r2, [r3, #0]
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	681b      	ldr	r3, [r3, #0]
 800c326:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c32a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c330:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c334:	d10f      	bne.n	800c356 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c336:	68fb      	ldr	r3, [r7, #12]
 800c338:	681b      	ldr	r3, [r3, #0]
 800c33a:	681a      	ldr	r2, [r3, #0]
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	681b      	ldr	r3, [r3, #0]
 800c340:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c344:	601a      	str	r2, [r3, #0]
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	681a      	ldr	r2, [r3, #0]
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	681b      	ldr	r3, [r3, #0]
 800c350:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c354:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	2201      	movs	r2, #1
 800c35a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c35e:	68fb      	ldr	r3, [r7, #12]
 800c360:	2200      	movs	r2, #0
 800c362:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c366:	2303      	movs	r3, #3
 800c368:	e017      	b.n	800c39a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800c36a:	697b      	ldr	r3, [r7, #20]
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d101      	bne.n	800c374 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c370:	2300      	movs	r3, #0
 800c372:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c374:	697b      	ldr	r3, [r7, #20]
 800c376:	3b01      	subs	r3, #1
 800c378:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	689a      	ldr	r2, [r3, #8]
 800c380:	68bb      	ldr	r3, [r7, #8]
 800c382:	4013      	ands	r3, r2
 800c384:	68ba      	ldr	r2, [r7, #8]
 800c386:	429a      	cmp	r2, r3
 800c388:	bf0c      	ite	eq
 800c38a:	2301      	moveq	r3, #1
 800c38c:	2300      	movne	r3, #0
 800c38e:	b2db      	uxtb	r3, r3
 800c390:	461a      	mov	r2, r3
 800c392:	79fb      	ldrb	r3, [r7, #7]
 800c394:	429a      	cmp	r2, r3
 800c396:	d19b      	bne.n	800c2d0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c398:	2300      	movs	r3, #0
}
 800c39a:	4618      	mov	r0, r3
 800c39c:	3720      	adds	r7, #32
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	bd80      	pop	{r7, pc}
 800c3a2:	bf00      	nop
 800c3a4:	20000008 	.word	0x20000008

0800c3a8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c3a8:	b580      	push	{r7, lr}
 800c3aa:	b086      	sub	sp, #24
 800c3ac:	af02      	add	r7, sp, #8
 800c3ae:	60f8      	str	r0, [r7, #12]
 800c3b0:	60b9      	str	r1, [r7, #8]
 800c3b2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	685b      	ldr	r3, [r3, #4]
 800c3b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c3bc:	d111      	bne.n	800c3e2 <SPI_EndRxTransaction+0x3a>
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	689b      	ldr	r3, [r3, #8]
 800c3c2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c3c6:	d004      	beq.n	800c3d2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	689b      	ldr	r3, [r3, #8]
 800c3cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c3d0:	d107      	bne.n	800c3e2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c3d2:	68fb      	ldr	r3, [r7, #12]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	681a      	ldr	r2, [r3, #0]
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	681b      	ldr	r3, [r3, #0]
 800c3dc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c3e0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c3e2:	68fb      	ldr	r3, [r7, #12]
 800c3e4:	685b      	ldr	r3, [r3, #4]
 800c3e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c3ea:	d12a      	bne.n	800c442 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	689b      	ldr	r3, [r3, #8]
 800c3f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c3f4:	d012      	beq.n	800c41c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	9300      	str	r3, [sp, #0]
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	2180      	movs	r1, #128	; 0x80
 800c400:	68f8      	ldr	r0, [r7, #12]
 800c402:	f7ff ff49 	bl	800c298 <SPI_WaitFlagStateUntilTimeout>
 800c406:	4603      	mov	r3, r0
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d02d      	beq.n	800c468 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c410:	f043 0220 	orr.w	r2, r3, #32
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800c418:	2303      	movs	r3, #3
 800c41a:	e026      	b.n	800c46a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	9300      	str	r3, [sp, #0]
 800c420:	68bb      	ldr	r3, [r7, #8]
 800c422:	2200      	movs	r2, #0
 800c424:	2101      	movs	r1, #1
 800c426:	68f8      	ldr	r0, [r7, #12]
 800c428:	f7ff ff36 	bl	800c298 <SPI_WaitFlagStateUntilTimeout>
 800c42c:	4603      	mov	r3, r0
 800c42e:	2b00      	cmp	r3, #0
 800c430:	d01a      	beq.n	800c468 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c436:	f043 0220 	orr.w	r2, r3, #32
 800c43a:	68fb      	ldr	r3, [r7, #12]
 800c43c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800c43e:	2303      	movs	r3, #3
 800c440:	e013      	b.n	800c46a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c442:	687b      	ldr	r3, [r7, #4]
 800c444:	9300      	str	r3, [sp, #0]
 800c446:	68bb      	ldr	r3, [r7, #8]
 800c448:	2200      	movs	r2, #0
 800c44a:	2101      	movs	r1, #1
 800c44c:	68f8      	ldr	r0, [r7, #12]
 800c44e:	f7ff ff23 	bl	800c298 <SPI_WaitFlagStateUntilTimeout>
 800c452:	4603      	mov	r3, r0
 800c454:	2b00      	cmp	r3, #0
 800c456:	d007      	beq.n	800c468 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c45c:	f043 0220 	orr.w	r2, r3, #32
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c464:	2303      	movs	r3, #3
 800c466:	e000      	b.n	800c46a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800c468:	2300      	movs	r3, #0
}
 800c46a:	4618      	mov	r0, r3
 800c46c:	3710      	adds	r7, #16
 800c46e:	46bd      	mov	sp, r7
 800c470:	bd80      	pop	{r7, pc}
	...

0800c474 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c474:	b580      	push	{r7, lr}
 800c476:	b088      	sub	sp, #32
 800c478:	af02      	add	r7, sp, #8
 800c47a:	60f8      	str	r0, [r7, #12]
 800c47c:	60b9      	str	r1, [r7, #8]
 800c47e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c480:	4b1b      	ldr	r3, [pc, #108]	; (800c4f0 <SPI_EndRxTxTransaction+0x7c>)
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	4a1b      	ldr	r2, [pc, #108]	; (800c4f4 <SPI_EndRxTxTransaction+0x80>)
 800c486:	fba2 2303 	umull	r2, r3, r2, r3
 800c48a:	0d5b      	lsrs	r3, r3, #21
 800c48c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c490:	fb02 f303 	mul.w	r3, r2, r3
 800c494:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	685b      	ldr	r3, [r3, #4]
 800c49a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c49e:	d112      	bne.n	800c4c6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	9300      	str	r3, [sp, #0]
 800c4a4:	68bb      	ldr	r3, [r7, #8]
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	2180      	movs	r1, #128	; 0x80
 800c4aa:	68f8      	ldr	r0, [r7, #12]
 800c4ac:	f7ff fef4 	bl	800c298 <SPI_WaitFlagStateUntilTimeout>
 800c4b0:	4603      	mov	r3, r0
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d016      	beq.n	800c4e4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4ba:	f043 0220 	orr.w	r2, r3, #32
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c4c2:	2303      	movs	r3, #3
 800c4c4:	e00f      	b.n	800c4e6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c4c6:	697b      	ldr	r3, [r7, #20]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d00a      	beq.n	800c4e2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800c4cc:	697b      	ldr	r3, [r7, #20]
 800c4ce:	3b01      	subs	r3, #1
 800c4d0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	681b      	ldr	r3, [r3, #0]
 800c4d6:	689b      	ldr	r3, [r3, #8]
 800c4d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c4dc:	2b80      	cmp	r3, #128	; 0x80
 800c4de:	d0f2      	beq.n	800c4c6 <SPI_EndRxTxTransaction+0x52>
 800c4e0:	e000      	b.n	800c4e4 <SPI_EndRxTxTransaction+0x70>
        break;
 800c4e2:	bf00      	nop
  }

  return HAL_OK;
 800c4e4:	2300      	movs	r3, #0
}
 800c4e6:	4618      	mov	r0, r3
 800c4e8:	3718      	adds	r7, #24
 800c4ea:	46bd      	mov	sp, r7
 800c4ec:	bd80      	pop	{r7, pc}
 800c4ee:	bf00      	nop
 800c4f0:	20000008 	.word	0x20000008
 800c4f4:	165e9f81 	.word	0x165e9f81

0800c4f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b082      	sub	sp, #8
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	2b00      	cmp	r3, #0
 800c504:	d101      	bne.n	800c50a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c506:	2301      	movs	r3, #1
 800c508:	e041      	b.n	800c58e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c510:	b2db      	uxtb	r3, r3
 800c512:	2b00      	cmp	r3, #0
 800c514:	d106      	bne.n	800c524 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	2200      	movs	r2, #0
 800c51a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c51e:	6878      	ldr	r0, [r7, #4]
 800c520:	f7f6 f836 	bl	8002590 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	2202      	movs	r2, #2
 800c528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c52c:	687b      	ldr	r3, [r7, #4]
 800c52e:	681a      	ldr	r2, [r3, #0]
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	3304      	adds	r3, #4
 800c534:	4619      	mov	r1, r3
 800c536:	4610      	mov	r0, r2
 800c538:	f000 fd68 	bl	800d00c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	2201      	movs	r2, #1
 800c540:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	2201      	movs	r2, #1
 800c548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	2201      	movs	r2, #1
 800c550:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2201      	movs	r2, #1
 800c558:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	2201      	movs	r2, #1
 800c560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	2201      	movs	r2, #1
 800c568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	2201      	movs	r2, #1
 800c570:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	2201      	movs	r2, #1
 800c578:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2201      	movs	r2, #1
 800c580:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2201      	movs	r2, #1
 800c588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c58c:	2300      	movs	r3, #0
}
 800c58e:	4618      	mov	r0, r3
 800c590:	3708      	adds	r7, #8
 800c592:	46bd      	mov	sp, r7
 800c594:	bd80      	pop	{r7, pc}
	...

0800c598 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c598:	b480      	push	{r7}
 800c59a:	b085      	sub	sp, #20
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c5a6:	b2db      	uxtb	r3, r3
 800c5a8:	2b01      	cmp	r3, #1
 800c5aa:	d001      	beq.n	800c5b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c5ac:	2301      	movs	r3, #1
 800c5ae:	e04e      	b.n	800c64e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	2202      	movs	r2, #2
 800c5b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	68da      	ldr	r2, [r3, #12]
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	f042 0201 	orr.w	r2, r2, #1
 800c5c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	4a23      	ldr	r2, [pc, #140]	; (800c65c <HAL_TIM_Base_Start_IT+0xc4>)
 800c5ce:	4293      	cmp	r3, r2
 800c5d0:	d022      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5d2:	687b      	ldr	r3, [r7, #4]
 800c5d4:	681b      	ldr	r3, [r3, #0]
 800c5d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c5da:	d01d      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	4a1f      	ldr	r2, [pc, #124]	; (800c660 <HAL_TIM_Base_Start_IT+0xc8>)
 800c5e2:	4293      	cmp	r3, r2
 800c5e4:	d018      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	4a1e      	ldr	r2, [pc, #120]	; (800c664 <HAL_TIM_Base_Start_IT+0xcc>)
 800c5ec:	4293      	cmp	r3, r2
 800c5ee:	d013      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	4a1c      	ldr	r2, [pc, #112]	; (800c668 <HAL_TIM_Base_Start_IT+0xd0>)
 800c5f6:	4293      	cmp	r3, r2
 800c5f8:	d00e      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	681b      	ldr	r3, [r3, #0]
 800c5fe:	4a1b      	ldr	r2, [pc, #108]	; (800c66c <HAL_TIM_Base_Start_IT+0xd4>)
 800c600:	4293      	cmp	r3, r2
 800c602:	d009      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	4a19      	ldr	r2, [pc, #100]	; (800c670 <HAL_TIM_Base_Start_IT+0xd8>)
 800c60a:	4293      	cmp	r3, r2
 800c60c:	d004      	beq.n	800c618 <HAL_TIM_Base_Start_IT+0x80>
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	4a18      	ldr	r2, [pc, #96]	; (800c674 <HAL_TIM_Base_Start_IT+0xdc>)
 800c614:	4293      	cmp	r3, r2
 800c616:	d111      	bne.n	800c63c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	689b      	ldr	r3, [r3, #8]
 800c61e:	f003 0307 	and.w	r3, r3, #7
 800c622:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c624:	68fb      	ldr	r3, [r7, #12]
 800c626:	2b06      	cmp	r3, #6
 800c628:	d010      	beq.n	800c64c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	681a      	ldr	r2, [r3, #0]
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	f042 0201 	orr.w	r2, r2, #1
 800c638:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c63a:	e007      	b.n	800c64c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	681a      	ldr	r2, [r3, #0]
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	f042 0201 	orr.w	r2, r2, #1
 800c64a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c64c:	2300      	movs	r3, #0
}
 800c64e:	4618      	mov	r0, r3
 800c650:	3714      	adds	r7, #20
 800c652:	46bd      	mov	sp, r7
 800c654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c658:	4770      	bx	lr
 800c65a:	bf00      	nop
 800c65c:	40010000 	.word	0x40010000
 800c660:	40000400 	.word	0x40000400
 800c664:	40000800 	.word	0x40000800
 800c668:	40000c00 	.word	0x40000c00
 800c66c:	40010400 	.word	0x40010400
 800c670:	40014000 	.word	0x40014000
 800c674:	40001800 	.word	0x40001800

0800c678 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b084      	sub	sp, #16
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
 800c680:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c682:	683b      	ldr	r3, [r7, #0]
 800c684:	2b00      	cmp	r3, #0
 800c686:	d109      	bne.n	800c69c <HAL_TIM_OC_Start_IT+0x24>
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c68e:	b2db      	uxtb	r3, r3
 800c690:	2b01      	cmp	r3, #1
 800c692:	bf14      	ite	ne
 800c694:	2301      	movne	r3, #1
 800c696:	2300      	moveq	r3, #0
 800c698:	b2db      	uxtb	r3, r3
 800c69a:	e022      	b.n	800c6e2 <HAL_TIM_OC_Start_IT+0x6a>
 800c69c:	683b      	ldr	r3, [r7, #0]
 800c69e:	2b04      	cmp	r3, #4
 800c6a0:	d109      	bne.n	800c6b6 <HAL_TIM_OC_Start_IT+0x3e>
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c6a8:	b2db      	uxtb	r3, r3
 800c6aa:	2b01      	cmp	r3, #1
 800c6ac:	bf14      	ite	ne
 800c6ae:	2301      	movne	r3, #1
 800c6b0:	2300      	moveq	r3, #0
 800c6b2:	b2db      	uxtb	r3, r3
 800c6b4:	e015      	b.n	800c6e2 <HAL_TIM_OC_Start_IT+0x6a>
 800c6b6:	683b      	ldr	r3, [r7, #0]
 800c6b8:	2b08      	cmp	r3, #8
 800c6ba:	d109      	bne.n	800c6d0 <HAL_TIM_OC_Start_IT+0x58>
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c6c2:	b2db      	uxtb	r3, r3
 800c6c4:	2b01      	cmp	r3, #1
 800c6c6:	bf14      	ite	ne
 800c6c8:	2301      	movne	r3, #1
 800c6ca:	2300      	moveq	r3, #0
 800c6cc:	b2db      	uxtb	r3, r3
 800c6ce:	e008      	b.n	800c6e2 <HAL_TIM_OC_Start_IT+0x6a>
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c6d6:	b2db      	uxtb	r3, r3
 800c6d8:	2b01      	cmp	r3, #1
 800c6da:	bf14      	ite	ne
 800c6dc:	2301      	movne	r3, #1
 800c6de:	2300      	moveq	r3, #0
 800c6e0:	b2db      	uxtb	r3, r3
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d001      	beq.n	800c6ea <HAL_TIM_OC_Start_IT+0x72>
  {
    return HAL_ERROR;
 800c6e6:	2301      	movs	r3, #1
 800c6e8:	e0c2      	b.n	800c870 <HAL_TIM_OC_Start_IT+0x1f8>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c6ea:	683b      	ldr	r3, [r7, #0]
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d104      	bne.n	800c6fa <HAL_TIM_OC_Start_IT+0x82>
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	2202      	movs	r2, #2
 800c6f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c6f8:	e013      	b.n	800c722 <HAL_TIM_OC_Start_IT+0xaa>
 800c6fa:	683b      	ldr	r3, [r7, #0]
 800c6fc:	2b04      	cmp	r3, #4
 800c6fe:	d104      	bne.n	800c70a <HAL_TIM_OC_Start_IT+0x92>
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	2202      	movs	r2, #2
 800c704:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c708:	e00b      	b.n	800c722 <HAL_TIM_OC_Start_IT+0xaa>
 800c70a:	683b      	ldr	r3, [r7, #0]
 800c70c:	2b08      	cmp	r3, #8
 800c70e:	d104      	bne.n	800c71a <HAL_TIM_OC_Start_IT+0xa2>
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	2202      	movs	r2, #2
 800c714:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c718:	e003      	b.n	800c722 <HAL_TIM_OC_Start_IT+0xaa>
 800c71a:	687b      	ldr	r3, [r7, #4]
 800c71c:	2202      	movs	r2, #2
 800c71e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c722:	683b      	ldr	r3, [r7, #0]
 800c724:	2b0c      	cmp	r3, #12
 800c726:	d841      	bhi.n	800c7ac <HAL_TIM_OC_Start_IT+0x134>
 800c728:	a201      	add	r2, pc, #4	; (adr r2, 800c730 <HAL_TIM_OC_Start_IT+0xb8>)
 800c72a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c72e:	bf00      	nop
 800c730:	0800c765 	.word	0x0800c765
 800c734:	0800c7ad 	.word	0x0800c7ad
 800c738:	0800c7ad 	.word	0x0800c7ad
 800c73c:	0800c7ad 	.word	0x0800c7ad
 800c740:	0800c777 	.word	0x0800c777
 800c744:	0800c7ad 	.word	0x0800c7ad
 800c748:	0800c7ad 	.word	0x0800c7ad
 800c74c:	0800c7ad 	.word	0x0800c7ad
 800c750:	0800c789 	.word	0x0800c789
 800c754:	0800c7ad 	.word	0x0800c7ad
 800c758:	0800c7ad 	.word	0x0800c7ad
 800c75c:	0800c7ad 	.word	0x0800c7ad
 800c760:	0800c79b 	.word	0x0800c79b
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	681b      	ldr	r3, [r3, #0]
 800c768:	68da      	ldr	r2, [r3, #12]
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	f042 0202 	orr.w	r2, r2, #2
 800c772:	60da      	str	r2, [r3, #12]
      break;
 800c774:	e01b      	b.n	800c7ae <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	681b      	ldr	r3, [r3, #0]
 800c77a:	68da      	ldr	r2, [r3, #12]
 800c77c:	687b      	ldr	r3, [r7, #4]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	f042 0204 	orr.w	r2, r2, #4
 800c784:	60da      	str	r2, [r3, #12]
      break;
 800c786:	e012      	b.n	800c7ae <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	681b      	ldr	r3, [r3, #0]
 800c78c:	68da      	ldr	r2, [r3, #12]
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	f042 0208 	orr.w	r2, r2, #8
 800c796:	60da      	str	r2, [r3, #12]
      break;
 800c798:	e009      	b.n	800c7ae <HAL_TIM_OC_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	68da      	ldr	r2, [r3, #12]
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	681b      	ldr	r3, [r3, #0]
 800c7a4:	f042 0210 	orr.w	r2, r2, #16
 800c7a8:	60da      	str	r2, [r3, #12]
      break;
 800c7aa:	e000      	b.n	800c7ae <HAL_TIM_OC_Start_IT+0x136>
    }

    default:
      break;
 800c7ac:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	2201      	movs	r2, #1
 800c7b4:	6839      	ldr	r1, [r7, #0]
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f000 ff12 	bl	800d5e0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	4a2d      	ldr	r2, [pc, #180]	; (800c878 <HAL_TIM_OC_Start_IT+0x200>)
 800c7c2:	4293      	cmp	r3, r2
 800c7c4:	d004      	beq.n	800c7d0 <HAL_TIM_OC_Start_IT+0x158>
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	681b      	ldr	r3, [r3, #0]
 800c7ca:	4a2c      	ldr	r2, [pc, #176]	; (800c87c <HAL_TIM_OC_Start_IT+0x204>)
 800c7cc:	4293      	cmp	r3, r2
 800c7ce:	d101      	bne.n	800c7d4 <HAL_TIM_OC_Start_IT+0x15c>
 800c7d0:	2301      	movs	r3, #1
 800c7d2:	e000      	b.n	800c7d6 <HAL_TIM_OC_Start_IT+0x15e>
 800c7d4:	2300      	movs	r3, #0
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d007      	beq.n	800c7ea <HAL_TIM_OC_Start_IT+0x172>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c7e8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	4a22      	ldr	r2, [pc, #136]	; (800c878 <HAL_TIM_OC_Start_IT+0x200>)
 800c7f0:	4293      	cmp	r3, r2
 800c7f2:	d022      	beq.n	800c83a <HAL_TIM_OC_Start_IT+0x1c2>
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	681b      	ldr	r3, [r3, #0]
 800c7f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c7fc:	d01d      	beq.n	800c83a <HAL_TIM_OC_Start_IT+0x1c2>
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	4a1f      	ldr	r2, [pc, #124]	; (800c880 <HAL_TIM_OC_Start_IT+0x208>)
 800c804:	4293      	cmp	r3, r2
 800c806:	d018      	beq.n	800c83a <HAL_TIM_OC_Start_IT+0x1c2>
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	681b      	ldr	r3, [r3, #0]
 800c80c:	4a1d      	ldr	r2, [pc, #116]	; (800c884 <HAL_TIM_OC_Start_IT+0x20c>)
 800c80e:	4293      	cmp	r3, r2
 800c810:	d013      	beq.n	800c83a <HAL_TIM_OC_Start_IT+0x1c2>
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	4a1c      	ldr	r2, [pc, #112]	; (800c888 <HAL_TIM_OC_Start_IT+0x210>)
 800c818:	4293      	cmp	r3, r2
 800c81a:	d00e      	beq.n	800c83a <HAL_TIM_OC_Start_IT+0x1c2>
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	4a16      	ldr	r2, [pc, #88]	; (800c87c <HAL_TIM_OC_Start_IT+0x204>)
 800c822:	4293      	cmp	r3, r2
 800c824:	d009      	beq.n	800c83a <HAL_TIM_OC_Start_IT+0x1c2>
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	4a18      	ldr	r2, [pc, #96]	; (800c88c <HAL_TIM_OC_Start_IT+0x214>)
 800c82c:	4293      	cmp	r3, r2
 800c82e:	d004      	beq.n	800c83a <HAL_TIM_OC_Start_IT+0x1c2>
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	4a16      	ldr	r2, [pc, #88]	; (800c890 <HAL_TIM_OC_Start_IT+0x218>)
 800c836:	4293      	cmp	r3, r2
 800c838:	d111      	bne.n	800c85e <HAL_TIM_OC_Start_IT+0x1e6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	689b      	ldr	r3, [r3, #8]
 800c840:	f003 0307 	and.w	r3, r3, #7
 800c844:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	2b06      	cmp	r3, #6
 800c84a:	d010      	beq.n	800c86e <HAL_TIM_OC_Start_IT+0x1f6>
    {
      __HAL_TIM_ENABLE(htim);
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	681a      	ldr	r2, [r3, #0]
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f042 0201 	orr.w	r2, r2, #1
 800c85a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c85c:	e007      	b.n	800c86e <HAL_TIM_OC_Start_IT+0x1f6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	681a      	ldr	r2, [r3, #0]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	f042 0201 	orr.w	r2, r2, #1
 800c86c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c86e:	2300      	movs	r3, #0
}
 800c870:	4618      	mov	r0, r3
 800c872:	3710      	adds	r7, #16
 800c874:	46bd      	mov	sp, r7
 800c876:	bd80      	pop	{r7, pc}
 800c878:	40010000 	.word	0x40010000
 800c87c:	40010400 	.word	0x40010400
 800c880:	40000400 	.word	0x40000400
 800c884:	40000800 	.word	0x40000800
 800c888:	40000c00 	.word	0x40000c00
 800c88c:	40014000 	.word	0x40014000
 800c890:	40001800 	.word	0x40001800

0800c894 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c894:	b580      	push	{r7, lr}
 800c896:	b082      	sub	sp, #8
 800c898:	af00      	add	r7, sp, #0
 800c89a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d101      	bne.n	800c8a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c8a2:	2301      	movs	r3, #1
 800c8a4:	e041      	b.n	800c92a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c8ac:	b2db      	uxtb	r3, r3
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d106      	bne.n	800c8c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c8b2:	687b      	ldr	r3, [r7, #4]
 800c8b4:	2200      	movs	r2, #0
 800c8b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c8ba:	6878      	ldr	r0, [r7, #4]
 800c8bc:	f000 f839 	bl	800c932 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	2202      	movs	r2, #2
 800c8c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681a      	ldr	r2, [r3, #0]
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	3304      	adds	r3, #4
 800c8d0:	4619      	mov	r1, r3
 800c8d2:	4610      	mov	r0, r2
 800c8d4:	f000 fb9a 	bl	800d00c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2201      	movs	r2, #1
 800c8dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	2201      	movs	r2, #1
 800c8e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	2201      	movs	r2, #1
 800c8ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	2201      	movs	r2, #1
 800c8f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	2201      	movs	r2, #1
 800c8fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	2201      	movs	r2, #1
 800c904:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2201      	movs	r2, #1
 800c90c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	2201      	movs	r2, #1
 800c914:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	2201      	movs	r2, #1
 800c91c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c920:	687b      	ldr	r3, [r7, #4]
 800c922:	2201      	movs	r2, #1
 800c924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c928:	2300      	movs	r3, #0
}
 800c92a:	4618      	mov	r0, r3
 800c92c:	3708      	adds	r7, #8
 800c92e:	46bd      	mov	sp, r7
 800c930:	bd80      	pop	{r7, pc}

0800c932 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c932:	b480      	push	{r7}
 800c934:	b083      	sub	sp, #12
 800c936:	af00      	add	r7, sp, #0
 800c938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c93a:	bf00      	nop
 800c93c:	370c      	adds	r7, #12
 800c93e:	46bd      	mov	sp, r7
 800c940:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c944:	4770      	bx	lr

0800c946 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800c946:	b580      	push	{r7, lr}
 800c948:	b086      	sub	sp, #24
 800c94a:	af00      	add	r7, sp, #0
 800c94c:	6078      	str	r0, [r7, #4]
 800c94e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c950:	687b      	ldr	r3, [r7, #4]
 800c952:	2b00      	cmp	r3, #0
 800c954:	d101      	bne.n	800c95a <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c956:	2301      	movs	r3, #1
 800c958:	e097      	b.n	800ca8a <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c960:	b2db      	uxtb	r3, r3
 800c962:	2b00      	cmp	r3, #0
 800c964:	d106      	bne.n	800c974 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	2200      	movs	r2, #0
 800c96a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c96e:	6878      	ldr	r0, [r7, #4]
 800c970:	f7f5 fdc6 	bl	8002500 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2202      	movs	r2, #2
 800c978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	689b      	ldr	r3, [r3, #8]
 800c982:	687a      	ldr	r2, [r7, #4]
 800c984:	6812      	ldr	r2, [r2, #0]
 800c986:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800c98a:	f023 0307 	bic.w	r3, r3, #7
 800c98e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681a      	ldr	r2, [r3, #0]
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	3304      	adds	r3, #4
 800c998:	4619      	mov	r1, r3
 800c99a:	4610      	mov	r0, r2
 800c99c:	f000 fb36 	bl	800d00c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	689b      	ldr	r3, [r3, #8]
 800c9a6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	699b      	ldr	r3, [r3, #24]
 800c9ae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	6a1b      	ldr	r3, [r3, #32]
 800c9b6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c9b8:	683b      	ldr	r3, [r7, #0]
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	697a      	ldr	r2, [r7, #20]
 800c9be:	4313      	orrs	r3, r2
 800c9c0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c9c2:	693b      	ldr	r3, [r7, #16]
 800c9c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c9c8:	f023 0303 	bic.w	r3, r3, #3
 800c9cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c9ce:	683b      	ldr	r3, [r7, #0]
 800c9d0:	689a      	ldr	r2, [r3, #8]
 800c9d2:	683b      	ldr	r3, [r7, #0]
 800c9d4:	699b      	ldr	r3, [r3, #24]
 800c9d6:	021b      	lsls	r3, r3, #8
 800c9d8:	4313      	orrs	r3, r2
 800c9da:	693a      	ldr	r2, [r7, #16]
 800c9dc:	4313      	orrs	r3, r2
 800c9de:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c9e0:	693b      	ldr	r3, [r7, #16]
 800c9e2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800c9e6:	f023 030c 	bic.w	r3, r3, #12
 800c9ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c9ec:	693b      	ldr	r3, [r7, #16]
 800c9ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c9f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c9f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c9f8:	683b      	ldr	r3, [r7, #0]
 800c9fa:	68da      	ldr	r2, [r3, #12]
 800c9fc:	683b      	ldr	r3, [r7, #0]
 800c9fe:	69db      	ldr	r3, [r3, #28]
 800ca00:	021b      	lsls	r3, r3, #8
 800ca02:	4313      	orrs	r3, r2
 800ca04:	693a      	ldr	r2, [r7, #16]
 800ca06:	4313      	orrs	r3, r2
 800ca08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800ca0a:	683b      	ldr	r3, [r7, #0]
 800ca0c:	691b      	ldr	r3, [r3, #16]
 800ca0e:	011a      	lsls	r2, r3, #4
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	6a1b      	ldr	r3, [r3, #32]
 800ca14:	031b      	lsls	r3, r3, #12
 800ca16:	4313      	orrs	r3, r2
 800ca18:	693a      	ldr	r2, [r7, #16]
 800ca1a:	4313      	orrs	r3, r2
 800ca1c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800ca24:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800ca2c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800ca2e:	683b      	ldr	r3, [r7, #0]
 800ca30:	685a      	ldr	r2, [r3, #4]
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	695b      	ldr	r3, [r3, #20]
 800ca36:	011b      	lsls	r3, r3, #4
 800ca38:	4313      	orrs	r3, r2
 800ca3a:	68fa      	ldr	r2, [r7, #12]
 800ca3c:	4313      	orrs	r3, r2
 800ca3e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	681b      	ldr	r3, [r3, #0]
 800ca44:	697a      	ldr	r2, [r7, #20]
 800ca46:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	693a      	ldr	r2, [r7, #16]
 800ca4e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	68fa      	ldr	r2, [r7, #12]
 800ca56:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	2201      	movs	r2, #1
 800ca64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	2201      	movs	r2, #1
 800ca6c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2201      	movs	r2, #1
 800ca74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	2201      	movs	r2, #1
 800ca7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2201      	movs	r2, #1
 800ca84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ca88:	2300      	movs	r3, #0
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3718      	adds	r7, #24
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}

0800ca92 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ca92:	b580      	push	{r7, lr}
 800ca94:	b082      	sub	sp, #8
 800ca96:	af00      	add	r7, sp, #0
 800ca98:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	691b      	ldr	r3, [r3, #16]
 800caa0:	f003 0302 	and.w	r3, r3, #2
 800caa4:	2b02      	cmp	r3, #2
 800caa6:	d122      	bne.n	800caee <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	68db      	ldr	r3, [r3, #12]
 800caae:	f003 0302 	and.w	r3, r3, #2
 800cab2:	2b02      	cmp	r3, #2
 800cab4:	d11b      	bne.n	800caee <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	f06f 0202 	mvn.w	r2, #2
 800cabe:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2201      	movs	r2, #1
 800cac4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	699b      	ldr	r3, [r3, #24]
 800cacc:	f003 0303 	and.w	r3, r3, #3
 800cad0:	2b00      	cmp	r3, #0
 800cad2:	d003      	beq.n	800cadc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cad4:	6878      	ldr	r0, [r7, #4]
 800cad6:	f000 fa7b 	bl	800cfd0 <HAL_TIM_IC_CaptureCallback>
 800cada:	e005      	b.n	800cae8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cadc:	6878      	ldr	r0, [r7, #4]
 800cade:	f000 fa6d 	bl	800cfbc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cae2:	6878      	ldr	r0, [r7, #4]
 800cae4:	f000 fa7e 	bl	800cfe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2200      	movs	r2, #0
 800caec:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	691b      	ldr	r3, [r3, #16]
 800caf4:	f003 0304 	and.w	r3, r3, #4
 800caf8:	2b04      	cmp	r3, #4
 800cafa:	d122      	bne.n	800cb42 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	68db      	ldr	r3, [r3, #12]
 800cb02:	f003 0304 	and.w	r3, r3, #4
 800cb06:	2b04      	cmp	r3, #4
 800cb08:	d11b      	bne.n	800cb42 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	f06f 0204 	mvn.w	r2, #4
 800cb12:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2202      	movs	r2, #2
 800cb18:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	699b      	ldr	r3, [r3, #24]
 800cb20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cb24:	2b00      	cmp	r3, #0
 800cb26:	d003      	beq.n	800cb30 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cb28:	6878      	ldr	r0, [r7, #4]
 800cb2a:	f000 fa51 	bl	800cfd0 <HAL_TIM_IC_CaptureCallback>
 800cb2e:	e005      	b.n	800cb3c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cb30:	6878      	ldr	r0, [r7, #4]
 800cb32:	f000 fa43 	bl	800cfbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cb36:	6878      	ldr	r0, [r7, #4]
 800cb38:	f000 fa54 	bl	800cfe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	2200      	movs	r2, #0
 800cb40:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	691b      	ldr	r3, [r3, #16]
 800cb48:	f003 0308 	and.w	r3, r3, #8
 800cb4c:	2b08      	cmp	r3, #8
 800cb4e:	d122      	bne.n	800cb96 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	681b      	ldr	r3, [r3, #0]
 800cb54:	68db      	ldr	r3, [r3, #12]
 800cb56:	f003 0308 	and.w	r3, r3, #8
 800cb5a:	2b08      	cmp	r3, #8
 800cb5c:	d11b      	bne.n	800cb96 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	f06f 0208 	mvn.w	r2, #8
 800cb66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	2204      	movs	r2, #4
 800cb6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	69db      	ldr	r3, [r3, #28]
 800cb74:	f003 0303 	and.w	r3, r3, #3
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d003      	beq.n	800cb84 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cb7c:	6878      	ldr	r0, [r7, #4]
 800cb7e:	f000 fa27 	bl	800cfd0 <HAL_TIM_IC_CaptureCallback>
 800cb82:	e005      	b.n	800cb90 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cb84:	6878      	ldr	r0, [r7, #4]
 800cb86:	f000 fa19 	bl	800cfbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cb8a:	6878      	ldr	r0, [r7, #4]
 800cb8c:	f000 fa2a 	bl	800cfe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	2200      	movs	r2, #0
 800cb94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cb96:	687b      	ldr	r3, [r7, #4]
 800cb98:	681b      	ldr	r3, [r3, #0]
 800cb9a:	691b      	ldr	r3, [r3, #16]
 800cb9c:	f003 0310 	and.w	r3, r3, #16
 800cba0:	2b10      	cmp	r3, #16
 800cba2:	d122      	bne.n	800cbea <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	68db      	ldr	r3, [r3, #12]
 800cbaa:	f003 0310 	and.w	r3, r3, #16
 800cbae:	2b10      	cmp	r3, #16
 800cbb0:	d11b      	bne.n	800cbea <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	f06f 0210 	mvn.w	r2, #16
 800cbba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	2208      	movs	r2, #8
 800cbc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	69db      	ldr	r3, [r3, #28]
 800cbc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	d003      	beq.n	800cbd8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cbd0:	6878      	ldr	r0, [r7, #4]
 800cbd2:	f000 f9fd 	bl	800cfd0 <HAL_TIM_IC_CaptureCallback>
 800cbd6:	e005      	b.n	800cbe4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cbd8:	6878      	ldr	r0, [r7, #4]
 800cbda:	f000 f9ef 	bl	800cfbc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cbde:	6878      	ldr	r0, [r7, #4]
 800cbe0:	f000 fa00 	bl	800cfe4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cbe4:	687b      	ldr	r3, [r7, #4]
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	691b      	ldr	r3, [r3, #16]
 800cbf0:	f003 0301 	and.w	r3, r3, #1
 800cbf4:	2b01      	cmp	r3, #1
 800cbf6:	d10e      	bne.n	800cc16 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	681b      	ldr	r3, [r3, #0]
 800cbfc:	68db      	ldr	r3, [r3, #12]
 800cbfe:	f003 0301 	and.w	r3, r3, #1
 800cc02:	2b01      	cmp	r3, #1
 800cc04:	d107      	bne.n	800cc16 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	f06f 0201 	mvn.w	r2, #1
 800cc0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cc10:	6878      	ldr	r0, [r7, #4]
 800cc12:	f000 f9c9 	bl	800cfa8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	691b      	ldr	r3, [r3, #16]
 800cc1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc20:	2b80      	cmp	r3, #128	; 0x80
 800cc22:	d10e      	bne.n	800cc42 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	68db      	ldr	r3, [r3, #12]
 800cc2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc2e:	2b80      	cmp	r3, #128	; 0x80
 800cc30:	d107      	bne.n	800cc42 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	681b      	ldr	r3, [r3, #0]
 800cc36:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cc3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cc3c:	6878      	ldr	r0, [r7, #4]
 800cc3e:	f000 fd7b 	bl	800d738 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	681b      	ldr	r3, [r3, #0]
 800cc46:	691b      	ldr	r3, [r3, #16]
 800cc48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc4c:	2b40      	cmp	r3, #64	; 0x40
 800cc4e:	d10e      	bne.n	800cc6e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	68db      	ldr	r3, [r3, #12]
 800cc56:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc5a:	2b40      	cmp	r3, #64	; 0x40
 800cc5c:	d107      	bne.n	800cc6e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	681b      	ldr	r3, [r3, #0]
 800cc62:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800cc66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800cc68:	6878      	ldr	r0, [r7, #4]
 800cc6a:	f000 f9c5 	bl	800cff8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	691b      	ldr	r3, [r3, #16]
 800cc74:	f003 0320 	and.w	r3, r3, #32
 800cc78:	2b20      	cmp	r3, #32
 800cc7a:	d10e      	bne.n	800cc9a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	68db      	ldr	r3, [r3, #12]
 800cc82:	f003 0320 	and.w	r3, r3, #32
 800cc86:	2b20      	cmp	r3, #32
 800cc88:	d107      	bne.n	800cc9a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	681b      	ldr	r3, [r3, #0]
 800cc8e:	f06f 0220 	mvn.w	r2, #32
 800cc92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800cc94:	6878      	ldr	r0, [r7, #4]
 800cc96:	f000 fd45 	bl	800d724 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800cc9a:	bf00      	nop
 800cc9c:	3708      	adds	r7, #8
 800cc9e:	46bd      	mov	sp, r7
 800cca0:	bd80      	pop	{r7, pc}
	...

0800cca4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cca4:	b580      	push	{r7, lr}
 800cca6:	b084      	sub	sp, #16
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	60f8      	str	r0, [r7, #12]
 800ccac:	60b9      	str	r1, [r7, #8]
 800ccae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ccb6:	2b01      	cmp	r3, #1
 800ccb8:	d101      	bne.n	800ccbe <HAL_TIM_PWM_ConfigChannel+0x1a>
 800ccba:	2302      	movs	r3, #2
 800ccbc:	e0ac      	b.n	800ce18 <HAL_TIM_PWM_ConfigChannel+0x174>
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	2201      	movs	r2, #1
 800ccc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2b0c      	cmp	r3, #12
 800ccca:	f200 809f 	bhi.w	800ce0c <HAL_TIM_PWM_ConfigChannel+0x168>
 800ccce:	a201      	add	r2, pc, #4	; (adr r2, 800ccd4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800ccd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccd4:	0800cd09 	.word	0x0800cd09
 800ccd8:	0800ce0d 	.word	0x0800ce0d
 800ccdc:	0800ce0d 	.word	0x0800ce0d
 800cce0:	0800ce0d 	.word	0x0800ce0d
 800cce4:	0800cd49 	.word	0x0800cd49
 800cce8:	0800ce0d 	.word	0x0800ce0d
 800ccec:	0800ce0d 	.word	0x0800ce0d
 800ccf0:	0800ce0d 	.word	0x0800ce0d
 800ccf4:	0800cd8b 	.word	0x0800cd8b
 800ccf8:	0800ce0d 	.word	0x0800ce0d
 800ccfc:	0800ce0d 	.word	0x0800ce0d
 800cd00:	0800ce0d 	.word	0x0800ce0d
 800cd04:	0800cdcb 	.word	0x0800cdcb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	68b9      	ldr	r1, [r7, #8]
 800cd0e:	4618      	mov	r0, r3
 800cd10:	f000 fa1c 	bl	800d14c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	699a      	ldr	r2, [r3, #24]
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	f042 0208 	orr.w	r2, r2, #8
 800cd22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	699a      	ldr	r2, [r3, #24]
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	681b      	ldr	r3, [r3, #0]
 800cd2e:	f022 0204 	bic.w	r2, r2, #4
 800cd32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	6999      	ldr	r1, [r3, #24]
 800cd3a:	68bb      	ldr	r3, [r7, #8]
 800cd3c:	691a      	ldr	r2, [r3, #16]
 800cd3e:	68fb      	ldr	r3, [r7, #12]
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	430a      	orrs	r2, r1
 800cd44:	619a      	str	r2, [r3, #24]
      break;
 800cd46:	e062      	b.n	800ce0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	681b      	ldr	r3, [r3, #0]
 800cd4c:	68b9      	ldr	r1, [r7, #8]
 800cd4e:	4618      	mov	r0, r3
 800cd50:	f000 fa6c 	bl	800d22c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cd54:	68fb      	ldr	r3, [r7, #12]
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	699a      	ldr	r2, [r3, #24]
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	681b      	ldr	r3, [r3, #0]
 800cd5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cd62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	699a      	ldr	r2, [r3, #24]
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cd72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cd74:	68fb      	ldr	r3, [r7, #12]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	6999      	ldr	r1, [r3, #24]
 800cd7a:	68bb      	ldr	r3, [r7, #8]
 800cd7c:	691b      	ldr	r3, [r3, #16]
 800cd7e:	021a      	lsls	r2, r3, #8
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	430a      	orrs	r2, r1
 800cd86:	619a      	str	r2, [r3, #24]
      break;
 800cd88:	e041      	b.n	800ce0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	68b9      	ldr	r1, [r7, #8]
 800cd90:	4618      	mov	r0, r3
 800cd92:	f000 fac1 	bl	800d318 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	681b      	ldr	r3, [r3, #0]
 800cd9a:	69da      	ldr	r2, [r3, #28]
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	681b      	ldr	r3, [r3, #0]
 800cda0:	f042 0208 	orr.w	r2, r2, #8
 800cda4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	69da      	ldr	r2, [r3, #28]
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	681b      	ldr	r3, [r3, #0]
 800cdb0:	f022 0204 	bic.w	r2, r2, #4
 800cdb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	69d9      	ldr	r1, [r3, #28]
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	691a      	ldr	r2, [r3, #16]
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	681b      	ldr	r3, [r3, #0]
 800cdc4:	430a      	orrs	r2, r1
 800cdc6:	61da      	str	r2, [r3, #28]
      break;
 800cdc8:	e021      	b.n	800ce0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	68b9      	ldr	r1, [r7, #8]
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	f000 fb15 	bl	800d400 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	69da      	ldr	r2, [r3, #28]
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cde4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	681b      	ldr	r3, [r3, #0]
 800cdea:	69da      	ldr	r2, [r3, #28]
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	681b      	ldr	r3, [r3, #0]
 800cdf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cdf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	69d9      	ldr	r1, [r3, #28]
 800cdfc:	68bb      	ldr	r3, [r7, #8]
 800cdfe:	691b      	ldr	r3, [r3, #16]
 800ce00:	021a      	lsls	r2, r3, #8
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	430a      	orrs	r2, r1
 800ce08:	61da      	str	r2, [r3, #28]
      break;
 800ce0a:	e000      	b.n	800ce0e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800ce0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ce0e:	68fb      	ldr	r3, [r7, #12]
 800ce10:	2200      	movs	r2, #0
 800ce12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ce16:	2300      	movs	r3, #0
}
 800ce18:	4618      	mov	r0, r3
 800ce1a:	3710      	adds	r7, #16
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	bd80      	pop	{r7, pc}

0800ce20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ce20:	b580      	push	{r7, lr}
 800ce22:	b084      	sub	sp, #16
 800ce24:	af00      	add	r7, sp, #0
 800ce26:	6078      	str	r0, [r7, #4]
 800ce28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce30:	2b01      	cmp	r3, #1
 800ce32:	d101      	bne.n	800ce38 <HAL_TIM_ConfigClockSource+0x18>
 800ce34:	2302      	movs	r3, #2
 800ce36:	e0b3      	b.n	800cfa0 <HAL_TIM_ConfigClockSource+0x180>
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	2201      	movs	r2, #1
 800ce3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2202      	movs	r2, #2
 800ce44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	681b      	ldr	r3, [r3, #0]
 800ce4c:	689b      	ldr	r3, [r3, #8]
 800ce4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ce56:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ce5e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	68fa      	ldr	r2, [r7, #12]
 800ce66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ce68:	683b      	ldr	r3, [r7, #0]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ce70:	d03e      	beq.n	800cef0 <HAL_TIM_ConfigClockSource+0xd0>
 800ce72:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ce76:	f200 8087 	bhi.w	800cf88 <HAL_TIM_ConfigClockSource+0x168>
 800ce7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce7e:	f000 8085 	beq.w	800cf8c <HAL_TIM_ConfigClockSource+0x16c>
 800ce82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce86:	d87f      	bhi.n	800cf88 <HAL_TIM_ConfigClockSource+0x168>
 800ce88:	2b70      	cmp	r3, #112	; 0x70
 800ce8a:	d01a      	beq.n	800cec2 <HAL_TIM_ConfigClockSource+0xa2>
 800ce8c:	2b70      	cmp	r3, #112	; 0x70
 800ce8e:	d87b      	bhi.n	800cf88 <HAL_TIM_ConfigClockSource+0x168>
 800ce90:	2b60      	cmp	r3, #96	; 0x60
 800ce92:	d050      	beq.n	800cf36 <HAL_TIM_ConfigClockSource+0x116>
 800ce94:	2b60      	cmp	r3, #96	; 0x60
 800ce96:	d877      	bhi.n	800cf88 <HAL_TIM_ConfigClockSource+0x168>
 800ce98:	2b50      	cmp	r3, #80	; 0x50
 800ce9a:	d03c      	beq.n	800cf16 <HAL_TIM_ConfigClockSource+0xf6>
 800ce9c:	2b50      	cmp	r3, #80	; 0x50
 800ce9e:	d873      	bhi.n	800cf88 <HAL_TIM_ConfigClockSource+0x168>
 800cea0:	2b40      	cmp	r3, #64	; 0x40
 800cea2:	d058      	beq.n	800cf56 <HAL_TIM_ConfigClockSource+0x136>
 800cea4:	2b40      	cmp	r3, #64	; 0x40
 800cea6:	d86f      	bhi.n	800cf88 <HAL_TIM_ConfigClockSource+0x168>
 800cea8:	2b30      	cmp	r3, #48	; 0x30
 800ceaa:	d064      	beq.n	800cf76 <HAL_TIM_ConfigClockSource+0x156>
 800ceac:	2b30      	cmp	r3, #48	; 0x30
 800ceae:	d86b      	bhi.n	800cf88 <HAL_TIM_ConfigClockSource+0x168>
 800ceb0:	2b20      	cmp	r3, #32
 800ceb2:	d060      	beq.n	800cf76 <HAL_TIM_ConfigClockSource+0x156>
 800ceb4:	2b20      	cmp	r3, #32
 800ceb6:	d867      	bhi.n	800cf88 <HAL_TIM_ConfigClockSource+0x168>
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d05c      	beq.n	800cf76 <HAL_TIM_ConfigClockSource+0x156>
 800cebc:	2b10      	cmp	r3, #16
 800cebe:	d05a      	beq.n	800cf76 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800cec0:	e062      	b.n	800cf88 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800cec2:	687b      	ldr	r3, [r7, #4]
 800cec4:	6818      	ldr	r0, [r3, #0]
 800cec6:	683b      	ldr	r3, [r7, #0]
 800cec8:	6899      	ldr	r1, [r3, #8]
 800ceca:	683b      	ldr	r3, [r7, #0]
 800cecc:	685a      	ldr	r2, [r3, #4]
 800cece:	683b      	ldr	r3, [r7, #0]
 800ced0:	68db      	ldr	r3, [r3, #12]
 800ced2:	f000 fb65 	bl	800d5a0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	689b      	ldr	r3, [r3, #8]
 800cedc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800cee4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800cee6:	687b      	ldr	r3, [r7, #4]
 800cee8:	681b      	ldr	r3, [r3, #0]
 800ceea:	68fa      	ldr	r2, [r7, #12]
 800ceec:	609a      	str	r2, [r3, #8]
      break;
 800ceee:	e04e      	b.n	800cf8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	6818      	ldr	r0, [r3, #0]
 800cef4:	683b      	ldr	r3, [r7, #0]
 800cef6:	6899      	ldr	r1, [r3, #8]
 800cef8:	683b      	ldr	r3, [r7, #0]
 800cefa:	685a      	ldr	r2, [r3, #4]
 800cefc:	683b      	ldr	r3, [r7, #0]
 800cefe:	68db      	ldr	r3, [r3, #12]
 800cf00:	f000 fb4e 	bl	800d5a0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	689a      	ldr	r2, [r3, #8]
 800cf0a:	687b      	ldr	r3, [r7, #4]
 800cf0c:	681b      	ldr	r3, [r3, #0]
 800cf0e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cf12:	609a      	str	r2, [r3, #8]
      break;
 800cf14:	e03b      	b.n	800cf8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	6818      	ldr	r0, [r3, #0]
 800cf1a:	683b      	ldr	r3, [r7, #0]
 800cf1c:	6859      	ldr	r1, [r3, #4]
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	68db      	ldr	r3, [r3, #12]
 800cf22:	461a      	mov	r2, r3
 800cf24:	f000 fac2 	bl	800d4ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	2150      	movs	r1, #80	; 0x50
 800cf2e:	4618      	mov	r0, r3
 800cf30:	f000 fb1b 	bl	800d56a <TIM_ITRx_SetConfig>
      break;
 800cf34:	e02b      	b.n	800cf8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	6818      	ldr	r0, [r3, #0]
 800cf3a:	683b      	ldr	r3, [r7, #0]
 800cf3c:	6859      	ldr	r1, [r3, #4]
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	68db      	ldr	r3, [r3, #12]
 800cf42:	461a      	mov	r2, r3
 800cf44:	f000 fae1 	bl	800d50a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	681b      	ldr	r3, [r3, #0]
 800cf4c:	2160      	movs	r1, #96	; 0x60
 800cf4e:	4618      	mov	r0, r3
 800cf50:	f000 fb0b 	bl	800d56a <TIM_ITRx_SetConfig>
      break;
 800cf54:	e01b      	b.n	800cf8e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	6818      	ldr	r0, [r3, #0]
 800cf5a:	683b      	ldr	r3, [r7, #0]
 800cf5c:	6859      	ldr	r1, [r3, #4]
 800cf5e:	683b      	ldr	r3, [r7, #0]
 800cf60:	68db      	ldr	r3, [r3, #12]
 800cf62:	461a      	mov	r2, r3
 800cf64:	f000 faa2 	bl	800d4ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	2140      	movs	r1, #64	; 0x40
 800cf6e:	4618      	mov	r0, r3
 800cf70:	f000 fafb 	bl	800d56a <TIM_ITRx_SetConfig>
      break;
 800cf74:	e00b      	b.n	800cf8e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	681a      	ldr	r2, [r3, #0]
 800cf7a:	683b      	ldr	r3, [r7, #0]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	4619      	mov	r1, r3
 800cf80:	4610      	mov	r0, r2
 800cf82:	f000 faf2 	bl	800d56a <TIM_ITRx_SetConfig>
        break;
 800cf86:	e002      	b.n	800cf8e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800cf88:	bf00      	nop
 800cf8a:	e000      	b.n	800cf8e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800cf8c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	2201      	movs	r2, #1
 800cf92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	2200      	movs	r2, #0
 800cf9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cf9e:	2300      	movs	r3, #0
}
 800cfa0:	4618      	mov	r0, r3
 800cfa2:	3710      	adds	r7, #16
 800cfa4:	46bd      	mov	sp, r7
 800cfa6:	bd80      	pop	{r7, pc}

0800cfa8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cfa8:	b480      	push	{r7}
 800cfaa:	b083      	sub	sp, #12
 800cfac:	af00      	add	r7, sp, #0
 800cfae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800cfb0:	bf00      	nop
 800cfb2:	370c      	adds	r7, #12
 800cfb4:	46bd      	mov	sp, r7
 800cfb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfba:	4770      	bx	lr

0800cfbc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cfbc:	b480      	push	{r7}
 800cfbe:	b083      	sub	sp, #12
 800cfc0:	af00      	add	r7, sp, #0
 800cfc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cfc4:	bf00      	nop
 800cfc6:	370c      	adds	r7, #12
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfce:	4770      	bx	lr

0800cfd0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cfd0:	b480      	push	{r7}
 800cfd2:	b083      	sub	sp, #12
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cfd8:	bf00      	nop
 800cfda:	370c      	adds	r7, #12
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe2:	4770      	bx	lr

0800cfe4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cfe4:	b480      	push	{r7}
 800cfe6:	b083      	sub	sp, #12
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cfec:	bf00      	nop
 800cfee:	370c      	adds	r7, #12
 800cff0:	46bd      	mov	sp, r7
 800cff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cff6:	4770      	bx	lr

0800cff8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cff8:	b480      	push	{r7}
 800cffa:	b083      	sub	sp, #12
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d000:	bf00      	nop
 800d002:	370c      	adds	r7, #12
 800d004:	46bd      	mov	sp, r7
 800d006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d00a:	4770      	bx	lr

0800d00c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d00c:	b480      	push	{r7}
 800d00e:	b085      	sub	sp, #20
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]
 800d014:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	4a40      	ldr	r2, [pc, #256]	; (800d120 <TIM_Base_SetConfig+0x114>)
 800d020:	4293      	cmp	r3, r2
 800d022:	d013      	beq.n	800d04c <TIM_Base_SetConfig+0x40>
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d02a:	d00f      	beq.n	800d04c <TIM_Base_SetConfig+0x40>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	4a3d      	ldr	r2, [pc, #244]	; (800d124 <TIM_Base_SetConfig+0x118>)
 800d030:	4293      	cmp	r3, r2
 800d032:	d00b      	beq.n	800d04c <TIM_Base_SetConfig+0x40>
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	4a3c      	ldr	r2, [pc, #240]	; (800d128 <TIM_Base_SetConfig+0x11c>)
 800d038:	4293      	cmp	r3, r2
 800d03a:	d007      	beq.n	800d04c <TIM_Base_SetConfig+0x40>
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	4a3b      	ldr	r2, [pc, #236]	; (800d12c <TIM_Base_SetConfig+0x120>)
 800d040:	4293      	cmp	r3, r2
 800d042:	d003      	beq.n	800d04c <TIM_Base_SetConfig+0x40>
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	4a3a      	ldr	r2, [pc, #232]	; (800d130 <TIM_Base_SetConfig+0x124>)
 800d048:	4293      	cmp	r3, r2
 800d04a:	d108      	bne.n	800d05e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d04c:	68fb      	ldr	r3, [r7, #12]
 800d04e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d052:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	685b      	ldr	r3, [r3, #4]
 800d058:	68fa      	ldr	r2, [r7, #12]
 800d05a:	4313      	orrs	r3, r2
 800d05c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	4a2f      	ldr	r2, [pc, #188]	; (800d120 <TIM_Base_SetConfig+0x114>)
 800d062:	4293      	cmp	r3, r2
 800d064:	d02b      	beq.n	800d0be <TIM_Base_SetConfig+0xb2>
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d06c:	d027      	beq.n	800d0be <TIM_Base_SetConfig+0xb2>
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	4a2c      	ldr	r2, [pc, #176]	; (800d124 <TIM_Base_SetConfig+0x118>)
 800d072:	4293      	cmp	r3, r2
 800d074:	d023      	beq.n	800d0be <TIM_Base_SetConfig+0xb2>
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	4a2b      	ldr	r2, [pc, #172]	; (800d128 <TIM_Base_SetConfig+0x11c>)
 800d07a:	4293      	cmp	r3, r2
 800d07c:	d01f      	beq.n	800d0be <TIM_Base_SetConfig+0xb2>
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	4a2a      	ldr	r2, [pc, #168]	; (800d12c <TIM_Base_SetConfig+0x120>)
 800d082:	4293      	cmp	r3, r2
 800d084:	d01b      	beq.n	800d0be <TIM_Base_SetConfig+0xb2>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	4a29      	ldr	r2, [pc, #164]	; (800d130 <TIM_Base_SetConfig+0x124>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d017      	beq.n	800d0be <TIM_Base_SetConfig+0xb2>
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	4a28      	ldr	r2, [pc, #160]	; (800d134 <TIM_Base_SetConfig+0x128>)
 800d092:	4293      	cmp	r3, r2
 800d094:	d013      	beq.n	800d0be <TIM_Base_SetConfig+0xb2>
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	4a27      	ldr	r2, [pc, #156]	; (800d138 <TIM_Base_SetConfig+0x12c>)
 800d09a:	4293      	cmp	r3, r2
 800d09c:	d00f      	beq.n	800d0be <TIM_Base_SetConfig+0xb2>
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	4a26      	ldr	r2, [pc, #152]	; (800d13c <TIM_Base_SetConfig+0x130>)
 800d0a2:	4293      	cmp	r3, r2
 800d0a4:	d00b      	beq.n	800d0be <TIM_Base_SetConfig+0xb2>
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	4a25      	ldr	r2, [pc, #148]	; (800d140 <TIM_Base_SetConfig+0x134>)
 800d0aa:	4293      	cmp	r3, r2
 800d0ac:	d007      	beq.n	800d0be <TIM_Base_SetConfig+0xb2>
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	4a24      	ldr	r2, [pc, #144]	; (800d144 <TIM_Base_SetConfig+0x138>)
 800d0b2:	4293      	cmp	r3, r2
 800d0b4:	d003      	beq.n	800d0be <TIM_Base_SetConfig+0xb2>
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	4a23      	ldr	r2, [pc, #140]	; (800d148 <TIM_Base_SetConfig+0x13c>)
 800d0ba:	4293      	cmp	r3, r2
 800d0bc:	d108      	bne.n	800d0d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d0c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d0c6:	683b      	ldr	r3, [r7, #0]
 800d0c8:	68db      	ldr	r3, [r3, #12]
 800d0ca:	68fa      	ldr	r2, [r7, #12]
 800d0cc:	4313      	orrs	r3, r2
 800d0ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d0d0:	68fb      	ldr	r3, [r7, #12]
 800d0d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	695b      	ldr	r3, [r3, #20]
 800d0da:	4313      	orrs	r3, r2
 800d0dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d0de:	687b      	ldr	r3, [r7, #4]
 800d0e0:	68fa      	ldr	r2, [r7, #12]
 800d0e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d0e4:	683b      	ldr	r3, [r7, #0]
 800d0e6:	689a      	ldr	r2, [r3, #8]
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	681a      	ldr	r2, [r3, #0]
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d0f4:	687b      	ldr	r3, [r7, #4]
 800d0f6:	4a0a      	ldr	r2, [pc, #40]	; (800d120 <TIM_Base_SetConfig+0x114>)
 800d0f8:	4293      	cmp	r3, r2
 800d0fa:	d003      	beq.n	800d104 <TIM_Base_SetConfig+0xf8>
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	4a0c      	ldr	r2, [pc, #48]	; (800d130 <TIM_Base_SetConfig+0x124>)
 800d100:	4293      	cmp	r3, r2
 800d102:	d103      	bne.n	800d10c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d104:	683b      	ldr	r3, [r7, #0]
 800d106:	691a      	ldr	r2, [r3, #16]
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2201      	movs	r2, #1
 800d110:	615a      	str	r2, [r3, #20]
}
 800d112:	bf00      	nop
 800d114:	3714      	adds	r7, #20
 800d116:	46bd      	mov	sp, r7
 800d118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d11c:	4770      	bx	lr
 800d11e:	bf00      	nop
 800d120:	40010000 	.word	0x40010000
 800d124:	40000400 	.word	0x40000400
 800d128:	40000800 	.word	0x40000800
 800d12c:	40000c00 	.word	0x40000c00
 800d130:	40010400 	.word	0x40010400
 800d134:	40014000 	.word	0x40014000
 800d138:	40014400 	.word	0x40014400
 800d13c:	40014800 	.word	0x40014800
 800d140:	40001800 	.word	0x40001800
 800d144:	40001c00 	.word	0x40001c00
 800d148:	40002000 	.word	0x40002000

0800d14c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d14c:	b480      	push	{r7}
 800d14e:	b087      	sub	sp, #28
 800d150:	af00      	add	r7, sp, #0
 800d152:	6078      	str	r0, [r7, #4]
 800d154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	6a1b      	ldr	r3, [r3, #32]
 800d15a:	f023 0201 	bic.w	r2, r3, #1
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	6a1b      	ldr	r3, [r3, #32]
 800d166:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	685b      	ldr	r3, [r3, #4]
 800d16c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d16e:	687b      	ldr	r3, [r7, #4]
 800d170:	699b      	ldr	r3, [r3, #24]
 800d172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d17a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d17c:	68fb      	ldr	r3, [r7, #12]
 800d17e:	f023 0303 	bic.w	r3, r3, #3
 800d182:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d184:	683b      	ldr	r3, [r7, #0]
 800d186:	681b      	ldr	r3, [r3, #0]
 800d188:	68fa      	ldr	r2, [r7, #12]
 800d18a:	4313      	orrs	r3, r2
 800d18c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d18e:	697b      	ldr	r3, [r7, #20]
 800d190:	f023 0302 	bic.w	r3, r3, #2
 800d194:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	689b      	ldr	r3, [r3, #8]
 800d19a:	697a      	ldr	r2, [r7, #20]
 800d19c:	4313      	orrs	r3, r2
 800d19e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	4a20      	ldr	r2, [pc, #128]	; (800d224 <TIM_OC1_SetConfig+0xd8>)
 800d1a4:	4293      	cmp	r3, r2
 800d1a6:	d003      	beq.n	800d1b0 <TIM_OC1_SetConfig+0x64>
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	4a1f      	ldr	r2, [pc, #124]	; (800d228 <TIM_OC1_SetConfig+0xdc>)
 800d1ac:	4293      	cmp	r3, r2
 800d1ae:	d10c      	bne.n	800d1ca <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d1b0:	697b      	ldr	r3, [r7, #20]
 800d1b2:	f023 0308 	bic.w	r3, r3, #8
 800d1b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d1b8:	683b      	ldr	r3, [r7, #0]
 800d1ba:	68db      	ldr	r3, [r3, #12]
 800d1bc:	697a      	ldr	r2, [r7, #20]
 800d1be:	4313      	orrs	r3, r2
 800d1c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d1c2:	697b      	ldr	r3, [r7, #20]
 800d1c4:	f023 0304 	bic.w	r3, r3, #4
 800d1c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	4a15      	ldr	r2, [pc, #84]	; (800d224 <TIM_OC1_SetConfig+0xd8>)
 800d1ce:	4293      	cmp	r3, r2
 800d1d0:	d003      	beq.n	800d1da <TIM_OC1_SetConfig+0x8e>
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	4a14      	ldr	r2, [pc, #80]	; (800d228 <TIM_OC1_SetConfig+0xdc>)
 800d1d6:	4293      	cmp	r3, r2
 800d1d8:	d111      	bne.n	800d1fe <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d1da:	693b      	ldr	r3, [r7, #16]
 800d1dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d1e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d1e2:	693b      	ldr	r3, [r7, #16]
 800d1e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d1e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d1ea:	683b      	ldr	r3, [r7, #0]
 800d1ec:	695b      	ldr	r3, [r3, #20]
 800d1ee:	693a      	ldr	r2, [r7, #16]
 800d1f0:	4313      	orrs	r3, r2
 800d1f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d1f4:	683b      	ldr	r3, [r7, #0]
 800d1f6:	699b      	ldr	r3, [r3, #24]
 800d1f8:	693a      	ldr	r2, [r7, #16]
 800d1fa:	4313      	orrs	r3, r2
 800d1fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	693a      	ldr	r2, [r7, #16]
 800d202:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	68fa      	ldr	r2, [r7, #12]
 800d208:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d20a:	683b      	ldr	r3, [r7, #0]
 800d20c:	685a      	ldr	r2, [r3, #4]
 800d20e:	687b      	ldr	r3, [r7, #4]
 800d210:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d212:	687b      	ldr	r3, [r7, #4]
 800d214:	697a      	ldr	r2, [r7, #20]
 800d216:	621a      	str	r2, [r3, #32]
}
 800d218:	bf00      	nop
 800d21a:	371c      	adds	r7, #28
 800d21c:	46bd      	mov	sp, r7
 800d21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d222:	4770      	bx	lr
 800d224:	40010000 	.word	0x40010000
 800d228:	40010400 	.word	0x40010400

0800d22c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d22c:	b480      	push	{r7}
 800d22e:	b087      	sub	sp, #28
 800d230:	af00      	add	r7, sp, #0
 800d232:	6078      	str	r0, [r7, #4]
 800d234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	6a1b      	ldr	r3, [r3, #32]
 800d23a:	f023 0210 	bic.w	r2, r3, #16
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	6a1b      	ldr	r3, [r3, #32]
 800d246:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	685b      	ldr	r3, [r3, #4]
 800d24c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d24e:	687b      	ldr	r3, [r7, #4]
 800d250:	699b      	ldr	r3, [r3, #24]
 800d252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d254:	68fb      	ldr	r3, [r7, #12]
 800d256:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d25a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d262:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d264:	683b      	ldr	r3, [r7, #0]
 800d266:	681b      	ldr	r3, [r3, #0]
 800d268:	021b      	lsls	r3, r3, #8
 800d26a:	68fa      	ldr	r2, [r7, #12]
 800d26c:	4313      	orrs	r3, r2
 800d26e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d270:	697b      	ldr	r3, [r7, #20]
 800d272:	f023 0320 	bic.w	r3, r3, #32
 800d276:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d278:	683b      	ldr	r3, [r7, #0]
 800d27a:	689b      	ldr	r3, [r3, #8]
 800d27c:	011b      	lsls	r3, r3, #4
 800d27e:	697a      	ldr	r2, [r7, #20]
 800d280:	4313      	orrs	r3, r2
 800d282:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	4a22      	ldr	r2, [pc, #136]	; (800d310 <TIM_OC2_SetConfig+0xe4>)
 800d288:	4293      	cmp	r3, r2
 800d28a:	d003      	beq.n	800d294 <TIM_OC2_SetConfig+0x68>
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	4a21      	ldr	r2, [pc, #132]	; (800d314 <TIM_OC2_SetConfig+0xe8>)
 800d290:	4293      	cmp	r3, r2
 800d292:	d10d      	bne.n	800d2b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d294:	697b      	ldr	r3, [r7, #20]
 800d296:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d29a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d29c:	683b      	ldr	r3, [r7, #0]
 800d29e:	68db      	ldr	r3, [r3, #12]
 800d2a0:	011b      	lsls	r3, r3, #4
 800d2a2:	697a      	ldr	r2, [r7, #20]
 800d2a4:	4313      	orrs	r3, r2
 800d2a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d2a8:	697b      	ldr	r3, [r7, #20]
 800d2aa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d2ae:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	4a17      	ldr	r2, [pc, #92]	; (800d310 <TIM_OC2_SetConfig+0xe4>)
 800d2b4:	4293      	cmp	r3, r2
 800d2b6:	d003      	beq.n	800d2c0 <TIM_OC2_SetConfig+0x94>
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	4a16      	ldr	r2, [pc, #88]	; (800d314 <TIM_OC2_SetConfig+0xe8>)
 800d2bc:	4293      	cmp	r3, r2
 800d2be:	d113      	bne.n	800d2e8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d2c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d2c8:	693b      	ldr	r3, [r7, #16]
 800d2ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d2ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d2d0:	683b      	ldr	r3, [r7, #0]
 800d2d2:	695b      	ldr	r3, [r3, #20]
 800d2d4:	009b      	lsls	r3, r3, #2
 800d2d6:	693a      	ldr	r2, [r7, #16]
 800d2d8:	4313      	orrs	r3, r2
 800d2da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	699b      	ldr	r3, [r3, #24]
 800d2e0:	009b      	lsls	r3, r3, #2
 800d2e2:	693a      	ldr	r2, [r7, #16]
 800d2e4:	4313      	orrs	r3, r2
 800d2e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	693a      	ldr	r2, [r7, #16]
 800d2ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	68fa      	ldr	r2, [r7, #12]
 800d2f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d2f4:	683b      	ldr	r3, [r7, #0]
 800d2f6:	685a      	ldr	r2, [r3, #4]
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	697a      	ldr	r2, [r7, #20]
 800d300:	621a      	str	r2, [r3, #32]
}
 800d302:	bf00      	nop
 800d304:	371c      	adds	r7, #28
 800d306:	46bd      	mov	sp, r7
 800d308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d30c:	4770      	bx	lr
 800d30e:	bf00      	nop
 800d310:	40010000 	.word	0x40010000
 800d314:	40010400 	.word	0x40010400

0800d318 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d318:	b480      	push	{r7}
 800d31a:	b087      	sub	sp, #28
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	6078      	str	r0, [r7, #4]
 800d320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	6a1b      	ldr	r3, [r3, #32]
 800d326:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	6a1b      	ldr	r3, [r3, #32]
 800d332:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d334:	687b      	ldr	r3, [r7, #4]
 800d336:	685b      	ldr	r3, [r3, #4]
 800d338:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	69db      	ldr	r3, [r3, #28]
 800d33e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d340:	68fb      	ldr	r3, [r7, #12]
 800d342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	f023 0303 	bic.w	r3, r3, #3
 800d34e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	68fa      	ldr	r2, [r7, #12]
 800d356:	4313      	orrs	r3, r2
 800d358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d35a:	697b      	ldr	r3, [r7, #20]
 800d35c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d360:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d362:	683b      	ldr	r3, [r7, #0]
 800d364:	689b      	ldr	r3, [r3, #8]
 800d366:	021b      	lsls	r3, r3, #8
 800d368:	697a      	ldr	r2, [r7, #20]
 800d36a:	4313      	orrs	r3, r2
 800d36c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	4a21      	ldr	r2, [pc, #132]	; (800d3f8 <TIM_OC3_SetConfig+0xe0>)
 800d372:	4293      	cmp	r3, r2
 800d374:	d003      	beq.n	800d37e <TIM_OC3_SetConfig+0x66>
 800d376:	687b      	ldr	r3, [r7, #4]
 800d378:	4a20      	ldr	r2, [pc, #128]	; (800d3fc <TIM_OC3_SetConfig+0xe4>)
 800d37a:	4293      	cmp	r3, r2
 800d37c:	d10d      	bne.n	800d39a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d37e:	697b      	ldr	r3, [r7, #20]
 800d380:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d384:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d386:	683b      	ldr	r3, [r7, #0]
 800d388:	68db      	ldr	r3, [r3, #12]
 800d38a:	021b      	lsls	r3, r3, #8
 800d38c:	697a      	ldr	r2, [r7, #20]
 800d38e:	4313      	orrs	r3, r2
 800d390:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d392:	697b      	ldr	r3, [r7, #20]
 800d394:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d398:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	4a16      	ldr	r2, [pc, #88]	; (800d3f8 <TIM_OC3_SetConfig+0xe0>)
 800d39e:	4293      	cmp	r3, r2
 800d3a0:	d003      	beq.n	800d3aa <TIM_OC3_SetConfig+0x92>
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	4a15      	ldr	r2, [pc, #84]	; (800d3fc <TIM_OC3_SetConfig+0xe4>)
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	d113      	bne.n	800d3d2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d3aa:	693b      	ldr	r3, [r7, #16]
 800d3ac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d3b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d3b2:	693b      	ldr	r3, [r7, #16]
 800d3b4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d3b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d3ba:	683b      	ldr	r3, [r7, #0]
 800d3bc:	695b      	ldr	r3, [r3, #20]
 800d3be:	011b      	lsls	r3, r3, #4
 800d3c0:	693a      	ldr	r2, [r7, #16]
 800d3c2:	4313      	orrs	r3, r2
 800d3c4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	699b      	ldr	r3, [r3, #24]
 800d3ca:	011b      	lsls	r3, r3, #4
 800d3cc:	693a      	ldr	r2, [r7, #16]
 800d3ce:	4313      	orrs	r3, r2
 800d3d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	693a      	ldr	r2, [r7, #16]
 800d3d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	68fa      	ldr	r2, [r7, #12]
 800d3dc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d3de:	683b      	ldr	r3, [r7, #0]
 800d3e0:	685a      	ldr	r2, [r3, #4]
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	697a      	ldr	r2, [r7, #20]
 800d3ea:	621a      	str	r2, [r3, #32]
}
 800d3ec:	bf00      	nop
 800d3ee:	371c      	adds	r7, #28
 800d3f0:	46bd      	mov	sp, r7
 800d3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3f6:	4770      	bx	lr
 800d3f8:	40010000 	.word	0x40010000
 800d3fc:	40010400 	.word	0x40010400

0800d400 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d400:	b480      	push	{r7}
 800d402:	b087      	sub	sp, #28
 800d404:	af00      	add	r7, sp, #0
 800d406:	6078      	str	r0, [r7, #4]
 800d408:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	6a1b      	ldr	r3, [r3, #32]
 800d40e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d416:	687b      	ldr	r3, [r7, #4]
 800d418:	6a1b      	ldr	r3, [r3, #32]
 800d41a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	685b      	ldr	r3, [r3, #4]
 800d420:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	69db      	ldr	r3, [r3, #28]
 800d426:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d42e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d436:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d438:	683b      	ldr	r3, [r7, #0]
 800d43a:	681b      	ldr	r3, [r3, #0]
 800d43c:	021b      	lsls	r3, r3, #8
 800d43e:	68fa      	ldr	r2, [r7, #12]
 800d440:	4313      	orrs	r3, r2
 800d442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d444:	693b      	ldr	r3, [r7, #16]
 800d446:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d44a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d44c:	683b      	ldr	r3, [r7, #0]
 800d44e:	689b      	ldr	r3, [r3, #8]
 800d450:	031b      	lsls	r3, r3, #12
 800d452:	693a      	ldr	r2, [r7, #16]
 800d454:	4313      	orrs	r3, r2
 800d456:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d458:	687b      	ldr	r3, [r7, #4]
 800d45a:	4a12      	ldr	r2, [pc, #72]	; (800d4a4 <TIM_OC4_SetConfig+0xa4>)
 800d45c:	4293      	cmp	r3, r2
 800d45e:	d003      	beq.n	800d468 <TIM_OC4_SetConfig+0x68>
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	4a11      	ldr	r2, [pc, #68]	; (800d4a8 <TIM_OC4_SetConfig+0xa8>)
 800d464:	4293      	cmp	r3, r2
 800d466:	d109      	bne.n	800d47c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d468:	697b      	ldr	r3, [r7, #20]
 800d46a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d46e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d470:	683b      	ldr	r3, [r7, #0]
 800d472:	695b      	ldr	r3, [r3, #20]
 800d474:	019b      	lsls	r3, r3, #6
 800d476:	697a      	ldr	r2, [r7, #20]
 800d478:	4313      	orrs	r3, r2
 800d47a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	697a      	ldr	r2, [r7, #20]
 800d480:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	68fa      	ldr	r2, [r7, #12]
 800d486:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d488:	683b      	ldr	r3, [r7, #0]
 800d48a:	685a      	ldr	r2, [r3, #4]
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	693a      	ldr	r2, [r7, #16]
 800d494:	621a      	str	r2, [r3, #32]
}
 800d496:	bf00      	nop
 800d498:	371c      	adds	r7, #28
 800d49a:	46bd      	mov	sp, r7
 800d49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4a0:	4770      	bx	lr
 800d4a2:	bf00      	nop
 800d4a4:	40010000 	.word	0x40010000
 800d4a8:	40010400 	.word	0x40010400

0800d4ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d4ac:	b480      	push	{r7}
 800d4ae:	b087      	sub	sp, #28
 800d4b0:	af00      	add	r7, sp, #0
 800d4b2:	60f8      	str	r0, [r7, #12]
 800d4b4:	60b9      	str	r1, [r7, #8]
 800d4b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	6a1b      	ldr	r3, [r3, #32]
 800d4bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	6a1b      	ldr	r3, [r3, #32]
 800d4c2:	f023 0201 	bic.w	r2, r3, #1
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	699b      	ldr	r3, [r3, #24]
 800d4ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d4d0:	693b      	ldr	r3, [r7, #16]
 800d4d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d4d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	011b      	lsls	r3, r3, #4
 800d4dc:	693a      	ldr	r2, [r7, #16]
 800d4de:	4313      	orrs	r3, r2
 800d4e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d4e2:	697b      	ldr	r3, [r7, #20]
 800d4e4:	f023 030a 	bic.w	r3, r3, #10
 800d4e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d4ea:	697a      	ldr	r2, [r7, #20]
 800d4ec:	68bb      	ldr	r3, [r7, #8]
 800d4ee:	4313      	orrs	r3, r2
 800d4f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	693a      	ldr	r2, [r7, #16]
 800d4f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	697a      	ldr	r2, [r7, #20]
 800d4fc:	621a      	str	r2, [r3, #32]
}
 800d4fe:	bf00      	nop
 800d500:	371c      	adds	r7, #28
 800d502:	46bd      	mov	sp, r7
 800d504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d508:	4770      	bx	lr

0800d50a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d50a:	b480      	push	{r7}
 800d50c:	b087      	sub	sp, #28
 800d50e:	af00      	add	r7, sp, #0
 800d510:	60f8      	str	r0, [r7, #12]
 800d512:	60b9      	str	r1, [r7, #8]
 800d514:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	6a1b      	ldr	r3, [r3, #32]
 800d51a:	f023 0210 	bic.w	r2, r3, #16
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d522:	68fb      	ldr	r3, [r7, #12]
 800d524:	699b      	ldr	r3, [r3, #24]
 800d526:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	6a1b      	ldr	r3, [r3, #32]
 800d52c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d52e:	697b      	ldr	r3, [r7, #20]
 800d530:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d534:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	031b      	lsls	r3, r3, #12
 800d53a:	697a      	ldr	r2, [r7, #20]
 800d53c:	4313      	orrs	r3, r2
 800d53e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d540:	693b      	ldr	r3, [r7, #16]
 800d542:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d546:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d548:	68bb      	ldr	r3, [r7, #8]
 800d54a:	011b      	lsls	r3, r3, #4
 800d54c:	693a      	ldr	r2, [r7, #16]
 800d54e:	4313      	orrs	r3, r2
 800d550:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d552:	68fb      	ldr	r3, [r7, #12]
 800d554:	697a      	ldr	r2, [r7, #20]
 800d556:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	693a      	ldr	r2, [r7, #16]
 800d55c:	621a      	str	r2, [r3, #32]
}
 800d55e:	bf00      	nop
 800d560:	371c      	adds	r7, #28
 800d562:	46bd      	mov	sp, r7
 800d564:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d568:	4770      	bx	lr

0800d56a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d56a:	b480      	push	{r7}
 800d56c:	b085      	sub	sp, #20
 800d56e:	af00      	add	r7, sp, #0
 800d570:	6078      	str	r0, [r7, #4]
 800d572:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d574:	687b      	ldr	r3, [r7, #4]
 800d576:	689b      	ldr	r3, [r3, #8]
 800d578:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d580:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d582:	683a      	ldr	r2, [r7, #0]
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	4313      	orrs	r3, r2
 800d588:	f043 0307 	orr.w	r3, r3, #7
 800d58c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	68fa      	ldr	r2, [r7, #12]
 800d592:	609a      	str	r2, [r3, #8]
}
 800d594:	bf00      	nop
 800d596:	3714      	adds	r7, #20
 800d598:	46bd      	mov	sp, r7
 800d59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d59e:	4770      	bx	lr

0800d5a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d5a0:	b480      	push	{r7}
 800d5a2:	b087      	sub	sp, #28
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	60f8      	str	r0, [r7, #12]
 800d5a8:	60b9      	str	r1, [r7, #8]
 800d5aa:	607a      	str	r2, [r7, #4]
 800d5ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	689b      	ldr	r3, [r3, #8]
 800d5b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d5b4:	697b      	ldr	r3, [r7, #20]
 800d5b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d5ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d5bc:	683b      	ldr	r3, [r7, #0]
 800d5be:	021a      	lsls	r2, r3, #8
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	431a      	orrs	r2, r3
 800d5c4:	68bb      	ldr	r3, [r7, #8]
 800d5c6:	4313      	orrs	r3, r2
 800d5c8:	697a      	ldr	r2, [r7, #20]
 800d5ca:	4313      	orrs	r3, r2
 800d5cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d5ce:	68fb      	ldr	r3, [r7, #12]
 800d5d0:	697a      	ldr	r2, [r7, #20]
 800d5d2:	609a      	str	r2, [r3, #8]
}
 800d5d4:	bf00      	nop
 800d5d6:	371c      	adds	r7, #28
 800d5d8:	46bd      	mov	sp, r7
 800d5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5de:	4770      	bx	lr

0800d5e0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d5e0:	b480      	push	{r7}
 800d5e2:	b087      	sub	sp, #28
 800d5e4:	af00      	add	r7, sp, #0
 800d5e6:	60f8      	str	r0, [r7, #12]
 800d5e8:	60b9      	str	r1, [r7, #8]
 800d5ea:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d5ec:	68bb      	ldr	r3, [r7, #8]
 800d5ee:	f003 031f 	and.w	r3, r3, #31
 800d5f2:	2201      	movs	r2, #1
 800d5f4:	fa02 f303 	lsl.w	r3, r2, r3
 800d5f8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	6a1a      	ldr	r2, [r3, #32]
 800d5fe:	697b      	ldr	r3, [r7, #20]
 800d600:	43db      	mvns	r3, r3
 800d602:	401a      	ands	r2, r3
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	6a1a      	ldr	r2, [r3, #32]
 800d60c:	68bb      	ldr	r3, [r7, #8]
 800d60e:	f003 031f 	and.w	r3, r3, #31
 800d612:	6879      	ldr	r1, [r7, #4]
 800d614:	fa01 f303 	lsl.w	r3, r1, r3
 800d618:	431a      	orrs	r2, r3
 800d61a:	68fb      	ldr	r3, [r7, #12]
 800d61c:	621a      	str	r2, [r3, #32]
}
 800d61e:	bf00      	nop
 800d620:	371c      	adds	r7, #28
 800d622:	46bd      	mov	sp, r7
 800d624:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d628:	4770      	bx	lr
	...

0800d62c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d62c:	b480      	push	{r7}
 800d62e:	b085      	sub	sp, #20
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
 800d634:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d63c:	2b01      	cmp	r3, #1
 800d63e:	d101      	bne.n	800d644 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d640:	2302      	movs	r3, #2
 800d642:	e05a      	b.n	800d6fa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	2201      	movs	r2, #1
 800d648:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d64c:	687b      	ldr	r3, [r7, #4]
 800d64e:	2202      	movs	r2, #2
 800d650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	685b      	ldr	r3, [r3, #4]
 800d65a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	689b      	ldr	r3, [r3, #8]
 800d662:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d66a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d66c:	683b      	ldr	r3, [r7, #0]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	68fa      	ldr	r2, [r7, #12]
 800d672:	4313      	orrs	r3, r2
 800d674:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	68fa      	ldr	r2, [r7, #12]
 800d67c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	4a21      	ldr	r2, [pc, #132]	; (800d708 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d684:	4293      	cmp	r3, r2
 800d686:	d022      	beq.n	800d6ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	681b      	ldr	r3, [r3, #0]
 800d68c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d690:	d01d      	beq.n	800d6ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	681b      	ldr	r3, [r3, #0]
 800d696:	4a1d      	ldr	r2, [pc, #116]	; (800d70c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d698:	4293      	cmp	r3, r2
 800d69a:	d018      	beq.n	800d6ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d69c:	687b      	ldr	r3, [r7, #4]
 800d69e:	681b      	ldr	r3, [r3, #0]
 800d6a0:	4a1b      	ldr	r2, [pc, #108]	; (800d710 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d6a2:	4293      	cmp	r3, r2
 800d6a4:	d013      	beq.n	800d6ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	681b      	ldr	r3, [r3, #0]
 800d6aa:	4a1a      	ldr	r2, [pc, #104]	; (800d714 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d6ac:	4293      	cmp	r3, r2
 800d6ae:	d00e      	beq.n	800d6ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	4a18      	ldr	r2, [pc, #96]	; (800d718 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d6b6:	4293      	cmp	r3, r2
 800d6b8:	d009      	beq.n	800d6ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	4a17      	ldr	r2, [pc, #92]	; (800d71c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d6c0:	4293      	cmp	r3, r2
 800d6c2:	d004      	beq.n	800d6ce <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	4a15      	ldr	r2, [pc, #84]	; (800d720 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d6ca:	4293      	cmp	r3, r2
 800d6cc:	d10c      	bne.n	800d6e8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d6ce:	68bb      	ldr	r3, [r7, #8]
 800d6d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d6d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d6d6:	683b      	ldr	r3, [r7, #0]
 800d6d8:	685b      	ldr	r3, [r3, #4]
 800d6da:	68ba      	ldr	r2, [r7, #8]
 800d6dc:	4313      	orrs	r3, r2
 800d6de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d6e0:	687b      	ldr	r3, [r7, #4]
 800d6e2:	681b      	ldr	r3, [r3, #0]
 800d6e4:	68ba      	ldr	r2, [r7, #8]
 800d6e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	2201      	movs	r2, #1
 800d6ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d6f0:	687b      	ldr	r3, [r7, #4]
 800d6f2:	2200      	movs	r2, #0
 800d6f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d6f8:	2300      	movs	r3, #0
}
 800d6fa:	4618      	mov	r0, r3
 800d6fc:	3714      	adds	r7, #20
 800d6fe:	46bd      	mov	sp, r7
 800d700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d704:	4770      	bx	lr
 800d706:	bf00      	nop
 800d708:	40010000 	.word	0x40010000
 800d70c:	40000400 	.word	0x40000400
 800d710:	40000800 	.word	0x40000800
 800d714:	40000c00 	.word	0x40000c00
 800d718:	40010400 	.word	0x40010400
 800d71c:	40014000 	.word	0x40014000
 800d720:	40001800 	.word	0x40001800

0800d724 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d724:	b480      	push	{r7}
 800d726:	b083      	sub	sp, #12
 800d728:	af00      	add	r7, sp, #0
 800d72a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d72c:	bf00      	nop
 800d72e:	370c      	adds	r7, #12
 800d730:	46bd      	mov	sp, r7
 800d732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d736:	4770      	bx	lr

0800d738 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d738:	b480      	push	{r7}
 800d73a:	b083      	sub	sp, #12
 800d73c:	af00      	add	r7, sp, #0
 800d73e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d740:	bf00      	nop
 800d742:	370c      	adds	r7, #12
 800d744:	46bd      	mov	sp, r7
 800d746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74a:	4770      	bx	lr

0800d74c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d74c:	b084      	sub	sp, #16
 800d74e:	b580      	push	{r7, lr}
 800d750:	b084      	sub	sp, #16
 800d752:	af00      	add	r7, sp, #0
 800d754:	6078      	str	r0, [r7, #4]
 800d756:	f107 001c 	add.w	r0, r7, #28
 800d75a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800d75e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d760:	2b01      	cmp	r3, #1
 800d762:	d122      	bne.n	800d7aa <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d768:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d76c:	687b      	ldr	r3, [r7, #4]
 800d76e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	68db      	ldr	r3, [r3, #12]
 800d774:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800d778:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d77c:	687a      	ldr	r2, [r7, #4]
 800d77e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	68db      	ldr	r3, [r3, #12]
 800d784:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800d788:	687b      	ldr	r3, [r7, #4]
 800d78a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800d78c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d78e:	2b01      	cmp	r3, #1
 800d790:	d105      	bne.n	800d79e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	68db      	ldr	r3, [r3, #12]
 800d796:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800d79e:	6878      	ldr	r0, [r7, #4]
 800d7a0:	f000 f94a 	bl	800da38 <USB_CoreReset>
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	73fb      	strb	r3, [r7, #15]
 800d7a8:	e01a      	b.n	800d7e0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	68db      	ldr	r3, [r3, #12]
 800d7ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800d7b6:	6878      	ldr	r0, [r7, #4]
 800d7b8:	f000 f93e 	bl	800da38 <USB_CoreReset>
 800d7bc:	4603      	mov	r3, r0
 800d7be:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800d7c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d106      	bne.n	800d7d4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7ca:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	639a      	str	r2, [r3, #56]	; 0x38
 800d7d2:	e005      	b.n	800d7e0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800d7d4:	687b      	ldr	r3, [r7, #4]
 800d7d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d7d8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800d7e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d7e2:	2b01      	cmp	r3, #1
 800d7e4:	d10b      	bne.n	800d7fe <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	689b      	ldr	r3, [r3, #8]
 800d7ea:	f043 0206 	orr.w	r2, r3, #6
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	689b      	ldr	r3, [r3, #8]
 800d7f6:	f043 0220 	orr.w	r2, r3, #32
 800d7fa:	687b      	ldr	r3, [r7, #4]
 800d7fc:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800d7fe:	7bfb      	ldrb	r3, [r7, #15]
}
 800d800:	4618      	mov	r0, r3
 800d802:	3710      	adds	r7, #16
 800d804:	46bd      	mov	sp, r7
 800d806:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d80a:	b004      	add	sp, #16
 800d80c:	4770      	bx	lr

0800d80e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d80e:	b480      	push	{r7}
 800d810:	b083      	sub	sp, #12
 800d812:	af00      	add	r7, sp, #0
 800d814:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	689b      	ldr	r3, [r3, #8]
 800d81a:	f043 0201 	orr.w	r2, r3, #1
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d822:	2300      	movs	r3, #0
}
 800d824:	4618      	mov	r0, r3
 800d826:	370c      	adds	r7, #12
 800d828:	46bd      	mov	sp, r7
 800d82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82e:	4770      	bx	lr

0800d830 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d830:	b480      	push	{r7}
 800d832:	b083      	sub	sp, #12
 800d834:	af00      	add	r7, sp, #0
 800d836:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	689b      	ldr	r3, [r3, #8]
 800d83c:	f023 0201 	bic.w	r2, r3, #1
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d844:	2300      	movs	r3, #0
}
 800d846:	4618      	mov	r0, r3
 800d848:	370c      	adds	r7, #12
 800d84a:	46bd      	mov	sp, r7
 800d84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d850:	4770      	bx	lr

0800d852 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800d852:	b580      	push	{r7, lr}
 800d854:	b082      	sub	sp, #8
 800d856:	af00      	add	r7, sp, #0
 800d858:	6078      	str	r0, [r7, #4]
 800d85a:	460b      	mov	r3, r1
 800d85c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	68db      	ldr	r3, [r3, #12]
 800d862:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800d86a:	78fb      	ldrb	r3, [r7, #3]
 800d86c:	2b01      	cmp	r3, #1
 800d86e:	d106      	bne.n	800d87e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	68db      	ldr	r3, [r3, #12]
 800d874:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800d878:	687b      	ldr	r3, [r7, #4]
 800d87a:	60da      	str	r2, [r3, #12]
 800d87c:	e00b      	b.n	800d896 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800d87e:	78fb      	ldrb	r3, [r7, #3]
 800d880:	2b00      	cmp	r3, #0
 800d882:	d106      	bne.n	800d892 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	68db      	ldr	r3, [r3, #12]
 800d888:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	60da      	str	r2, [r3, #12]
 800d890:	e001      	b.n	800d896 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800d892:	2301      	movs	r3, #1
 800d894:	e003      	b.n	800d89e <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800d896:	2032      	movs	r0, #50	; 0x32
 800d898:	f7f9 f8ea 	bl	8006a70 <HAL_Delay>

  return HAL_OK;
 800d89c:	2300      	movs	r3, #0
}
 800d89e:	4618      	mov	r0, r3
 800d8a0:	3708      	adds	r7, #8
 800d8a2:	46bd      	mov	sp, r7
 800d8a4:	bd80      	pop	{r7, pc}
	...

0800d8a8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d8a8:	b480      	push	{r7}
 800d8aa:	b085      	sub	sp, #20
 800d8ac:	af00      	add	r7, sp, #0
 800d8ae:	6078      	str	r0, [r7, #4]
 800d8b0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800d8b2:	2300      	movs	r3, #0
 800d8b4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d8b6:	683b      	ldr	r3, [r7, #0]
 800d8b8:	019b      	lsls	r3, r3, #6
 800d8ba:	f043 0220 	orr.w	r2, r3, #32
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	3301      	adds	r3, #1
 800d8c6:	60fb      	str	r3, [r7, #12]
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	4a09      	ldr	r2, [pc, #36]	; (800d8f0 <USB_FlushTxFifo+0x48>)
 800d8cc:	4293      	cmp	r3, r2
 800d8ce:	d901      	bls.n	800d8d4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800d8d0:	2303      	movs	r3, #3
 800d8d2:	e006      	b.n	800d8e2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	691b      	ldr	r3, [r3, #16]
 800d8d8:	f003 0320 	and.w	r3, r3, #32
 800d8dc:	2b20      	cmp	r3, #32
 800d8de:	d0f0      	beq.n	800d8c2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800d8e0:	2300      	movs	r3, #0
}
 800d8e2:	4618      	mov	r0, r3
 800d8e4:	3714      	adds	r7, #20
 800d8e6:	46bd      	mov	sp, r7
 800d8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ec:	4770      	bx	lr
 800d8ee:	bf00      	nop
 800d8f0:	00030d40 	.word	0x00030d40

0800d8f4 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d8f4:	b480      	push	{r7}
 800d8f6:	b085      	sub	sp, #20
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	2210      	movs	r2, #16
 800d904:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800d906:	68fb      	ldr	r3, [r7, #12]
 800d908:	3301      	adds	r3, #1
 800d90a:	60fb      	str	r3, [r7, #12]
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	4a09      	ldr	r2, [pc, #36]	; (800d934 <USB_FlushRxFifo+0x40>)
 800d910:	4293      	cmp	r3, r2
 800d912:	d901      	bls.n	800d918 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800d914:	2303      	movs	r3, #3
 800d916:	e006      	b.n	800d926 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	691b      	ldr	r3, [r3, #16]
 800d91c:	f003 0310 	and.w	r3, r3, #16
 800d920:	2b10      	cmp	r3, #16
 800d922:	d0f0      	beq.n	800d906 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800d924:	2300      	movs	r3, #0
}
 800d926:	4618      	mov	r0, r3
 800d928:	3714      	adds	r7, #20
 800d92a:	46bd      	mov	sp, r7
 800d92c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d930:	4770      	bx	lr
 800d932:	bf00      	nop
 800d934:	00030d40 	.word	0x00030d40

0800d938 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800d938:	b480      	push	{r7}
 800d93a:	b089      	sub	sp, #36	; 0x24
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	60f8      	str	r0, [r7, #12]
 800d940:	60b9      	str	r1, [r7, #8]
 800d942:	4611      	mov	r1, r2
 800d944:	461a      	mov	r2, r3
 800d946:	460b      	mov	r3, r1
 800d948:	71fb      	strb	r3, [r7, #7]
 800d94a:	4613      	mov	r3, r2
 800d94c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800d952:	68bb      	ldr	r3, [r7, #8]
 800d954:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800d956:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800d95a:	2b00      	cmp	r3, #0
 800d95c:	d11a      	bne.n	800d994 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800d95e:	88bb      	ldrh	r3, [r7, #4]
 800d960:	3303      	adds	r3, #3
 800d962:	089b      	lsrs	r3, r3, #2
 800d964:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800d966:	2300      	movs	r3, #0
 800d968:	61bb      	str	r3, [r7, #24]
 800d96a:	e00f      	b.n	800d98c <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800d96c:	79fb      	ldrb	r3, [r7, #7]
 800d96e:	031a      	lsls	r2, r3, #12
 800d970:	697b      	ldr	r3, [r7, #20]
 800d972:	4413      	add	r3, r2
 800d974:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d978:	461a      	mov	r2, r3
 800d97a:	69fb      	ldr	r3, [r7, #28]
 800d97c:	681b      	ldr	r3, [r3, #0]
 800d97e:	6013      	str	r3, [r2, #0]
      pSrc++;
 800d980:	69fb      	ldr	r3, [r7, #28]
 800d982:	3304      	adds	r3, #4
 800d984:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800d986:	69bb      	ldr	r3, [r7, #24]
 800d988:	3301      	adds	r3, #1
 800d98a:	61bb      	str	r3, [r7, #24]
 800d98c:	69ba      	ldr	r2, [r7, #24]
 800d98e:	693b      	ldr	r3, [r7, #16]
 800d990:	429a      	cmp	r2, r3
 800d992:	d3eb      	bcc.n	800d96c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800d994:	2300      	movs	r3, #0
}
 800d996:	4618      	mov	r0, r3
 800d998:	3724      	adds	r7, #36	; 0x24
 800d99a:	46bd      	mov	sp, r7
 800d99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a0:	4770      	bx	lr

0800d9a2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800d9a2:	b480      	push	{r7}
 800d9a4:	b089      	sub	sp, #36	; 0x24
 800d9a6:	af00      	add	r7, sp, #0
 800d9a8:	60f8      	str	r0, [r7, #12]
 800d9aa:	60b9      	str	r1, [r7, #8]
 800d9ac:	4613      	mov	r3, r2
 800d9ae:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d9b0:	68fb      	ldr	r3, [r7, #12]
 800d9b2:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800d9b4:	68bb      	ldr	r3, [r7, #8]
 800d9b6:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800d9b8:	88fb      	ldrh	r3, [r7, #6]
 800d9ba:	3303      	adds	r3, #3
 800d9bc:	089b      	lsrs	r3, r3, #2
 800d9be:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	61bb      	str	r3, [r7, #24]
 800d9c4:	e00b      	b.n	800d9de <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800d9c6:	697b      	ldr	r3, [r7, #20]
 800d9c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d9cc:	681a      	ldr	r2, [r3, #0]
 800d9ce:	69fb      	ldr	r3, [r7, #28]
 800d9d0:	601a      	str	r2, [r3, #0]
    pDest++;
 800d9d2:	69fb      	ldr	r3, [r7, #28]
 800d9d4:	3304      	adds	r3, #4
 800d9d6:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800d9d8:	69bb      	ldr	r3, [r7, #24]
 800d9da:	3301      	adds	r3, #1
 800d9dc:	61bb      	str	r3, [r7, #24]
 800d9de:	69ba      	ldr	r2, [r7, #24]
 800d9e0:	693b      	ldr	r3, [r7, #16]
 800d9e2:	429a      	cmp	r2, r3
 800d9e4:	d3ef      	bcc.n	800d9c6 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800d9e6:	69fb      	ldr	r3, [r7, #28]
}
 800d9e8:	4618      	mov	r0, r3
 800d9ea:	3724      	adds	r7, #36	; 0x24
 800d9ec:	46bd      	mov	sp, r7
 800d9ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9f2:	4770      	bx	lr

0800d9f4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800d9f4:	b480      	push	{r7}
 800d9f6:	b085      	sub	sp, #20
 800d9f8:	af00      	add	r7, sp, #0
 800d9fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	695b      	ldr	r3, [r3, #20]
 800da00:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	699b      	ldr	r3, [r3, #24]
 800da06:	68fa      	ldr	r2, [r7, #12]
 800da08:	4013      	ands	r3, r2
 800da0a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800da0c:	68fb      	ldr	r3, [r7, #12]
}
 800da0e:	4618      	mov	r0, r3
 800da10:	3714      	adds	r7, #20
 800da12:	46bd      	mov	sp, r7
 800da14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da18:	4770      	bx	lr

0800da1a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800da1a:	b480      	push	{r7}
 800da1c:	b083      	sub	sp, #12
 800da1e:	af00      	add	r7, sp, #0
 800da20:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	695b      	ldr	r3, [r3, #20]
 800da26:	f003 0301 	and.w	r3, r3, #1
}
 800da2a:	4618      	mov	r0, r3
 800da2c:	370c      	adds	r7, #12
 800da2e:	46bd      	mov	sp, r7
 800da30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da34:	4770      	bx	lr
	...

0800da38 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800da38:	b480      	push	{r7}
 800da3a:	b085      	sub	sp, #20
 800da3c:	af00      	add	r7, sp, #0
 800da3e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800da40:	2300      	movs	r3, #0
 800da42:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	3301      	adds	r3, #1
 800da48:	60fb      	str	r3, [r7, #12]
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	4a13      	ldr	r2, [pc, #76]	; (800da9c <USB_CoreReset+0x64>)
 800da4e:	4293      	cmp	r3, r2
 800da50:	d901      	bls.n	800da56 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800da52:	2303      	movs	r3, #3
 800da54:	e01b      	b.n	800da8e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	691b      	ldr	r3, [r3, #16]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	daf2      	bge.n	800da44 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800da5e:	2300      	movs	r3, #0
 800da60:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	691b      	ldr	r3, [r3, #16]
 800da66:	f043 0201 	orr.w	r2, r3, #1
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800da6e:	68fb      	ldr	r3, [r7, #12]
 800da70:	3301      	adds	r3, #1
 800da72:	60fb      	str	r3, [r7, #12]
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	4a09      	ldr	r2, [pc, #36]	; (800da9c <USB_CoreReset+0x64>)
 800da78:	4293      	cmp	r3, r2
 800da7a:	d901      	bls.n	800da80 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800da7c:	2303      	movs	r3, #3
 800da7e:	e006      	b.n	800da8e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	691b      	ldr	r3, [r3, #16]
 800da84:	f003 0301 	and.w	r3, r3, #1
 800da88:	2b01      	cmp	r3, #1
 800da8a:	d0f0      	beq.n	800da6e <USB_CoreReset+0x36>

  return HAL_OK;
 800da8c:	2300      	movs	r3, #0
}
 800da8e:	4618      	mov	r0, r3
 800da90:	3714      	adds	r7, #20
 800da92:	46bd      	mov	sp, r7
 800da94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da98:	4770      	bx	lr
 800da9a:	bf00      	nop
 800da9c:	00030d40 	.word	0x00030d40

0800daa0 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800daa0:	b084      	sub	sp, #16
 800daa2:	b580      	push	{r7, lr}
 800daa4:	b084      	sub	sp, #16
 800daa6:	af00      	add	r7, sp, #0
 800daa8:	6078      	str	r0, [r7, #4]
 800daaa:	f107 001c 	add.w	r0, r7, #28
 800daae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800dab6:	68bb      	ldr	r3, [r7, #8]
 800dab8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800dabc:	461a      	mov	r2, r3
 800dabe:	2300      	movs	r3, #0
 800dac0:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dac6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800daca:	687b      	ldr	r3, [r7, #4]
 800dacc:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dad2:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800dade:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800dae6:	687b      	ldr	r3, [r7, #4]
 800dae8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800daea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d018      	beq.n	800db24 <USB_HostInit+0x84>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800daf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800daf4:	2b01      	cmp	r3, #1
 800daf6:	d10a      	bne.n	800db0e <USB_HostInit+0x6e>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800daf8:	68bb      	ldr	r3, [r7, #8]
 800dafa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dafe:	681b      	ldr	r3, [r3, #0]
 800db00:	68ba      	ldr	r2, [r7, #8]
 800db02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800db06:	f043 0304 	orr.w	r3, r3, #4
 800db0a:	6013      	str	r3, [r2, #0]
 800db0c:	e014      	b.n	800db38 <USB_HostInit+0x98>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800db0e:	68bb      	ldr	r3, [r7, #8]
 800db10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	68ba      	ldr	r2, [r7, #8]
 800db18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800db1c:	f023 0304 	bic.w	r3, r3, #4
 800db20:	6013      	str	r3, [r2, #0]
 800db22:	e009      	b.n	800db38 <USB_HostInit+0x98>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800db24:	68bb      	ldr	r3, [r7, #8]
 800db26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800db2a:	681b      	ldr	r3, [r3, #0]
 800db2c:	68ba      	ldr	r2, [r7, #8]
 800db2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800db32:	f023 0304 	bic.w	r3, r3, #4
 800db36:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800db38:	2110      	movs	r1, #16
 800db3a:	6878      	ldr	r0, [r7, #4]
 800db3c:	f7ff feb4 	bl	800d8a8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	f7ff fed7 	bl	800d8f4 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800db46:	2300      	movs	r3, #0
 800db48:	60fb      	str	r3, [r7, #12]
 800db4a:	e015      	b.n	800db78 <USB_HostInit+0xd8>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	015a      	lsls	r2, r3, #5
 800db50:	68bb      	ldr	r3, [r7, #8]
 800db52:	4413      	add	r3, r2
 800db54:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800db58:	461a      	mov	r2, r3
 800db5a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800db5e:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	015a      	lsls	r2, r3, #5
 800db64:	68bb      	ldr	r3, [r7, #8]
 800db66:	4413      	add	r3, r2
 800db68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800db6c:	461a      	mov	r2, r3
 800db6e:	2300      	movs	r3, #0
 800db70:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800db72:	68fb      	ldr	r3, [r7, #12]
 800db74:	3301      	adds	r3, #1
 800db76:	60fb      	str	r3, [r7, #12]
 800db78:	6a3b      	ldr	r3, [r7, #32]
 800db7a:	68fa      	ldr	r2, [r7, #12]
 800db7c:	429a      	cmp	r2, r3
 800db7e:	d3e5      	bcc.n	800db4c <USB_HostInit+0xac>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800db80:	2101      	movs	r1, #1
 800db82:	6878      	ldr	r0, [r7, #4]
 800db84:	f000 f8ac 	bl	800dce0 <USB_DriveVbus>

  HAL_Delay(200U);
 800db88:	20c8      	movs	r0, #200	; 0xc8
 800db8a:	f7f8 ff71 	bl	8006a70 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	2200      	movs	r2, #0
 800db92:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800db94:	687b      	ldr	r3, [r7, #4]
 800db96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800db9a:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d00b      	beq.n	800dbc0 <USB_HostInit+0x120>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f44f 7200 	mov.w	r2, #512	; 0x200
 800dbae:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	4a14      	ldr	r2, [pc, #80]	; (800dc04 <USB_HostInit+0x164>)
 800dbb4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	4a13      	ldr	r2, [pc, #76]	; (800dc08 <USB_HostInit+0x168>)
 800dbba:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800dbbe:	e009      	b.n	800dbd4 <USB_HostInit+0x134>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800dbc0:	687b      	ldr	r3, [r7, #4]
 800dbc2:	2280      	movs	r2, #128	; 0x80
 800dbc4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	4a10      	ldr	r2, [pc, #64]	; (800dc0c <USB_HostInit+0x16c>)
 800dbca:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	4a10      	ldr	r2, [pc, #64]	; (800dc10 <USB_HostInit+0x170>)
 800dbd0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800dbd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d105      	bne.n	800dbe6 <USB_HostInit+0x146>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800dbda:	687b      	ldr	r3, [r7, #4]
 800dbdc:	699b      	ldr	r3, [r3, #24]
 800dbde:	f043 0210 	orr.w	r2, r3, #16
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800dbe6:	687b      	ldr	r3, [r7, #4]
 800dbe8:	699a      	ldr	r2, [r3, #24]
 800dbea:	4b0a      	ldr	r3, [pc, #40]	; (800dc14 <USB_HostInit+0x174>)
 800dbec:	4313      	orrs	r3, r2
 800dbee:	687a      	ldr	r2, [r7, #4]
 800dbf0:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800dbf2:	2300      	movs	r3, #0
}
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	3710      	adds	r7, #16
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800dbfe:	b004      	add	sp, #16
 800dc00:	4770      	bx	lr
 800dc02:	bf00      	nop
 800dc04:	01000200 	.word	0x01000200
 800dc08:	00e00300 	.word	0x00e00300
 800dc0c:	00600080 	.word	0x00600080
 800dc10:	004000e0 	.word	0x004000e0
 800dc14:	a3200008 	.word	0xa3200008

0800dc18 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800dc18:	b480      	push	{r7}
 800dc1a:	b085      	sub	sp, #20
 800dc1c:	af00      	add	r7, sp, #0
 800dc1e:	6078      	str	r0, [r7, #4]
 800dc20:	460b      	mov	r3, r1
 800dc22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	68fa      	ldr	r2, [r7, #12]
 800dc32:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800dc36:	f023 0303 	bic.w	r3, r3, #3
 800dc3a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dc42:	681a      	ldr	r2, [r3, #0]
 800dc44:	78fb      	ldrb	r3, [r7, #3]
 800dc46:	f003 0303 	and.w	r3, r3, #3
 800dc4a:	68f9      	ldr	r1, [r7, #12]
 800dc4c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800dc50:	4313      	orrs	r3, r2
 800dc52:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800dc54:	78fb      	ldrb	r3, [r7, #3]
 800dc56:	2b01      	cmp	r3, #1
 800dc58:	d107      	bne.n	800dc6a <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800dc5a:	68fb      	ldr	r3, [r7, #12]
 800dc5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dc60:	461a      	mov	r2, r3
 800dc62:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800dc66:	6053      	str	r3, [r2, #4]
 800dc68:	e009      	b.n	800dc7e <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800dc6a:	78fb      	ldrb	r3, [r7, #3]
 800dc6c:	2b02      	cmp	r3, #2
 800dc6e:	d106      	bne.n	800dc7e <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dc76:	461a      	mov	r2, r3
 800dc78:	f241 7370 	movw	r3, #6000	; 0x1770
 800dc7c:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800dc7e:	2300      	movs	r3, #0
}
 800dc80:	4618      	mov	r0, r3
 800dc82:	3714      	adds	r7, #20
 800dc84:	46bd      	mov	sp, r7
 800dc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc8a:	4770      	bx	lr

0800dc8c <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800dc8c:	b580      	push	{r7, lr}
 800dc8e:	b084      	sub	sp, #16
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc94:	687b      	ldr	r3, [r7, #4]
 800dc96:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800dc98:	2300      	movs	r3, #0
 800dc9a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800dc9c:	68fb      	ldr	r3, [r7, #12]
 800dc9e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800dca6:	68bb      	ldr	r3, [r7, #8]
 800dca8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800dcac:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800dcae:	68bb      	ldr	r3, [r7, #8]
 800dcb0:	68fa      	ldr	r2, [r7, #12]
 800dcb2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800dcb6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800dcba:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800dcbc:	2064      	movs	r0, #100	; 0x64
 800dcbe:	f7f8 fed7 	bl	8006a70 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800dcc2:	68bb      	ldr	r3, [r7, #8]
 800dcc4:	68fa      	ldr	r2, [r7, #12]
 800dcc6:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800dcca:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800dcce:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800dcd0:	200a      	movs	r0, #10
 800dcd2:	f7f8 fecd 	bl	8006a70 <HAL_Delay>

  return HAL_OK;
 800dcd6:	2300      	movs	r3, #0
}
 800dcd8:	4618      	mov	r0, r3
 800dcda:	3710      	adds	r7, #16
 800dcdc:	46bd      	mov	sp, r7
 800dcde:	bd80      	pop	{r7, pc}

0800dce0 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800dce0:	b480      	push	{r7}
 800dce2:	b085      	sub	sp, #20
 800dce4:	af00      	add	r7, sp, #0
 800dce6:	6078      	str	r0, [r7, #4]
 800dce8:	460b      	mov	r3, r1
 800dcea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dcec:	687b      	ldr	r3, [r7, #4]
 800dcee:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800dcfa:	681b      	ldr	r3, [r3, #0]
 800dcfc:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800dd04:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800dd06:	68bb      	ldr	r3, [r7, #8]
 800dd08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	d109      	bne.n	800dd24 <USB_DriveVbus+0x44>
 800dd10:	78fb      	ldrb	r3, [r7, #3]
 800dd12:	2b01      	cmp	r3, #1
 800dd14:	d106      	bne.n	800dd24 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800dd16:	68bb      	ldr	r3, [r7, #8]
 800dd18:	68fa      	ldr	r2, [r7, #12]
 800dd1a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800dd1e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800dd22:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800dd24:	68bb      	ldr	r3, [r7, #8]
 800dd26:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800dd2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800dd2e:	d109      	bne.n	800dd44 <USB_DriveVbus+0x64>
 800dd30:	78fb      	ldrb	r3, [r7, #3]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d106      	bne.n	800dd44 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800dd36:	68bb      	ldr	r3, [r7, #8]
 800dd38:	68fa      	ldr	r2, [r7, #12]
 800dd3a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800dd3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800dd42:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800dd44:	2300      	movs	r3, #0
}
 800dd46:	4618      	mov	r0, r3
 800dd48:	3714      	adds	r7, #20
 800dd4a:	46bd      	mov	sp, r7
 800dd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd50:	4770      	bx	lr

0800dd52 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800dd52:	b480      	push	{r7}
 800dd54:	b085      	sub	sp, #20
 800dd56:	af00      	add	r7, sp, #0
 800dd58:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800dd5e:	2300      	movs	r3, #0
 800dd60:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800dd6c:	68bb      	ldr	r3, [r7, #8]
 800dd6e:	0c5b      	lsrs	r3, r3, #17
 800dd70:	f003 0303 	and.w	r3, r3, #3
}
 800dd74:	4618      	mov	r0, r3
 800dd76:	3714      	adds	r7, #20
 800dd78:	46bd      	mov	sp, r7
 800dd7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd7e:	4770      	bx	lr

0800dd80 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800dd80:	b480      	push	{r7}
 800dd82:	b085      	sub	sp, #20
 800dd84:	af00      	add	r7, sp, #0
 800dd86:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800dd8c:	68fb      	ldr	r3, [r7, #12]
 800dd8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800dd92:	689b      	ldr	r3, [r3, #8]
 800dd94:	b29b      	uxth	r3, r3
}
 800dd96:	4618      	mov	r0, r3
 800dd98:	3714      	adds	r7, #20
 800dd9a:	46bd      	mov	sp, r7
 800dd9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda0:	4770      	bx	lr
	...

0800dda4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800dda4:	b580      	push	{r7, lr}
 800dda6:	b088      	sub	sp, #32
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
 800ddac:	4608      	mov	r0, r1
 800ddae:	4611      	mov	r1, r2
 800ddb0:	461a      	mov	r2, r3
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	70fb      	strb	r3, [r7, #3]
 800ddb6:	460b      	mov	r3, r1
 800ddb8:	70bb      	strb	r3, [r7, #2]
 800ddba:	4613      	mov	r3, r2
 800ddbc:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir, HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800ddc6:	78fb      	ldrb	r3, [r7, #3]
 800ddc8:	015a      	lsls	r2, r3, #5
 800ddca:	693b      	ldr	r3, [r7, #16]
 800ddcc:	4413      	add	r3, r2
 800ddce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ddd2:	461a      	mov	r2, r3
 800ddd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ddd8:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800ddda:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ddde:	2b03      	cmp	r3, #3
 800dde0:	d87e      	bhi.n	800dee0 <USB_HC_Init+0x13c>
 800dde2:	a201      	add	r2, pc, #4	; (adr r2, 800dde8 <USB_HC_Init+0x44>)
 800dde4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dde8:	0800ddf9 	.word	0x0800ddf9
 800ddec:	0800dea3 	.word	0x0800dea3
 800ddf0:	0800ddf9 	.word	0x0800ddf9
 800ddf4:	0800de65 	.word	0x0800de65
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800ddf8:	78fb      	ldrb	r3, [r7, #3]
 800ddfa:	015a      	lsls	r2, r3, #5
 800ddfc:	693b      	ldr	r3, [r7, #16]
 800ddfe:	4413      	add	r3, r2
 800de00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800de04:	461a      	mov	r2, r3
 800de06:	f240 439d 	movw	r3, #1181	; 0x49d
 800de0a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800de0c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800de10:	2b00      	cmp	r3, #0
 800de12:	da10      	bge.n	800de36 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800de14:	78fb      	ldrb	r3, [r7, #3]
 800de16:	015a      	lsls	r2, r3, #5
 800de18:	693b      	ldr	r3, [r7, #16]
 800de1a:	4413      	add	r3, r2
 800de1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800de20:	68db      	ldr	r3, [r3, #12]
 800de22:	78fa      	ldrb	r2, [r7, #3]
 800de24:	0151      	lsls	r1, r2, #5
 800de26:	693a      	ldr	r2, [r7, #16]
 800de28:	440a      	add	r2, r1
 800de2a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800de2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800de32:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800de34:	e057      	b.n	800dee6 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800de3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d051      	beq.n	800dee6 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800de42:	78fb      	ldrb	r3, [r7, #3]
 800de44:	015a      	lsls	r2, r3, #5
 800de46:	693b      	ldr	r3, [r7, #16]
 800de48:	4413      	add	r3, r2
 800de4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800de4e:	68db      	ldr	r3, [r3, #12]
 800de50:	78fa      	ldrb	r2, [r7, #3]
 800de52:	0151      	lsls	r1, r2, #5
 800de54:	693a      	ldr	r2, [r7, #16]
 800de56:	440a      	add	r2, r1
 800de58:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800de5c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800de60:	60d3      	str	r3, [r2, #12]
      break;
 800de62:	e040      	b.n	800dee6 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800de64:	78fb      	ldrb	r3, [r7, #3]
 800de66:	015a      	lsls	r2, r3, #5
 800de68:	693b      	ldr	r3, [r7, #16]
 800de6a:	4413      	add	r3, r2
 800de6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800de70:	461a      	mov	r2, r3
 800de72:	f240 639d 	movw	r3, #1693	; 0x69d
 800de76:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800de78:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	da34      	bge.n	800deea <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800de80:	78fb      	ldrb	r3, [r7, #3]
 800de82:	015a      	lsls	r2, r3, #5
 800de84:	693b      	ldr	r3, [r7, #16]
 800de86:	4413      	add	r3, r2
 800de88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800de8c:	68db      	ldr	r3, [r3, #12]
 800de8e:	78fa      	ldrb	r2, [r7, #3]
 800de90:	0151      	lsls	r1, r2, #5
 800de92:	693a      	ldr	r2, [r7, #16]
 800de94:	440a      	add	r2, r1
 800de96:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800de9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800de9e:	60d3      	str	r3, [r2, #12]
      }

      break;
 800dea0:	e023      	b.n	800deea <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800dea2:	78fb      	ldrb	r3, [r7, #3]
 800dea4:	015a      	lsls	r2, r3, #5
 800dea6:	693b      	ldr	r3, [r7, #16]
 800dea8:	4413      	add	r3, r2
 800deaa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800deae:	461a      	mov	r2, r3
 800deb0:	f240 2325 	movw	r3, #549	; 0x225
 800deb4:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800deb6:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800deba:	2b00      	cmp	r3, #0
 800debc:	da17      	bge.n	800deee <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800debe:	78fb      	ldrb	r3, [r7, #3]
 800dec0:	015a      	lsls	r2, r3, #5
 800dec2:	693b      	ldr	r3, [r7, #16]
 800dec4:	4413      	add	r3, r2
 800dec6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800deca:	68db      	ldr	r3, [r3, #12]
 800decc:	78fa      	ldrb	r2, [r7, #3]
 800dece:	0151      	lsls	r1, r2, #5
 800ded0:	693a      	ldr	r2, [r7, #16]
 800ded2:	440a      	add	r2, r1
 800ded4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ded8:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800dedc:	60d3      	str	r3, [r2, #12]
      }
      break;
 800dede:	e006      	b.n	800deee <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800dee0:	2301      	movs	r3, #1
 800dee2:	77fb      	strb	r3, [r7, #31]
      break;
 800dee4:	e004      	b.n	800def0 <USB_HC_Init+0x14c>
      break;
 800dee6:	bf00      	nop
 800dee8:	e002      	b.n	800def0 <USB_HC_Init+0x14c>
      break;
 800deea:	bf00      	nop
 800deec:	e000      	b.n	800def0 <USB_HC_Init+0x14c>
      break;
 800deee:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800def0:	693b      	ldr	r3, [r7, #16]
 800def2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800def6:	699a      	ldr	r2, [r3, #24]
 800def8:	78fb      	ldrb	r3, [r7, #3]
 800defa:	f003 030f 	and.w	r3, r3, #15
 800defe:	2101      	movs	r1, #1
 800df00:	fa01 f303 	lsl.w	r3, r1, r3
 800df04:	6939      	ldr	r1, [r7, #16]
 800df06:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800df0a:	4313      	orrs	r3, r2
 800df0c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	699b      	ldr	r3, [r3, #24]
 800df12:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800df16:	687b      	ldr	r3, [r7, #4]
 800df18:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800df1a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	da03      	bge.n	800df2a <USB_HC_Init+0x186>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800df22:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800df26:	61bb      	str	r3, [r7, #24]
 800df28:	e001      	b.n	800df2e <USB_HC_Init+0x18a>
  }
  else
  {
    HCcharEpDir = 0U;
 800df2a:	2300      	movs	r3, #0
 800df2c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800df2e:	6878      	ldr	r0, [r7, #4]
 800df30:	f7ff ff0f 	bl	800dd52 <USB_GetHostSpeed>
 800df34:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800df36:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800df3a:	2b02      	cmp	r3, #2
 800df3c:	d106      	bne.n	800df4c <USB_HC_Init+0x1a8>
 800df3e:	68fb      	ldr	r3, [r7, #12]
 800df40:	2b02      	cmp	r3, #2
 800df42:	d003      	beq.n	800df4c <USB_HC_Init+0x1a8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800df44:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800df48:	617b      	str	r3, [r7, #20]
 800df4a:	e001      	b.n	800df50 <USB_HC_Init+0x1ac>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800df4c:	2300      	movs	r3, #0
 800df4e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800df50:	787b      	ldrb	r3, [r7, #1]
 800df52:	059b      	lsls	r3, r3, #22
 800df54:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800df58:	78bb      	ldrb	r3, [r7, #2]
 800df5a:	02db      	lsls	r3, r3, #11
 800df5c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800df60:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800df62:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800df66:	049b      	lsls	r3, r3, #18
 800df68:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800df6c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800df6e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800df70:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800df74:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800df76:	69bb      	ldr	r3, [r7, #24]
 800df78:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800df7a:	78fb      	ldrb	r3, [r7, #3]
 800df7c:	0159      	lsls	r1, r3, #5
 800df7e:	693b      	ldr	r3, [r7, #16]
 800df80:	440b      	add	r3, r1
 800df82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800df86:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800df88:	697b      	ldr	r3, [r7, #20]
 800df8a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800df8c:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800df8e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800df92:	2b03      	cmp	r3, #3
 800df94:	d10f      	bne.n	800dfb6 <USB_HC_Init+0x212>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800df96:	78fb      	ldrb	r3, [r7, #3]
 800df98:	015a      	lsls	r2, r3, #5
 800df9a:	693b      	ldr	r3, [r7, #16]
 800df9c:	4413      	add	r3, r2
 800df9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	78fa      	ldrb	r2, [r7, #3]
 800dfa6:	0151      	lsls	r1, r2, #5
 800dfa8:	693a      	ldr	r2, [r7, #16]
 800dfaa:	440a      	add	r2, r1
 800dfac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800dfb0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800dfb4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800dfb6:	7ffb      	ldrb	r3, [r7, #31]
}
 800dfb8:	4618      	mov	r0, r3
 800dfba:	3720      	adds	r7, #32
 800dfbc:	46bd      	mov	sp, r7
 800dfbe:	bd80      	pop	{r7, pc}

0800dfc0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800dfc0:	b580      	push	{r7, lr}
 800dfc2:	b08c      	sub	sp, #48	; 0x30
 800dfc4:	af02      	add	r7, sp, #8
 800dfc6:	60f8      	str	r0, [r7, #12]
 800dfc8:	60b9      	str	r1, [r7, #8]
 800dfca:	4613      	mov	r3, r2
 800dfcc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800dfd2:	68bb      	ldr	r3, [r7, #8]
 800dfd4:	785b      	ldrb	r3, [r3, #1]
 800dfd6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800dfd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800dfdc:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dfe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d02d      	beq.n	800e046 <USB_HC_StartXfer+0x86>
 800dfea:	68bb      	ldr	r3, [r7, #8]
 800dfec:	791b      	ldrb	r3, [r3, #4]
 800dfee:	2b00      	cmp	r3, #0
 800dff0:	d129      	bne.n	800e046 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800dff2:	79fb      	ldrb	r3, [r7, #7]
 800dff4:	2b01      	cmp	r3, #1
 800dff6:	d117      	bne.n	800e028 <USB_HC_StartXfer+0x68>
 800dff8:	68bb      	ldr	r3, [r7, #8]
 800dffa:	79db      	ldrb	r3, [r3, #7]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d003      	beq.n	800e008 <USB_HC_StartXfer+0x48>
 800e000:	68bb      	ldr	r3, [r7, #8]
 800e002:	79db      	ldrb	r3, [r3, #7]
 800e004:	2b02      	cmp	r3, #2
 800e006:	d10f      	bne.n	800e028 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800e008:	69fb      	ldr	r3, [r7, #28]
 800e00a:	015a      	lsls	r2, r3, #5
 800e00c:	6a3b      	ldr	r3, [r7, #32]
 800e00e:	4413      	add	r3, r2
 800e010:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e014:	68db      	ldr	r3, [r3, #12]
 800e016:	69fa      	ldr	r2, [r7, #28]
 800e018:	0151      	lsls	r1, r2, #5
 800e01a:	6a3a      	ldr	r2, [r7, #32]
 800e01c:	440a      	add	r2, r1
 800e01e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800e026:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800e028:	79fb      	ldrb	r3, [r7, #7]
 800e02a:	2b00      	cmp	r3, #0
 800e02c:	d10b      	bne.n	800e046 <USB_HC_StartXfer+0x86>
 800e02e:	68bb      	ldr	r3, [r7, #8]
 800e030:	795b      	ldrb	r3, [r3, #5]
 800e032:	2b01      	cmp	r3, #1
 800e034:	d107      	bne.n	800e046 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800e036:	68bb      	ldr	r3, [r7, #8]
 800e038:	785b      	ldrb	r3, [r3, #1]
 800e03a:	4619      	mov	r1, r3
 800e03c:	68f8      	ldr	r0, [r7, #12]
 800e03e:	f000 fa2f 	bl	800e4a0 <USB_DoPing>
      return HAL_OK;
 800e042:	2300      	movs	r3, #0
 800e044:	e0f8      	b.n	800e238 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800e046:	68bb      	ldr	r3, [r7, #8]
 800e048:	695b      	ldr	r3, [r3, #20]
 800e04a:	2b00      	cmp	r3, #0
 800e04c:	d018      	beq.n	800e080 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800e04e:	68bb      	ldr	r3, [r7, #8]
 800e050:	695b      	ldr	r3, [r3, #20]
 800e052:	68ba      	ldr	r2, [r7, #8]
 800e054:	8912      	ldrh	r2, [r2, #8]
 800e056:	4413      	add	r3, r2
 800e058:	3b01      	subs	r3, #1
 800e05a:	68ba      	ldr	r2, [r7, #8]
 800e05c:	8912      	ldrh	r2, [r2, #8]
 800e05e:	fbb3 f3f2 	udiv	r3, r3, r2
 800e062:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800e064:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800e066:	8b7b      	ldrh	r3, [r7, #26]
 800e068:	429a      	cmp	r2, r3
 800e06a:	d90b      	bls.n	800e084 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800e06c:	8b7b      	ldrh	r3, [r7, #26]
 800e06e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e070:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e072:	68ba      	ldr	r2, [r7, #8]
 800e074:	8912      	ldrh	r2, [r2, #8]
 800e076:	fb02 f203 	mul.w	r2, r2, r3
 800e07a:	68bb      	ldr	r3, [r7, #8]
 800e07c:	611a      	str	r2, [r3, #16]
 800e07e:	e001      	b.n	800e084 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800e080:	2301      	movs	r3, #1
 800e082:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800e084:	68bb      	ldr	r3, [r7, #8]
 800e086:	78db      	ldrb	r3, [r3, #3]
 800e088:	2b00      	cmp	r3, #0
 800e08a:	d007      	beq.n	800e09c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800e08c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e08e:	68ba      	ldr	r2, [r7, #8]
 800e090:	8912      	ldrh	r2, [r2, #8]
 800e092:	fb02 f203 	mul.w	r2, r2, r3
 800e096:	68bb      	ldr	r3, [r7, #8]
 800e098:	611a      	str	r2, [r3, #16]
 800e09a:	e003      	b.n	800e0a4 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800e09c:	68bb      	ldr	r3, [r7, #8]
 800e09e:	695a      	ldr	r2, [r3, #20]
 800e0a0:	68bb      	ldr	r3, [r7, #8]
 800e0a2:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e0a4:	68bb      	ldr	r3, [r7, #8]
 800e0a6:	691b      	ldr	r3, [r3, #16]
 800e0a8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800e0ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e0ae:	04d9      	lsls	r1, r3, #19
 800e0b0:	4b63      	ldr	r3, [pc, #396]	; (800e240 <USB_HC_StartXfer+0x280>)
 800e0b2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e0b4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800e0b6:	68bb      	ldr	r3, [r7, #8]
 800e0b8:	7a9b      	ldrb	r3, [r3, #10]
 800e0ba:	075b      	lsls	r3, r3, #29
 800e0bc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e0c0:	69f9      	ldr	r1, [r7, #28]
 800e0c2:	0148      	lsls	r0, r1, #5
 800e0c4:	6a39      	ldr	r1, [r7, #32]
 800e0c6:	4401      	add	r1, r0
 800e0c8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800e0cc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800e0ce:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800e0d0:	79fb      	ldrb	r3, [r7, #7]
 800e0d2:	2b00      	cmp	r3, #0
 800e0d4:	d009      	beq.n	800e0ea <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800e0d6:	68bb      	ldr	r3, [r7, #8]
 800e0d8:	68d9      	ldr	r1, [r3, #12]
 800e0da:	69fb      	ldr	r3, [r7, #28]
 800e0dc:	015a      	lsls	r2, r3, #5
 800e0de:	6a3b      	ldr	r3, [r7, #32]
 800e0e0:	4413      	add	r3, r2
 800e0e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e0e6:	460a      	mov	r2, r1
 800e0e8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800e0ea:	6a3b      	ldr	r3, [r7, #32]
 800e0ec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e0f0:	689b      	ldr	r3, [r3, #8]
 800e0f2:	f003 0301 	and.w	r3, r3, #1
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	bf0c      	ite	eq
 800e0fa:	2301      	moveq	r3, #1
 800e0fc:	2300      	movne	r3, #0
 800e0fe:	b2db      	uxtb	r3, r3
 800e100:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800e102:	69fb      	ldr	r3, [r7, #28]
 800e104:	015a      	lsls	r2, r3, #5
 800e106:	6a3b      	ldr	r3, [r7, #32]
 800e108:	4413      	add	r3, r2
 800e10a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	69fa      	ldr	r2, [r7, #28]
 800e112:	0151      	lsls	r1, r2, #5
 800e114:	6a3a      	ldr	r2, [r7, #32]
 800e116:	440a      	add	r2, r1
 800e118:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e11c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800e120:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800e122:	69fb      	ldr	r3, [r7, #28]
 800e124:	015a      	lsls	r2, r3, #5
 800e126:	6a3b      	ldr	r3, [r7, #32]
 800e128:	4413      	add	r3, r2
 800e12a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e12e:	681a      	ldr	r2, [r3, #0]
 800e130:	7e7b      	ldrb	r3, [r7, #25]
 800e132:	075b      	lsls	r3, r3, #29
 800e134:	69f9      	ldr	r1, [r7, #28]
 800e136:	0148      	lsls	r0, r1, #5
 800e138:	6a39      	ldr	r1, [r7, #32]
 800e13a:	4401      	add	r1, r0
 800e13c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800e140:	4313      	orrs	r3, r2
 800e142:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800e144:	69fb      	ldr	r3, [r7, #28]
 800e146:	015a      	lsls	r2, r3, #5
 800e148:	6a3b      	ldr	r3, [r7, #32]
 800e14a:	4413      	add	r3, r2
 800e14c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800e154:	693b      	ldr	r3, [r7, #16]
 800e156:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800e15a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800e15c:	68bb      	ldr	r3, [r7, #8]
 800e15e:	78db      	ldrb	r3, [r3, #3]
 800e160:	2b00      	cmp	r3, #0
 800e162:	d004      	beq.n	800e16e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800e164:	693b      	ldr	r3, [r7, #16]
 800e166:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e16a:	613b      	str	r3, [r7, #16]
 800e16c:	e003      	b.n	800e176 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800e16e:	693b      	ldr	r3, [r7, #16]
 800e170:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e174:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800e176:	693b      	ldr	r3, [r7, #16]
 800e178:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e17c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800e17e:	69fb      	ldr	r3, [r7, #28]
 800e180:	015a      	lsls	r2, r3, #5
 800e182:	6a3b      	ldr	r3, [r7, #32]
 800e184:	4413      	add	r3, r2
 800e186:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e18a:	461a      	mov	r2, r3
 800e18c:	693b      	ldr	r3, [r7, #16]
 800e18e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800e190:	79fb      	ldrb	r3, [r7, #7]
 800e192:	2b00      	cmp	r3, #0
 800e194:	d001      	beq.n	800e19a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800e196:	2300      	movs	r3, #0
 800e198:	e04e      	b.n	800e238 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800e19a:	68bb      	ldr	r3, [r7, #8]
 800e19c:	78db      	ldrb	r3, [r3, #3]
 800e19e:	2b00      	cmp	r3, #0
 800e1a0:	d149      	bne.n	800e236 <USB_HC_StartXfer+0x276>
 800e1a2:	68bb      	ldr	r3, [r7, #8]
 800e1a4:	695b      	ldr	r3, [r3, #20]
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d045      	beq.n	800e236 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800e1aa:	68bb      	ldr	r3, [r7, #8]
 800e1ac:	79db      	ldrb	r3, [r3, #7]
 800e1ae:	2b03      	cmp	r3, #3
 800e1b0:	d830      	bhi.n	800e214 <USB_HC_StartXfer+0x254>
 800e1b2:	a201      	add	r2, pc, #4	; (adr r2, 800e1b8 <USB_HC_StartXfer+0x1f8>)
 800e1b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e1b8:	0800e1c9 	.word	0x0800e1c9
 800e1bc:	0800e1ed 	.word	0x0800e1ed
 800e1c0:	0800e1c9 	.word	0x0800e1c9
 800e1c4:	0800e1ed 	.word	0x0800e1ed
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800e1c8:	68bb      	ldr	r3, [r7, #8]
 800e1ca:	695b      	ldr	r3, [r3, #20]
 800e1cc:	3303      	adds	r3, #3
 800e1ce:	089b      	lsrs	r3, r3, #2
 800e1d0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800e1d2:	8afa      	ldrh	r2, [r7, #22]
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e1d8:	b29b      	uxth	r3, r3
 800e1da:	429a      	cmp	r2, r3
 800e1dc:	d91c      	bls.n	800e218 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	699b      	ldr	r3, [r3, #24]
 800e1e2:	f043 0220 	orr.w	r2, r3, #32
 800e1e6:	68fb      	ldr	r3, [r7, #12]
 800e1e8:	619a      	str	r2, [r3, #24]
        }
        break;
 800e1ea:	e015      	b.n	800e218 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800e1ec:	68bb      	ldr	r3, [r7, #8]
 800e1ee:	695b      	ldr	r3, [r3, #20]
 800e1f0:	3303      	adds	r3, #3
 800e1f2:	089b      	lsrs	r3, r3, #2
 800e1f4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800e1f6:	8afa      	ldrh	r2, [r7, #22]
 800e1f8:	6a3b      	ldr	r3, [r7, #32]
 800e1fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e1fe:	691b      	ldr	r3, [r3, #16]
 800e200:	b29b      	uxth	r3, r3
 800e202:	429a      	cmp	r2, r3
 800e204:	d90a      	bls.n	800e21c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800e206:	68fb      	ldr	r3, [r7, #12]
 800e208:	699b      	ldr	r3, [r3, #24]
 800e20a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800e20e:	68fb      	ldr	r3, [r7, #12]
 800e210:	619a      	str	r2, [r3, #24]
        }
        break;
 800e212:	e003      	b.n	800e21c <USB_HC_StartXfer+0x25c>

      default:
        break;
 800e214:	bf00      	nop
 800e216:	e002      	b.n	800e21e <USB_HC_StartXfer+0x25e>
        break;
 800e218:	bf00      	nop
 800e21a:	e000      	b.n	800e21e <USB_HC_StartXfer+0x25e>
        break;
 800e21c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800e21e:	68bb      	ldr	r3, [r7, #8]
 800e220:	68d9      	ldr	r1, [r3, #12]
 800e222:	68bb      	ldr	r3, [r7, #8]
 800e224:	785a      	ldrb	r2, [r3, #1]
 800e226:	68bb      	ldr	r3, [r7, #8]
 800e228:	695b      	ldr	r3, [r3, #20]
 800e22a:	b29b      	uxth	r3, r3
 800e22c:	2000      	movs	r0, #0
 800e22e:	9000      	str	r0, [sp, #0]
 800e230:	68f8      	ldr	r0, [r7, #12]
 800e232:	f7ff fb81 	bl	800d938 <USB_WritePacket>
  }

  return HAL_OK;
 800e236:	2300      	movs	r3, #0
}
 800e238:	4618      	mov	r0, r3
 800e23a:	3728      	adds	r7, #40	; 0x28
 800e23c:	46bd      	mov	sp, r7
 800e23e:	bd80      	pop	{r7, pc}
 800e240:	1ff80000 	.word	0x1ff80000

0800e244 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e244:	b480      	push	{r7}
 800e246:	b085      	sub	sp, #20
 800e248:	af00      	add	r7, sp, #0
 800e24a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e256:	695b      	ldr	r3, [r3, #20]
 800e258:	b29b      	uxth	r3, r3
}
 800e25a:	4618      	mov	r0, r3
 800e25c:	3714      	adds	r7, #20
 800e25e:	46bd      	mov	sp, r7
 800e260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e264:	4770      	bx	lr

0800e266 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800e266:	b480      	push	{r7}
 800e268:	b089      	sub	sp, #36	; 0x24
 800e26a:	af00      	add	r7, sp, #0
 800e26c:	6078      	str	r0, [r7, #4]
 800e26e:	460b      	mov	r3, r1
 800e270:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	61bb      	str	r3, [r7, #24]
  uint32_t hcnum = (uint32_t)hc_num;
 800e276:	78fb      	ldrb	r3, [r7, #3]
 800e278:	617b      	str	r3, [r7, #20]
  uint32_t count = 0U;
 800e27a:	2300      	movs	r3, #0
 800e27c:	61fb      	str	r3, [r7, #28]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800e27e:	697b      	ldr	r3, [r7, #20]
 800e280:	015a      	lsls	r2, r3, #5
 800e282:	69bb      	ldr	r3, [r7, #24]
 800e284:	4413      	add	r3, r2
 800e286:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	0c9b      	lsrs	r3, r3, #18
 800e28e:	f003 0303 	and.w	r3, r3, #3
 800e292:	613b      	str	r3, [r7, #16]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800e294:	697b      	ldr	r3, [r7, #20]
 800e296:	015a      	lsls	r2, r3, #5
 800e298:	69bb      	ldr	r3, [r7, #24]
 800e29a:	4413      	add	r3, r2
 800e29c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e2a0:	681b      	ldr	r3, [r3, #0]
 800e2a2:	0fdb      	lsrs	r3, r3, #31
 800e2a4:	f003 0301 	and.w	r3, r3, #1
 800e2a8:	60fb      	str	r3, [r7, #12]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	689b      	ldr	r3, [r3, #8]
 800e2ae:	f003 0320 	and.w	r3, r3, #32
 800e2b2:	2b20      	cmp	r3, #32
 800e2b4:	d104      	bne.n	800e2c0 <USB_HC_Halt+0x5a>
 800e2b6:	68fb      	ldr	r3, [r7, #12]
 800e2b8:	2b00      	cmp	r3, #0
 800e2ba:	d101      	bne.n	800e2c0 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800e2bc:	2300      	movs	r3, #0
 800e2be:	e0e8      	b.n	800e492 <USB_HC_Halt+0x22c>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800e2c0:	693b      	ldr	r3, [r7, #16]
 800e2c2:	2b00      	cmp	r3, #0
 800e2c4:	d002      	beq.n	800e2cc <USB_HC_Halt+0x66>
 800e2c6:	693b      	ldr	r3, [r7, #16]
 800e2c8:	2b02      	cmp	r3, #2
 800e2ca:	d173      	bne.n	800e3b4 <USB_HC_Halt+0x14e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800e2cc:	697b      	ldr	r3, [r7, #20]
 800e2ce:	015a      	lsls	r2, r3, #5
 800e2d0:	69bb      	ldr	r3, [r7, #24]
 800e2d2:	4413      	add	r3, r2
 800e2d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e2d8:	681b      	ldr	r3, [r3, #0]
 800e2da:	697a      	ldr	r2, [r7, #20]
 800e2dc:	0151      	lsls	r1, r2, #5
 800e2de:	69ba      	ldr	r2, [r7, #24]
 800e2e0:	440a      	add	r2, r1
 800e2e2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e2e6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e2ea:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	689b      	ldr	r3, [r3, #8]
 800e2f0:	f003 0320 	and.w	r3, r3, #32
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	f040 80cb 	bne.w	800e490 <USB_HC_Halt+0x22a>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800e2fa:	687b      	ldr	r3, [r7, #4]
 800e2fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e2fe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e302:	2b00      	cmp	r3, #0
 800e304:	d143      	bne.n	800e38e <USB_HC_Halt+0x128>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800e306:	697b      	ldr	r3, [r7, #20]
 800e308:	015a      	lsls	r2, r3, #5
 800e30a:	69bb      	ldr	r3, [r7, #24]
 800e30c:	4413      	add	r3, r2
 800e30e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e312:	681b      	ldr	r3, [r3, #0]
 800e314:	697a      	ldr	r2, [r7, #20]
 800e316:	0151      	lsls	r1, r2, #5
 800e318:	69ba      	ldr	r2, [r7, #24]
 800e31a:	440a      	add	r2, r1
 800e31c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e320:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e324:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800e326:	697b      	ldr	r3, [r7, #20]
 800e328:	015a      	lsls	r2, r3, #5
 800e32a:	69bb      	ldr	r3, [r7, #24]
 800e32c:	4413      	add	r3, r2
 800e32e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e332:	681b      	ldr	r3, [r3, #0]
 800e334:	697a      	ldr	r2, [r7, #20]
 800e336:	0151      	lsls	r1, r2, #5
 800e338:	69ba      	ldr	r2, [r7, #24]
 800e33a:	440a      	add	r2, r1
 800e33c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e340:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e344:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800e346:	697b      	ldr	r3, [r7, #20]
 800e348:	015a      	lsls	r2, r3, #5
 800e34a:	69bb      	ldr	r3, [r7, #24]
 800e34c:	4413      	add	r3, r2
 800e34e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	697a      	ldr	r2, [r7, #20]
 800e356:	0151      	lsls	r1, r2, #5
 800e358:	69ba      	ldr	r2, [r7, #24]
 800e35a:	440a      	add	r2, r1
 800e35c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e360:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e364:	6013      	str	r3, [r2, #0]
        do
        {
          if (++count > 1000U)
 800e366:	69fb      	ldr	r3, [r7, #28]
 800e368:	3301      	adds	r3, #1
 800e36a:	61fb      	str	r3, [r7, #28]
 800e36c:	69fb      	ldr	r3, [r7, #28]
 800e36e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e372:	d81d      	bhi.n	800e3b0 <USB_HC_Halt+0x14a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800e374:	697b      	ldr	r3, [r7, #20]
 800e376:	015a      	lsls	r2, r3, #5
 800e378:	69bb      	ldr	r3, [r7, #24]
 800e37a:	4413      	add	r3, r2
 800e37c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e386:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e38a:	d0ec      	beq.n	800e366 <USB_HC_Halt+0x100>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e38c:	e080      	b.n	800e490 <USB_HC_Halt+0x22a>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800e38e:	697b      	ldr	r3, [r7, #20]
 800e390:	015a      	lsls	r2, r3, #5
 800e392:	69bb      	ldr	r3, [r7, #24]
 800e394:	4413      	add	r3, r2
 800e396:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	697a      	ldr	r2, [r7, #20]
 800e39e:	0151      	lsls	r1, r2, #5
 800e3a0:	69ba      	ldr	r2, [r7, #24]
 800e3a2:	440a      	add	r2, r1
 800e3a4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e3a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e3ac:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e3ae:	e06f      	b.n	800e490 <USB_HC_Halt+0x22a>
            break;
 800e3b0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800e3b2:	e06d      	b.n	800e490 <USB_HC_Halt+0x22a>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800e3b4:	697b      	ldr	r3, [r7, #20]
 800e3b6:	015a      	lsls	r2, r3, #5
 800e3b8:	69bb      	ldr	r3, [r7, #24]
 800e3ba:	4413      	add	r3, r2
 800e3bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	697a      	ldr	r2, [r7, #20]
 800e3c4:	0151      	lsls	r1, r2, #5
 800e3c6:	69ba      	ldr	r2, [r7, #24]
 800e3c8:	440a      	add	r2, r1
 800e3ca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e3ce:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e3d2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800e3d4:	69bb      	ldr	r3, [r7, #24]
 800e3d6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e3da:	691b      	ldr	r3, [r3, #16]
 800e3dc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800e3e0:	2b00      	cmp	r3, #0
 800e3e2:	d143      	bne.n	800e46c <USB_HC_Halt+0x206>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800e3e4:	697b      	ldr	r3, [r7, #20]
 800e3e6:	015a      	lsls	r2, r3, #5
 800e3e8:	69bb      	ldr	r3, [r7, #24]
 800e3ea:	4413      	add	r3, r2
 800e3ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	697a      	ldr	r2, [r7, #20]
 800e3f4:	0151      	lsls	r1, r2, #5
 800e3f6:	69ba      	ldr	r2, [r7, #24]
 800e3f8:	440a      	add	r2, r1
 800e3fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e3fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e402:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800e404:	697b      	ldr	r3, [r7, #20]
 800e406:	015a      	lsls	r2, r3, #5
 800e408:	69bb      	ldr	r3, [r7, #24]
 800e40a:	4413      	add	r3, r2
 800e40c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e410:	681b      	ldr	r3, [r3, #0]
 800e412:	697a      	ldr	r2, [r7, #20]
 800e414:	0151      	lsls	r1, r2, #5
 800e416:	69ba      	ldr	r2, [r7, #24]
 800e418:	440a      	add	r2, r1
 800e41a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e41e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e422:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800e424:	697b      	ldr	r3, [r7, #20]
 800e426:	015a      	lsls	r2, r3, #5
 800e428:	69bb      	ldr	r3, [r7, #24]
 800e42a:	4413      	add	r3, r2
 800e42c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e430:	681b      	ldr	r3, [r3, #0]
 800e432:	697a      	ldr	r2, [r7, #20]
 800e434:	0151      	lsls	r1, r2, #5
 800e436:	69ba      	ldr	r2, [r7, #24]
 800e438:	440a      	add	r2, r1
 800e43a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e43e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e442:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800e444:	69fb      	ldr	r3, [r7, #28]
 800e446:	3301      	adds	r3, #1
 800e448:	61fb      	str	r3, [r7, #28]
 800e44a:	69fb      	ldr	r3, [r7, #28]
 800e44c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e450:	d81d      	bhi.n	800e48e <USB_HC_Halt+0x228>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800e452:	697b      	ldr	r3, [r7, #20]
 800e454:	015a      	lsls	r2, r3, #5
 800e456:	69bb      	ldr	r3, [r7, #24]
 800e458:	4413      	add	r3, r2
 800e45a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e464:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e468:	d0ec      	beq.n	800e444 <USB_HC_Halt+0x1de>
 800e46a:	e011      	b.n	800e490 <USB_HC_Halt+0x22a>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800e46c:	697b      	ldr	r3, [r7, #20]
 800e46e:	015a      	lsls	r2, r3, #5
 800e470:	69bb      	ldr	r3, [r7, #24]
 800e472:	4413      	add	r3, r2
 800e474:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e478:	681b      	ldr	r3, [r3, #0]
 800e47a:	697a      	ldr	r2, [r7, #20]
 800e47c:	0151      	lsls	r1, r2, #5
 800e47e:	69ba      	ldr	r2, [r7, #24]
 800e480:	440a      	add	r2, r1
 800e482:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e486:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e48a:	6013      	str	r3, [r2, #0]
 800e48c:	e000      	b.n	800e490 <USB_HC_Halt+0x22a>
          break;
 800e48e:	bf00      	nop
    }
  }

  return HAL_OK;
 800e490:	2300      	movs	r3, #0
}
 800e492:	4618      	mov	r0, r3
 800e494:	3724      	adds	r7, #36	; 0x24
 800e496:	46bd      	mov	sp, r7
 800e498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e49c:	4770      	bx	lr
	...

0800e4a0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800e4a0:	b480      	push	{r7}
 800e4a2:	b087      	sub	sp, #28
 800e4a4:	af00      	add	r7, sp, #0
 800e4a6:	6078      	str	r0, [r7, #4]
 800e4a8:	460b      	mov	r3, r1
 800e4aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800e4b0:	78fb      	ldrb	r3, [r7, #3]
 800e4b2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800e4b4:	2301      	movs	r3, #1
 800e4b6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	04da      	lsls	r2, r3, #19
 800e4bc:	4b15      	ldr	r3, [pc, #84]	; (800e514 <USB_DoPing+0x74>)
 800e4be:	4013      	ands	r3, r2
 800e4c0:	693a      	ldr	r2, [r7, #16]
 800e4c2:	0151      	lsls	r1, r2, #5
 800e4c4:	697a      	ldr	r2, [r7, #20]
 800e4c6:	440a      	add	r2, r1
 800e4c8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800e4cc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e4d0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800e4d2:	693b      	ldr	r3, [r7, #16]
 800e4d4:	015a      	lsls	r2, r3, #5
 800e4d6:	697b      	ldr	r3, [r7, #20]
 800e4d8:	4413      	add	r3, r2
 800e4da:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e4de:	681b      	ldr	r3, [r3, #0]
 800e4e0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800e4e2:	68bb      	ldr	r3, [r7, #8]
 800e4e4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800e4e8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800e4ea:	68bb      	ldr	r3, [r7, #8]
 800e4ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e4f0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800e4f2:	693b      	ldr	r3, [r7, #16]
 800e4f4:	015a      	lsls	r2, r3, #5
 800e4f6:	697b      	ldr	r3, [r7, #20]
 800e4f8:	4413      	add	r3, r2
 800e4fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e4fe:	461a      	mov	r2, r3
 800e500:	68bb      	ldr	r3, [r7, #8]
 800e502:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800e504:	2300      	movs	r3, #0
}
 800e506:	4618      	mov	r0, r3
 800e508:	371c      	adds	r7, #28
 800e50a:	46bd      	mov	sp, r7
 800e50c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e510:	4770      	bx	lr
 800e512:	bf00      	nop
 800e514:	1ff80000 	.word	0x1ff80000

0800e518 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800e518:	b580      	push	{r7, lr}
 800e51a:	b086      	sub	sp, #24
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800e524:	2300      	movs	r3, #0
 800e526:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800e528:	6878      	ldr	r0, [r7, #4]
 800e52a:	f7ff f981 	bl	800d830 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800e52e:	2110      	movs	r1, #16
 800e530:	6878      	ldr	r0, [r7, #4]
 800e532:	f7ff f9b9 	bl	800d8a8 <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800e536:	6878      	ldr	r0, [r7, #4]
 800e538:	f7ff f9dc 	bl	800d8f4 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800e53c:	2300      	movs	r3, #0
 800e53e:	613b      	str	r3, [r7, #16]
 800e540:	e01f      	b.n	800e582 <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800e542:	693b      	ldr	r3, [r7, #16]
 800e544:	015a      	lsls	r2, r3, #5
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	4413      	add	r3, r2
 800e54a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e54e:	681b      	ldr	r3, [r3, #0]
 800e550:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800e552:	68bb      	ldr	r3, [r7, #8]
 800e554:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e558:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800e55a:	68bb      	ldr	r3, [r7, #8]
 800e55c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e560:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800e562:	68bb      	ldr	r3, [r7, #8]
 800e564:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e568:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800e56a:	693b      	ldr	r3, [r7, #16]
 800e56c:	015a      	lsls	r2, r3, #5
 800e56e:	68fb      	ldr	r3, [r7, #12]
 800e570:	4413      	add	r3, r2
 800e572:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e576:	461a      	mov	r2, r3
 800e578:	68bb      	ldr	r3, [r7, #8]
 800e57a:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800e57c:	693b      	ldr	r3, [r7, #16]
 800e57e:	3301      	adds	r3, #1
 800e580:	613b      	str	r3, [r7, #16]
 800e582:	693b      	ldr	r3, [r7, #16]
 800e584:	2b0f      	cmp	r3, #15
 800e586:	d9dc      	bls.n	800e542 <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800e588:	2300      	movs	r3, #0
 800e58a:	613b      	str	r3, [r7, #16]
 800e58c:	e034      	b.n	800e5f8 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800e58e:	693b      	ldr	r3, [r7, #16]
 800e590:	015a      	lsls	r2, r3, #5
 800e592:	68fb      	ldr	r3, [r7, #12]
 800e594:	4413      	add	r3, r2
 800e596:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800e59e:	68bb      	ldr	r3, [r7, #8]
 800e5a0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e5a4:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800e5a6:	68bb      	ldr	r3, [r7, #8]
 800e5a8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e5ac:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800e5ae:	68bb      	ldr	r3, [r7, #8]
 800e5b0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800e5b4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800e5b6:	693b      	ldr	r3, [r7, #16]
 800e5b8:	015a      	lsls	r2, r3, #5
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	4413      	add	r3, r2
 800e5be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e5c2:	461a      	mov	r2, r3
 800e5c4:	68bb      	ldr	r3, [r7, #8]
 800e5c6:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800e5c8:	697b      	ldr	r3, [r7, #20]
 800e5ca:	3301      	adds	r3, #1
 800e5cc:	617b      	str	r3, [r7, #20]
 800e5ce:	697b      	ldr	r3, [r7, #20]
 800e5d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800e5d4:	d80c      	bhi.n	800e5f0 <USB_StopHost+0xd8>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800e5d6:	693b      	ldr	r3, [r7, #16]
 800e5d8:	015a      	lsls	r2, r3, #5
 800e5da:	68fb      	ldr	r3, [r7, #12]
 800e5dc:	4413      	add	r3, r2
 800e5de:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800e5e2:	681b      	ldr	r3, [r3, #0]
 800e5e4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e5e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e5ec:	d0ec      	beq.n	800e5c8 <USB_StopHost+0xb0>
 800e5ee:	e000      	b.n	800e5f2 <USB_StopHost+0xda>
        break;
 800e5f0:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800e5f2:	693b      	ldr	r3, [r7, #16]
 800e5f4:	3301      	adds	r3, #1
 800e5f6:	613b      	str	r3, [r7, #16]
 800e5f8:	693b      	ldr	r3, [r7, #16]
 800e5fa:	2b0f      	cmp	r3, #15
 800e5fc:	d9c7      	bls.n	800e58e <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800e604:	461a      	mov	r2, r3
 800e606:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e60a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800e612:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800e614:	6878      	ldr	r0, [r7, #4]
 800e616:	f7ff f8fa 	bl	800d80e <USB_EnableGlobalInt>

  return HAL_OK;
 800e61a:	2300      	movs	r3, #0
}
 800e61c:	4618      	mov	r0, r3
 800e61e:	3718      	adds	r7, #24
 800e620:	46bd      	mov	sp, r7
 800e622:	bd80      	pop	{r7, pc}

0800e624 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 800e624:	b590      	push	{r4, r7, lr}
 800e626:	b089      	sub	sp, #36	; 0x24
 800e628:	af04      	add	r7, sp, #16
 800e62a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800e62c:	2301      	movs	r3, #1
 800e62e:	2202      	movs	r2, #2
 800e630:	2102      	movs	r1, #2
 800e632:	6878      	ldr	r0, [r7, #4]
 800e634:	f000 fc66 	bl	800ef04 <USBH_FindInterface>
 800e638:	4603      	mov	r3, r0
 800e63a:	73fb      	strb	r3, [r7, #15]
                                 ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800e63c:	7bfb      	ldrb	r3, [r7, #15]
 800e63e:	2bff      	cmp	r3, #255	; 0xff
 800e640:	d002      	beq.n	800e648 <USBH_CDC_InterfaceInit+0x24>
 800e642:	7bfb      	ldrb	r3, [r7, #15]
 800e644:	2b01      	cmp	r3, #1
 800e646:	d901      	bls.n	800e64c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800e648:	2302      	movs	r3, #2
 800e64a:	e13d      	b.n	800e8c8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800e64c:	7bfb      	ldrb	r3, [r7, #15]
 800e64e:	4619      	mov	r1, r3
 800e650:	6878      	ldr	r0, [r7, #4]
 800e652:	f000 fc3b 	bl	800eecc <USBH_SelectInterface>
 800e656:	4603      	mov	r3, r0
 800e658:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 800e65a:	7bbb      	ldrb	r3, [r7, #14]
 800e65c:	2b00      	cmp	r3, #0
 800e65e:	d001      	beq.n	800e664 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 800e660:	2302      	movs	r3, #2
 800e662:	e131      	b.n	800e8c8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 800e66a:	2050      	movs	r0, #80	; 0x50
 800e66c:	f002 f9da 	bl	8010a24 <malloc>
 800e670:	4603      	mov	r3, r0
 800e672:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e67a:	69db      	ldr	r3, [r3, #28]
 800e67c:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 800e67e:	68bb      	ldr	r3, [r7, #8]
 800e680:	2b00      	cmp	r3, #0
 800e682:	d101      	bne.n	800e688 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800e684:	2302      	movs	r3, #2
 800e686:	e11f      	b.n	800e8c8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800e688:	2250      	movs	r2, #80	; 0x50
 800e68a:	2100      	movs	r1, #0
 800e68c:	68b8      	ldr	r0, [r7, #8]
 800e68e:	f002 f9e7 	bl	8010a60 <memset>

  /*Collect the notification endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800e692:	7bfb      	ldrb	r3, [r7, #15]
 800e694:	687a      	ldr	r2, [r7, #4]
 800e696:	211a      	movs	r1, #26
 800e698:	fb01 f303 	mul.w	r3, r1, r3
 800e69c:	4413      	add	r3, r2
 800e69e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800e6a2:	781b      	ldrb	r3, [r3, #0]
 800e6a4:	b25b      	sxtb	r3, r3
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	da15      	bge.n	800e6d6 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800e6aa:	7bfb      	ldrb	r3, [r7, #15]
 800e6ac:	687a      	ldr	r2, [r7, #4]
 800e6ae:	211a      	movs	r1, #26
 800e6b0:	fb01 f303 	mul.w	r3, r1, r3
 800e6b4:	4413      	add	r3, r2
 800e6b6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800e6ba:	781a      	ldrb	r2, [r3, #0]
 800e6bc:	68bb      	ldr	r3, [r7, #8]
 800e6be:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800e6c0:	7bfb      	ldrb	r3, [r7, #15]
 800e6c2:	687a      	ldr	r2, [r7, #4]
 800e6c4:	211a      	movs	r1, #26
 800e6c6:	fb01 f303 	mul.w	r3, r1, r3
 800e6ca:	4413      	add	r3, r2
 800e6cc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800e6d0:	881a      	ldrh	r2, [r3, #0]
 800e6d2:	68bb      	ldr	r3, [r7, #8]
 800e6d4:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800e6d6:	68bb      	ldr	r3, [r7, #8]
 800e6d8:	785b      	ldrb	r3, [r3, #1]
 800e6da:	4619      	mov	r1, r3
 800e6dc:	6878      	ldr	r0, [r7, #4]
 800e6de:	f001 fe32 	bl	8010346 <USBH_AllocPipe>
 800e6e2:	4603      	mov	r3, r0
 800e6e4:	461a      	mov	r2, r3
 800e6e6:	68bb      	ldr	r3, [r7, #8]
 800e6e8:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800e6ea:	68bb      	ldr	r3, [r7, #8]
 800e6ec:	7819      	ldrb	r1, [r3, #0]
 800e6ee:	68bb      	ldr	r3, [r7, #8]
 800e6f0:	7858      	ldrb	r0, [r3, #1]
 800e6f2:	687b      	ldr	r3, [r7, #4]
 800e6f4:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e6fe:	68ba      	ldr	r2, [r7, #8]
 800e700:	8952      	ldrh	r2, [r2, #10]
 800e702:	9202      	str	r2, [sp, #8]
 800e704:	2203      	movs	r2, #3
 800e706:	9201      	str	r2, [sp, #4]
 800e708:	9300      	str	r3, [sp, #0]
 800e70a:	4623      	mov	r3, r4
 800e70c:	4602      	mov	r2, r0
 800e70e:	6878      	ldr	r0, [r7, #4]
 800e710:	f001 fdea 	bl	80102e8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                CDC_Handle->CommItf.NotifEpSize);

  USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800e714:	68bb      	ldr	r3, [r7, #8]
 800e716:	781b      	ldrb	r3, [r3, #0]
 800e718:	2200      	movs	r2, #0
 800e71a:	4619      	mov	r1, r3
 800e71c:	6878      	ldr	r0, [r7, #4]
 800e71e:	f002 f8f0 	bl	8010902 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 800e722:	2300      	movs	r3, #0
 800e724:	2200      	movs	r2, #0
 800e726:	210a      	movs	r1, #10
 800e728:	6878      	ldr	r0, [r7, #4]
 800e72a:	f000 fbeb 	bl	800ef04 <USBH_FindInterface>
 800e72e:	4603      	mov	r3, r0
 800e730:	73fb      	strb	r3, [r7, #15]
                                 RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800e732:	7bfb      	ldrb	r3, [r7, #15]
 800e734:	2bff      	cmp	r3, #255	; 0xff
 800e736:	d002      	beq.n	800e73e <USBH_CDC_InterfaceInit+0x11a>
 800e738:	7bfb      	ldrb	r3, [r7, #15]
 800e73a:	2b01      	cmp	r3, #1
 800e73c:	d901      	bls.n	800e742 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800e73e:	2302      	movs	r3, #2
 800e740:	e0c2      	b.n	800e8c8 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800e742:	7bfb      	ldrb	r3, [r7, #15]
 800e744:	687a      	ldr	r2, [r7, #4]
 800e746:	211a      	movs	r1, #26
 800e748:	fb01 f303 	mul.w	r3, r1, r3
 800e74c:	4413      	add	r3, r2
 800e74e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800e752:	781b      	ldrb	r3, [r3, #0]
 800e754:	b25b      	sxtb	r3, r3
 800e756:	2b00      	cmp	r3, #0
 800e758:	da16      	bge.n	800e788 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800e75a:	7bfb      	ldrb	r3, [r7, #15]
 800e75c:	687a      	ldr	r2, [r7, #4]
 800e75e:	211a      	movs	r1, #26
 800e760:	fb01 f303 	mul.w	r3, r1, r3
 800e764:	4413      	add	r3, r2
 800e766:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800e76a:	781a      	ldrb	r2, [r3, #0]
 800e76c:	68bb      	ldr	r3, [r7, #8]
 800e76e:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800e770:	7bfb      	ldrb	r3, [r7, #15]
 800e772:	687a      	ldr	r2, [r7, #4]
 800e774:	211a      	movs	r1, #26
 800e776:	fb01 f303 	mul.w	r3, r1, r3
 800e77a:	4413      	add	r3, r2
 800e77c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800e780:	881a      	ldrh	r2, [r3, #0]
 800e782:	68bb      	ldr	r3, [r7, #8]
 800e784:	835a      	strh	r2, [r3, #26]
 800e786:	e015      	b.n	800e7b4 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800e788:	7bfb      	ldrb	r3, [r7, #15]
 800e78a:	687a      	ldr	r2, [r7, #4]
 800e78c:	211a      	movs	r1, #26
 800e78e:	fb01 f303 	mul.w	r3, r1, r3
 800e792:	4413      	add	r3, r2
 800e794:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800e798:	781a      	ldrb	r2, [r3, #0]
 800e79a:	68bb      	ldr	r3, [r7, #8]
 800e79c:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800e79e:	7bfb      	ldrb	r3, [r7, #15]
 800e7a0:	687a      	ldr	r2, [r7, #4]
 800e7a2:	211a      	movs	r1, #26
 800e7a4:	fb01 f303 	mul.w	r3, r1, r3
 800e7a8:	4413      	add	r3, r2
 800e7aa:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800e7ae:	881a      	ldrh	r2, [r3, #0]
 800e7b0:	68bb      	ldr	r3, [r7, #8]
 800e7b2:	831a      	strh	r2, [r3, #24]
  }

  if (phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800e7b4:	7bfb      	ldrb	r3, [r7, #15]
 800e7b6:	687a      	ldr	r2, [r7, #4]
 800e7b8:	211a      	movs	r1, #26
 800e7ba:	fb01 f303 	mul.w	r3, r1, r3
 800e7be:	4413      	add	r3, r2
 800e7c0:	f203 3356 	addw	r3, r3, #854	; 0x356
 800e7c4:	781b      	ldrb	r3, [r3, #0]
 800e7c6:	b25b      	sxtb	r3, r3
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	da16      	bge.n	800e7fa <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800e7cc:	7bfb      	ldrb	r3, [r7, #15]
 800e7ce:	687a      	ldr	r2, [r7, #4]
 800e7d0:	211a      	movs	r1, #26
 800e7d2:	fb01 f303 	mul.w	r3, r1, r3
 800e7d6:	4413      	add	r3, r2
 800e7d8:	f203 3356 	addw	r3, r3, #854	; 0x356
 800e7dc:	781a      	ldrb	r2, [r3, #0]
 800e7de:	68bb      	ldr	r3, [r7, #8]
 800e7e0:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800e7e2:	7bfb      	ldrb	r3, [r7, #15]
 800e7e4:	687a      	ldr	r2, [r7, #4]
 800e7e6:	211a      	movs	r1, #26
 800e7e8:	fb01 f303 	mul.w	r3, r1, r3
 800e7ec:	4413      	add	r3, r2
 800e7ee:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800e7f2:	881a      	ldrh	r2, [r3, #0]
 800e7f4:	68bb      	ldr	r3, [r7, #8]
 800e7f6:	835a      	strh	r2, [r3, #26]
 800e7f8:	e015      	b.n	800e826 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800e7fa:	7bfb      	ldrb	r3, [r7, #15]
 800e7fc:	687a      	ldr	r2, [r7, #4]
 800e7fe:	211a      	movs	r1, #26
 800e800:	fb01 f303 	mul.w	r3, r1, r3
 800e804:	4413      	add	r3, r2
 800e806:	f203 3356 	addw	r3, r3, #854	; 0x356
 800e80a:	781a      	ldrb	r2, [r3, #0]
 800e80c:	68bb      	ldr	r3, [r7, #8]
 800e80e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800e810:	7bfb      	ldrb	r3, [r7, #15]
 800e812:	687a      	ldr	r2, [r7, #4]
 800e814:	211a      	movs	r1, #26
 800e816:	fb01 f303 	mul.w	r3, r1, r3
 800e81a:	4413      	add	r3, r2
 800e81c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800e820:	881a      	ldrh	r2, [r3, #0]
 800e822:	68bb      	ldr	r3, [r7, #8]
 800e824:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800e826:	68bb      	ldr	r3, [r7, #8]
 800e828:	7b9b      	ldrb	r3, [r3, #14]
 800e82a:	4619      	mov	r1, r3
 800e82c:	6878      	ldr	r0, [r7, #4]
 800e82e:	f001 fd8a 	bl	8010346 <USBH_AllocPipe>
 800e832:	4603      	mov	r3, r0
 800e834:	461a      	mov	r2, r3
 800e836:	68bb      	ldr	r3, [r7, #8]
 800e838:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800e83a:	68bb      	ldr	r3, [r7, #8]
 800e83c:	7bdb      	ldrb	r3, [r3, #15]
 800e83e:	4619      	mov	r1, r3
 800e840:	6878      	ldr	r0, [r7, #4]
 800e842:	f001 fd80 	bl	8010346 <USBH_AllocPipe>
 800e846:	4603      	mov	r3, r0
 800e848:	461a      	mov	r2, r3
 800e84a:	68bb      	ldr	r3, [r7, #8]
 800e84c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 800e84e:	68bb      	ldr	r3, [r7, #8]
 800e850:	7b59      	ldrb	r1, [r3, #13]
 800e852:	68bb      	ldr	r3, [r7, #8]
 800e854:	7b98      	ldrb	r0, [r3, #14]
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e862:	68ba      	ldr	r2, [r7, #8]
 800e864:	8b12      	ldrh	r2, [r2, #24]
 800e866:	9202      	str	r2, [sp, #8]
 800e868:	2202      	movs	r2, #2
 800e86a:	9201      	str	r2, [sp, #4]
 800e86c:	9300      	str	r3, [sp, #0]
 800e86e:	4623      	mov	r3, r4
 800e870:	4602      	mov	r2, r0
 800e872:	6878      	ldr	r0, [r7, #4]
 800e874:	f001 fd38 	bl	80102e8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800e878:	68bb      	ldr	r3, [r7, #8]
 800e87a:	7b19      	ldrb	r1, [r3, #12]
 800e87c:	68bb      	ldr	r3, [r7, #8]
 800e87e:	7bd8      	ldrb	r0, [r3, #15]
 800e880:	687b      	ldr	r3, [r7, #4]
 800e882:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800e88c:	68ba      	ldr	r2, [r7, #8]
 800e88e:	8b52      	ldrh	r2, [r2, #26]
 800e890:	9202      	str	r2, [sp, #8]
 800e892:	2202      	movs	r2, #2
 800e894:	9201      	str	r2, [sp, #4]
 800e896:	9300      	str	r3, [sp, #0]
 800e898:	4623      	mov	r3, r4
 800e89a:	4602      	mov	r2, r0
 800e89c:	6878      	ldr	r0, [r7, #4]
 800e89e:	f001 fd23 	bl	80102e8 <USBH_OpenPipe>
                phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800e8a2:	68bb      	ldr	r3, [r7, #8]
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800e8aa:	68bb      	ldr	r3, [r7, #8]
 800e8ac:	7b5b      	ldrb	r3, [r3, #13]
 800e8ae:	2200      	movs	r2, #0
 800e8b0:	4619      	mov	r1, r3
 800e8b2:	6878      	ldr	r0, [r7, #4]
 800e8b4:	f002 f825 	bl	8010902 <USBH_LL_SetToggle>
  USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800e8b8:	68bb      	ldr	r3, [r7, #8]
 800e8ba:	7b1b      	ldrb	r3, [r3, #12]
 800e8bc:	2200      	movs	r2, #0
 800e8be:	4619      	mov	r1, r3
 800e8c0:	6878      	ldr	r0, [r7, #4]
 800e8c2:	f002 f81e 	bl	8010902 <USBH_LL_SetToggle>

  return USBH_OK;
 800e8c6:	2300      	movs	r3, #0
}
 800e8c8:	4618      	mov	r0, r3
 800e8ca:	3714      	adds	r7, #20
 800e8cc:	46bd      	mov	sp, r7
 800e8ce:	bd90      	pop	{r4, r7, pc}

0800e8d0 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	b084      	sub	sp, #16
 800e8d4:	af00      	add	r7, sp, #0
 800e8d6:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e8de:	69db      	ldr	r3, [r3, #28]
 800e8e0:	60fb      	str	r3, [r7, #12]

  if (CDC_Handle->CommItf.NotifPipe)
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	781b      	ldrb	r3, [r3, #0]
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d00e      	beq.n	800e908 <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800e8ea:	68fb      	ldr	r3, [r7, #12]
 800e8ec:	781b      	ldrb	r3, [r3, #0]
 800e8ee:	4619      	mov	r1, r3
 800e8f0:	6878      	ldr	r0, [r7, #4]
 800e8f2:	f001 fd18 	bl	8010326 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	781b      	ldrb	r3, [r3, #0]
 800e8fa:	4619      	mov	r1, r3
 800e8fc:	6878      	ldr	r0, [r7, #4]
 800e8fe:	f001 fd43 	bl	8010388 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800e902:	68fb      	ldr	r3, [r7, #12]
 800e904:	2200      	movs	r2, #0
 800e906:	701a      	strb	r2, [r3, #0]
  }

  if (CDC_Handle->DataItf.InPipe)
 800e908:	68fb      	ldr	r3, [r7, #12]
 800e90a:	7b1b      	ldrb	r3, [r3, #12]
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	d00e      	beq.n	800e92e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	7b1b      	ldrb	r3, [r3, #12]
 800e914:	4619      	mov	r1, r3
 800e916:	6878      	ldr	r0, [r7, #4]
 800e918:	f001 fd05 	bl	8010326 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	7b1b      	ldrb	r3, [r3, #12]
 800e920:	4619      	mov	r1, r3
 800e922:	6878      	ldr	r0, [r7, #4]
 800e924:	f001 fd30 	bl	8010388 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800e928:	68fb      	ldr	r3, [r7, #12]
 800e92a:	2200      	movs	r2, #0
 800e92c:	731a      	strb	r2, [r3, #12]
  }

  if (CDC_Handle->DataItf.OutPipe)
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	7b5b      	ldrb	r3, [r3, #13]
 800e932:	2b00      	cmp	r3, #0
 800e934:	d00e      	beq.n	800e954 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	7b5b      	ldrb	r3, [r3, #13]
 800e93a:	4619      	mov	r1, r3
 800e93c:	6878      	ldr	r0, [r7, #4]
 800e93e:	f001 fcf2 	bl	8010326 <USBH_ClosePipe>
    USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800e942:	68fb      	ldr	r3, [r7, #12]
 800e944:	7b5b      	ldrb	r3, [r3, #13]
 800e946:	4619      	mov	r1, r3
 800e948:	6878      	ldr	r0, [r7, #4]
 800e94a:	f001 fd1d 	bl	8010388 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	2200      	movs	r2, #0
 800e952:	735a      	strb	r2, [r3, #13]
  }

  if (phost->pActiveClass->pData)
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e95a:	69db      	ldr	r3, [r3, #28]
 800e95c:	2b00      	cmp	r3, #0
 800e95e:	d00b      	beq.n	800e978 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e966:	69db      	ldr	r3, [r3, #28]
 800e968:	4618      	mov	r0, r3
 800e96a:	f002 f863 	bl	8010a34 <free>
    phost->pActiveClass->pData = 0U;
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e974:	2200      	movs	r2, #0
 800e976:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800e978:	2300      	movs	r3, #0
}
 800e97a:	4618      	mov	r0, r3
 800e97c:	3710      	adds	r7, #16
 800e97e:	46bd      	mov	sp, r7
 800e980:	bd80      	pop	{r7, pc}

0800e982 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800e982:	b580      	push	{r7, lr}
 800e984:	b084      	sub	sp, #16
 800e986:	af00      	add	r7, sp, #0
 800e988:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800e98a:	687b      	ldr	r3, [r7, #4]
 800e98c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e990:	69db      	ldr	r3, [r3, #28]
 800e992:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	3340      	adds	r3, #64	; 0x40
 800e998:	4619      	mov	r1, r3
 800e99a:	6878      	ldr	r0, [r7, #4]
 800e99c:	f000 f8b1 	bl	800eb02 <GetLineCoding>
 800e9a0:	4603      	mov	r3, r0
 800e9a2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800e9a4:	7afb      	ldrb	r3, [r7, #11]
 800e9a6:	2b00      	cmp	r3, #0
 800e9a8:	d105      	bne.n	800e9b6 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800e9b0:	2102      	movs	r1, #2
 800e9b2:	6878      	ldr	r0, [r7, #4]
 800e9b4:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800e9b6:	7afb      	ldrb	r3, [r7, #11]
}
 800e9b8:	4618      	mov	r0, r3
 800e9ba:	3710      	adds	r7, #16
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	bd80      	pop	{r7, pc}

0800e9c0 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 800e9c0:	b580      	push	{r7, lr}
 800e9c2:	b084      	sub	sp, #16
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800e9c8:	2301      	movs	r3, #1
 800e9ca:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800e9d0:	687b      	ldr	r3, [r7, #4]
 800e9d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800e9d6:	69db      	ldr	r3, [r3, #28]
 800e9d8:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 800e9da:	68bb      	ldr	r3, [r7, #8]
 800e9dc:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800e9e0:	2b04      	cmp	r3, #4
 800e9e2:	d877      	bhi.n	800ead4 <USBH_CDC_Process+0x114>
 800e9e4:	a201      	add	r2, pc, #4	; (adr r2, 800e9ec <USBH_CDC_Process+0x2c>)
 800e9e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e9ea:	bf00      	nop
 800e9ec:	0800ea01 	.word	0x0800ea01
 800e9f0:	0800ea07 	.word	0x0800ea07
 800e9f4:	0800ea37 	.word	0x0800ea37
 800e9f8:	0800eaab 	.word	0x0800eaab
 800e9fc:	0800eab9 	.word	0x0800eab9
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 800ea00:	2300      	movs	r3, #0
 800ea02:	73fb      	strb	r3, [r7, #15]
      break;
 800ea04:	e06d      	b.n	800eae2 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800ea06:	68bb      	ldr	r3, [r7, #8]
 800ea08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ea0a:	4619      	mov	r1, r3
 800ea0c:	6878      	ldr	r0, [r7, #4]
 800ea0e:	f000 f897 	bl	800eb40 <SetLineCoding>
 800ea12:	4603      	mov	r3, r0
 800ea14:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800ea16:	7bbb      	ldrb	r3, [r7, #14]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d104      	bne.n	800ea26 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800ea1c:	68bb      	ldr	r3, [r7, #8]
 800ea1e:	2202      	movs	r2, #2
 800ea20:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800ea24:	e058      	b.n	800ead8 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 800ea26:	7bbb      	ldrb	r3, [r7, #14]
 800ea28:	2b01      	cmp	r3, #1
 800ea2a:	d055      	beq.n	800ead8 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 800ea2c:	68bb      	ldr	r3, [r7, #8]
 800ea2e:	2204      	movs	r2, #4
 800ea30:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800ea34:	e050      	b.n	800ead8 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800ea36:	68bb      	ldr	r3, [r7, #8]
 800ea38:	3340      	adds	r3, #64	; 0x40
 800ea3a:	4619      	mov	r1, r3
 800ea3c:	6878      	ldr	r0, [r7, #4]
 800ea3e:	f000 f860 	bl	800eb02 <GetLineCoding>
 800ea42:	4603      	mov	r3, r0
 800ea44:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800ea46:	7bbb      	ldrb	r3, [r7, #14]
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d126      	bne.n	800ea9a <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 800ea4c:	68bb      	ldr	r3, [r7, #8]
 800ea4e:	2200      	movs	r2, #0
 800ea50:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ea54:	68bb      	ldr	r3, [r7, #8]
 800ea56:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800ea5a:	68bb      	ldr	r3, [r7, #8]
 800ea5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ea5e:	791b      	ldrb	r3, [r3, #4]
 800ea60:	429a      	cmp	r2, r3
 800ea62:	d13b      	bne.n	800eadc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ea64:	68bb      	ldr	r3, [r7, #8]
 800ea66:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800ea6a:	68bb      	ldr	r3, [r7, #8]
 800ea6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ea6e:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800ea70:	429a      	cmp	r2, r3
 800ea72:	d133      	bne.n	800eadc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ea74:	68bb      	ldr	r3, [r7, #8]
 800ea76:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800ea7a:	68bb      	ldr	r3, [r7, #8]
 800ea7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ea7e:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800ea80:	429a      	cmp	r2, r3
 800ea82:	d12b      	bne.n	800eadc <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800ea84:	68bb      	ldr	r3, [r7, #8]
 800ea86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ea88:	68bb      	ldr	r3, [r7, #8]
 800ea8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ea8c:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800ea8e:	429a      	cmp	r2, r3
 800ea90:	d124      	bne.n	800eadc <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800ea92:	6878      	ldr	r0, [r7, #4]
 800ea94:	f000 f958 	bl	800ed48 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 800ea98:	e020      	b.n	800eadc <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 800ea9a:	7bbb      	ldrb	r3, [r7, #14]
 800ea9c:	2b01      	cmp	r3, #1
 800ea9e:	d01d      	beq.n	800eadc <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 800eaa0:	68bb      	ldr	r3, [r7, #8]
 800eaa2:	2204      	movs	r2, #4
 800eaa4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800eaa8:	e018      	b.n	800eadc <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 800eaaa:	6878      	ldr	r0, [r7, #4]
 800eaac:	f000 f867 	bl	800eb7e <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 800eab0:	6878      	ldr	r0, [r7, #4]
 800eab2:	f000 f8da 	bl	800ec6a <CDC_ProcessReception>
      break;
 800eab6:	e014      	b.n	800eae2 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 800eab8:	2100      	movs	r1, #0
 800eaba:	6878      	ldr	r0, [r7, #4]
 800eabc:	f000 ffe3 	bl	800fa86 <USBH_ClrFeature>
 800eac0:	4603      	mov	r3, r0
 800eac2:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800eac4:	7bbb      	ldrb	r3, [r7, #14]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d10a      	bne.n	800eae0 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 800eaca:	68bb      	ldr	r3, [r7, #8]
 800eacc:	2200      	movs	r2, #0
 800eace:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800ead2:	e005      	b.n	800eae0 <USBH_CDC_Process+0x120>

    default:
      break;
 800ead4:	bf00      	nop
 800ead6:	e004      	b.n	800eae2 <USBH_CDC_Process+0x122>
      break;
 800ead8:	bf00      	nop
 800eada:	e002      	b.n	800eae2 <USBH_CDC_Process+0x122>
      break;
 800eadc:	bf00      	nop
 800eade:	e000      	b.n	800eae2 <USBH_CDC_Process+0x122>
      break;
 800eae0:	bf00      	nop

  }

  return status;
 800eae2:	7bfb      	ldrb	r3, [r7, #15]
}
 800eae4:	4618      	mov	r0, r3
 800eae6:	3710      	adds	r7, #16
 800eae8:	46bd      	mov	sp, r7
 800eaea:	bd80      	pop	{r7, pc}

0800eaec <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 800eaec:	b480      	push	{r7}
 800eaee:	b083      	sub	sp, #12
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 800eaf4:	2300      	movs	r3, #0
}
 800eaf6:	4618      	mov	r0, r3
 800eaf8:	370c      	adds	r7, #12
 800eafa:	46bd      	mov	sp, r7
 800eafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb00:	4770      	bx	lr

0800eb02 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800eb02:	b580      	push	{r7, lr}
 800eb04:	b082      	sub	sp, #8
 800eb06:	af00      	add	r7, sp, #0
 800eb08:	6078      	str	r0, [r7, #4]
 800eb0a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	22a1      	movs	r2, #161	; 0xa1
 800eb10:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	2221      	movs	r2, #33	; 0x21
 800eb16:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800eb1e:	687b      	ldr	r3, [r7, #4]
 800eb20:	2200      	movs	r2, #0
 800eb22:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	2207      	movs	r2, #7
 800eb28:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800eb2a:	683b      	ldr	r3, [r7, #0]
 800eb2c:	2207      	movs	r2, #7
 800eb2e:	4619      	mov	r1, r3
 800eb30:	6878      	ldr	r0, [r7, #4]
 800eb32:	f001 f988 	bl	800fe46 <USBH_CtlReq>
 800eb36:	4603      	mov	r3, r0
}
 800eb38:	4618      	mov	r0, r3
 800eb3a:	3708      	adds	r7, #8
 800eb3c:	46bd      	mov	sp, r7
 800eb3e:	bd80      	pop	{r7, pc}

0800eb40 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800eb40:	b580      	push	{r7, lr}
 800eb42:	b082      	sub	sp, #8
 800eb44:	af00      	add	r7, sp, #0
 800eb46:	6078      	str	r0, [r7, #4]
 800eb48:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	2221      	movs	r2, #33	; 0x21
 800eb4e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	2220      	movs	r2, #32
 800eb54:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	2200      	movs	r2, #0
 800eb5a:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	2200      	movs	r2, #0
 800eb60:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	2207      	movs	r2, #7
 800eb66:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800eb68:	683b      	ldr	r3, [r7, #0]
 800eb6a:	2207      	movs	r2, #7
 800eb6c:	4619      	mov	r1, r3
 800eb6e:	6878      	ldr	r0, [r7, #4]
 800eb70:	f001 f969 	bl	800fe46 <USBH_CtlReq>
 800eb74:	4603      	mov	r3, r0
}
 800eb76:	4618      	mov	r0, r3
 800eb78:	3708      	adds	r7, #8
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	bd80      	pop	{r7, pc}

0800eb7e <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800eb7e:	b580      	push	{r7, lr}
 800eb80:	b086      	sub	sp, #24
 800eb82:	af02      	add	r7, sp, #8
 800eb84:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800eb8c:	69db      	ldr	r3, [r3, #28]
 800eb8e:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800eb90:	2300      	movs	r3, #0
 800eb92:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800eb94:	68fb      	ldr	r3, [r7, #12]
 800eb96:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800eb9a:	2b01      	cmp	r3, #1
 800eb9c:	d002      	beq.n	800eba4 <CDC_ProcessTransmission+0x26>
 800eb9e:	2b02      	cmp	r3, #2
 800eba0:	d023      	beq.n	800ebea <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800eba2:	e05e      	b.n	800ec62 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eba8:	68fa      	ldr	r2, [r7, #12]
 800ebaa:	8b12      	ldrh	r2, [r2, #24]
 800ebac:	4293      	cmp	r3, r2
 800ebae:	d90b      	bls.n	800ebc8 <CDC_ProcessTransmission+0x4a>
        USBH_BulkSendData(phost,
 800ebb0:	68fb      	ldr	r3, [r7, #12]
 800ebb2:	69d9      	ldr	r1, [r3, #28]
 800ebb4:	68fb      	ldr	r3, [r7, #12]
 800ebb6:	8b1a      	ldrh	r2, [r3, #24]
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	7b5b      	ldrb	r3, [r3, #13]
 800ebbc:	2001      	movs	r0, #1
 800ebbe:	9000      	str	r0, [sp, #0]
 800ebc0:	6878      	ldr	r0, [r7, #4]
 800ebc2:	f001 fb4e 	bl	8010262 <USBH_BulkSendData>
 800ebc6:	e00b      	b.n	800ebe0 <CDC_ProcessTransmission+0x62>
        USBH_BulkSendData(phost,
 800ebc8:	68fb      	ldr	r3, [r7, #12]
 800ebca:	69d9      	ldr	r1, [r3, #28]
                          (uint16_t)CDC_Handle->TxDataLength,
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        USBH_BulkSendData(phost,
 800ebd0:	b29a      	uxth	r2, r3
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	7b5b      	ldrb	r3, [r3, #13]
 800ebd6:	2001      	movs	r0, #1
 800ebd8:	9000      	str	r0, [sp, #0]
 800ebda:	6878      	ldr	r0, [r7, #4]
 800ebdc:	f001 fb41 	bl	8010262 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	2202      	movs	r2, #2
 800ebe4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800ebe8:	e03b      	b.n	800ec62 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800ebea:	68fb      	ldr	r3, [r7, #12]
 800ebec:	7b5b      	ldrb	r3, [r3, #13]
 800ebee:	4619      	mov	r1, r3
 800ebf0:	6878      	ldr	r0, [r7, #4]
 800ebf2:	f001 fe65 	bl	80108c0 <USBH_LL_GetURBState>
 800ebf6:	4603      	mov	r3, r0
 800ebf8:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800ebfa:	7afb      	ldrb	r3, [r7, #11]
 800ebfc:	2b01      	cmp	r3, #1
 800ebfe:	d128      	bne.n	800ec52 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec04:	68fa      	ldr	r2, [r7, #12]
 800ec06:	8b12      	ldrh	r2, [r2, #24]
 800ec08:	4293      	cmp	r3, r2
 800ec0a:	d90e      	bls.n	800ec2a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec10:	68fa      	ldr	r2, [r7, #12]
 800ec12:	8b12      	ldrh	r2, [r2, #24]
 800ec14:	1a9a      	subs	r2, r3, r2
 800ec16:	68fb      	ldr	r3, [r7, #12]
 800ec18:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800ec1a:	68fb      	ldr	r3, [r7, #12]
 800ec1c:	69db      	ldr	r3, [r3, #28]
 800ec1e:	68fa      	ldr	r2, [r7, #12]
 800ec20:	8b12      	ldrh	r2, [r2, #24]
 800ec22:	441a      	add	r2, r3
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	61da      	str	r2, [r3, #28]
 800ec28:	e002      	b.n	800ec30 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	2200      	movs	r2, #0
 800ec2e:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d004      	beq.n	800ec42 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ec38:	68fb      	ldr	r3, [r7, #12]
 800ec3a:	2201      	movs	r2, #1
 800ec3c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800ec40:	e00e      	b.n	800ec60 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	2200      	movs	r2, #0
 800ec46:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 800ec4a:	6878      	ldr	r0, [r7, #4]
 800ec4c:	f000 f868 	bl	800ed20 <USBH_CDC_TransmitCallback>
      break;
 800ec50:	e006      	b.n	800ec60 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800ec52:	7afb      	ldrb	r3, [r7, #11]
 800ec54:	2b02      	cmp	r3, #2
 800ec56:	d103      	bne.n	800ec60 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	2201      	movs	r2, #1
 800ec5c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 800ec60:	bf00      	nop
  }
}
 800ec62:	bf00      	nop
 800ec64:	3710      	adds	r7, #16
 800ec66:	46bd      	mov	sp, r7
 800ec68:	bd80      	pop	{r7, pc}

0800ec6a <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800ec6a:	b580      	push	{r7, lr}
 800ec6c:	b086      	sub	sp, #24
 800ec6e:	af00      	add	r7, sp, #0
 800ec70:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800ec78:	69db      	ldr	r3, [r3, #28]
 800ec7a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800ec80:	697b      	ldr	r3, [r7, #20]
 800ec82:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800ec86:	2b03      	cmp	r3, #3
 800ec88:	d002      	beq.n	800ec90 <CDC_ProcessReception+0x26>
 800ec8a:	2b04      	cmp	r3, #4
 800ec8c:	d00e      	beq.n	800ecac <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 800ec8e:	e043      	b.n	800ed18 <CDC_ProcessReception+0xae>
      USBH_BulkReceiveData(phost,
 800ec90:	697b      	ldr	r3, [r7, #20]
 800ec92:	6a19      	ldr	r1, [r3, #32]
 800ec94:	697b      	ldr	r3, [r7, #20]
 800ec96:	8b5a      	ldrh	r2, [r3, #26]
 800ec98:	697b      	ldr	r3, [r7, #20]
 800ec9a:	7b1b      	ldrb	r3, [r3, #12]
 800ec9c:	6878      	ldr	r0, [r7, #4]
 800ec9e:	f001 fb05 	bl	80102ac <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800eca2:	697b      	ldr	r3, [r7, #20]
 800eca4:	2204      	movs	r2, #4
 800eca6:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800ecaa:	e035      	b.n	800ed18 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800ecac:	697b      	ldr	r3, [r7, #20]
 800ecae:	7b1b      	ldrb	r3, [r3, #12]
 800ecb0:	4619      	mov	r1, r3
 800ecb2:	6878      	ldr	r0, [r7, #4]
 800ecb4:	f001 fe04 	bl	80108c0 <USBH_LL_GetURBState>
 800ecb8:	4603      	mov	r3, r0
 800ecba:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800ecbc:	7cfb      	ldrb	r3, [r7, #19]
 800ecbe:	2b01      	cmp	r3, #1
 800ecc0:	d129      	bne.n	800ed16 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800ecc2:	697b      	ldr	r3, [r7, #20]
 800ecc4:	7b1b      	ldrb	r3, [r3, #12]
 800ecc6:	4619      	mov	r1, r3
 800ecc8:	6878      	ldr	r0, [r7, #4]
 800ecca:	f001 fd67 	bl	801079c <USBH_LL_GetLastXferSize>
 800ecce:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800ecd0:	697b      	ldr	r3, [r7, #20]
 800ecd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ecd4:	68fa      	ldr	r2, [r7, #12]
 800ecd6:	429a      	cmp	r2, r3
 800ecd8:	d016      	beq.n	800ed08 <CDC_ProcessReception+0x9e>
 800ecda:	697b      	ldr	r3, [r7, #20]
 800ecdc:	8b5b      	ldrh	r3, [r3, #26]
 800ecde:	461a      	mov	r2, r3
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	4293      	cmp	r3, r2
 800ece4:	d910      	bls.n	800ed08 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 800ece6:	697b      	ldr	r3, [r7, #20]
 800ece8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	1ad2      	subs	r2, r2, r3
 800ecee:	697b      	ldr	r3, [r7, #20]
 800ecf0:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 800ecf2:	697b      	ldr	r3, [r7, #20]
 800ecf4:	6a1a      	ldr	r2, [r3, #32]
 800ecf6:	68fb      	ldr	r3, [r7, #12]
 800ecf8:	441a      	add	r2, r3
 800ecfa:	697b      	ldr	r3, [r7, #20]
 800ecfc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800ecfe:	697b      	ldr	r3, [r7, #20]
 800ed00:	2203      	movs	r2, #3
 800ed02:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 800ed06:	e006      	b.n	800ed16 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800ed08:	697b      	ldr	r3, [r7, #20]
 800ed0a:	2200      	movs	r2, #0
 800ed0c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800ed10:	6878      	ldr	r0, [r7, #4]
 800ed12:	f000 f80f 	bl	800ed34 <USBH_CDC_ReceiveCallback>
      break;
 800ed16:	bf00      	nop
  }
}
 800ed18:	bf00      	nop
 800ed1a:	3718      	adds	r7, #24
 800ed1c:	46bd      	mov	sp, r7
 800ed1e:	bd80      	pop	{r7, pc}

0800ed20 <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800ed20:	b480      	push	{r7}
 800ed22:	b083      	sub	sp, #12
 800ed24:	af00      	add	r7, sp, #0
 800ed26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800ed28:	bf00      	nop
 800ed2a:	370c      	adds	r7, #12
 800ed2c:	46bd      	mov	sp, r7
 800ed2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed32:	4770      	bx	lr

0800ed34 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800ed34:	b480      	push	{r7}
 800ed36:	b083      	sub	sp, #12
 800ed38:	af00      	add	r7, sp, #0
 800ed3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800ed3c:	bf00      	nop
 800ed3e:	370c      	adds	r7, #12
 800ed40:	46bd      	mov	sp, r7
 800ed42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed46:	4770      	bx	lr

0800ed48 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800ed48:	b480      	push	{r7}
 800ed4a:	b083      	sub	sp, #12
 800ed4c:	af00      	add	r7, sp, #0
 800ed4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800ed50:	bf00      	nop
 800ed52:	370c      	adds	r7, #12
 800ed54:	46bd      	mov	sp, r7
 800ed56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed5a:	4770      	bx	lr

0800ed5c <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b084      	sub	sp, #16
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	60f8      	str	r0, [r7, #12]
 800ed64:	60b9      	str	r1, [r7, #8]
 800ed66:	4613      	mov	r3, r2
 800ed68:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800ed6a:	68fb      	ldr	r3, [r7, #12]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d101      	bne.n	800ed74 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800ed70:	2302      	movs	r3, #2
 800ed72:	e029      	b.n	800edc8 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800ed74:	68fb      	ldr	r3, [r7, #12]
 800ed76:	79fa      	ldrb	r2, [r7, #7]
 800ed78:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800ed7c:	68fb      	ldr	r3, [r7, #12]
 800ed7e:	2200      	movs	r2, #0
 800ed80:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	2200      	movs	r2, #0
 800ed88:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800ed8c:	68f8      	ldr	r0, [r7, #12]
 800ed8e:	f000 f81f 	bl	800edd0 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800ed92:	68fb      	ldr	r3, [r7, #12]
 800ed94:	2200      	movs	r2, #0
 800ed96:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800ed9a:	68fb      	ldr	r3, [r7, #12]
 800ed9c:	2200      	movs	r2, #0
 800ed9e:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	2200      	movs	r2, #0
 800eda6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	2200      	movs	r2, #0
 800edae:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800edb2:	68bb      	ldr	r3, [r7, #8]
 800edb4:	2b00      	cmp	r3, #0
 800edb6:	d003      	beq.n	800edc0 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800edb8:	68fb      	ldr	r3, [r7, #12]
 800edba:	68ba      	ldr	r2, [r7, #8]
 800edbc:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800edc0:	68f8      	ldr	r0, [r7, #12]
 800edc2:	f001 fc37 	bl	8010634 <USBH_LL_Init>

  return USBH_OK;
 800edc6:	2300      	movs	r3, #0
}
 800edc8:	4618      	mov	r0, r3
 800edca:	3710      	adds	r7, #16
 800edcc:	46bd      	mov	sp, r7
 800edce:	bd80      	pop	{r7, pc}

0800edd0 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800edd0:	b480      	push	{r7}
 800edd2:	b085      	sub	sp, #20
 800edd4:	af00      	add	r7, sp, #0
 800edd6:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800edd8:	2300      	movs	r3, #0
 800edda:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800eddc:	2300      	movs	r3, #0
 800edde:	60fb      	str	r3, [r7, #12]
 800ede0:	e009      	b.n	800edf6 <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800ede2:	687a      	ldr	r2, [r7, #4]
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	33e0      	adds	r3, #224	; 0xe0
 800ede8:	009b      	lsls	r3, r3, #2
 800edea:	4413      	add	r3, r2
 800edec:	2200      	movs	r2, #0
 800edee:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	3301      	adds	r3, #1
 800edf4:	60fb      	str	r3, [r7, #12]
 800edf6:	68fb      	ldr	r3, [r7, #12]
 800edf8:	2b0e      	cmp	r3, #14
 800edfa:	d9f2      	bls.n	800ede2 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800edfc:	2300      	movs	r3, #0
 800edfe:	60fb      	str	r3, [r7, #12]
 800ee00:	e009      	b.n	800ee16 <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 800ee02:	687a      	ldr	r2, [r7, #4]
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	4413      	add	r3, r2
 800ee08:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800ee0c:	2200      	movs	r2, #0
 800ee0e:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	3301      	adds	r3, #1
 800ee14:	60fb      	str	r3, [r7, #12]
 800ee16:	68fb      	ldr	r3, [r7, #12]
 800ee18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ee1c:	d3f1      	bcc.n	800ee02 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	2200      	movs	r2, #0
 800ee22:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	2200      	movs	r2, #0
 800ee28:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	2201      	movs	r2, #1
 800ee2e:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	2200      	movs	r2, #0
 800ee34:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	2201      	movs	r2, #1
 800ee3c:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	2240      	movs	r2, #64	; 0x40
 800ee42:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	2200      	movs	r2, #0
 800ee48:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	2200      	movs	r2, #0
 800ee4e:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800ee52:	687b      	ldr	r3, [r7, #4]
 800ee54:	2201      	movs	r2, #1
 800ee56:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	2200      	movs	r2, #0
 800ee66:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800ee6a:	2300      	movs	r3, #0
}
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	3714      	adds	r7, #20
 800ee70:	46bd      	mov	sp, r7
 800ee72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee76:	4770      	bx	lr

0800ee78 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800ee78:	b480      	push	{r7}
 800ee7a:	b085      	sub	sp, #20
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
 800ee80:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800ee82:	2300      	movs	r3, #0
 800ee84:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800ee86:	683b      	ldr	r3, [r7, #0]
 800ee88:	2b00      	cmp	r3, #0
 800ee8a:	d016      	beq.n	800eeba <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d10e      	bne.n	800eeb4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800ee9c:	1c59      	adds	r1, r3, #1
 800ee9e:	687a      	ldr	r2, [r7, #4]
 800eea0:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800eea4:	687a      	ldr	r2, [r7, #4]
 800eea6:	33de      	adds	r3, #222	; 0xde
 800eea8:	6839      	ldr	r1, [r7, #0]
 800eeaa:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800eeae:	2300      	movs	r3, #0
 800eeb0:	73fb      	strb	r3, [r7, #15]
 800eeb2:	e004      	b.n	800eebe <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800eeb4:	2302      	movs	r3, #2
 800eeb6:	73fb      	strb	r3, [r7, #15]
 800eeb8:	e001      	b.n	800eebe <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800eeba:	2302      	movs	r3, #2
 800eebc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800eebe:	7bfb      	ldrb	r3, [r7, #15]
}
 800eec0:	4618      	mov	r0, r3
 800eec2:	3714      	adds	r7, #20
 800eec4:	46bd      	mov	sp, r7
 800eec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eeca:	4770      	bx	lr

0800eecc <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800eecc:	b480      	push	{r7}
 800eece:	b085      	sub	sp, #20
 800eed0:	af00      	add	r7, sp, #0
 800eed2:	6078      	str	r0, [r7, #4]
 800eed4:	460b      	mov	r3, r1
 800eed6:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800eed8:	2300      	movs	r3, #0
 800eeda:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800eee2:	78fa      	ldrb	r2, [r7, #3]
 800eee4:	429a      	cmp	r2, r3
 800eee6:	d204      	bcs.n	800eef2 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	78fa      	ldrb	r2, [r7, #3]
 800eeec:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800eef0:	e001      	b.n	800eef6 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800eef2:	2302      	movs	r3, #2
 800eef4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800eef6:	7bfb      	ldrb	r3, [r7, #15]
}
 800eef8:	4618      	mov	r0, r3
 800eefa:	3714      	adds	r7, #20
 800eefc:	46bd      	mov	sp, r7
 800eefe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef02:	4770      	bx	lr

0800ef04 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800ef04:	b480      	push	{r7}
 800ef06:	b087      	sub	sp, #28
 800ef08:	af00      	add	r7, sp, #0
 800ef0a:	6078      	str	r0, [r7, #4]
 800ef0c:	4608      	mov	r0, r1
 800ef0e:	4611      	mov	r1, r2
 800ef10:	461a      	mov	r2, r3
 800ef12:	4603      	mov	r3, r0
 800ef14:	70fb      	strb	r3, [r7, #3]
 800ef16:	460b      	mov	r3, r1
 800ef18:	70bb      	strb	r3, [r7, #2]
 800ef1a:	4613      	mov	r3, r2
 800ef1c:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800ef1e:	2300      	movs	r3, #0
 800ef20:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800ef22:	2300      	movs	r3, #0
 800ef24:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800ef2c:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ef2e:	e025      	b.n	800ef7c <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800ef30:	7dfb      	ldrb	r3, [r7, #23]
 800ef32:	221a      	movs	r2, #26
 800ef34:	fb02 f303 	mul.w	r3, r2, r3
 800ef38:	3308      	adds	r3, #8
 800ef3a:	68fa      	ldr	r2, [r7, #12]
 800ef3c:	4413      	add	r3, r2
 800ef3e:	3302      	adds	r3, #2
 800ef40:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ef42:	693b      	ldr	r3, [r7, #16]
 800ef44:	795b      	ldrb	r3, [r3, #5]
 800ef46:	78fa      	ldrb	r2, [r7, #3]
 800ef48:	429a      	cmp	r2, r3
 800ef4a:	d002      	beq.n	800ef52 <USBH_FindInterface+0x4e>
 800ef4c:	78fb      	ldrb	r3, [r7, #3]
 800ef4e:	2bff      	cmp	r3, #255	; 0xff
 800ef50:	d111      	bne.n	800ef76 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ef52:	693b      	ldr	r3, [r7, #16]
 800ef54:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800ef56:	78ba      	ldrb	r2, [r7, #2]
 800ef58:	429a      	cmp	r2, r3
 800ef5a:	d002      	beq.n	800ef62 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ef5c:	78bb      	ldrb	r3, [r7, #2]
 800ef5e:	2bff      	cmp	r3, #255	; 0xff
 800ef60:	d109      	bne.n	800ef76 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ef62:	693b      	ldr	r3, [r7, #16]
 800ef64:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800ef66:	787a      	ldrb	r2, [r7, #1]
 800ef68:	429a      	cmp	r2, r3
 800ef6a:	d002      	beq.n	800ef72 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800ef6c:	787b      	ldrb	r3, [r7, #1]
 800ef6e:	2bff      	cmp	r3, #255	; 0xff
 800ef70:	d101      	bne.n	800ef76 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800ef72:	7dfb      	ldrb	r3, [r7, #23]
 800ef74:	e006      	b.n	800ef84 <USBH_FindInterface+0x80>
    }
    if_ix++;
 800ef76:	7dfb      	ldrb	r3, [r7, #23]
 800ef78:	3301      	adds	r3, #1
 800ef7a:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800ef7c:	7dfb      	ldrb	r3, [r7, #23]
 800ef7e:	2b01      	cmp	r3, #1
 800ef80:	d9d6      	bls.n	800ef30 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800ef82:	23ff      	movs	r3, #255	; 0xff
}
 800ef84:	4618      	mov	r0, r3
 800ef86:	371c      	adds	r7, #28
 800ef88:	46bd      	mov	sp, r7
 800ef8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef8e:	4770      	bx	lr

0800ef90 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b082      	sub	sp, #8
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800ef98:	6878      	ldr	r0, [r7, #4]
 800ef9a:	f001 fb87 	bl	80106ac <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800ef9e:	2101      	movs	r1, #1
 800efa0:	6878      	ldr	r0, [r7, #4]
 800efa2:	f001 fca0 	bl	80108e6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800efa6:	2300      	movs	r3, #0
}
 800efa8:	4618      	mov	r0, r3
 800efaa:	3708      	adds	r7, #8
 800efac:	46bd      	mov	sp, r7
 800efae:	bd80      	pop	{r7, pc}

0800efb0 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800efb0:	b580      	push	{r7, lr}
 800efb2:	b088      	sub	sp, #32
 800efb4:	af04      	add	r7, sp, #16
 800efb6:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800efb8:	2302      	movs	r3, #2
 800efba:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800efbc:	2300      	movs	r3, #0
 800efbe:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800efc6:	b2db      	uxtb	r3, r3
 800efc8:	2b01      	cmp	r3, #1
 800efca:	d102      	bne.n	800efd2 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	2203      	movs	r2, #3
 800efd0:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	781b      	ldrb	r3, [r3, #0]
 800efd6:	b2db      	uxtb	r3, r3
 800efd8:	2b0b      	cmp	r3, #11
 800efda:	f200 81b3 	bhi.w	800f344 <USBH_Process+0x394>
 800efde:	a201      	add	r2, pc, #4	; (adr r2, 800efe4 <USBH_Process+0x34>)
 800efe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800efe4:	0800f015 	.word	0x0800f015
 800efe8:	0800f047 	.word	0x0800f047
 800efec:	0800f0af 	.word	0x0800f0af
 800eff0:	0800f2df 	.word	0x0800f2df
 800eff4:	0800f345 	.word	0x0800f345
 800eff8:	0800f153 	.word	0x0800f153
 800effc:	0800f285 	.word	0x0800f285
 800f000:	0800f189 	.word	0x0800f189
 800f004:	0800f1a9 	.word	0x0800f1a9
 800f008:	0800f1c9 	.word	0x0800f1c9
 800f00c:	0800f1f7 	.word	0x0800f1f7
 800f010:	0800f2c7 	.word	0x0800f2c7
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800f01a:	b2db      	uxtb	r3, r3
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	f000 8193 	beq.w	800f348 <USBH_Process+0x398>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	2201      	movs	r2, #1
 800f026:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800f028:	20c8      	movs	r0, #200	; 0xc8
 800f02a:	f001 fc9a 	bl	8010962 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800f02e:	6878      	ldr	r0, [r7, #4]
 800f030:	f001 fb99 	bl	8010766 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800f034:	687b      	ldr	r3, [r7, #4]
 800f036:	2200      	movs	r2, #0
 800f038:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	2200      	movs	r2, #0
 800f040:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800f044:	e180      	b.n	800f348 <USBH_Process+0x398>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800f04c:	2b01      	cmp	r3, #1
 800f04e:	d107      	bne.n	800f060 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	2200      	movs	r2, #0
 800f054:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	2202      	movs	r2, #2
 800f05c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800f05e:	e182      	b.n	800f366 <USBH_Process+0x3b6>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800f066:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800f06a:	d914      	bls.n	800f096 <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800f072:	3301      	adds	r3, #1
 800f074:	b2da      	uxtb	r2, r3
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800f07c:	687b      	ldr	r3, [r7, #4]
 800f07e:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800f082:	2b03      	cmp	r3, #3
 800f084:	d903      	bls.n	800f08e <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	220d      	movs	r2, #13
 800f08a:	701a      	strb	r2, [r3, #0]
      break;
 800f08c:	e16b      	b.n	800f366 <USBH_Process+0x3b6>
            phost->gState = HOST_IDLE;
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	2200      	movs	r2, #0
 800f092:	701a      	strb	r2, [r3, #0]
      break;
 800f094:	e167      	b.n	800f366 <USBH_Process+0x3b6>
          phost->Timeout += 10U;
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800f09c:	f103 020a 	add.w	r2, r3, #10
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800f0a6:	200a      	movs	r0, #10
 800f0a8:	f001 fc5b 	bl	8010962 <USBH_Delay>
      break;
 800f0ac:	e15b      	b.n	800f366 <USBH_Process+0x3b6>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800f0b4:	2b00      	cmp	r3, #0
 800f0b6:	d005      	beq.n	800f0c4 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800f0be:	2104      	movs	r1, #4
 800f0c0:	6878      	ldr	r0, [r7, #4]
 800f0c2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800f0c4:	2064      	movs	r0, #100	; 0x64
 800f0c6:	f001 fc4c 	bl	8010962 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800f0ca:	6878      	ldr	r0, [r7, #4]
 800f0cc:	f001 fb24 	bl	8010718 <USBH_LL_GetSpeed>
 800f0d0:	4603      	mov	r3, r0
 800f0d2:	461a      	mov	r2, r3
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	2205      	movs	r2, #5
 800f0de:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800f0e0:	2100      	movs	r1, #0
 800f0e2:	6878      	ldr	r0, [r7, #4]
 800f0e4:	f001 f92f 	bl	8010346 <USBH_AllocPipe>
 800f0e8:	4603      	mov	r3, r0
 800f0ea:	461a      	mov	r2, r3
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800f0f0:	2180      	movs	r1, #128	; 0x80
 800f0f2:	6878      	ldr	r0, [r7, #4]
 800f0f4:	f001 f927 	bl	8010346 <USBH_AllocPipe>
 800f0f8:	4603      	mov	r3, r0
 800f0fa:	461a      	mov	r2, r3
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	7919      	ldrb	r1, [r3, #4]
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800f110:	687a      	ldr	r2, [r7, #4]
 800f112:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800f114:	b292      	uxth	r2, r2
 800f116:	9202      	str	r2, [sp, #8]
 800f118:	2200      	movs	r2, #0
 800f11a:	9201      	str	r2, [sp, #4]
 800f11c:	9300      	str	r3, [sp, #0]
 800f11e:	4603      	mov	r3, r0
 800f120:	2280      	movs	r2, #128	; 0x80
 800f122:	6878      	ldr	r0, [r7, #4]
 800f124:	f001 f8e0 	bl	80102e8 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	7959      	ldrb	r1, [r3, #5]
 800f12c:	687b      	ldr	r3, [r7, #4]
 800f12e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800f138:	687a      	ldr	r2, [r7, #4]
 800f13a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800f13c:	b292      	uxth	r2, r2
 800f13e:	9202      	str	r2, [sp, #8]
 800f140:	2200      	movs	r2, #0
 800f142:	9201      	str	r2, [sp, #4]
 800f144:	9300      	str	r3, [sp, #0]
 800f146:	4603      	mov	r3, r0
 800f148:	2200      	movs	r2, #0
 800f14a:	6878      	ldr	r0, [r7, #4]
 800f14c:	f001 f8cc 	bl	80102e8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800f150:	e109      	b.n	800f366 <USBH_Process+0x3b6>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800f152:	6878      	ldr	r0, [r7, #4]
 800f154:	f000 f90c 	bl	800f370 <USBH_HandleEnum>
 800f158:	4603      	mov	r3, r0
 800f15a:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800f15c:	7bbb      	ldrb	r3, [r7, #14]
 800f15e:	b2db      	uxtb	r3, r3
 800f160:	2b00      	cmp	r3, #0
 800f162:	f040 80f3 	bne.w	800f34c <USBH_Process+0x39c>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	2200      	movs	r2, #0
 800f16a:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800f174:	2b01      	cmp	r3, #1
 800f176:	d103      	bne.n	800f180 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	2208      	movs	r2, #8
 800f17c:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800f17e:	e0e5      	b.n	800f34c <USBH_Process+0x39c>
          phost->gState = HOST_INPUT;
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	2207      	movs	r2, #7
 800f184:	701a      	strb	r2, [r3, #0]
      break;
 800f186:	e0e1      	b.n	800f34c <USBH_Process+0x39c>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800f18e:	2b00      	cmp	r3, #0
 800f190:	f000 80de 	beq.w	800f350 <USBH_Process+0x3a0>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800f19a:	2101      	movs	r1, #1
 800f19c:	6878      	ldr	r0, [r7, #4]
 800f19e:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	2208      	movs	r2, #8
 800f1a4:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800f1a6:	e0d3      	b.n	800f350 <USBH_Process+0x3a0>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800f1ae:	b29b      	uxth	r3, r3
 800f1b0:	4619      	mov	r1, r3
 800f1b2:	6878      	ldr	r0, [r7, #4]
 800f1b4:	f000 fc20 	bl	800f9f8 <USBH_SetCfg>
 800f1b8:	4603      	mov	r3, r0
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	f040 80ca 	bne.w	800f354 <USBH_Process+0x3a4>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	2209      	movs	r2, #9
 800f1c4:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800f1c6:	e0c5      	b.n	800f354 <USBH_Process+0x3a4>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800f1ce:	f003 0320 	and.w	r3, r3, #32
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d00b      	beq.n	800f1ee <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800f1d6:	2101      	movs	r1, #1
 800f1d8:	6878      	ldr	r0, [r7, #4]
 800f1da:	f000 fc30 	bl	800fa3e <USBH_SetFeature>
 800f1de:	4603      	mov	r3, r0
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	f040 80b9 	bne.w	800f358 <USBH_Process+0x3a8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	220a      	movs	r2, #10
 800f1ea:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800f1ec:	e0b4      	b.n	800f358 <USBH_Process+0x3a8>
        phost->gState = HOST_CHECK_CLASS;
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	220a      	movs	r2, #10
 800f1f2:	701a      	strb	r2, [r3, #0]
      break;
 800f1f4:	e0b0      	b.n	800f358 <USBH_Process+0x3a8>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	f000 80ad 	beq.w	800f35c <USBH_Process+0x3ac>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	2200      	movs	r2, #0
 800f206:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800f20a:	2300      	movs	r3, #0
 800f20c:	73fb      	strb	r3, [r7, #15]
 800f20e:	e016      	b.n	800f23e <USBH_Process+0x28e>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800f210:	7bfa      	ldrb	r2, [r7, #15]
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	32de      	adds	r2, #222	; 0xde
 800f216:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f21a:	791a      	ldrb	r2, [r3, #4]
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800f222:	429a      	cmp	r2, r3
 800f224:	d108      	bne.n	800f238 <USBH_Process+0x288>
          {
            phost->pActiveClass = phost->pClass[idx];
 800f226:	7bfa      	ldrb	r2, [r7, #15]
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	32de      	adds	r2, #222	; 0xde
 800f22c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800f230:	687b      	ldr	r3, [r7, #4]
 800f232:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 800f236:	e005      	b.n	800f244 <USBH_Process+0x294>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800f238:	7bfb      	ldrb	r3, [r7, #15]
 800f23a:	3301      	adds	r3, #1
 800f23c:	73fb      	strb	r3, [r7, #15]
 800f23e:	7bfb      	ldrb	r3, [r7, #15]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d0e5      	beq.n	800f210 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	d016      	beq.n	800f27c <USBH_Process+0x2cc>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800f254:	689b      	ldr	r3, [r3, #8]
 800f256:	6878      	ldr	r0, [r7, #4]
 800f258:	4798      	blx	r3
 800f25a:	4603      	mov	r3, r0
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d109      	bne.n	800f274 <USBH_Process+0x2c4>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	2206      	movs	r2, #6
 800f264:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800f266:	687b      	ldr	r3, [r7, #4]
 800f268:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800f26c:	2103      	movs	r1, #3
 800f26e:	6878      	ldr	r0, [r7, #4]
 800f270:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800f272:	e073      	b.n	800f35c <USBH_Process+0x3ac>
            phost->gState = HOST_ABORT_STATE;
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	220d      	movs	r2, #13
 800f278:	701a      	strb	r2, [r3, #0]
      break;
 800f27a:	e06f      	b.n	800f35c <USBH_Process+0x3ac>
          phost->gState = HOST_ABORT_STATE;
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	220d      	movs	r2, #13
 800f280:	701a      	strb	r2, [r3, #0]
      break;
 800f282:	e06b      	b.n	800f35c <USBH_Process+0x3ac>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d017      	beq.n	800f2be <USBH_Process+0x30e>
      {
        status = phost->pActiveClass->Requests(phost);
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800f294:	691b      	ldr	r3, [r3, #16]
 800f296:	6878      	ldr	r0, [r7, #4]
 800f298:	4798      	blx	r3
 800f29a:	4603      	mov	r3, r0
 800f29c:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800f29e:	7bbb      	ldrb	r3, [r7, #14]
 800f2a0:	b2db      	uxtb	r3, r3
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d103      	bne.n	800f2ae <USBH_Process+0x2fe>
        {
          phost->gState = HOST_CLASS;
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	220b      	movs	r2, #11
 800f2aa:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800f2ac:	e058      	b.n	800f360 <USBH_Process+0x3b0>
        else if (status == USBH_FAIL)
 800f2ae:	7bbb      	ldrb	r3, [r7, #14]
 800f2b0:	b2db      	uxtb	r3, r3
 800f2b2:	2b02      	cmp	r3, #2
 800f2b4:	d154      	bne.n	800f360 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	220d      	movs	r2, #13
 800f2ba:	701a      	strb	r2, [r3, #0]
      break;
 800f2bc:	e050      	b.n	800f360 <USBH_Process+0x3b0>
        phost->gState = HOST_ABORT_STATE;
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	220d      	movs	r2, #13
 800f2c2:	701a      	strb	r2, [r3, #0]
      break;
 800f2c4:	e04c      	b.n	800f360 <USBH_Process+0x3b0>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800f2cc:	2b00      	cmp	r3, #0
 800f2ce:	d049      	beq.n	800f364 <USBH_Process+0x3b4>
      {
        phost->pActiveClass->BgndProcess(phost);
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800f2d6:	695b      	ldr	r3, [r3, #20]
 800f2d8:	6878      	ldr	r0, [r7, #4]
 800f2da:	4798      	blx	r3
      }
      break;
 800f2dc:	e042      	b.n	800f364 <USBH_Process+0x3b4>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800f2de:	687b      	ldr	r3, [r7, #4]
 800f2e0:	2200      	movs	r2, #0
 800f2e2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800f2e6:	6878      	ldr	r0, [r7, #4]
 800f2e8:	f7ff fd72 	bl	800edd0 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d009      	beq.n	800f30a <USBH_Process+0x35a>
      {
        phost->pActiveClass->DeInit(phost);
 800f2f6:	687b      	ldr	r3, [r7, #4]
 800f2f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800f2fc:	68db      	ldr	r3, [r3, #12]
 800f2fe:	6878      	ldr	r0, [r7, #4]
 800f300:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	2200      	movs	r2, #0
 800f306:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800f310:	2b00      	cmp	r3, #0
 800f312:	d005      	beq.n	800f320 <USBH_Process+0x370>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800f31a:	2105      	movs	r1, #5
 800f31c:	6878      	ldr	r0, [r7, #4]
 800f31e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800f320:	687b      	ldr	r3, [r7, #4]
 800f322:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800f326:	b2db      	uxtb	r3, r3
 800f328:	2b01      	cmp	r3, #1
 800f32a:	d107      	bne.n	800f33c <USBH_Process+0x38c>
      {
        phost->device.is_ReEnumerated = 0U;
 800f32c:	687b      	ldr	r3, [r7, #4]
 800f32e:	2200      	movs	r2, #0
 800f330:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800f334:	6878      	ldr	r0, [r7, #4]
 800f336:	f7ff fe2b 	bl	800ef90 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800f33a:	e014      	b.n	800f366 <USBH_Process+0x3b6>
        USBH_LL_Start(phost);
 800f33c:	6878      	ldr	r0, [r7, #4]
 800f33e:	f001 f9b5 	bl	80106ac <USBH_LL_Start>
      break;
 800f342:	e010      	b.n	800f366 <USBH_Process+0x3b6>

    case HOST_ABORT_STATE:
    default :
      break;
 800f344:	bf00      	nop
 800f346:	e00e      	b.n	800f366 <USBH_Process+0x3b6>
      break;
 800f348:	bf00      	nop
 800f34a:	e00c      	b.n	800f366 <USBH_Process+0x3b6>
      break;
 800f34c:	bf00      	nop
 800f34e:	e00a      	b.n	800f366 <USBH_Process+0x3b6>
    break;
 800f350:	bf00      	nop
 800f352:	e008      	b.n	800f366 <USBH_Process+0x3b6>
      break;
 800f354:	bf00      	nop
 800f356:	e006      	b.n	800f366 <USBH_Process+0x3b6>
      break;
 800f358:	bf00      	nop
 800f35a:	e004      	b.n	800f366 <USBH_Process+0x3b6>
      break;
 800f35c:	bf00      	nop
 800f35e:	e002      	b.n	800f366 <USBH_Process+0x3b6>
      break;
 800f360:	bf00      	nop
 800f362:	e000      	b.n	800f366 <USBH_Process+0x3b6>
      break;
 800f364:	bf00      	nop
  }
  return USBH_OK;
 800f366:	2300      	movs	r3, #0
}
 800f368:	4618      	mov	r0, r3
 800f36a:	3710      	adds	r7, #16
 800f36c:	46bd      	mov	sp, r7
 800f36e:	bd80      	pop	{r7, pc}

0800f370 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800f370:	b580      	push	{r7, lr}
 800f372:	b088      	sub	sp, #32
 800f374:	af04      	add	r7, sp, #16
 800f376:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800f378:	2301      	movs	r3, #1
 800f37a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800f37c:	2301      	movs	r3, #1
 800f37e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800f380:	687b      	ldr	r3, [r7, #4]
 800f382:	785b      	ldrb	r3, [r3, #1]
 800f384:	2b07      	cmp	r3, #7
 800f386:	f200 81c1 	bhi.w	800f70c <USBH_HandleEnum+0x39c>
 800f38a:	a201      	add	r2, pc, #4	; (adr r2, 800f390 <USBH_HandleEnum+0x20>)
 800f38c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f390:	0800f3b1 	.word	0x0800f3b1
 800f394:	0800f46f 	.word	0x0800f46f
 800f398:	0800f4d9 	.word	0x0800f4d9
 800f39c:	0800f567 	.word	0x0800f567
 800f3a0:	0800f5d1 	.word	0x0800f5d1
 800f3a4:	0800f641 	.word	0x0800f641
 800f3a8:	0800f687 	.word	0x0800f687
 800f3ac:	0800f6cd 	.word	0x0800f6cd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800f3b0:	2108      	movs	r1, #8
 800f3b2:	6878      	ldr	r0, [r7, #4]
 800f3b4:	f000 fa50 	bl	800f858 <USBH_Get_DevDesc>
 800f3b8:	4603      	mov	r3, r0
 800f3ba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800f3bc:	7bbb      	ldrb	r3, [r7, #14]
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d130      	bne.n	800f424 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	2201      	movs	r2, #1
 800f3d0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	7919      	ldrb	r1, [r3, #4]
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800f3e2:	687a      	ldr	r2, [r7, #4]
 800f3e4:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800f3e6:	b292      	uxth	r2, r2
 800f3e8:	9202      	str	r2, [sp, #8]
 800f3ea:	2200      	movs	r2, #0
 800f3ec:	9201      	str	r2, [sp, #4]
 800f3ee:	9300      	str	r3, [sp, #0]
 800f3f0:	4603      	mov	r3, r0
 800f3f2:	2280      	movs	r2, #128	; 0x80
 800f3f4:	6878      	ldr	r0, [r7, #4]
 800f3f6:	f000 ff77 	bl	80102e8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	7959      	ldrb	r1, [r3, #5]
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800f404:	687b      	ldr	r3, [r7, #4]
 800f406:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800f40a:	687a      	ldr	r2, [r7, #4]
 800f40c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800f40e:	b292      	uxth	r2, r2
 800f410:	9202      	str	r2, [sp, #8]
 800f412:	2200      	movs	r2, #0
 800f414:	9201      	str	r2, [sp, #4]
 800f416:	9300      	str	r3, [sp, #0]
 800f418:	4603      	mov	r3, r0
 800f41a:	2200      	movs	r2, #0
 800f41c:	6878      	ldr	r0, [r7, #4]
 800f41e:	f000 ff63 	bl	80102e8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800f422:	e175      	b.n	800f710 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f424:	7bbb      	ldrb	r3, [r7, #14]
 800f426:	2b03      	cmp	r3, #3
 800f428:	f040 8172 	bne.w	800f710 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800f432:	3301      	adds	r3, #1
 800f434:	b2da      	uxtb	r2, r3
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800f442:	2b03      	cmp	r3, #3
 800f444:	d903      	bls.n	800f44e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	220d      	movs	r2, #13
 800f44a:	701a      	strb	r2, [r3, #0]
      break;
 800f44c:	e160      	b.n	800f710 <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	795b      	ldrb	r3, [r3, #5]
 800f452:	4619      	mov	r1, r3
 800f454:	6878      	ldr	r0, [r7, #4]
 800f456:	f000 ff97 	bl	8010388 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800f45a:	687b      	ldr	r3, [r7, #4]
 800f45c:	791b      	ldrb	r3, [r3, #4]
 800f45e:	4619      	mov	r1, r3
 800f460:	6878      	ldr	r0, [r7, #4]
 800f462:	f000 ff91 	bl	8010388 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	2200      	movs	r2, #0
 800f46a:	701a      	strb	r2, [r3, #0]
      break;
 800f46c:	e150      	b.n	800f710 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800f46e:	2112      	movs	r1, #18
 800f470:	6878      	ldr	r0, [r7, #4]
 800f472:	f000 f9f1 	bl	800f858 <USBH_Get_DevDesc>
 800f476:	4603      	mov	r3, r0
 800f478:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800f47a:	7bbb      	ldrb	r3, [r7, #14]
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	d103      	bne.n	800f488 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	2202      	movs	r2, #2
 800f484:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800f486:	e145      	b.n	800f714 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f488:	7bbb      	ldrb	r3, [r7, #14]
 800f48a:	2b03      	cmp	r3, #3
 800f48c:	f040 8142 	bne.w	800f714 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800f496:	3301      	adds	r3, #1
 800f498:	b2da      	uxtb	r2, r3
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800f4a6:	2b03      	cmp	r3, #3
 800f4a8:	d903      	bls.n	800f4b2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	220d      	movs	r2, #13
 800f4ae:	701a      	strb	r2, [r3, #0]
      break;
 800f4b0:	e130      	b.n	800f714 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	795b      	ldrb	r3, [r3, #5]
 800f4b6:	4619      	mov	r1, r3
 800f4b8:	6878      	ldr	r0, [r7, #4]
 800f4ba:	f000 ff65 	bl	8010388 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	791b      	ldrb	r3, [r3, #4]
 800f4c2:	4619      	mov	r1, r3
 800f4c4:	6878      	ldr	r0, [r7, #4]
 800f4c6:	f000 ff5f 	bl	8010388 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	2200      	movs	r2, #0
 800f4ce:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	2200      	movs	r2, #0
 800f4d4:	701a      	strb	r2, [r3, #0]
      break;
 800f4d6:	e11d      	b.n	800f714 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800f4d8:	2101      	movs	r1, #1
 800f4da:	6878      	ldr	r0, [r7, #4]
 800f4dc:	f000 fa68 	bl	800f9b0 <USBH_SetAddress>
 800f4e0:	4603      	mov	r3, r0
 800f4e2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800f4e4:	7bbb      	ldrb	r3, [r7, #14]
 800f4e6:	2b00      	cmp	r3, #0
 800f4e8:	d132      	bne.n	800f550 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800f4ea:	2002      	movs	r0, #2
 800f4ec:	f001 fa39 	bl	8010962 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2201      	movs	r2, #1
 800f4f4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	2203      	movs	r2, #3
 800f4fc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	7919      	ldrb	r1, [r3, #4]
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800f50e:	687a      	ldr	r2, [r7, #4]
 800f510:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800f512:	b292      	uxth	r2, r2
 800f514:	9202      	str	r2, [sp, #8]
 800f516:	2200      	movs	r2, #0
 800f518:	9201      	str	r2, [sp, #4]
 800f51a:	9300      	str	r3, [sp, #0]
 800f51c:	4603      	mov	r3, r0
 800f51e:	2280      	movs	r2, #128	; 0x80
 800f520:	6878      	ldr	r0, [r7, #4]
 800f522:	f000 fee1 	bl	80102e8 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	7959      	ldrb	r1, [r3, #5]
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800f536:	687a      	ldr	r2, [r7, #4]
 800f538:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800f53a:	b292      	uxth	r2, r2
 800f53c:	9202      	str	r2, [sp, #8]
 800f53e:	2200      	movs	r2, #0
 800f540:	9201      	str	r2, [sp, #4]
 800f542:	9300      	str	r3, [sp, #0]
 800f544:	4603      	mov	r3, r0
 800f546:	2200      	movs	r2, #0
 800f548:	6878      	ldr	r0, [r7, #4]
 800f54a:	f000 fecd 	bl	80102e8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800f54e:	e0e3      	b.n	800f718 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f550:	7bbb      	ldrb	r3, [r7, #14]
 800f552:	2b03      	cmp	r3, #3
 800f554:	f040 80e0 	bne.w	800f718 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	220d      	movs	r2, #13
 800f55c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	2200      	movs	r2, #0
 800f562:	705a      	strb	r2, [r3, #1]
      break;
 800f564:	e0d8      	b.n	800f718 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800f566:	2109      	movs	r1, #9
 800f568:	6878      	ldr	r0, [r7, #4]
 800f56a:	f000 f99d 	bl	800f8a8 <USBH_Get_CfgDesc>
 800f56e:	4603      	mov	r3, r0
 800f570:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800f572:	7bbb      	ldrb	r3, [r7, #14]
 800f574:	2b00      	cmp	r3, #0
 800f576:	d103      	bne.n	800f580 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	2204      	movs	r2, #4
 800f57c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800f57e:	e0cd      	b.n	800f71c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f580:	7bbb      	ldrb	r3, [r7, #14]
 800f582:	2b03      	cmp	r3, #3
 800f584:	f040 80ca 	bne.w	800f71c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800f58e:	3301      	adds	r3, #1
 800f590:	b2da      	uxtb	r2, r3
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800f598:	687b      	ldr	r3, [r7, #4]
 800f59a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800f59e:	2b03      	cmp	r3, #3
 800f5a0:	d903      	bls.n	800f5aa <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800f5a2:	687b      	ldr	r3, [r7, #4]
 800f5a4:	220d      	movs	r2, #13
 800f5a6:	701a      	strb	r2, [r3, #0]
      break;
 800f5a8:	e0b8      	b.n	800f71c <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	795b      	ldrb	r3, [r3, #5]
 800f5ae:	4619      	mov	r1, r3
 800f5b0:	6878      	ldr	r0, [r7, #4]
 800f5b2:	f000 fee9 	bl	8010388 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	791b      	ldrb	r3, [r3, #4]
 800f5ba:	4619      	mov	r1, r3
 800f5bc:	6878      	ldr	r0, [r7, #4]
 800f5be:	f000 fee3 	bl	8010388 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800f5c2:	687b      	ldr	r3, [r7, #4]
 800f5c4:	2200      	movs	r2, #0
 800f5c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800f5c8:	687b      	ldr	r3, [r7, #4]
 800f5ca:	2200      	movs	r2, #0
 800f5cc:	701a      	strb	r2, [r3, #0]
      break;
 800f5ce:	e0a5      	b.n	800f71c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800f5d0:	687b      	ldr	r3, [r7, #4]
 800f5d2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800f5d6:	4619      	mov	r1, r3
 800f5d8:	6878      	ldr	r0, [r7, #4]
 800f5da:	f000 f965 	bl	800f8a8 <USBH_Get_CfgDesc>
 800f5de:	4603      	mov	r3, r0
 800f5e0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800f5e2:	7bbb      	ldrb	r3, [r7, #14]
 800f5e4:	2b00      	cmp	r3, #0
 800f5e6:	d103      	bne.n	800f5f0 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	2205      	movs	r2, #5
 800f5ec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800f5ee:	e097      	b.n	800f720 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f5f0:	7bbb      	ldrb	r3, [r7, #14]
 800f5f2:	2b03      	cmp	r3, #3
 800f5f4:	f040 8094 	bne.w	800f720 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800f5fe:	3301      	adds	r3, #1
 800f600:	b2da      	uxtb	r2, r3
 800f602:	687b      	ldr	r3, [r7, #4]
 800f604:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800f60e:	2b03      	cmp	r3, #3
 800f610:	d903      	bls.n	800f61a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800f612:	687b      	ldr	r3, [r7, #4]
 800f614:	220d      	movs	r2, #13
 800f616:	701a      	strb	r2, [r3, #0]
      break;
 800f618:	e082      	b.n	800f720 <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800f61a:	687b      	ldr	r3, [r7, #4]
 800f61c:	795b      	ldrb	r3, [r3, #5]
 800f61e:	4619      	mov	r1, r3
 800f620:	6878      	ldr	r0, [r7, #4]
 800f622:	f000 feb1 	bl	8010388 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	791b      	ldrb	r3, [r3, #4]
 800f62a:	4619      	mov	r1, r3
 800f62c:	6878      	ldr	r0, [r7, #4]
 800f62e:	f000 feab 	bl	8010388 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	2200      	movs	r2, #0
 800f636:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800f638:	687b      	ldr	r3, [r7, #4]
 800f63a:	2200      	movs	r2, #0
 800f63c:	701a      	strb	r2, [r3, #0]
      break;
 800f63e:	e06f      	b.n	800f720 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800f646:	2b00      	cmp	r3, #0
 800f648:	d019      	beq.n	800f67e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800f656:	23ff      	movs	r3, #255	; 0xff
 800f658:	6878      	ldr	r0, [r7, #4]
 800f65a:	f000 f949 	bl	800f8f0 <USBH_Get_StringDesc>
 800f65e:	4603      	mov	r3, r0
 800f660:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800f662:	7bbb      	ldrb	r3, [r7, #14]
 800f664:	2b00      	cmp	r3, #0
 800f666:	d103      	bne.n	800f670 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800f668:	687b      	ldr	r3, [r7, #4]
 800f66a:	2206      	movs	r2, #6
 800f66c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800f66e:	e059      	b.n	800f724 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f670:	7bbb      	ldrb	r3, [r7, #14]
 800f672:	2b03      	cmp	r3, #3
 800f674:	d156      	bne.n	800f724 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	2206      	movs	r2, #6
 800f67a:	705a      	strb	r2, [r3, #1]
      break;
 800f67c:	e052      	b.n	800f724 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	2206      	movs	r2, #6
 800f682:	705a      	strb	r2, [r3, #1]
      break;
 800f684:	e04e      	b.n	800f724 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800f686:	687b      	ldr	r3, [r7, #4]
 800f688:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d019      	beq.n	800f6c4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800f690:	687b      	ldr	r3, [r7, #4]
 800f692:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800f69c:	23ff      	movs	r3, #255	; 0xff
 800f69e:	6878      	ldr	r0, [r7, #4]
 800f6a0:	f000 f926 	bl	800f8f0 <USBH_Get_StringDesc>
 800f6a4:	4603      	mov	r3, r0
 800f6a6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800f6a8:	7bbb      	ldrb	r3, [r7, #14]
 800f6aa:	2b00      	cmp	r3, #0
 800f6ac:	d103      	bne.n	800f6b6 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	2207      	movs	r2, #7
 800f6b2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800f6b4:	e038      	b.n	800f728 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f6b6:	7bbb      	ldrb	r3, [r7, #14]
 800f6b8:	2b03      	cmp	r3, #3
 800f6ba:	d135      	bne.n	800f728 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	2207      	movs	r2, #7
 800f6c0:	705a      	strb	r2, [r3, #1]
      break;
 800f6c2:	e031      	b.n	800f728 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	2207      	movs	r2, #7
 800f6c8:	705a      	strb	r2, [r3, #1]
      break;
 800f6ca:	e02d      	b.n	800f728 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d017      	beq.n	800f706 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800f6e2:	23ff      	movs	r3, #255	; 0xff
 800f6e4:	6878      	ldr	r0, [r7, #4]
 800f6e6:	f000 f903 	bl	800f8f0 <USBH_Get_StringDesc>
 800f6ea:	4603      	mov	r3, r0
 800f6ec:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800f6ee:	7bbb      	ldrb	r3, [r7, #14]
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d102      	bne.n	800f6fa <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800f6f4:	2300      	movs	r3, #0
 800f6f6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800f6f8:	e018      	b.n	800f72c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800f6fa:	7bbb      	ldrb	r3, [r7, #14]
 800f6fc:	2b03      	cmp	r3, #3
 800f6fe:	d115      	bne.n	800f72c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800f700:	2300      	movs	r3, #0
 800f702:	73fb      	strb	r3, [r7, #15]
      break;
 800f704:	e012      	b.n	800f72c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800f706:	2300      	movs	r3, #0
 800f708:	73fb      	strb	r3, [r7, #15]
      break;
 800f70a:	e00f      	b.n	800f72c <USBH_HandleEnum+0x3bc>

    default:
      break;
 800f70c:	bf00      	nop
 800f70e:	e00e      	b.n	800f72e <USBH_HandleEnum+0x3be>
      break;
 800f710:	bf00      	nop
 800f712:	e00c      	b.n	800f72e <USBH_HandleEnum+0x3be>
      break;
 800f714:	bf00      	nop
 800f716:	e00a      	b.n	800f72e <USBH_HandleEnum+0x3be>
      break;
 800f718:	bf00      	nop
 800f71a:	e008      	b.n	800f72e <USBH_HandleEnum+0x3be>
      break;
 800f71c:	bf00      	nop
 800f71e:	e006      	b.n	800f72e <USBH_HandleEnum+0x3be>
      break;
 800f720:	bf00      	nop
 800f722:	e004      	b.n	800f72e <USBH_HandleEnum+0x3be>
      break;
 800f724:	bf00      	nop
 800f726:	e002      	b.n	800f72e <USBH_HandleEnum+0x3be>
      break;
 800f728:	bf00      	nop
 800f72a:	e000      	b.n	800f72e <USBH_HandleEnum+0x3be>
      break;
 800f72c:	bf00      	nop
  }
  return Status;
 800f72e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f730:	4618      	mov	r0, r3
 800f732:	3710      	adds	r7, #16
 800f734:	46bd      	mov	sp, r7
 800f736:	bd80      	pop	{r7, pc}

0800f738 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800f738:	b480      	push	{r7}
 800f73a:	b083      	sub	sp, #12
 800f73c:	af00      	add	r7, sp, #0
 800f73e:	6078      	str	r0, [r7, #4]
 800f740:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	683a      	ldr	r2, [r7, #0]
 800f746:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800f74a:	bf00      	nop
 800f74c:	370c      	adds	r7, #12
 800f74e:	46bd      	mov	sp, r7
 800f750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f754:	4770      	bx	lr

0800f756 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800f756:	b580      	push	{r7, lr}
 800f758:	b082      	sub	sp, #8
 800f75a:	af00      	add	r7, sp, #0
 800f75c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800f75e:	687b      	ldr	r3, [r7, #4]
 800f760:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800f764:	1c5a      	adds	r2, r3, #1
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800f76c:	6878      	ldr	r0, [r7, #4]
 800f76e:	f000 f804 	bl	800f77a <USBH_HandleSof>
}
 800f772:	bf00      	nop
 800f774:	3708      	adds	r7, #8
 800f776:	46bd      	mov	sp, r7
 800f778:	bd80      	pop	{r7, pc}

0800f77a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800f77a:	b580      	push	{r7, lr}
 800f77c:	b082      	sub	sp, #8
 800f77e:	af00      	add	r7, sp, #0
 800f780:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800f782:	687b      	ldr	r3, [r7, #4]
 800f784:	781b      	ldrb	r3, [r3, #0]
 800f786:	b2db      	uxtb	r3, r3
 800f788:	2b0b      	cmp	r3, #11
 800f78a:	d10a      	bne.n	800f7a2 <USBH_HandleSof+0x28>
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800f792:	2b00      	cmp	r3, #0
 800f794:	d005      	beq.n	800f7a2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800f79c:	699b      	ldr	r3, [r3, #24]
 800f79e:	6878      	ldr	r0, [r7, #4]
 800f7a0:	4798      	blx	r3
  }
}
 800f7a2:	bf00      	nop
 800f7a4:	3708      	adds	r7, #8
 800f7a6:	46bd      	mov	sp, r7
 800f7a8:	bd80      	pop	{r7, pc}

0800f7aa <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800f7aa:	b480      	push	{r7}
 800f7ac:	b083      	sub	sp, #12
 800f7ae:	af00      	add	r7, sp, #0
 800f7b0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	2201      	movs	r2, #1
 800f7b6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800f7ba:	bf00      	nop
}
 800f7bc:	370c      	adds	r7, #12
 800f7be:	46bd      	mov	sp, r7
 800f7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7c4:	4770      	bx	lr

0800f7c6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800f7c6:	b480      	push	{r7}
 800f7c8:	b083      	sub	sp, #12
 800f7ca:	af00      	add	r7, sp, #0
 800f7cc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	2200      	movs	r2, #0
 800f7d2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800f7d6:	bf00      	nop
}
 800f7d8:	370c      	adds	r7, #12
 800f7da:	46bd      	mov	sp, r7
 800f7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e0:	4770      	bx	lr

0800f7e2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800f7e2:	b480      	push	{r7}
 800f7e4:	b083      	sub	sp, #12
 800f7e6:	af00      	add	r7, sp, #0
 800f7e8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	2201      	movs	r2, #1
 800f7ee:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	2200      	movs	r2, #0
 800f7f6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800f7fa:	687b      	ldr	r3, [r7, #4]
 800f7fc:	2200      	movs	r2, #0
 800f7fe:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800f802:	2300      	movs	r3, #0
}
 800f804:	4618      	mov	r0, r3
 800f806:	370c      	adds	r7, #12
 800f808:	46bd      	mov	sp, r7
 800f80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f80e:	4770      	bx	lr

0800f810 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800f810:	b580      	push	{r7, lr}
 800f812:	b082      	sub	sp, #8
 800f814:	af00      	add	r7, sp, #0
 800f816:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	2201      	movs	r2, #1
 800f81c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	2200      	movs	r2, #0
 800f824:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	2200      	movs	r2, #0
 800f82c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800f830:	6878      	ldr	r0, [r7, #4]
 800f832:	f000 ff56 	bl	80106e2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	791b      	ldrb	r3, [r3, #4]
 800f83a:	4619      	mov	r1, r3
 800f83c:	6878      	ldr	r0, [r7, #4]
 800f83e:	f000 fda3 	bl	8010388 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	795b      	ldrb	r3, [r3, #5]
 800f846:	4619      	mov	r1, r3
 800f848:	6878      	ldr	r0, [r7, #4]
 800f84a:	f000 fd9d 	bl	8010388 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800f84e:	2300      	movs	r3, #0
}
 800f850:	4618      	mov	r0, r3
 800f852:	3708      	adds	r7, #8
 800f854:	46bd      	mov	sp, r7
 800f856:	bd80      	pop	{r7, pc}

0800f858 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800f858:	b580      	push	{r7, lr}
 800f85a:	b086      	sub	sp, #24
 800f85c:	af02      	add	r7, sp, #8
 800f85e:	6078      	str	r0, [r7, #4]
 800f860:	460b      	mov	r3, r1
 800f862:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800f86a:	78fb      	ldrb	r3, [r7, #3]
 800f86c:	b29b      	uxth	r3, r3
 800f86e:	9300      	str	r3, [sp, #0]
 800f870:	4613      	mov	r3, r2
 800f872:	f44f 7280 	mov.w	r2, #256	; 0x100
 800f876:	2100      	movs	r1, #0
 800f878:	6878      	ldr	r0, [r7, #4]
 800f87a:	f000 f864 	bl	800f946 <USBH_GetDescriptor>
 800f87e:	4603      	mov	r3, r0
 800f880:	73fb      	strb	r3, [r7, #15]
 800f882:	7bfb      	ldrb	r3, [r7, #15]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d10a      	bne.n	800f89e <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800f894:	78fa      	ldrb	r2, [r7, #3]
 800f896:	b292      	uxth	r2, r2
 800f898:	4619      	mov	r1, r3
 800f89a:	f000 f918 	bl	800face <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800f89e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	3710      	adds	r7, #16
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	bd80      	pop	{r7, pc}

0800f8a8 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800f8a8:	b580      	push	{r7, lr}
 800f8aa:	b086      	sub	sp, #24
 800f8ac:	af02      	add	r7, sp, #8
 800f8ae:	6078      	str	r0, [r7, #4]
 800f8b0:	460b      	mov	r3, r1
 800f8b2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	331c      	adds	r3, #28
 800f8b8:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800f8ba:	887b      	ldrh	r3, [r7, #2]
 800f8bc:	9300      	str	r3, [sp, #0]
 800f8be:	68fb      	ldr	r3, [r7, #12]
 800f8c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f8c4:	2100      	movs	r1, #0
 800f8c6:	6878      	ldr	r0, [r7, #4]
 800f8c8:	f000 f83d 	bl	800f946 <USBH_GetDescriptor>
 800f8cc:	4603      	mov	r3, r0
 800f8ce:	72fb      	strb	r3, [r7, #11]
 800f8d0:	7afb      	ldrb	r3, [r7, #11]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d107      	bne.n	800f8e6 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800f8dc:	887a      	ldrh	r2, [r7, #2]
 800f8de:	68f9      	ldr	r1, [r7, #12]
 800f8e0:	4618      	mov	r0, r3
 800f8e2:	f000 f964 	bl	800fbae <USBH_ParseCfgDesc>
  }

  return status;
 800f8e6:	7afb      	ldrb	r3, [r7, #11]
}
 800f8e8:	4618      	mov	r0, r3
 800f8ea:	3710      	adds	r7, #16
 800f8ec:	46bd      	mov	sp, r7
 800f8ee:	bd80      	pop	{r7, pc}

0800f8f0 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800f8f0:	b580      	push	{r7, lr}
 800f8f2:	b088      	sub	sp, #32
 800f8f4:	af02      	add	r7, sp, #8
 800f8f6:	60f8      	str	r0, [r7, #12]
 800f8f8:	607a      	str	r2, [r7, #4]
 800f8fa:	461a      	mov	r2, r3
 800f8fc:	460b      	mov	r3, r1
 800f8fe:	72fb      	strb	r3, [r7, #11]
 800f900:	4613      	mov	r3, r2
 800f902:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800f904:	7afb      	ldrb	r3, [r7, #11]
 800f906:	b29b      	uxth	r3, r3
 800f908:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800f90c:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800f90e:	68fb      	ldr	r3, [r7, #12]
 800f910:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800f914:	893b      	ldrh	r3, [r7, #8]
 800f916:	9300      	str	r3, [sp, #0]
 800f918:	460b      	mov	r3, r1
 800f91a:	2100      	movs	r1, #0
 800f91c:	68f8      	ldr	r0, [r7, #12]
 800f91e:	f000 f812 	bl	800f946 <USBH_GetDescriptor>
 800f922:	4603      	mov	r3, r0
 800f924:	75fb      	strb	r3, [r7, #23]
 800f926:	7dfb      	ldrb	r3, [r7, #23]
 800f928:	2b00      	cmp	r3, #0
 800f92a:	d107      	bne.n	800f93c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800f92c:	68fb      	ldr	r3, [r7, #12]
 800f92e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800f932:	893a      	ldrh	r2, [r7, #8]
 800f934:	6879      	ldr	r1, [r7, #4]
 800f936:	4618      	mov	r0, r3
 800f938:	f000 fa37 	bl	800fdaa <USBH_ParseStringDesc>
  }

  return status;
 800f93c:	7dfb      	ldrb	r3, [r7, #23]
}
 800f93e:	4618      	mov	r0, r3
 800f940:	3718      	adds	r7, #24
 800f942:	46bd      	mov	sp, r7
 800f944:	bd80      	pop	{r7, pc}

0800f946 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800f946:	b580      	push	{r7, lr}
 800f948:	b084      	sub	sp, #16
 800f94a:	af00      	add	r7, sp, #0
 800f94c:	60f8      	str	r0, [r7, #12]
 800f94e:	607b      	str	r3, [r7, #4]
 800f950:	460b      	mov	r3, r1
 800f952:	72fb      	strb	r3, [r7, #11]
 800f954:	4613      	mov	r3, r2
 800f956:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800f958:	68fb      	ldr	r3, [r7, #12]
 800f95a:	789b      	ldrb	r3, [r3, #2]
 800f95c:	2b01      	cmp	r3, #1
 800f95e:	d11c      	bne.n	800f99a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800f960:	7afb      	ldrb	r3, [r7, #11]
 800f962:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f966:	b2da      	uxtb	r2, r3
 800f968:	68fb      	ldr	r3, [r7, #12]
 800f96a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800f96c:	68fb      	ldr	r3, [r7, #12]
 800f96e:	2206      	movs	r2, #6
 800f970:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	893a      	ldrh	r2, [r7, #8]
 800f976:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800f978:	893b      	ldrh	r3, [r7, #8]
 800f97a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800f97e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800f982:	d104      	bne.n	800f98e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	f240 4209 	movw	r2, #1033	; 0x409
 800f98a:	829a      	strh	r2, [r3, #20]
 800f98c:	e002      	b.n	800f994 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	2200      	movs	r2, #0
 800f992:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	8b3a      	ldrh	r2, [r7, #24]
 800f998:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800f99a:	8b3b      	ldrh	r3, [r7, #24]
 800f99c:	461a      	mov	r2, r3
 800f99e:	6879      	ldr	r1, [r7, #4]
 800f9a0:	68f8      	ldr	r0, [r7, #12]
 800f9a2:	f000 fa50 	bl	800fe46 <USBH_CtlReq>
 800f9a6:	4603      	mov	r3, r0
}
 800f9a8:	4618      	mov	r0, r3
 800f9aa:	3710      	adds	r7, #16
 800f9ac:	46bd      	mov	sp, r7
 800f9ae:	bd80      	pop	{r7, pc}

0800f9b0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800f9b0:	b580      	push	{r7, lr}
 800f9b2:	b082      	sub	sp, #8
 800f9b4:	af00      	add	r7, sp, #0
 800f9b6:	6078      	str	r0, [r7, #4]
 800f9b8:	460b      	mov	r3, r1
 800f9ba:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	789b      	ldrb	r3, [r3, #2]
 800f9c0:	2b01      	cmp	r3, #1
 800f9c2:	d10f      	bne.n	800f9e4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800f9c4:	687b      	ldr	r3, [r7, #4]
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	2205      	movs	r2, #5
 800f9ce:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800f9d0:	78fb      	ldrb	r3, [r7, #3]
 800f9d2:	b29a      	uxth	r2, r3
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	2200      	movs	r2, #0
 800f9dc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	2200      	movs	r2, #0
 800f9e2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800f9e4:	2200      	movs	r2, #0
 800f9e6:	2100      	movs	r1, #0
 800f9e8:	6878      	ldr	r0, [r7, #4]
 800f9ea:	f000 fa2c 	bl	800fe46 <USBH_CtlReq>
 800f9ee:	4603      	mov	r3, r0
}
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	3708      	adds	r7, #8
 800f9f4:	46bd      	mov	sp, r7
 800f9f6:	bd80      	pop	{r7, pc}

0800f9f8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800f9f8:	b580      	push	{r7, lr}
 800f9fa:	b082      	sub	sp, #8
 800f9fc:	af00      	add	r7, sp, #0
 800f9fe:	6078      	str	r0, [r7, #4]
 800fa00:	460b      	mov	r3, r1
 800fa02:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	789b      	ldrb	r3, [r3, #2]
 800fa08:	2b01      	cmp	r3, #1
 800fa0a:	d10e      	bne.n	800fa2a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	2200      	movs	r2, #0
 800fa10:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800fa12:	687b      	ldr	r3, [r7, #4]
 800fa14:	2209      	movs	r2, #9
 800fa16:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800fa18:	687b      	ldr	r3, [r7, #4]
 800fa1a:	887a      	ldrh	r2, [r7, #2]
 800fa1c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	2200      	movs	r2, #0
 800fa22:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	2200      	movs	r2, #0
 800fa28:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800fa2a:	2200      	movs	r2, #0
 800fa2c:	2100      	movs	r1, #0
 800fa2e:	6878      	ldr	r0, [r7, #4]
 800fa30:	f000 fa09 	bl	800fe46 <USBH_CtlReq>
 800fa34:	4603      	mov	r3, r0
}
 800fa36:	4618      	mov	r0, r3
 800fa38:	3708      	adds	r7, #8
 800fa3a:	46bd      	mov	sp, r7
 800fa3c:	bd80      	pop	{r7, pc}

0800fa3e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800fa3e:	b580      	push	{r7, lr}
 800fa40:	b082      	sub	sp, #8
 800fa42:	af00      	add	r7, sp, #0
 800fa44:	6078      	str	r0, [r7, #4]
 800fa46:	460b      	mov	r3, r1
 800fa48:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800fa4a:	687b      	ldr	r3, [r7, #4]
 800fa4c:	789b      	ldrb	r3, [r3, #2]
 800fa4e:	2b01      	cmp	r3, #1
 800fa50:	d10f      	bne.n	800fa72 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800fa52:	687b      	ldr	r3, [r7, #4]
 800fa54:	2200      	movs	r2, #0
 800fa56:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2203      	movs	r2, #3
 800fa5c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800fa5e:	78fb      	ldrb	r3, [r7, #3]
 800fa60:	b29a      	uxth	r2, r3
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	2200      	movs	r2, #0
 800fa6a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800fa6c:	687b      	ldr	r3, [r7, #4]
 800fa6e:	2200      	movs	r2, #0
 800fa70:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800fa72:	2200      	movs	r2, #0
 800fa74:	2100      	movs	r1, #0
 800fa76:	6878      	ldr	r0, [r7, #4]
 800fa78:	f000 f9e5 	bl	800fe46 <USBH_CtlReq>
 800fa7c:	4603      	mov	r3, r0
}
 800fa7e:	4618      	mov	r0, r3
 800fa80:	3708      	adds	r7, #8
 800fa82:	46bd      	mov	sp, r7
 800fa84:	bd80      	pop	{r7, pc}

0800fa86 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800fa86:	b580      	push	{r7, lr}
 800fa88:	b082      	sub	sp, #8
 800fa8a:	af00      	add	r7, sp, #0
 800fa8c:	6078      	str	r0, [r7, #4]
 800fa8e:	460b      	mov	r3, r1
 800fa90:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	789b      	ldrb	r3, [r3, #2]
 800fa96:	2b01      	cmp	r3, #1
 800fa98:	d10f      	bne.n	800faba <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	2202      	movs	r2, #2
 800fa9e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800faa0:	687b      	ldr	r3, [r7, #4]
 800faa2:	2201      	movs	r2, #1
 800faa4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800faa6:	687b      	ldr	r3, [r7, #4]
 800faa8:	2200      	movs	r2, #0
 800faaa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800faac:	78fb      	ldrb	r3, [r7, #3]
 800faae:	b29a      	uxth	r2, r3
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	2200      	movs	r2, #0
 800fab8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800faba:	2200      	movs	r2, #0
 800fabc:	2100      	movs	r1, #0
 800fabe:	6878      	ldr	r0, [r7, #4]
 800fac0:	f000 f9c1 	bl	800fe46 <USBH_CtlReq>
 800fac4:	4603      	mov	r3, r0
}
 800fac6:	4618      	mov	r0, r3
 800fac8:	3708      	adds	r7, #8
 800faca:	46bd      	mov	sp, r7
 800facc:	bd80      	pop	{r7, pc}

0800face <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800face:	b480      	push	{r7}
 800fad0:	b085      	sub	sp, #20
 800fad2:	af00      	add	r7, sp, #0
 800fad4:	60f8      	str	r0, [r7, #12]
 800fad6:	60b9      	str	r1, [r7, #8]
 800fad8:	4613      	mov	r3, r2
 800fada:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800fadc:	68bb      	ldr	r3, [r7, #8]
 800fade:	781a      	ldrb	r2, [r3, #0]
 800fae0:	68fb      	ldr	r3, [r7, #12]
 800fae2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800fae4:	68bb      	ldr	r3, [r7, #8]
 800fae6:	785a      	ldrb	r2, [r3, #1]
 800fae8:	68fb      	ldr	r3, [r7, #12]
 800faea:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800faec:	68bb      	ldr	r3, [r7, #8]
 800faee:	3302      	adds	r3, #2
 800faf0:	781b      	ldrb	r3, [r3, #0]
 800faf2:	b29a      	uxth	r2, r3
 800faf4:	68bb      	ldr	r3, [r7, #8]
 800faf6:	3303      	adds	r3, #3
 800faf8:	781b      	ldrb	r3, [r3, #0]
 800fafa:	b29b      	uxth	r3, r3
 800fafc:	021b      	lsls	r3, r3, #8
 800fafe:	b29b      	uxth	r3, r3
 800fb00:	4313      	orrs	r3, r2
 800fb02:	b29a      	uxth	r2, r3
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800fb08:	68bb      	ldr	r3, [r7, #8]
 800fb0a:	791a      	ldrb	r2, [r3, #4]
 800fb0c:	68fb      	ldr	r3, [r7, #12]
 800fb0e:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800fb10:	68bb      	ldr	r3, [r7, #8]
 800fb12:	795a      	ldrb	r2, [r3, #5]
 800fb14:	68fb      	ldr	r3, [r7, #12]
 800fb16:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800fb18:	68bb      	ldr	r3, [r7, #8]
 800fb1a:	799a      	ldrb	r2, [r3, #6]
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800fb20:	68bb      	ldr	r3, [r7, #8]
 800fb22:	79da      	ldrb	r2, [r3, #7]
 800fb24:	68fb      	ldr	r3, [r7, #12]
 800fb26:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800fb28:	88fb      	ldrh	r3, [r7, #6]
 800fb2a:	2b08      	cmp	r3, #8
 800fb2c:	d939      	bls.n	800fba2 <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800fb2e:	68bb      	ldr	r3, [r7, #8]
 800fb30:	3308      	adds	r3, #8
 800fb32:	781b      	ldrb	r3, [r3, #0]
 800fb34:	b29a      	uxth	r2, r3
 800fb36:	68bb      	ldr	r3, [r7, #8]
 800fb38:	3309      	adds	r3, #9
 800fb3a:	781b      	ldrb	r3, [r3, #0]
 800fb3c:	b29b      	uxth	r3, r3
 800fb3e:	021b      	lsls	r3, r3, #8
 800fb40:	b29b      	uxth	r3, r3
 800fb42:	4313      	orrs	r3, r2
 800fb44:	b29a      	uxth	r2, r3
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800fb4a:	68bb      	ldr	r3, [r7, #8]
 800fb4c:	330a      	adds	r3, #10
 800fb4e:	781b      	ldrb	r3, [r3, #0]
 800fb50:	b29a      	uxth	r2, r3
 800fb52:	68bb      	ldr	r3, [r7, #8]
 800fb54:	330b      	adds	r3, #11
 800fb56:	781b      	ldrb	r3, [r3, #0]
 800fb58:	b29b      	uxth	r3, r3
 800fb5a:	021b      	lsls	r3, r3, #8
 800fb5c:	b29b      	uxth	r3, r3
 800fb5e:	4313      	orrs	r3, r2
 800fb60:	b29a      	uxth	r2, r3
 800fb62:	68fb      	ldr	r3, [r7, #12]
 800fb64:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800fb66:	68bb      	ldr	r3, [r7, #8]
 800fb68:	330c      	adds	r3, #12
 800fb6a:	781b      	ldrb	r3, [r3, #0]
 800fb6c:	b29a      	uxth	r2, r3
 800fb6e:	68bb      	ldr	r3, [r7, #8]
 800fb70:	330d      	adds	r3, #13
 800fb72:	781b      	ldrb	r3, [r3, #0]
 800fb74:	b29b      	uxth	r3, r3
 800fb76:	021b      	lsls	r3, r3, #8
 800fb78:	b29b      	uxth	r3, r3
 800fb7a:	4313      	orrs	r3, r2
 800fb7c:	b29a      	uxth	r2, r3
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800fb82:	68bb      	ldr	r3, [r7, #8]
 800fb84:	7b9a      	ldrb	r2, [r3, #14]
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800fb8a:	68bb      	ldr	r3, [r7, #8]
 800fb8c:	7bda      	ldrb	r2, [r3, #15]
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800fb92:	68bb      	ldr	r3, [r7, #8]
 800fb94:	7c1a      	ldrb	r2, [r3, #16]
 800fb96:	68fb      	ldr	r3, [r7, #12]
 800fb98:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800fb9a:	68bb      	ldr	r3, [r7, #8]
 800fb9c:	7c5a      	ldrb	r2, [r3, #17]
 800fb9e:	68fb      	ldr	r3, [r7, #12]
 800fba0:	745a      	strb	r2, [r3, #17]
  }
}
 800fba2:	bf00      	nop
 800fba4:	3714      	adds	r7, #20
 800fba6:	46bd      	mov	sp, r7
 800fba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbac:	4770      	bx	lr

0800fbae <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800fbae:	b580      	push	{r7, lr}
 800fbb0:	b08a      	sub	sp, #40	; 0x28
 800fbb2:	af00      	add	r7, sp, #0
 800fbb4:	60f8      	str	r0, [r7, #12]
 800fbb6:	60b9      	str	r1, [r7, #8]
 800fbb8:	4613      	mov	r3, r2
 800fbba:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800fbbc:	68bb      	ldr	r3, [r7, #8]
 800fbbe:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800fbc0:	2300      	movs	r3, #0
 800fbc2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800fbc6:	2300      	movs	r3, #0
 800fbc8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800fbcc:	68bb      	ldr	r3, [r7, #8]
 800fbce:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800fbd0:	68bb      	ldr	r3, [r7, #8]
 800fbd2:	781a      	ldrb	r2, [r3, #0]
 800fbd4:	68fb      	ldr	r3, [r7, #12]
 800fbd6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800fbd8:	68bb      	ldr	r3, [r7, #8]
 800fbda:	785a      	ldrb	r2, [r3, #1]
 800fbdc:	68fb      	ldr	r3, [r7, #12]
 800fbde:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800fbe0:	68bb      	ldr	r3, [r7, #8]
 800fbe2:	3302      	adds	r3, #2
 800fbe4:	781b      	ldrb	r3, [r3, #0]
 800fbe6:	b29a      	uxth	r2, r3
 800fbe8:	68bb      	ldr	r3, [r7, #8]
 800fbea:	3303      	adds	r3, #3
 800fbec:	781b      	ldrb	r3, [r3, #0]
 800fbee:	b29b      	uxth	r3, r3
 800fbf0:	021b      	lsls	r3, r3, #8
 800fbf2:	b29b      	uxth	r3, r3
 800fbf4:	4313      	orrs	r3, r2
 800fbf6:	b29a      	uxth	r2, r3
 800fbf8:	68fb      	ldr	r3, [r7, #12]
 800fbfa:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800fbfc:	68bb      	ldr	r3, [r7, #8]
 800fbfe:	791a      	ldrb	r2, [r3, #4]
 800fc00:	68fb      	ldr	r3, [r7, #12]
 800fc02:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800fc04:	68bb      	ldr	r3, [r7, #8]
 800fc06:	795a      	ldrb	r2, [r3, #5]
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800fc0c:	68bb      	ldr	r3, [r7, #8]
 800fc0e:	799a      	ldrb	r2, [r3, #6]
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800fc14:	68bb      	ldr	r3, [r7, #8]
 800fc16:	79da      	ldrb	r2, [r3, #7]
 800fc18:	68fb      	ldr	r3, [r7, #12]
 800fc1a:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800fc1c:	68bb      	ldr	r3, [r7, #8]
 800fc1e:	7a1a      	ldrb	r2, [r3, #8]
 800fc20:	68fb      	ldr	r3, [r7, #12]
 800fc22:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800fc24:	88fb      	ldrh	r3, [r7, #6]
 800fc26:	2b09      	cmp	r3, #9
 800fc28:	d95f      	bls.n	800fcea <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800fc2a:	2309      	movs	r3, #9
 800fc2c:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800fc2e:	2300      	movs	r3, #0
 800fc30:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800fc32:	e051      	b.n	800fcd8 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800fc34:	f107 0316 	add.w	r3, r7, #22
 800fc38:	4619      	mov	r1, r3
 800fc3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fc3c:	f000 f8e8 	bl	800fe10 <USBH_GetNextDesc>
 800fc40:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800fc42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc44:	785b      	ldrb	r3, [r3, #1]
 800fc46:	2b04      	cmp	r3, #4
 800fc48:	d146      	bne.n	800fcd8 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800fc4a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800fc4e:	221a      	movs	r2, #26
 800fc50:	fb02 f303 	mul.w	r3, r2, r3
 800fc54:	3308      	adds	r3, #8
 800fc56:	68fa      	ldr	r2, [r7, #12]
 800fc58:	4413      	add	r3, r2
 800fc5a:	3302      	adds	r3, #2
 800fc5c:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800fc5e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fc60:	69f8      	ldr	r0, [r7, #28]
 800fc62:	f000 f846 	bl	800fcf2 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800fc66:	2300      	movs	r3, #0
 800fc68:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800fc6c:	2300      	movs	r3, #0
 800fc6e:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800fc70:	e022      	b.n	800fcb8 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800fc72:	f107 0316 	add.w	r3, r7, #22
 800fc76:	4619      	mov	r1, r3
 800fc78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800fc7a:	f000 f8c9 	bl	800fe10 <USBH_GetNextDesc>
 800fc7e:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800fc80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc82:	785b      	ldrb	r3, [r3, #1]
 800fc84:	2b05      	cmp	r3, #5
 800fc86:	d117      	bne.n	800fcb8 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800fc88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800fc8c:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800fc90:	3201      	adds	r2, #1
 800fc92:	00d2      	lsls	r2, r2, #3
 800fc94:	211a      	movs	r1, #26
 800fc96:	fb01 f303 	mul.w	r3, r1, r3
 800fc9a:	4413      	add	r3, r2
 800fc9c:	3308      	adds	r3, #8
 800fc9e:	68fa      	ldr	r2, [r7, #12]
 800fca0:	4413      	add	r3, r2
 800fca2:	3304      	adds	r3, #4
 800fca4:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800fca6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800fca8:	69b8      	ldr	r0, [r7, #24]
 800fcaa:	f000 f851 	bl	800fd50 <USBH_ParseEPDesc>
            ep_ix++;
 800fcae:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800fcb2:	3301      	adds	r3, #1
 800fcb4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800fcb8:	69fb      	ldr	r3, [r7, #28]
 800fcba:	791b      	ldrb	r3, [r3, #4]
 800fcbc:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800fcc0:	429a      	cmp	r2, r3
 800fcc2:	d204      	bcs.n	800fcce <USBH_ParseCfgDesc+0x120>
 800fcc4:	68fb      	ldr	r3, [r7, #12]
 800fcc6:	885a      	ldrh	r2, [r3, #2]
 800fcc8:	8afb      	ldrh	r3, [r7, #22]
 800fcca:	429a      	cmp	r2, r3
 800fccc:	d8d1      	bhi.n	800fc72 <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800fcce:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800fcd2:	3301      	adds	r3, #1
 800fcd4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800fcd8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800fcdc:	2b01      	cmp	r3, #1
 800fcde:	d804      	bhi.n	800fcea <USBH_ParseCfgDesc+0x13c>
 800fce0:	68fb      	ldr	r3, [r7, #12]
 800fce2:	885a      	ldrh	r2, [r3, #2]
 800fce4:	8afb      	ldrh	r3, [r7, #22]
 800fce6:	429a      	cmp	r2, r3
 800fce8:	d8a4      	bhi.n	800fc34 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800fcea:	bf00      	nop
 800fcec:	3728      	adds	r7, #40	; 0x28
 800fcee:	46bd      	mov	sp, r7
 800fcf0:	bd80      	pop	{r7, pc}

0800fcf2 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800fcf2:	b480      	push	{r7}
 800fcf4:	b083      	sub	sp, #12
 800fcf6:	af00      	add	r7, sp, #0
 800fcf8:	6078      	str	r0, [r7, #4]
 800fcfa:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	781a      	ldrb	r2, [r3, #0]
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800fd04:	683b      	ldr	r3, [r7, #0]
 800fd06:	785a      	ldrb	r2, [r3, #1]
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800fd0c:	683b      	ldr	r3, [r7, #0]
 800fd0e:	789a      	ldrb	r2, [r3, #2]
 800fd10:	687b      	ldr	r3, [r7, #4]
 800fd12:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800fd14:	683b      	ldr	r3, [r7, #0]
 800fd16:	78da      	ldrb	r2, [r3, #3]
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800fd1c:	683b      	ldr	r3, [r7, #0]
 800fd1e:	791a      	ldrb	r2, [r3, #4]
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800fd24:	683b      	ldr	r3, [r7, #0]
 800fd26:	795a      	ldrb	r2, [r3, #5]
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800fd2c:	683b      	ldr	r3, [r7, #0]
 800fd2e:	799a      	ldrb	r2, [r3, #6]
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800fd34:	683b      	ldr	r3, [r7, #0]
 800fd36:	79da      	ldrb	r2, [r3, #7]
 800fd38:	687b      	ldr	r3, [r7, #4]
 800fd3a:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800fd3c:	683b      	ldr	r3, [r7, #0]
 800fd3e:	7a1a      	ldrb	r2, [r3, #8]
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	721a      	strb	r2, [r3, #8]
}
 800fd44:	bf00      	nop
 800fd46:	370c      	adds	r7, #12
 800fd48:	46bd      	mov	sp, r7
 800fd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd4e:	4770      	bx	lr

0800fd50 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800fd50:	b480      	push	{r7}
 800fd52:	b083      	sub	sp, #12
 800fd54:	af00      	add	r7, sp, #0
 800fd56:	6078      	str	r0, [r7, #4]
 800fd58:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800fd5a:	683b      	ldr	r3, [r7, #0]
 800fd5c:	781a      	ldrb	r2, [r3, #0]
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800fd62:	683b      	ldr	r3, [r7, #0]
 800fd64:	785a      	ldrb	r2, [r3, #1]
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800fd6a:	683b      	ldr	r3, [r7, #0]
 800fd6c:	789a      	ldrb	r2, [r3, #2]
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800fd72:	683b      	ldr	r3, [r7, #0]
 800fd74:	78da      	ldrb	r2, [r3, #3]
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800fd7a:	683b      	ldr	r3, [r7, #0]
 800fd7c:	3304      	adds	r3, #4
 800fd7e:	781b      	ldrb	r3, [r3, #0]
 800fd80:	b29a      	uxth	r2, r3
 800fd82:	683b      	ldr	r3, [r7, #0]
 800fd84:	3305      	adds	r3, #5
 800fd86:	781b      	ldrb	r3, [r3, #0]
 800fd88:	b29b      	uxth	r3, r3
 800fd8a:	021b      	lsls	r3, r3, #8
 800fd8c:	b29b      	uxth	r3, r3
 800fd8e:	4313      	orrs	r3, r2
 800fd90:	b29a      	uxth	r2, r3
 800fd92:	687b      	ldr	r3, [r7, #4]
 800fd94:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800fd96:	683b      	ldr	r3, [r7, #0]
 800fd98:	799a      	ldrb	r2, [r3, #6]
 800fd9a:	687b      	ldr	r3, [r7, #4]
 800fd9c:	719a      	strb	r2, [r3, #6]
}
 800fd9e:	bf00      	nop
 800fda0:	370c      	adds	r7, #12
 800fda2:	46bd      	mov	sp, r7
 800fda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda8:	4770      	bx	lr

0800fdaa <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800fdaa:	b480      	push	{r7}
 800fdac:	b087      	sub	sp, #28
 800fdae:	af00      	add	r7, sp, #0
 800fdb0:	60f8      	str	r0, [r7, #12]
 800fdb2:	60b9      	str	r1, [r7, #8]
 800fdb4:	4613      	mov	r3, r2
 800fdb6:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800fdb8:	68fb      	ldr	r3, [r7, #12]
 800fdba:	3301      	adds	r3, #1
 800fdbc:	781b      	ldrb	r3, [r3, #0]
 800fdbe:	2b03      	cmp	r3, #3
 800fdc0:	d120      	bne.n	800fe04 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	781b      	ldrb	r3, [r3, #0]
 800fdc6:	1e9a      	subs	r2, r3, #2
 800fdc8:	88fb      	ldrh	r3, [r7, #6]
 800fdca:	4293      	cmp	r3, r2
 800fdcc:	bf28      	it	cs
 800fdce:	4613      	movcs	r3, r2
 800fdd0:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800fdd2:	68fb      	ldr	r3, [r7, #12]
 800fdd4:	3302      	adds	r3, #2
 800fdd6:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800fdd8:	2300      	movs	r3, #0
 800fdda:	82fb      	strh	r3, [r7, #22]
 800fddc:	e00b      	b.n	800fdf6 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800fdde:	8afb      	ldrh	r3, [r7, #22]
 800fde0:	68fa      	ldr	r2, [r7, #12]
 800fde2:	4413      	add	r3, r2
 800fde4:	781a      	ldrb	r2, [r3, #0]
 800fde6:	68bb      	ldr	r3, [r7, #8]
 800fde8:	701a      	strb	r2, [r3, #0]
      pdest++;
 800fdea:	68bb      	ldr	r3, [r7, #8]
 800fdec:	3301      	adds	r3, #1
 800fdee:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800fdf0:	8afb      	ldrh	r3, [r7, #22]
 800fdf2:	3302      	adds	r3, #2
 800fdf4:	82fb      	strh	r3, [r7, #22]
 800fdf6:	8afa      	ldrh	r2, [r7, #22]
 800fdf8:	8abb      	ldrh	r3, [r7, #20]
 800fdfa:	429a      	cmp	r2, r3
 800fdfc:	d3ef      	bcc.n	800fdde <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800fdfe:	68bb      	ldr	r3, [r7, #8]
 800fe00:	2200      	movs	r2, #0
 800fe02:	701a      	strb	r2, [r3, #0]
  }
}
 800fe04:	bf00      	nop
 800fe06:	371c      	adds	r7, #28
 800fe08:	46bd      	mov	sp, r7
 800fe0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe0e:	4770      	bx	lr

0800fe10 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800fe10:	b480      	push	{r7}
 800fe12:	b085      	sub	sp, #20
 800fe14:	af00      	add	r7, sp, #0
 800fe16:	6078      	str	r0, [r7, #4]
 800fe18:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800fe1a:	683b      	ldr	r3, [r7, #0]
 800fe1c:	881a      	ldrh	r2, [r3, #0]
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	781b      	ldrb	r3, [r3, #0]
 800fe22:	b29b      	uxth	r3, r3
 800fe24:	4413      	add	r3, r2
 800fe26:	b29a      	uxth	r2, r3
 800fe28:	683b      	ldr	r3, [r7, #0]
 800fe2a:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	781b      	ldrb	r3, [r3, #0]
 800fe30:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800fe32:	687b      	ldr	r3, [r7, #4]
 800fe34:	4413      	add	r3, r2
 800fe36:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800fe38:	68fb      	ldr	r3, [r7, #12]
}
 800fe3a:	4618      	mov	r0, r3
 800fe3c:	3714      	adds	r7, #20
 800fe3e:	46bd      	mov	sp, r7
 800fe40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe44:	4770      	bx	lr

0800fe46 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800fe46:	b580      	push	{r7, lr}
 800fe48:	b086      	sub	sp, #24
 800fe4a:	af00      	add	r7, sp, #0
 800fe4c:	60f8      	str	r0, [r7, #12]
 800fe4e:	60b9      	str	r1, [r7, #8]
 800fe50:	4613      	mov	r3, r2
 800fe52:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800fe54:	2301      	movs	r3, #1
 800fe56:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	789b      	ldrb	r3, [r3, #2]
 800fe5c:	2b01      	cmp	r3, #1
 800fe5e:	d002      	beq.n	800fe66 <USBH_CtlReq+0x20>
 800fe60:	2b02      	cmp	r3, #2
 800fe62:	d00f      	beq.n	800fe84 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800fe64:	e027      	b.n	800feb6 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800fe66:	68fb      	ldr	r3, [r7, #12]
 800fe68:	68ba      	ldr	r2, [r7, #8]
 800fe6a:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	88fa      	ldrh	r2, [r7, #6]
 800fe70:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	2201      	movs	r2, #1
 800fe76:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800fe78:	68fb      	ldr	r3, [r7, #12]
 800fe7a:	2202      	movs	r2, #2
 800fe7c:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800fe7e:	2301      	movs	r3, #1
 800fe80:	75fb      	strb	r3, [r7, #23]
      break;
 800fe82:	e018      	b.n	800feb6 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800fe84:	68f8      	ldr	r0, [r7, #12]
 800fe86:	f000 f81b 	bl	800fec0 <USBH_HandleControl>
 800fe8a:	4603      	mov	r3, r0
 800fe8c:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800fe8e:	7dfb      	ldrb	r3, [r7, #23]
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d002      	beq.n	800fe9a <USBH_CtlReq+0x54>
 800fe94:	7dfb      	ldrb	r3, [r7, #23]
 800fe96:	2b03      	cmp	r3, #3
 800fe98:	d106      	bne.n	800fea8 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800fe9a:	68fb      	ldr	r3, [r7, #12]
 800fe9c:	2201      	movs	r2, #1
 800fe9e:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	2200      	movs	r2, #0
 800fea4:	761a      	strb	r2, [r3, #24]
      break;
 800fea6:	e005      	b.n	800feb4 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800fea8:	7dfb      	ldrb	r3, [r7, #23]
 800feaa:	2b02      	cmp	r3, #2
 800feac:	d102      	bne.n	800feb4 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800feae:	68fb      	ldr	r3, [r7, #12]
 800feb0:	2201      	movs	r2, #1
 800feb2:	709a      	strb	r2, [r3, #2]
      break;
 800feb4:	bf00      	nop
  }
  return status;
 800feb6:	7dfb      	ldrb	r3, [r7, #23]
}
 800feb8:	4618      	mov	r0, r3
 800feba:	3718      	adds	r7, #24
 800febc:	46bd      	mov	sp, r7
 800febe:	bd80      	pop	{r7, pc}

0800fec0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800fec0:	b580      	push	{r7, lr}
 800fec2:	b086      	sub	sp, #24
 800fec4:	af02      	add	r7, sp, #8
 800fec6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800fec8:	2301      	movs	r3, #1
 800feca:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800fecc:	2300      	movs	r3, #0
 800fece:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800fed0:	687b      	ldr	r3, [r7, #4]
 800fed2:	7e1b      	ldrb	r3, [r3, #24]
 800fed4:	3b01      	subs	r3, #1
 800fed6:	2b0a      	cmp	r3, #10
 800fed8:	f200 8156 	bhi.w	8010188 <USBH_HandleControl+0x2c8>
 800fedc:	a201      	add	r2, pc, #4	; (adr r2, 800fee4 <USBH_HandleControl+0x24>)
 800fede:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fee2:	bf00      	nop
 800fee4:	0800ff11 	.word	0x0800ff11
 800fee8:	0800ff2b 	.word	0x0800ff2b
 800feec:	0800ff95 	.word	0x0800ff95
 800fef0:	0800ffbb 	.word	0x0800ffbb
 800fef4:	0800fff3 	.word	0x0800fff3
 800fef8:	0801001d 	.word	0x0801001d
 800fefc:	0801006f 	.word	0x0801006f
 800ff00:	08010091 	.word	0x08010091
 800ff04:	080100cd 	.word	0x080100cd
 800ff08:	080100f3 	.word	0x080100f3
 800ff0c:	08010131 	.word	0x08010131
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	f103 0110 	add.w	r1, r3, #16
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	795b      	ldrb	r3, [r3, #5]
 800ff1a:	461a      	mov	r2, r3
 800ff1c:	6878      	ldr	r0, [r7, #4]
 800ff1e:	f000 f943 	bl	80101a8 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	2202      	movs	r2, #2
 800ff26:	761a      	strb	r2, [r3, #24]
      break;
 800ff28:	e139      	b.n	801019e <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	795b      	ldrb	r3, [r3, #5]
 800ff2e:	4619      	mov	r1, r3
 800ff30:	6878      	ldr	r0, [r7, #4]
 800ff32:	f000 fcc5 	bl	80108c0 <USBH_LL_GetURBState>
 800ff36:	4603      	mov	r3, r0
 800ff38:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800ff3a:	7bbb      	ldrb	r3, [r7, #14]
 800ff3c:	2b01      	cmp	r3, #1
 800ff3e:	d11e      	bne.n	800ff7e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	7c1b      	ldrb	r3, [r3, #16]
 800ff44:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ff48:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	8adb      	ldrh	r3, [r3, #22]
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d00a      	beq.n	800ff68 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800ff52:	7b7b      	ldrb	r3, [r7, #13]
 800ff54:	2b80      	cmp	r3, #128	; 0x80
 800ff56:	d103      	bne.n	800ff60 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	2203      	movs	r2, #3
 800ff5c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ff5e:	e115      	b.n	801018c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	2205      	movs	r2, #5
 800ff64:	761a      	strb	r2, [r3, #24]
      break;
 800ff66:	e111      	b.n	801018c <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800ff68:	7b7b      	ldrb	r3, [r7, #13]
 800ff6a:	2b80      	cmp	r3, #128	; 0x80
 800ff6c:	d103      	bne.n	800ff76 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	2209      	movs	r2, #9
 800ff72:	761a      	strb	r2, [r3, #24]
      break;
 800ff74:	e10a      	b.n	801018c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	2207      	movs	r2, #7
 800ff7a:	761a      	strb	r2, [r3, #24]
      break;
 800ff7c:	e106      	b.n	801018c <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800ff7e:	7bbb      	ldrb	r3, [r7, #14]
 800ff80:	2b04      	cmp	r3, #4
 800ff82:	d003      	beq.n	800ff8c <USBH_HandleControl+0xcc>
 800ff84:	7bbb      	ldrb	r3, [r7, #14]
 800ff86:	2b02      	cmp	r3, #2
 800ff88:	f040 8100 	bne.w	801018c <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800ff8c:	687b      	ldr	r3, [r7, #4]
 800ff8e:	220b      	movs	r2, #11
 800ff90:	761a      	strb	r2, [r3, #24]
      break;
 800ff92:	e0fb      	b.n	801018c <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800ff9a:	b29a      	uxth	r2, r3
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	6899      	ldr	r1, [r3, #8]
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	899a      	ldrh	r2, [r3, #12]
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	791b      	ldrb	r3, [r3, #4]
 800ffac:	6878      	ldr	r0, [r7, #4]
 800ffae:	f000 f93a 	bl	8010226 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	2204      	movs	r2, #4
 800ffb6:	761a      	strb	r2, [r3, #24]
      break;
 800ffb8:	e0f1      	b.n	801019e <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	791b      	ldrb	r3, [r3, #4]
 800ffbe:	4619      	mov	r1, r3
 800ffc0:	6878      	ldr	r0, [r7, #4]
 800ffc2:	f000 fc7d 	bl	80108c0 <USBH_LL_GetURBState>
 800ffc6:	4603      	mov	r3, r0
 800ffc8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800ffca:	7bbb      	ldrb	r3, [r7, #14]
 800ffcc:	2b01      	cmp	r3, #1
 800ffce:	d102      	bne.n	800ffd6 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	2209      	movs	r2, #9
 800ffd4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800ffd6:	7bbb      	ldrb	r3, [r7, #14]
 800ffd8:	2b05      	cmp	r3, #5
 800ffda:	d102      	bne.n	800ffe2 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800ffdc:	2303      	movs	r3, #3
 800ffde:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ffe0:	e0d6      	b.n	8010190 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800ffe2:	7bbb      	ldrb	r3, [r7, #14]
 800ffe4:	2b04      	cmp	r3, #4
 800ffe6:	f040 80d3 	bne.w	8010190 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800ffea:	687b      	ldr	r3, [r7, #4]
 800ffec:	220b      	movs	r2, #11
 800ffee:	761a      	strb	r2, [r3, #24]
      break;
 800fff0:	e0ce      	b.n	8010190 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	6899      	ldr	r1, [r3, #8]
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	899a      	ldrh	r2, [r3, #12]
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	795b      	ldrb	r3, [r3, #5]
 800fffe:	2001      	movs	r0, #1
 8010000:	9000      	str	r0, [sp, #0]
 8010002:	6878      	ldr	r0, [r7, #4]
 8010004:	f000 f8ea 	bl	80101dc <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 801000e:	b29a      	uxth	r2, r3
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	2206      	movs	r2, #6
 8010018:	761a      	strb	r2, [r3, #24]
      break;
 801001a:	e0c0      	b.n	801019e <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	795b      	ldrb	r3, [r3, #5]
 8010020:	4619      	mov	r1, r3
 8010022:	6878      	ldr	r0, [r7, #4]
 8010024:	f000 fc4c 	bl	80108c0 <USBH_LL_GetURBState>
 8010028:	4603      	mov	r3, r0
 801002a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 801002c:	7bbb      	ldrb	r3, [r7, #14]
 801002e:	2b01      	cmp	r3, #1
 8010030:	d103      	bne.n	801003a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	2207      	movs	r2, #7
 8010036:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8010038:	e0ac      	b.n	8010194 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 801003a:	7bbb      	ldrb	r3, [r7, #14]
 801003c:	2b05      	cmp	r3, #5
 801003e:	d105      	bne.n	801004c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8010040:	687b      	ldr	r3, [r7, #4]
 8010042:	220c      	movs	r2, #12
 8010044:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8010046:	2303      	movs	r3, #3
 8010048:	73fb      	strb	r3, [r7, #15]
      break;
 801004a:	e0a3      	b.n	8010194 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 801004c:	7bbb      	ldrb	r3, [r7, #14]
 801004e:	2b02      	cmp	r3, #2
 8010050:	d103      	bne.n	801005a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	2205      	movs	r2, #5
 8010056:	761a      	strb	r2, [r3, #24]
      break;
 8010058:	e09c      	b.n	8010194 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 801005a:	7bbb      	ldrb	r3, [r7, #14]
 801005c:	2b04      	cmp	r3, #4
 801005e:	f040 8099 	bne.w	8010194 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	220b      	movs	r2, #11
 8010066:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8010068:	2302      	movs	r3, #2
 801006a:	73fb      	strb	r3, [r7, #15]
      break;
 801006c:	e092      	b.n	8010194 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	791b      	ldrb	r3, [r3, #4]
 8010072:	2200      	movs	r2, #0
 8010074:	2100      	movs	r1, #0
 8010076:	6878      	ldr	r0, [r7, #4]
 8010078:	f000 f8d5 	bl	8010226 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8010082:	b29a      	uxth	r2, r3
 8010084:	687b      	ldr	r3, [r7, #4]
 8010086:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8010088:	687b      	ldr	r3, [r7, #4]
 801008a:	2208      	movs	r2, #8
 801008c:	761a      	strb	r2, [r3, #24]

      break;
 801008e:	e086      	b.n	801019e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	791b      	ldrb	r3, [r3, #4]
 8010094:	4619      	mov	r1, r3
 8010096:	6878      	ldr	r0, [r7, #4]
 8010098:	f000 fc12 	bl	80108c0 <USBH_LL_GetURBState>
 801009c:	4603      	mov	r3, r0
 801009e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80100a0:	7bbb      	ldrb	r3, [r7, #14]
 80100a2:	2b01      	cmp	r3, #1
 80100a4:	d105      	bne.n	80100b2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80100a6:	687b      	ldr	r3, [r7, #4]
 80100a8:	220d      	movs	r2, #13
 80100aa:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80100ac:	2300      	movs	r3, #0
 80100ae:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 80100b0:	e072      	b.n	8010198 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 80100b2:	7bbb      	ldrb	r3, [r7, #14]
 80100b4:	2b04      	cmp	r3, #4
 80100b6:	d103      	bne.n	80100c0 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	220b      	movs	r2, #11
 80100bc:	761a      	strb	r2, [r3, #24]
      break;
 80100be:	e06b      	b.n	8010198 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 80100c0:	7bbb      	ldrb	r3, [r7, #14]
 80100c2:	2b05      	cmp	r3, #5
 80100c4:	d168      	bne.n	8010198 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 80100c6:	2303      	movs	r3, #3
 80100c8:	73fb      	strb	r3, [r7, #15]
      break;
 80100ca:	e065      	b.n	8010198 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	795b      	ldrb	r3, [r3, #5]
 80100d0:	2201      	movs	r2, #1
 80100d2:	9200      	str	r2, [sp, #0]
 80100d4:	2200      	movs	r2, #0
 80100d6:	2100      	movs	r1, #0
 80100d8:	6878      	ldr	r0, [r7, #4]
 80100da:	f000 f87f 	bl	80101dc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80100de:	687b      	ldr	r3, [r7, #4]
 80100e0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80100e4:	b29a      	uxth	r2, r3
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80100ea:	687b      	ldr	r3, [r7, #4]
 80100ec:	220a      	movs	r2, #10
 80100ee:	761a      	strb	r2, [r3, #24]
      break;
 80100f0:	e055      	b.n	801019e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	795b      	ldrb	r3, [r3, #5]
 80100f6:	4619      	mov	r1, r3
 80100f8:	6878      	ldr	r0, [r7, #4]
 80100fa:	f000 fbe1 	bl	80108c0 <USBH_LL_GetURBState>
 80100fe:	4603      	mov	r3, r0
 8010100:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8010102:	7bbb      	ldrb	r3, [r7, #14]
 8010104:	2b01      	cmp	r3, #1
 8010106:	d105      	bne.n	8010114 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8010108:	2300      	movs	r3, #0
 801010a:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	220d      	movs	r2, #13
 8010110:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 8010112:	e043      	b.n	801019c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8010114:	7bbb      	ldrb	r3, [r7, #14]
 8010116:	2b02      	cmp	r3, #2
 8010118:	d103      	bne.n	8010122 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	2209      	movs	r2, #9
 801011e:	761a      	strb	r2, [r3, #24]
      break;
 8010120:	e03c      	b.n	801019c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8010122:	7bbb      	ldrb	r3, [r7, #14]
 8010124:	2b04      	cmp	r3, #4
 8010126:	d139      	bne.n	801019c <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8010128:	687b      	ldr	r3, [r7, #4]
 801012a:	220b      	movs	r2, #11
 801012c:	761a      	strb	r2, [r3, #24]
      break;
 801012e:	e035      	b.n	801019c <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	7e5b      	ldrb	r3, [r3, #25]
 8010134:	3301      	adds	r3, #1
 8010136:	b2da      	uxtb	r2, r3
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	765a      	strb	r2, [r3, #25]
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	7e5b      	ldrb	r3, [r3, #25]
 8010140:	2b02      	cmp	r3, #2
 8010142:	d806      	bhi.n	8010152 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	2201      	movs	r2, #1
 8010148:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	2201      	movs	r2, #1
 801014e:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8010150:	e025      	b.n	801019e <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8010158:	2106      	movs	r1, #6
 801015a:	6878      	ldr	r0, [r7, #4]
 801015c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	2200      	movs	r2, #0
 8010162:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	795b      	ldrb	r3, [r3, #5]
 8010168:	4619      	mov	r1, r3
 801016a:	6878      	ldr	r0, [r7, #4]
 801016c:	f000 f90c 	bl	8010388 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	791b      	ldrb	r3, [r3, #4]
 8010174:	4619      	mov	r1, r3
 8010176:	6878      	ldr	r0, [r7, #4]
 8010178:	f000 f906 	bl	8010388 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	2200      	movs	r2, #0
 8010180:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8010182:	2302      	movs	r3, #2
 8010184:	73fb      	strb	r3, [r7, #15]
      break;
 8010186:	e00a      	b.n	801019e <USBH_HandleControl+0x2de>

    default:
      break;
 8010188:	bf00      	nop
 801018a:	e008      	b.n	801019e <USBH_HandleControl+0x2de>
      break;
 801018c:	bf00      	nop
 801018e:	e006      	b.n	801019e <USBH_HandleControl+0x2de>
      break;
 8010190:	bf00      	nop
 8010192:	e004      	b.n	801019e <USBH_HandleControl+0x2de>
      break;
 8010194:	bf00      	nop
 8010196:	e002      	b.n	801019e <USBH_HandleControl+0x2de>
      break;
 8010198:	bf00      	nop
 801019a:	e000      	b.n	801019e <USBH_HandleControl+0x2de>
      break;
 801019c:	bf00      	nop
  }

  return status;
 801019e:	7bfb      	ldrb	r3, [r7, #15]
}
 80101a0:	4618      	mov	r0, r3
 80101a2:	3710      	adds	r7, #16
 80101a4:	46bd      	mov	sp, r7
 80101a6:	bd80      	pop	{r7, pc}

080101a8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80101a8:	b580      	push	{r7, lr}
 80101aa:	b088      	sub	sp, #32
 80101ac:	af04      	add	r7, sp, #16
 80101ae:	60f8      	str	r0, [r7, #12]
 80101b0:	60b9      	str	r1, [r7, #8]
 80101b2:	4613      	mov	r3, r2
 80101b4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80101b6:	79f9      	ldrb	r1, [r7, #7]
 80101b8:	2300      	movs	r3, #0
 80101ba:	9303      	str	r3, [sp, #12]
 80101bc:	2308      	movs	r3, #8
 80101be:	9302      	str	r3, [sp, #8]
 80101c0:	68bb      	ldr	r3, [r7, #8]
 80101c2:	9301      	str	r3, [sp, #4]
 80101c4:	2300      	movs	r3, #0
 80101c6:	9300      	str	r3, [sp, #0]
 80101c8:	2300      	movs	r3, #0
 80101ca:	2200      	movs	r2, #0
 80101cc:	68f8      	ldr	r0, [r7, #12]
 80101ce:	f000 fb46 	bl	801085e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_SETUP,       /* Type setup       */
                    buff,                 /* data buffer      */
                    USBH_SETUP_PKT_SIZE,  /* data length      */
                    0U);
  return USBH_OK;
 80101d2:	2300      	movs	r3, #0
}
 80101d4:	4618      	mov	r0, r3
 80101d6:	3710      	adds	r7, #16
 80101d8:	46bd      	mov	sp, r7
 80101da:	bd80      	pop	{r7, pc}

080101dc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80101dc:	b580      	push	{r7, lr}
 80101de:	b088      	sub	sp, #32
 80101e0:	af04      	add	r7, sp, #16
 80101e2:	60f8      	str	r0, [r7, #12]
 80101e4:	60b9      	str	r1, [r7, #8]
 80101e6:	4611      	mov	r1, r2
 80101e8:	461a      	mov	r2, r3
 80101ea:	460b      	mov	r3, r1
 80101ec:	80fb      	strh	r3, [r7, #6]
 80101ee:	4613      	mov	r3, r2
 80101f0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80101f2:	68fb      	ldr	r3, [r7, #12]
 80101f4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d001      	beq.n	8010200 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80101fc:	2300      	movs	r3, #0
 80101fe:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8010200:	7979      	ldrb	r1, [r7, #5]
 8010202:	7e3b      	ldrb	r3, [r7, #24]
 8010204:	9303      	str	r3, [sp, #12]
 8010206:	88fb      	ldrh	r3, [r7, #6]
 8010208:	9302      	str	r3, [sp, #8]
 801020a:	68bb      	ldr	r3, [r7, #8]
 801020c:	9301      	str	r3, [sp, #4]
 801020e:	2301      	movs	r3, #1
 8010210:	9300      	str	r3, [sp, #0]
 8010212:	2300      	movs	r3, #0
 8010214:	2200      	movs	r2, #0
 8010216:	68f8      	ldr	r0, [r7, #12]
 8010218:	f000 fb21 	bl	801085e <USBH_LL_SubmitURB>
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 801021c:	2300      	movs	r3, #0
}
 801021e:	4618      	mov	r0, r3
 8010220:	3710      	adds	r7, #16
 8010222:	46bd      	mov	sp, r7
 8010224:	bd80      	pop	{r7, pc}

08010226 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8010226:	b580      	push	{r7, lr}
 8010228:	b088      	sub	sp, #32
 801022a:	af04      	add	r7, sp, #16
 801022c:	60f8      	str	r0, [r7, #12]
 801022e:	60b9      	str	r1, [r7, #8]
 8010230:	4611      	mov	r1, r2
 8010232:	461a      	mov	r2, r3
 8010234:	460b      	mov	r3, r1
 8010236:	80fb      	strh	r3, [r7, #6]
 8010238:	4613      	mov	r3, r2
 801023a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 801023c:	7979      	ldrb	r1, [r7, #5]
 801023e:	2300      	movs	r3, #0
 8010240:	9303      	str	r3, [sp, #12]
 8010242:	88fb      	ldrh	r3, [r7, #6]
 8010244:	9302      	str	r3, [sp, #8]
 8010246:	68bb      	ldr	r3, [r7, #8]
 8010248:	9301      	str	r3, [sp, #4]
 801024a:	2301      	movs	r3, #1
 801024c:	9300      	str	r3, [sp, #0]
 801024e:	2300      	movs	r3, #0
 8010250:	2201      	movs	r2, #1
 8010252:	68f8      	ldr	r0, [r7, #12]
 8010254:	f000 fb03 	bl	801085e <USBH_LL_SubmitURB>
                    USBH_EP_CONTROL,      /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 8010258:	2300      	movs	r3, #0

}
 801025a:	4618      	mov	r0, r3
 801025c:	3710      	adds	r7, #16
 801025e:	46bd      	mov	sp, r7
 8010260:	bd80      	pop	{r7, pc}

08010262 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8010262:	b580      	push	{r7, lr}
 8010264:	b088      	sub	sp, #32
 8010266:	af04      	add	r7, sp, #16
 8010268:	60f8      	str	r0, [r7, #12]
 801026a:	60b9      	str	r1, [r7, #8]
 801026c:	4611      	mov	r1, r2
 801026e:	461a      	mov	r2, r3
 8010270:	460b      	mov	r3, r1
 8010272:	80fb      	strh	r3, [r7, #6]
 8010274:	4613      	mov	r3, r2
 8010276:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8010278:	68fb      	ldr	r3, [r7, #12]
 801027a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 801027e:	2b00      	cmp	r3, #0
 8010280:	d001      	beq.n	8010286 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8010282:	2300      	movs	r3, #0
 8010284:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 8010286:	7979      	ldrb	r1, [r7, #5]
 8010288:	7e3b      	ldrb	r3, [r7, #24]
 801028a:	9303      	str	r3, [sp, #12]
 801028c:	88fb      	ldrh	r3, [r7, #6]
 801028e:	9302      	str	r3, [sp, #8]
 8010290:	68bb      	ldr	r3, [r7, #8]
 8010292:	9301      	str	r3, [sp, #4]
 8010294:	2301      	movs	r3, #1
 8010296:	9300      	str	r3, [sp, #0]
 8010298:	2302      	movs	r3, #2
 801029a:	2200      	movs	r2, #0
 801029c:	68f8      	ldr	r0, [r7, #12]
 801029e:	f000 fade 	bl	801085e <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 80102a2:	2300      	movs	r3, #0
}
 80102a4:	4618      	mov	r0, r3
 80102a6:	3710      	adds	r7, #16
 80102a8:	46bd      	mov	sp, r7
 80102aa:	bd80      	pop	{r7, pc}

080102ac <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80102ac:	b580      	push	{r7, lr}
 80102ae:	b088      	sub	sp, #32
 80102b0:	af04      	add	r7, sp, #16
 80102b2:	60f8      	str	r0, [r7, #12]
 80102b4:	60b9      	str	r1, [r7, #8]
 80102b6:	4611      	mov	r1, r2
 80102b8:	461a      	mov	r2, r3
 80102ba:	460b      	mov	r3, r1
 80102bc:	80fb      	strh	r3, [r7, #6]
 80102be:	4613      	mov	r3, r2
 80102c0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB(phost,                      /* Driver handle    */
 80102c2:	7979      	ldrb	r1, [r7, #5]
 80102c4:	2300      	movs	r3, #0
 80102c6:	9303      	str	r3, [sp, #12]
 80102c8:	88fb      	ldrh	r3, [r7, #6]
 80102ca:	9302      	str	r3, [sp, #8]
 80102cc:	68bb      	ldr	r3, [r7, #8]
 80102ce:	9301      	str	r3, [sp, #4]
 80102d0:	2301      	movs	r3, #1
 80102d2:	9300      	str	r3, [sp, #0]
 80102d4:	2302      	movs	r3, #2
 80102d6:	2201      	movs	r2, #1
 80102d8:	68f8      	ldr	r0, [r7, #12]
 80102da:	f000 fac0 	bl	801085e <USBH_LL_SubmitURB>
                    USBH_EP_BULK,         /* EP type          */
                    USBH_PID_DATA,        /* Type Data        */
                    buff,                 /* data buffer      */
                    length,               /* data length      */
                    0U);
  return USBH_OK;
 80102de:	2300      	movs	r3, #0
}
 80102e0:	4618      	mov	r0, r3
 80102e2:	3710      	adds	r7, #16
 80102e4:	46bd      	mov	sp, r7
 80102e6:	bd80      	pop	{r7, pc}

080102e8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80102e8:	b580      	push	{r7, lr}
 80102ea:	b086      	sub	sp, #24
 80102ec:	af04      	add	r7, sp, #16
 80102ee:	6078      	str	r0, [r7, #4]
 80102f0:	4608      	mov	r0, r1
 80102f2:	4611      	mov	r1, r2
 80102f4:	461a      	mov	r2, r3
 80102f6:	4603      	mov	r3, r0
 80102f8:	70fb      	strb	r3, [r7, #3]
 80102fa:	460b      	mov	r3, r1
 80102fc:	70bb      	strb	r3, [r7, #2]
 80102fe:	4613      	mov	r3, r2
 8010300:	707b      	strb	r3, [r7, #1]
  USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8010302:	7878      	ldrb	r0, [r7, #1]
 8010304:	78ba      	ldrb	r2, [r7, #2]
 8010306:	78f9      	ldrb	r1, [r7, #3]
 8010308:	8b3b      	ldrh	r3, [r7, #24]
 801030a:	9302      	str	r3, [sp, #8]
 801030c:	7d3b      	ldrb	r3, [r7, #20]
 801030e:	9301      	str	r3, [sp, #4]
 8010310:	7c3b      	ldrb	r3, [r7, #16]
 8010312:	9300      	str	r3, [sp, #0]
 8010314:	4603      	mov	r3, r0
 8010316:	6878      	ldr	r0, [r7, #4]
 8010318:	f000 fa53 	bl	80107c2 <USBH_LL_OpenPipe>

  return USBH_OK;
 801031c:	2300      	movs	r3, #0
}
 801031e:	4618      	mov	r0, r3
 8010320:	3708      	adds	r7, #8
 8010322:	46bd      	mov	sp, r7
 8010324:	bd80      	pop	{r7, pc}

08010326 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8010326:	b580      	push	{r7, lr}
 8010328:	b082      	sub	sp, #8
 801032a:	af00      	add	r7, sp, #0
 801032c:	6078      	str	r0, [r7, #4]
 801032e:	460b      	mov	r3, r1
 8010330:	70fb      	strb	r3, [r7, #3]
  USBH_LL_ClosePipe(phost, pipe_num);
 8010332:	78fb      	ldrb	r3, [r7, #3]
 8010334:	4619      	mov	r1, r3
 8010336:	6878      	ldr	r0, [r7, #4]
 8010338:	f000 fa72 	bl	8010820 <USBH_LL_ClosePipe>

  return USBH_OK;
 801033c:	2300      	movs	r3, #0
}
 801033e:	4618      	mov	r0, r3
 8010340:	3708      	adds	r7, #8
 8010342:	46bd      	mov	sp, r7
 8010344:	bd80      	pop	{r7, pc}

08010346 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8010346:	b580      	push	{r7, lr}
 8010348:	b084      	sub	sp, #16
 801034a:	af00      	add	r7, sp, #0
 801034c:	6078      	str	r0, [r7, #4]
 801034e:	460b      	mov	r3, r1
 8010350:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8010352:	6878      	ldr	r0, [r7, #4]
 8010354:	f000 f836 	bl	80103c4 <USBH_GetFreePipe>
 8010358:	4603      	mov	r3, r0
 801035a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 801035c:	89fb      	ldrh	r3, [r7, #14]
 801035e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010362:	4293      	cmp	r3, r2
 8010364:	d00a      	beq.n	801037c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = 0x8000U | ep_addr;
 8010366:	78fa      	ldrb	r2, [r7, #3]
 8010368:	89fb      	ldrh	r3, [r7, #14]
 801036a:	f003 030f 	and.w	r3, r3, #15
 801036e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8010372:	6879      	ldr	r1, [r7, #4]
 8010374:	33e0      	adds	r3, #224	; 0xe0
 8010376:	009b      	lsls	r3, r3, #2
 8010378:	440b      	add	r3, r1
 801037a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 801037c:	89fb      	ldrh	r3, [r7, #14]
 801037e:	b2db      	uxtb	r3, r3
}
 8010380:	4618      	mov	r0, r3
 8010382:	3710      	adds	r7, #16
 8010384:	46bd      	mov	sp, r7
 8010386:	bd80      	pop	{r7, pc}

08010388 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8010388:	b480      	push	{r7}
 801038a:	b083      	sub	sp, #12
 801038c:	af00      	add	r7, sp, #0
 801038e:	6078      	str	r0, [r7, #4]
 8010390:	460b      	mov	r3, r1
 8010392:	70fb      	strb	r3, [r7, #3]
  if (idx < 11U)
 8010394:	78fb      	ldrb	r3, [r7, #3]
 8010396:	2b0a      	cmp	r3, #10
 8010398:	d80d      	bhi.n	80103b6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 801039a:	78fb      	ldrb	r3, [r7, #3]
 801039c:	687a      	ldr	r2, [r7, #4]
 801039e:	33e0      	adds	r3, #224	; 0xe0
 80103a0:	009b      	lsls	r3, r3, #2
 80103a2:	4413      	add	r3, r2
 80103a4:	685a      	ldr	r2, [r3, #4]
 80103a6:	78fb      	ldrb	r3, [r7, #3]
 80103a8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80103ac:	6879      	ldr	r1, [r7, #4]
 80103ae:	33e0      	adds	r3, #224	; 0xe0
 80103b0:	009b      	lsls	r3, r3, #2
 80103b2:	440b      	add	r3, r1
 80103b4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80103b6:	2300      	movs	r3, #0
}
 80103b8:	4618      	mov	r0, r3
 80103ba:	370c      	adds	r7, #12
 80103bc:	46bd      	mov	sp, r7
 80103be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103c2:	4770      	bx	lr

080103c4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80103c4:	b480      	push	{r7}
 80103c6:	b085      	sub	sp, #20
 80103c8:	af00      	add	r7, sp, #0
 80103ca:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80103cc:	2300      	movs	r3, #0
 80103ce:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 80103d0:	2300      	movs	r3, #0
 80103d2:	73fb      	strb	r3, [r7, #15]
 80103d4:	e00f      	b.n	80103f6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80103d6:	7bfb      	ldrb	r3, [r7, #15]
 80103d8:	687a      	ldr	r2, [r7, #4]
 80103da:	33e0      	adds	r3, #224	; 0xe0
 80103dc:	009b      	lsls	r3, r3, #2
 80103de:	4413      	add	r3, r2
 80103e0:	685b      	ldr	r3, [r3, #4]
 80103e2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80103e6:	2b00      	cmp	r3, #0
 80103e8:	d102      	bne.n	80103f0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80103ea:	7bfb      	ldrb	r3, [r7, #15]
 80103ec:	b29b      	uxth	r3, r3
 80103ee:	e007      	b.n	8010400 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < 11U ; idx++)
 80103f0:	7bfb      	ldrb	r3, [r7, #15]
 80103f2:	3301      	adds	r3, #1
 80103f4:	73fb      	strb	r3, [r7, #15]
 80103f6:	7bfb      	ldrb	r3, [r7, #15]
 80103f8:	2b0a      	cmp	r3, #10
 80103fa:	d9ec      	bls.n	80103d6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80103fc:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8010400:	4618      	mov	r0, r3
 8010402:	3714      	adds	r7, #20
 8010404:	46bd      	mov	sp, r7
 8010406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801040a:	4770      	bx	lr

0801040c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 801040c:	b580      	push	{r7, lr}
 801040e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8010410:	2201      	movs	r2, #1
 8010412:	490e      	ldr	r1, [pc, #56]	; (801044c <MX_USB_HOST_Init+0x40>)
 8010414:	480e      	ldr	r0, [pc, #56]	; (8010450 <MX_USB_HOST_Init+0x44>)
 8010416:	f7fe fca1 	bl	800ed5c <USBH_Init>
 801041a:	4603      	mov	r3, r0
 801041c:	2b00      	cmp	r3, #0
 801041e:	d001      	beq.n	8010424 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8010420:	f7f1 fe50 	bl	80020c4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8010424:	490b      	ldr	r1, [pc, #44]	; (8010454 <MX_USB_HOST_Init+0x48>)
 8010426:	480a      	ldr	r0, [pc, #40]	; (8010450 <MX_USB_HOST_Init+0x44>)
 8010428:	f7fe fd26 	bl	800ee78 <USBH_RegisterClass>
 801042c:	4603      	mov	r3, r0
 801042e:	2b00      	cmp	r3, #0
 8010430:	d001      	beq.n	8010436 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8010432:	f7f1 fe47 	bl	80020c4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8010436:	4806      	ldr	r0, [pc, #24]	; (8010450 <MX_USB_HOST_Init+0x44>)
 8010438:	f7fe fdaa 	bl	800ef90 <USBH_Start>
 801043c:	4603      	mov	r3, r0
 801043e:	2b00      	cmp	r3, #0
 8010440:	d001      	beq.n	8010446 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8010442:	f7f1 fe3f 	bl	80020c4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8010446:	bf00      	nop
 8010448:	bd80      	pop	{r7, pc}
 801044a:	bf00      	nop
 801044c:	0801046d 	.word	0x0801046d
 8010450:	200006b0 	.word	0x200006b0
 8010454:	200001ec 	.word	0x200001ec

08010458 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8010458:	b580      	push	{r7, lr}
 801045a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 801045c:	4802      	ldr	r0, [pc, #8]	; (8010468 <MX_USB_HOST_Process+0x10>)
 801045e:	f7fe fda7 	bl	800efb0 <USBH_Process>
}
 8010462:	bf00      	nop
 8010464:	bd80      	pop	{r7, pc}
 8010466:	bf00      	nop
 8010468:	200006b0 	.word	0x200006b0

0801046c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 801046c:	b480      	push	{r7}
 801046e:	b083      	sub	sp, #12
 8010470:	af00      	add	r7, sp, #0
 8010472:	6078      	str	r0, [r7, #4]
 8010474:	460b      	mov	r3, r1
 8010476:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8010478:	78fb      	ldrb	r3, [r7, #3]
 801047a:	3b01      	subs	r3, #1
 801047c:	2b04      	cmp	r3, #4
 801047e:	d819      	bhi.n	80104b4 <USBH_UserProcess+0x48>
 8010480:	a201      	add	r2, pc, #4	; (adr r2, 8010488 <USBH_UserProcess+0x1c>)
 8010482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010486:	bf00      	nop
 8010488:	080104b5 	.word	0x080104b5
 801048c:	080104a5 	.word	0x080104a5
 8010490:	080104b5 	.word	0x080104b5
 8010494:	080104ad 	.word	0x080104ad
 8010498:	0801049d 	.word	0x0801049d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 801049c:	4b09      	ldr	r3, [pc, #36]	; (80104c4 <USBH_UserProcess+0x58>)
 801049e:	2203      	movs	r2, #3
 80104a0:	701a      	strb	r2, [r3, #0]
  break;
 80104a2:	e008      	b.n	80104b6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80104a4:	4b07      	ldr	r3, [pc, #28]	; (80104c4 <USBH_UserProcess+0x58>)
 80104a6:	2202      	movs	r2, #2
 80104a8:	701a      	strb	r2, [r3, #0]
  break;
 80104aa:	e004      	b.n	80104b6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80104ac:	4b05      	ldr	r3, [pc, #20]	; (80104c4 <USBH_UserProcess+0x58>)
 80104ae:	2201      	movs	r2, #1
 80104b0:	701a      	strb	r2, [r3, #0]
  break;
 80104b2:	e000      	b.n	80104b6 <USBH_UserProcess+0x4a>

  default:
  break;
 80104b4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80104b6:	bf00      	nop
 80104b8:	370c      	adds	r7, #12
 80104ba:	46bd      	mov	sp, r7
 80104bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104c0:	4770      	bx	lr
 80104c2:	bf00      	nop
 80104c4:	200002a9 	.word	0x200002a9

080104c8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80104c8:	b580      	push	{r7, lr}
 80104ca:	b08a      	sub	sp, #40	; 0x28
 80104cc:	af00      	add	r7, sp, #0
 80104ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80104d0:	f107 0314 	add.w	r3, r7, #20
 80104d4:	2200      	movs	r2, #0
 80104d6:	601a      	str	r2, [r3, #0]
 80104d8:	605a      	str	r2, [r3, #4]
 80104da:	609a      	str	r2, [r3, #8]
 80104dc:	60da      	str	r2, [r3, #12]
 80104de:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80104e0:	687b      	ldr	r3, [r7, #4]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80104e8:	d147      	bne.n	801057a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80104ea:	2300      	movs	r3, #0
 80104ec:	613b      	str	r3, [r7, #16]
 80104ee:	4b25      	ldr	r3, [pc, #148]	; (8010584 <HAL_HCD_MspInit+0xbc>)
 80104f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80104f2:	4a24      	ldr	r2, [pc, #144]	; (8010584 <HAL_HCD_MspInit+0xbc>)
 80104f4:	f043 0301 	orr.w	r3, r3, #1
 80104f8:	6313      	str	r3, [r2, #48]	; 0x30
 80104fa:	4b22      	ldr	r3, [pc, #136]	; (8010584 <HAL_HCD_MspInit+0xbc>)
 80104fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80104fe:	f003 0301 	and.w	r3, r3, #1
 8010502:	613b      	str	r3, [r7, #16]
 8010504:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8010506:	f44f 7300 	mov.w	r3, #512	; 0x200
 801050a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801050c:	2300      	movs	r3, #0
 801050e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010510:	2300      	movs	r3, #0
 8010512:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8010514:	f107 0314 	add.w	r3, r7, #20
 8010518:	4619      	mov	r1, r3
 801051a:	481b      	ldr	r0, [pc, #108]	; (8010588 <HAL_HCD_MspInit+0xc0>)
 801051c:	f7f6 fbde 	bl	8006cdc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8010520:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8010524:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010526:	2302      	movs	r3, #2
 8010528:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801052a:	2300      	movs	r3, #0
 801052c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801052e:	2300      	movs	r3, #0
 8010530:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010532:	230a      	movs	r3, #10
 8010534:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010536:	f107 0314 	add.w	r3, r7, #20
 801053a:	4619      	mov	r1, r3
 801053c:	4812      	ldr	r0, [pc, #72]	; (8010588 <HAL_HCD_MspInit+0xc0>)
 801053e:	f7f6 fbcd 	bl	8006cdc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010542:	4b10      	ldr	r3, [pc, #64]	; (8010584 <HAL_HCD_MspInit+0xbc>)
 8010544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010546:	4a0f      	ldr	r2, [pc, #60]	; (8010584 <HAL_HCD_MspInit+0xbc>)
 8010548:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801054c:	6353      	str	r3, [r2, #52]	; 0x34
 801054e:	2300      	movs	r3, #0
 8010550:	60fb      	str	r3, [r7, #12]
 8010552:	4b0c      	ldr	r3, [pc, #48]	; (8010584 <HAL_HCD_MspInit+0xbc>)
 8010554:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010556:	4a0b      	ldr	r2, [pc, #44]	; (8010584 <HAL_HCD_MspInit+0xbc>)
 8010558:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801055c:	6453      	str	r3, [r2, #68]	; 0x44
 801055e:	4b09      	ldr	r3, [pc, #36]	; (8010584 <HAL_HCD_MspInit+0xbc>)
 8010560:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010562:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010566:	60fb      	str	r3, [r7, #12]
 8010568:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 801056a:	2200      	movs	r2, #0
 801056c:	2100      	movs	r1, #0
 801056e:	2043      	movs	r0, #67	; 0x43
 8010570:	f7f6 fb7d 	bl	8006c6e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010574:	2043      	movs	r0, #67	; 0x43
 8010576:	f7f6 fb96 	bl	8006ca6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801057a:	bf00      	nop
 801057c:	3728      	adds	r7, #40	; 0x28
 801057e:	46bd      	mov	sp, r7
 8010580:	bd80      	pop	{r7, pc}
 8010582:	bf00      	nop
 8010584:	40023800 	.word	0x40023800
 8010588:	40020000 	.word	0x40020000

0801058c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 801058c:	b580      	push	{r7, lr}
 801058e:	b082      	sub	sp, #8
 8010590:	af00      	add	r7, sp, #0
 8010592:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801059a:	4618      	mov	r0, r3
 801059c:	f7ff f8db 	bl	800f756 <USBH_LL_IncTimer>
}
 80105a0:	bf00      	nop
 80105a2:	3708      	adds	r7, #8
 80105a4:	46bd      	mov	sp, r7
 80105a6:	bd80      	pop	{r7, pc}

080105a8 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80105a8:	b580      	push	{r7, lr}
 80105aa:	b082      	sub	sp, #8
 80105ac:	af00      	add	r7, sp, #0
 80105ae:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80105b0:	687b      	ldr	r3, [r7, #4]
 80105b2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80105b6:	4618      	mov	r0, r3
 80105b8:	f7ff f913 	bl	800f7e2 <USBH_LL_Connect>
}
 80105bc:	bf00      	nop
 80105be:	3708      	adds	r7, #8
 80105c0:	46bd      	mov	sp, r7
 80105c2:	bd80      	pop	{r7, pc}

080105c4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80105c4:	b580      	push	{r7, lr}
 80105c6:	b082      	sub	sp, #8
 80105c8:	af00      	add	r7, sp, #0
 80105ca:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80105d2:	4618      	mov	r0, r3
 80105d4:	f7ff f91c 	bl	800f810 <USBH_LL_Disconnect>
}
 80105d8:	bf00      	nop
 80105da:	3708      	adds	r7, #8
 80105dc:	46bd      	mov	sp, r7
 80105de:	bd80      	pop	{r7, pc}

080105e0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80105e0:	b480      	push	{r7}
 80105e2:	b083      	sub	sp, #12
 80105e4:	af00      	add	r7, sp, #0
 80105e6:	6078      	str	r0, [r7, #4]
 80105e8:	460b      	mov	r3, r1
 80105ea:	70fb      	strb	r3, [r7, #3]
 80105ec:	4613      	mov	r3, r2
 80105ee:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80105f0:	bf00      	nop
 80105f2:	370c      	adds	r7, #12
 80105f4:	46bd      	mov	sp, r7
 80105f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105fa:	4770      	bx	lr

080105fc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80105fc:	b580      	push	{r7, lr}
 80105fe:	b082      	sub	sp, #8
 8010600:	af00      	add	r7, sp, #0
 8010602:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 801060a:	4618      	mov	r0, r3
 801060c:	f7ff f8cd 	bl	800f7aa <USBH_LL_PortEnabled>
}
 8010610:	bf00      	nop
 8010612:	3708      	adds	r7, #8
 8010614:	46bd      	mov	sp, r7
 8010616:	bd80      	pop	{r7, pc}

08010618 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8010618:	b580      	push	{r7, lr}
 801061a:	b082      	sub	sp, #8
 801061c:	af00      	add	r7, sp, #0
 801061e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8010626:	4618      	mov	r0, r3
 8010628:	f7ff f8cd 	bl	800f7c6 <USBH_LL_PortDisabled>
}
 801062c:	bf00      	nop
 801062e:	3708      	adds	r7, #8
 8010630:	46bd      	mov	sp, r7
 8010632:	bd80      	pop	{r7, pc}

08010634 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8010634:	b580      	push	{r7, lr}
 8010636:	b082      	sub	sp, #8
 8010638:	af00      	add	r7, sp, #0
 801063a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8010642:	2b01      	cmp	r3, #1
 8010644:	d12a      	bne.n	801069c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8010646:	4a18      	ldr	r2, [pc, #96]	; (80106a8 <USBH_LL_Init+0x74>)
 8010648:	687b      	ldr	r3, [r7, #4]
 801064a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 801064e:	687b      	ldr	r3, [r7, #4]
 8010650:	4a15      	ldr	r2, [pc, #84]	; (80106a8 <USBH_LL_Init+0x74>)
 8010652:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010656:	4b14      	ldr	r3, [pc, #80]	; (80106a8 <USBH_LL_Init+0x74>)
 8010658:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 801065c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 801065e:	4b12      	ldr	r3, [pc, #72]	; (80106a8 <USBH_LL_Init+0x74>)
 8010660:	2208      	movs	r2, #8
 8010662:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8010664:	4b10      	ldr	r3, [pc, #64]	; (80106a8 <USBH_LL_Init+0x74>)
 8010666:	2201      	movs	r2, #1
 8010668:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 801066a:	4b0f      	ldr	r3, [pc, #60]	; (80106a8 <USBH_LL_Init+0x74>)
 801066c:	2200      	movs	r2, #0
 801066e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8010670:	4b0d      	ldr	r3, [pc, #52]	; (80106a8 <USBH_LL_Init+0x74>)
 8010672:	2202      	movs	r2, #2
 8010674:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010676:	4b0c      	ldr	r3, [pc, #48]	; (80106a8 <USBH_LL_Init+0x74>)
 8010678:	2200      	movs	r2, #0
 801067a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 801067c:	480a      	ldr	r0, [pc, #40]	; (80106a8 <USBH_LL_Init+0x74>)
 801067e:	f7f6 fd2d 	bl	80070dc <HAL_HCD_Init>
 8010682:	4603      	mov	r3, r0
 8010684:	2b00      	cmp	r3, #0
 8010686:	d001      	beq.n	801068c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8010688:	f7f1 fd1c 	bl	80020c4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 801068c:	4806      	ldr	r0, [pc, #24]	; (80106a8 <USBH_LL_Init+0x74>)
 801068e:	f7f7 f909 	bl	80078a4 <HAL_HCD_GetCurrentFrame>
 8010692:	4603      	mov	r3, r0
 8010694:	4619      	mov	r1, r3
 8010696:	6878      	ldr	r0, [r7, #4]
 8010698:	f7ff f84e 	bl	800f738 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 801069c:	2300      	movs	r3, #0
}
 801069e:	4618      	mov	r0, r3
 80106a0:	3708      	adds	r7, #8
 80106a2:	46bd      	mov	sp, r7
 80106a4:	bd80      	pop	{r7, pc}
 80106a6:	bf00      	nop
 80106a8:	20000a88 	.word	0x20000a88

080106ac <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80106ac:	b580      	push	{r7, lr}
 80106ae:	b084      	sub	sp, #16
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106b4:	2300      	movs	r3, #0
 80106b6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80106b8:	2300      	movs	r3, #0
 80106ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80106c2:	4618      	mov	r0, r3
 80106c4:	f7f7 f878 	bl	80077b8 <HAL_HCD_Start>
 80106c8:	4603      	mov	r3, r0
 80106ca:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80106cc:	7bfb      	ldrb	r3, [r7, #15]
 80106ce:	4618      	mov	r0, r3
 80106d0:	f000 f952 	bl	8010978 <USBH_Get_USB_Status>
 80106d4:	4603      	mov	r3, r0
 80106d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80106d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80106da:	4618      	mov	r0, r3
 80106dc:	3710      	adds	r7, #16
 80106de:	46bd      	mov	sp, r7
 80106e0:	bd80      	pop	{r7, pc}

080106e2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80106e2:	b580      	push	{r7, lr}
 80106e4:	b084      	sub	sp, #16
 80106e6:	af00      	add	r7, sp, #0
 80106e8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80106ea:	2300      	movs	r3, #0
 80106ec:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80106ee:	2300      	movs	r3, #0
 80106f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80106f8:	4618      	mov	r0, r3
 80106fa:	f7f7 f880 	bl	80077fe <HAL_HCD_Stop>
 80106fe:	4603      	mov	r3, r0
 8010700:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010702:	7bfb      	ldrb	r3, [r7, #15]
 8010704:	4618      	mov	r0, r3
 8010706:	f000 f937 	bl	8010978 <USBH_Get_USB_Status>
 801070a:	4603      	mov	r3, r0
 801070c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801070e:	7bbb      	ldrb	r3, [r7, #14]
}
 8010710:	4618      	mov	r0, r3
 8010712:	3710      	adds	r7, #16
 8010714:	46bd      	mov	sp, r7
 8010716:	bd80      	pop	{r7, pc}

08010718 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8010718:	b580      	push	{r7, lr}
 801071a:	b084      	sub	sp, #16
 801071c:	af00      	add	r7, sp, #0
 801071e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8010720:	2301      	movs	r3, #1
 8010722:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801072a:	4618      	mov	r0, r3
 801072c:	f7f7 f8c8 	bl	80078c0 <HAL_HCD_GetCurrentSpeed>
 8010730:	4603      	mov	r3, r0
 8010732:	2b02      	cmp	r3, #2
 8010734:	d00c      	beq.n	8010750 <USBH_LL_GetSpeed+0x38>
 8010736:	2b02      	cmp	r3, #2
 8010738:	d80d      	bhi.n	8010756 <USBH_LL_GetSpeed+0x3e>
 801073a:	2b00      	cmp	r3, #0
 801073c:	d002      	beq.n	8010744 <USBH_LL_GetSpeed+0x2c>
 801073e:	2b01      	cmp	r3, #1
 8010740:	d003      	beq.n	801074a <USBH_LL_GetSpeed+0x32>
 8010742:	e008      	b.n	8010756 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8010744:	2300      	movs	r3, #0
 8010746:	73fb      	strb	r3, [r7, #15]
    break;
 8010748:	e008      	b.n	801075c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 801074a:	2301      	movs	r3, #1
 801074c:	73fb      	strb	r3, [r7, #15]
    break;
 801074e:	e005      	b.n	801075c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8010750:	2302      	movs	r3, #2
 8010752:	73fb      	strb	r3, [r7, #15]
    break;
 8010754:	e002      	b.n	801075c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8010756:	2301      	movs	r3, #1
 8010758:	73fb      	strb	r3, [r7, #15]
    break;
 801075a:	bf00      	nop
  }
  return  speed;
 801075c:	7bfb      	ldrb	r3, [r7, #15]
}
 801075e:	4618      	mov	r0, r3
 8010760:	3710      	adds	r7, #16
 8010762:	46bd      	mov	sp, r7
 8010764:	bd80      	pop	{r7, pc}

08010766 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8010766:	b580      	push	{r7, lr}
 8010768:	b084      	sub	sp, #16
 801076a:	af00      	add	r7, sp, #0
 801076c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801076e:	2300      	movs	r3, #0
 8010770:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010772:	2300      	movs	r3, #0
 8010774:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8010776:	687b      	ldr	r3, [r7, #4]
 8010778:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801077c:	4618      	mov	r0, r3
 801077e:	f7f7 f85b 	bl	8007838 <HAL_HCD_ResetPort>
 8010782:	4603      	mov	r3, r0
 8010784:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010786:	7bfb      	ldrb	r3, [r7, #15]
 8010788:	4618      	mov	r0, r3
 801078a:	f000 f8f5 	bl	8010978 <USBH_Get_USB_Status>
 801078e:	4603      	mov	r3, r0
 8010790:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010792:	7bbb      	ldrb	r3, [r7, #14]
}
 8010794:	4618      	mov	r0, r3
 8010796:	3710      	adds	r7, #16
 8010798:	46bd      	mov	sp, r7
 801079a:	bd80      	pop	{r7, pc}

0801079c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 801079c:	b580      	push	{r7, lr}
 801079e:	b082      	sub	sp, #8
 80107a0:	af00      	add	r7, sp, #0
 80107a2:	6078      	str	r0, [r7, #4]
 80107a4:	460b      	mov	r3, r1
 80107a6:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80107ae:	78fa      	ldrb	r2, [r7, #3]
 80107b0:	4611      	mov	r1, r2
 80107b2:	4618      	mov	r0, r3
 80107b4:	f7f7 f862 	bl	800787c <HAL_HCD_HC_GetXferCount>
 80107b8:	4603      	mov	r3, r0
}
 80107ba:	4618      	mov	r0, r3
 80107bc:	3708      	adds	r7, #8
 80107be:	46bd      	mov	sp, r7
 80107c0:	bd80      	pop	{r7, pc}

080107c2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80107c2:	b590      	push	{r4, r7, lr}
 80107c4:	b089      	sub	sp, #36	; 0x24
 80107c6:	af04      	add	r7, sp, #16
 80107c8:	6078      	str	r0, [r7, #4]
 80107ca:	4608      	mov	r0, r1
 80107cc:	4611      	mov	r1, r2
 80107ce:	461a      	mov	r2, r3
 80107d0:	4603      	mov	r3, r0
 80107d2:	70fb      	strb	r3, [r7, #3]
 80107d4:	460b      	mov	r3, r1
 80107d6:	70bb      	strb	r3, [r7, #2]
 80107d8:	4613      	mov	r3, r2
 80107da:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80107dc:	2300      	movs	r3, #0
 80107de:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80107e0:	2300      	movs	r3, #0
 80107e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80107ea:	787c      	ldrb	r4, [r7, #1]
 80107ec:	78ba      	ldrb	r2, [r7, #2]
 80107ee:	78f9      	ldrb	r1, [r7, #3]
 80107f0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80107f2:	9302      	str	r3, [sp, #8]
 80107f4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80107f8:	9301      	str	r3, [sp, #4]
 80107fa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80107fe:	9300      	str	r3, [sp, #0]
 8010800:	4623      	mov	r3, r4
 8010802:	f7f6 fccd 	bl	80071a0 <HAL_HCD_HC_Init>
 8010806:	4603      	mov	r3, r0
 8010808:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 801080a:	7bfb      	ldrb	r3, [r7, #15]
 801080c:	4618      	mov	r0, r3
 801080e:	f000 f8b3 	bl	8010978 <USBH_Get_USB_Status>
 8010812:	4603      	mov	r3, r0
 8010814:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010816:	7bbb      	ldrb	r3, [r7, #14]
}
 8010818:	4618      	mov	r0, r3
 801081a:	3714      	adds	r7, #20
 801081c:	46bd      	mov	sp, r7
 801081e:	bd90      	pop	{r4, r7, pc}

08010820 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8010820:	b580      	push	{r7, lr}
 8010822:	b084      	sub	sp, #16
 8010824:	af00      	add	r7, sp, #0
 8010826:	6078      	str	r0, [r7, #4]
 8010828:	460b      	mov	r3, r1
 801082a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801082c:	2300      	movs	r3, #0
 801082e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010830:	2300      	movs	r3, #0
 8010832:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8010834:	687b      	ldr	r3, [r7, #4]
 8010836:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 801083a:	78fa      	ldrb	r2, [r7, #3]
 801083c:	4611      	mov	r1, r2
 801083e:	4618      	mov	r0, r3
 8010840:	f7f6 fd3d 	bl	80072be <HAL_HCD_HC_Halt>
 8010844:	4603      	mov	r3, r0
 8010846:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8010848:	7bfb      	ldrb	r3, [r7, #15]
 801084a:	4618      	mov	r0, r3
 801084c:	f000 f894 	bl	8010978 <USBH_Get_USB_Status>
 8010850:	4603      	mov	r3, r0
 8010852:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010854:	7bbb      	ldrb	r3, [r7, #14]
}
 8010856:	4618      	mov	r0, r3
 8010858:	3710      	adds	r7, #16
 801085a:	46bd      	mov	sp, r7
 801085c:	bd80      	pop	{r7, pc}

0801085e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 801085e:	b590      	push	{r4, r7, lr}
 8010860:	b089      	sub	sp, #36	; 0x24
 8010862:	af04      	add	r7, sp, #16
 8010864:	6078      	str	r0, [r7, #4]
 8010866:	4608      	mov	r0, r1
 8010868:	4611      	mov	r1, r2
 801086a:	461a      	mov	r2, r3
 801086c:	4603      	mov	r3, r0
 801086e:	70fb      	strb	r3, [r7, #3]
 8010870:	460b      	mov	r3, r1
 8010872:	70bb      	strb	r3, [r7, #2]
 8010874:	4613      	mov	r3, r2
 8010876:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010878:	2300      	movs	r3, #0
 801087a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 801087c:	2300      	movs	r3, #0
 801087e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8010886:	787c      	ldrb	r4, [r7, #1]
 8010888:	78ba      	ldrb	r2, [r7, #2]
 801088a:	78f9      	ldrb	r1, [r7, #3]
 801088c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8010890:	9303      	str	r3, [sp, #12]
 8010892:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8010894:	9302      	str	r3, [sp, #8]
 8010896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010898:	9301      	str	r3, [sp, #4]
 801089a:	f897 3020 	ldrb.w	r3, [r7, #32]
 801089e:	9300      	str	r3, [sp, #0]
 80108a0:	4623      	mov	r3, r4
 80108a2:	f7f6 fd2f 	bl	8007304 <HAL_HCD_HC_SubmitRequest>
 80108a6:	4603      	mov	r3, r0
 80108a8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 80108aa:	7bfb      	ldrb	r3, [r7, #15]
 80108ac:	4618      	mov	r0, r3
 80108ae:	f000 f863 	bl	8010978 <USBH_Get_USB_Status>
 80108b2:	4603      	mov	r3, r0
 80108b4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80108b6:	7bbb      	ldrb	r3, [r7, #14]
}
 80108b8:	4618      	mov	r0, r3
 80108ba:	3714      	adds	r7, #20
 80108bc:	46bd      	mov	sp, r7
 80108be:	bd90      	pop	{r4, r7, pc}

080108c0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80108c0:	b580      	push	{r7, lr}
 80108c2:	b082      	sub	sp, #8
 80108c4:	af00      	add	r7, sp, #0
 80108c6:	6078      	str	r0, [r7, #4]
 80108c8:	460b      	mov	r3, r1
 80108ca:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80108d2:	78fa      	ldrb	r2, [r7, #3]
 80108d4:	4611      	mov	r1, r2
 80108d6:	4618      	mov	r0, r3
 80108d8:	f7f6 ffbc 	bl	8007854 <HAL_HCD_HC_GetURBState>
 80108dc:	4603      	mov	r3, r0
}
 80108de:	4618      	mov	r0, r3
 80108e0:	3708      	adds	r7, #8
 80108e2:	46bd      	mov	sp, r7
 80108e4:	bd80      	pop	{r7, pc}

080108e6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80108e6:	b580      	push	{r7, lr}
 80108e8:	b082      	sub	sp, #8
 80108ea:	af00      	add	r7, sp, #0
 80108ec:	6078      	str	r0, [r7, #4]
 80108ee:	460b      	mov	r3, r1
 80108f0:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 80108f2:	20c8      	movs	r0, #200	; 0xc8
 80108f4:	f7f6 f8bc 	bl	8006a70 <HAL_Delay>
  return USBH_OK;
 80108f8:	2300      	movs	r3, #0
}
 80108fa:	4618      	mov	r0, r3
 80108fc:	3708      	adds	r7, #8
 80108fe:	46bd      	mov	sp, r7
 8010900:	bd80      	pop	{r7, pc}

08010902 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8010902:	b480      	push	{r7}
 8010904:	b085      	sub	sp, #20
 8010906:	af00      	add	r7, sp, #0
 8010908:	6078      	str	r0, [r7, #4]
 801090a:	460b      	mov	r3, r1
 801090c:	70fb      	strb	r3, [r7, #3]
 801090e:	4613      	mov	r3, r2
 8010910:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8010918:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 801091a:	78fb      	ldrb	r3, [r7, #3]
 801091c:	68fa      	ldr	r2, [r7, #12]
 801091e:	212c      	movs	r1, #44	; 0x2c
 8010920:	fb01 f303 	mul.w	r3, r1, r3
 8010924:	4413      	add	r3, r2
 8010926:	333b      	adds	r3, #59	; 0x3b
 8010928:	781b      	ldrb	r3, [r3, #0]
 801092a:	2b00      	cmp	r3, #0
 801092c:	d009      	beq.n	8010942 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 801092e:	78fb      	ldrb	r3, [r7, #3]
 8010930:	68fa      	ldr	r2, [r7, #12]
 8010932:	212c      	movs	r1, #44	; 0x2c
 8010934:	fb01 f303 	mul.w	r3, r1, r3
 8010938:	4413      	add	r3, r2
 801093a:	3354      	adds	r3, #84	; 0x54
 801093c:	78ba      	ldrb	r2, [r7, #2]
 801093e:	701a      	strb	r2, [r3, #0]
 8010940:	e008      	b.n	8010954 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8010942:	78fb      	ldrb	r3, [r7, #3]
 8010944:	68fa      	ldr	r2, [r7, #12]
 8010946:	212c      	movs	r1, #44	; 0x2c
 8010948:	fb01 f303 	mul.w	r3, r1, r3
 801094c:	4413      	add	r3, r2
 801094e:	3355      	adds	r3, #85	; 0x55
 8010950:	78ba      	ldrb	r2, [r7, #2]
 8010952:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8010954:	2300      	movs	r3, #0
}
 8010956:	4618      	mov	r0, r3
 8010958:	3714      	adds	r7, #20
 801095a:	46bd      	mov	sp, r7
 801095c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010960:	4770      	bx	lr

08010962 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8010962:	b580      	push	{r7, lr}
 8010964:	b082      	sub	sp, #8
 8010966:	af00      	add	r7, sp, #0
 8010968:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 801096a:	6878      	ldr	r0, [r7, #4]
 801096c:	f7f6 f880 	bl	8006a70 <HAL_Delay>
}
 8010970:	bf00      	nop
 8010972:	3708      	adds	r7, #8
 8010974:	46bd      	mov	sp, r7
 8010976:	bd80      	pop	{r7, pc}

08010978 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010978:	b480      	push	{r7}
 801097a:	b085      	sub	sp, #20
 801097c:	af00      	add	r7, sp, #0
 801097e:	4603      	mov	r3, r0
 8010980:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8010982:	2300      	movs	r3, #0
 8010984:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010986:	79fb      	ldrb	r3, [r7, #7]
 8010988:	2b03      	cmp	r3, #3
 801098a:	d817      	bhi.n	80109bc <USBH_Get_USB_Status+0x44>
 801098c:	a201      	add	r2, pc, #4	; (adr r2, 8010994 <USBH_Get_USB_Status+0x1c>)
 801098e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010992:	bf00      	nop
 8010994:	080109a5 	.word	0x080109a5
 8010998:	080109ab 	.word	0x080109ab
 801099c:	080109b1 	.word	0x080109b1
 80109a0:	080109b7 	.word	0x080109b7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80109a4:	2300      	movs	r3, #0
 80109a6:	73fb      	strb	r3, [r7, #15]
    break;
 80109a8:	e00b      	b.n	80109c2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80109aa:	2302      	movs	r3, #2
 80109ac:	73fb      	strb	r3, [r7, #15]
    break;
 80109ae:	e008      	b.n	80109c2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80109b0:	2301      	movs	r3, #1
 80109b2:	73fb      	strb	r3, [r7, #15]
    break;
 80109b4:	e005      	b.n	80109c2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80109b6:	2302      	movs	r3, #2
 80109b8:	73fb      	strb	r3, [r7, #15]
    break;
 80109ba:	e002      	b.n	80109c2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80109bc:	2302      	movs	r3, #2
 80109be:	73fb      	strb	r3, [r7, #15]
    break;
 80109c0:	bf00      	nop
  }
  return usb_status;
 80109c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80109c4:	4618      	mov	r0, r3
 80109c6:	3714      	adds	r7, #20
 80109c8:	46bd      	mov	sp, r7
 80109ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ce:	4770      	bx	lr

080109d0 <__errno>:
 80109d0:	4b01      	ldr	r3, [pc, #4]	; (80109d8 <__errno+0x8>)
 80109d2:	6818      	ldr	r0, [r3, #0]
 80109d4:	4770      	bx	lr
 80109d6:	bf00      	nop
 80109d8:	2000020c 	.word	0x2000020c

080109dc <__libc_init_array>:
 80109dc:	b570      	push	{r4, r5, r6, lr}
 80109de:	4d0d      	ldr	r5, [pc, #52]	; (8010a14 <__libc_init_array+0x38>)
 80109e0:	4c0d      	ldr	r4, [pc, #52]	; (8010a18 <__libc_init_array+0x3c>)
 80109e2:	1b64      	subs	r4, r4, r5
 80109e4:	10a4      	asrs	r4, r4, #2
 80109e6:	2600      	movs	r6, #0
 80109e8:	42a6      	cmp	r6, r4
 80109ea:	d109      	bne.n	8010a00 <__libc_init_array+0x24>
 80109ec:	4d0b      	ldr	r5, [pc, #44]	; (8010a1c <__libc_init_array+0x40>)
 80109ee:	4c0c      	ldr	r4, [pc, #48]	; (8010a20 <__libc_init_array+0x44>)
 80109f0:	f000 fc78 	bl	80112e4 <_init>
 80109f4:	1b64      	subs	r4, r4, r5
 80109f6:	10a4      	asrs	r4, r4, #2
 80109f8:	2600      	movs	r6, #0
 80109fa:	42a6      	cmp	r6, r4
 80109fc:	d105      	bne.n	8010a0a <__libc_init_array+0x2e>
 80109fe:	bd70      	pop	{r4, r5, r6, pc}
 8010a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8010a04:	4798      	blx	r3
 8010a06:	3601      	adds	r6, #1
 8010a08:	e7ee      	b.n	80109e8 <__libc_init_array+0xc>
 8010a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8010a0e:	4798      	blx	r3
 8010a10:	3601      	adds	r6, #1
 8010a12:	e7f2      	b.n	80109fa <__libc_init_array+0x1e>
 8010a14:	080118e0 	.word	0x080118e0
 8010a18:	080118e0 	.word	0x080118e0
 8010a1c:	080118e0 	.word	0x080118e0
 8010a20:	080118e4 	.word	0x080118e4

08010a24 <malloc>:
 8010a24:	4b02      	ldr	r3, [pc, #8]	; (8010a30 <malloc+0xc>)
 8010a26:	4601      	mov	r1, r0
 8010a28:	6818      	ldr	r0, [r3, #0]
 8010a2a:	f000 b871 	b.w	8010b10 <_malloc_r>
 8010a2e:	bf00      	nop
 8010a30:	2000020c 	.word	0x2000020c

08010a34 <free>:
 8010a34:	4b02      	ldr	r3, [pc, #8]	; (8010a40 <free+0xc>)
 8010a36:	4601      	mov	r1, r0
 8010a38:	6818      	ldr	r0, [r3, #0]
 8010a3a:	f000 b819 	b.w	8010a70 <_free_r>
 8010a3e:	bf00      	nop
 8010a40:	2000020c 	.word	0x2000020c

08010a44 <memcpy>:
 8010a44:	440a      	add	r2, r1
 8010a46:	4291      	cmp	r1, r2
 8010a48:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8010a4c:	d100      	bne.n	8010a50 <memcpy+0xc>
 8010a4e:	4770      	bx	lr
 8010a50:	b510      	push	{r4, lr}
 8010a52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010a56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010a5a:	4291      	cmp	r1, r2
 8010a5c:	d1f9      	bne.n	8010a52 <memcpy+0xe>
 8010a5e:	bd10      	pop	{r4, pc}

08010a60 <memset>:
 8010a60:	4402      	add	r2, r0
 8010a62:	4603      	mov	r3, r0
 8010a64:	4293      	cmp	r3, r2
 8010a66:	d100      	bne.n	8010a6a <memset+0xa>
 8010a68:	4770      	bx	lr
 8010a6a:	f803 1b01 	strb.w	r1, [r3], #1
 8010a6e:	e7f9      	b.n	8010a64 <memset+0x4>

08010a70 <_free_r>:
 8010a70:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010a72:	2900      	cmp	r1, #0
 8010a74:	d048      	beq.n	8010b08 <_free_r+0x98>
 8010a76:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a7a:	9001      	str	r0, [sp, #4]
 8010a7c:	2b00      	cmp	r3, #0
 8010a7e:	f1a1 0404 	sub.w	r4, r1, #4
 8010a82:	bfb8      	it	lt
 8010a84:	18e4      	addlt	r4, r4, r3
 8010a86:	f000 f8c1 	bl	8010c0c <__malloc_lock>
 8010a8a:	4a20      	ldr	r2, [pc, #128]	; (8010b0c <_free_r+0x9c>)
 8010a8c:	9801      	ldr	r0, [sp, #4]
 8010a8e:	6813      	ldr	r3, [r2, #0]
 8010a90:	4615      	mov	r5, r2
 8010a92:	b933      	cbnz	r3, 8010aa2 <_free_r+0x32>
 8010a94:	6063      	str	r3, [r4, #4]
 8010a96:	6014      	str	r4, [r2, #0]
 8010a98:	b003      	add	sp, #12
 8010a9a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010a9e:	f000 b8bb 	b.w	8010c18 <__malloc_unlock>
 8010aa2:	42a3      	cmp	r3, r4
 8010aa4:	d90b      	bls.n	8010abe <_free_r+0x4e>
 8010aa6:	6821      	ldr	r1, [r4, #0]
 8010aa8:	1862      	adds	r2, r4, r1
 8010aaa:	4293      	cmp	r3, r2
 8010aac:	bf04      	itt	eq
 8010aae:	681a      	ldreq	r2, [r3, #0]
 8010ab0:	685b      	ldreq	r3, [r3, #4]
 8010ab2:	6063      	str	r3, [r4, #4]
 8010ab4:	bf04      	itt	eq
 8010ab6:	1852      	addeq	r2, r2, r1
 8010ab8:	6022      	streq	r2, [r4, #0]
 8010aba:	602c      	str	r4, [r5, #0]
 8010abc:	e7ec      	b.n	8010a98 <_free_r+0x28>
 8010abe:	461a      	mov	r2, r3
 8010ac0:	685b      	ldr	r3, [r3, #4]
 8010ac2:	b10b      	cbz	r3, 8010ac8 <_free_r+0x58>
 8010ac4:	42a3      	cmp	r3, r4
 8010ac6:	d9fa      	bls.n	8010abe <_free_r+0x4e>
 8010ac8:	6811      	ldr	r1, [r2, #0]
 8010aca:	1855      	adds	r5, r2, r1
 8010acc:	42a5      	cmp	r5, r4
 8010ace:	d10b      	bne.n	8010ae8 <_free_r+0x78>
 8010ad0:	6824      	ldr	r4, [r4, #0]
 8010ad2:	4421      	add	r1, r4
 8010ad4:	1854      	adds	r4, r2, r1
 8010ad6:	42a3      	cmp	r3, r4
 8010ad8:	6011      	str	r1, [r2, #0]
 8010ada:	d1dd      	bne.n	8010a98 <_free_r+0x28>
 8010adc:	681c      	ldr	r4, [r3, #0]
 8010ade:	685b      	ldr	r3, [r3, #4]
 8010ae0:	6053      	str	r3, [r2, #4]
 8010ae2:	4421      	add	r1, r4
 8010ae4:	6011      	str	r1, [r2, #0]
 8010ae6:	e7d7      	b.n	8010a98 <_free_r+0x28>
 8010ae8:	d902      	bls.n	8010af0 <_free_r+0x80>
 8010aea:	230c      	movs	r3, #12
 8010aec:	6003      	str	r3, [r0, #0]
 8010aee:	e7d3      	b.n	8010a98 <_free_r+0x28>
 8010af0:	6825      	ldr	r5, [r4, #0]
 8010af2:	1961      	adds	r1, r4, r5
 8010af4:	428b      	cmp	r3, r1
 8010af6:	bf04      	itt	eq
 8010af8:	6819      	ldreq	r1, [r3, #0]
 8010afa:	685b      	ldreq	r3, [r3, #4]
 8010afc:	6063      	str	r3, [r4, #4]
 8010afe:	bf04      	itt	eq
 8010b00:	1949      	addeq	r1, r1, r5
 8010b02:	6021      	streq	r1, [r4, #0]
 8010b04:	6054      	str	r4, [r2, #4]
 8010b06:	e7c7      	b.n	8010a98 <_free_r+0x28>
 8010b08:	b003      	add	sp, #12
 8010b0a:	bd30      	pop	{r4, r5, pc}
 8010b0c:	200002ac 	.word	0x200002ac

08010b10 <_malloc_r>:
 8010b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010b12:	1ccd      	adds	r5, r1, #3
 8010b14:	f025 0503 	bic.w	r5, r5, #3
 8010b18:	3508      	adds	r5, #8
 8010b1a:	2d0c      	cmp	r5, #12
 8010b1c:	bf38      	it	cc
 8010b1e:	250c      	movcc	r5, #12
 8010b20:	2d00      	cmp	r5, #0
 8010b22:	4606      	mov	r6, r0
 8010b24:	db01      	blt.n	8010b2a <_malloc_r+0x1a>
 8010b26:	42a9      	cmp	r1, r5
 8010b28:	d903      	bls.n	8010b32 <_malloc_r+0x22>
 8010b2a:	230c      	movs	r3, #12
 8010b2c:	6033      	str	r3, [r6, #0]
 8010b2e:	2000      	movs	r0, #0
 8010b30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010b32:	f000 f86b 	bl	8010c0c <__malloc_lock>
 8010b36:	4921      	ldr	r1, [pc, #132]	; (8010bbc <_malloc_r+0xac>)
 8010b38:	680a      	ldr	r2, [r1, #0]
 8010b3a:	4614      	mov	r4, r2
 8010b3c:	b99c      	cbnz	r4, 8010b66 <_malloc_r+0x56>
 8010b3e:	4f20      	ldr	r7, [pc, #128]	; (8010bc0 <_malloc_r+0xb0>)
 8010b40:	683b      	ldr	r3, [r7, #0]
 8010b42:	b923      	cbnz	r3, 8010b4e <_malloc_r+0x3e>
 8010b44:	4621      	mov	r1, r4
 8010b46:	4630      	mov	r0, r6
 8010b48:	f000 f83c 	bl	8010bc4 <_sbrk_r>
 8010b4c:	6038      	str	r0, [r7, #0]
 8010b4e:	4629      	mov	r1, r5
 8010b50:	4630      	mov	r0, r6
 8010b52:	f000 f837 	bl	8010bc4 <_sbrk_r>
 8010b56:	1c43      	adds	r3, r0, #1
 8010b58:	d123      	bne.n	8010ba2 <_malloc_r+0x92>
 8010b5a:	230c      	movs	r3, #12
 8010b5c:	6033      	str	r3, [r6, #0]
 8010b5e:	4630      	mov	r0, r6
 8010b60:	f000 f85a 	bl	8010c18 <__malloc_unlock>
 8010b64:	e7e3      	b.n	8010b2e <_malloc_r+0x1e>
 8010b66:	6823      	ldr	r3, [r4, #0]
 8010b68:	1b5b      	subs	r3, r3, r5
 8010b6a:	d417      	bmi.n	8010b9c <_malloc_r+0x8c>
 8010b6c:	2b0b      	cmp	r3, #11
 8010b6e:	d903      	bls.n	8010b78 <_malloc_r+0x68>
 8010b70:	6023      	str	r3, [r4, #0]
 8010b72:	441c      	add	r4, r3
 8010b74:	6025      	str	r5, [r4, #0]
 8010b76:	e004      	b.n	8010b82 <_malloc_r+0x72>
 8010b78:	6863      	ldr	r3, [r4, #4]
 8010b7a:	42a2      	cmp	r2, r4
 8010b7c:	bf0c      	ite	eq
 8010b7e:	600b      	streq	r3, [r1, #0]
 8010b80:	6053      	strne	r3, [r2, #4]
 8010b82:	4630      	mov	r0, r6
 8010b84:	f000 f848 	bl	8010c18 <__malloc_unlock>
 8010b88:	f104 000b 	add.w	r0, r4, #11
 8010b8c:	1d23      	adds	r3, r4, #4
 8010b8e:	f020 0007 	bic.w	r0, r0, #7
 8010b92:	1ac2      	subs	r2, r0, r3
 8010b94:	d0cc      	beq.n	8010b30 <_malloc_r+0x20>
 8010b96:	1a1b      	subs	r3, r3, r0
 8010b98:	50a3      	str	r3, [r4, r2]
 8010b9a:	e7c9      	b.n	8010b30 <_malloc_r+0x20>
 8010b9c:	4622      	mov	r2, r4
 8010b9e:	6864      	ldr	r4, [r4, #4]
 8010ba0:	e7cc      	b.n	8010b3c <_malloc_r+0x2c>
 8010ba2:	1cc4      	adds	r4, r0, #3
 8010ba4:	f024 0403 	bic.w	r4, r4, #3
 8010ba8:	42a0      	cmp	r0, r4
 8010baa:	d0e3      	beq.n	8010b74 <_malloc_r+0x64>
 8010bac:	1a21      	subs	r1, r4, r0
 8010bae:	4630      	mov	r0, r6
 8010bb0:	f000 f808 	bl	8010bc4 <_sbrk_r>
 8010bb4:	3001      	adds	r0, #1
 8010bb6:	d1dd      	bne.n	8010b74 <_malloc_r+0x64>
 8010bb8:	e7cf      	b.n	8010b5a <_malloc_r+0x4a>
 8010bba:	bf00      	nop
 8010bbc:	200002ac 	.word	0x200002ac
 8010bc0:	200002b0 	.word	0x200002b0

08010bc4 <_sbrk_r>:
 8010bc4:	b538      	push	{r3, r4, r5, lr}
 8010bc6:	4d06      	ldr	r5, [pc, #24]	; (8010be0 <_sbrk_r+0x1c>)
 8010bc8:	2300      	movs	r3, #0
 8010bca:	4604      	mov	r4, r0
 8010bcc:	4608      	mov	r0, r1
 8010bce:	602b      	str	r3, [r5, #0]
 8010bd0:	f7f1 fdb4 	bl	800273c <_sbrk>
 8010bd4:	1c43      	adds	r3, r0, #1
 8010bd6:	d102      	bne.n	8010bde <_sbrk_r+0x1a>
 8010bd8:	682b      	ldr	r3, [r5, #0]
 8010bda:	b103      	cbz	r3, 8010bde <_sbrk_r+0x1a>
 8010bdc:	6023      	str	r3, [r4, #0]
 8010bde:	bd38      	pop	{r3, r4, r5, pc}
 8010be0:	20000d8c 	.word	0x20000d8c

08010be4 <strncat>:
 8010be4:	b530      	push	{r4, r5, lr}
 8010be6:	4604      	mov	r4, r0
 8010be8:	7825      	ldrb	r5, [r4, #0]
 8010bea:	4623      	mov	r3, r4
 8010bec:	3401      	adds	r4, #1
 8010bee:	2d00      	cmp	r5, #0
 8010bf0:	d1fa      	bne.n	8010be8 <strncat+0x4>
 8010bf2:	3a01      	subs	r2, #1
 8010bf4:	d304      	bcc.n	8010c00 <strncat+0x1c>
 8010bf6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010bfa:	f803 4b01 	strb.w	r4, [r3], #1
 8010bfe:	b904      	cbnz	r4, 8010c02 <strncat+0x1e>
 8010c00:	bd30      	pop	{r4, r5, pc}
 8010c02:	2a00      	cmp	r2, #0
 8010c04:	d1f5      	bne.n	8010bf2 <strncat+0xe>
 8010c06:	701a      	strb	r2, [r3, #0]
 8010c08:	e7f3      	b.n	8010bf2 <strncat+0xe>
	...

08010c0c <__malloc_lock>:
 8010c0c:	4801      	ldr	r0, [pc, #4]	; (8010c14 <__malloc_lock+0x8>)
 8010c0e:	f000 b809 	b.w	8010c24 <__retarget_lock_acquire_recursive>
 8010c12:	bf00      	nop
 8010c14:	20000d94 	.word	0x20000d94

08010c18 <__malloc_unlock>:
 8010c18:	4801      	ldr	r0, [pc, #4]	; (8010c20 <__malloc_unlock+0x8>)
 8010c1a:	f000 b804 	b.w	8010c26 <__retarget_lock_release_recursive>
 8010c1e:	bf00      	nop
 8010c20:	20000d94 	.word	0x20000d94

08010c24 <__retarget_lock_acquire_recursive>:
 8010c24:	4770      	bx	lr

08010c26 <__retarget_lock_release_recursive>:
 8010c26:	4770      	bx	lr

08010c28 <atan>:
 8010c28:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c2c:	ec55 4b10 	vmov	r4, r5, d0
 8010c30:	4bc3      	ldr	r3, [pc, #780]	; (8010f40 <atan+0x318>)
 8010c32:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010c36:	429e      	cmp	r6, r3
 8010c38:	46ab      	mov	fp, r5
 8010c3a:	dd18      	ble.n	8010c6e <atan+0x46>
 8010c3c:	4bc1      	ldr	r3, [pc, #772]	; (8010f44 <atan+0x31c>)
 8010c3e:	429e      	cmp	r6, r3
 8010c40:	dc01      	bgt.n	8010c46 <atan+0x1e>
 8010c42:	d109      	bne.n	8010c58 <atan+0x30>
 8010c44:	b144      	cbz	r4, 8010c58 <atan+0x30>
 8010c46:	4622      	mov	r2, r4
 8010c48:	462b      	mov	r3, r5
 8010c4a:	4620      	mov	r0, r4
 8010c4c:	4629      	mov	r1, r5
 8010c4e:	f7ef fac1 	bl	80001d4 <__adddf3>
 8010c52:	4604      	mov	r4, r0
 8010c54:	460d      	mov	r5, r1
 8010c56:	e006      	b.n	8010c66 <atan+0x3e>
 8010c58:	f1bb 0f00 	cmp.w	fp, #0
 8010c5c:	f300 8131 	bgt.w	8010ec2 <atan+0x29a>
 8010c60:	a59b      	add	r5, pc, #620	; (adr r5, 8010ed0 <atan+0x2a8>)
 8010c62:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010c66:	ec45 4b10 	vmov	d0, r4, r5
 8010c6a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c6e:	4bb6      	ldr	r3, [pc, #728]	; (8010f48 <atan+0x320>)
 8010c70:	429e      	cmp	r6, r3
 8010c72:	dc14      	bgt.n	8010c9e <atan+0x76>
 8010c74:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8010c78:	429e      	cmp	r6, r3
 8010c7a:	dc0d      	bgt.n	8010c98 <atan+0x70>
 8010c7c:	a396      	add	r3, pc, #600	; (adr r3, 8010ed8 <atan+0x2b0>)
 8010c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c82:	ee10 0a10 	vmov	r0, s0
 8010c86:	4629      	mov	r1, r5
 8010c88:	f7ef faa4 	bl	80001d4 <__adddf3>
 8010c8c:	4baf      	ldr	r3, [pc, #700]	; (8010f4c <atan+0x324>)
 8010c8e:	2200      	movs	r2, #0
 8010c90:	f7ef fee6 	bl	8000a60 <__aeabi_dcmpgt>
 8010c94:	2800      	cmp	r0, #0
 8010c96:	d1e6      	bne.n	8010c66 <atan+0x3e>
 8010c98:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8010c9c:	e02b      	b.n	8010cf6 <atan+0xce>
 8010c9e:	f000 f963 	bl	8010f68 <fabs>
 8010ca2:	4bab      	ldr	r3, [pc, #684]	; (8010f50 <atan+0x328>)
 8010ca4:	429e      	cmp	r6, r3
 8010ca6:	ec55 4b10 	vmov	r4, r5, d0
 8010caa:	f300 80bf 	bgt.w	8010e2c <atan+0x204>
 8010cae:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8010cb2:	429e      	cmp	r6, r3
 8010cb4:	f300 80a0 	bgt.w	8010df8 <atan+0x1d0>
 8010cb8:	ee10 2a10 	vmov	r2, s0
 8010cbc:	ee10 0a10 	vmov	r0, s0
 8010cc0:	462b      	mov	r3, r5
 8010cc2:	4629      	mov	r1, r5
 8010cc4:	f7ef fa86 	bl	80001d4 <__adddf3>
 8010cc8:	4ba0      	ldr	r3, [pc, #640]	; (8010f4c <atan+0x324>)
 8010cca:	2200      	movs	r2, #0
 8010ccc:	f7ef fa80 	bl	80001d0 <__aeabi_dsub>
 8010cd0:	2200      	movs	r2, #0
 8010cd2:	4606      	mov	r6, r0
 8010cd4:	460f      	mov	r7, r1
 8010cd6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8010cda:	4620      	mov	r0, r4
 8010cdc:	4629      	mov	r1, r5
 8010cde:	f7ef fa79 	bl	80001d4 <__adddf3>
 8010ce2:	4602      	mov	r2, r0
 8010ce4:	460b      	mov	r3, r1
 8010ce6:	4630      	mov	r0, r6
 8010ce8:	4639      	mov	r1, r7
 8010cea:	f7ef fd53 	bl	8000794 <__aeabi_ddiv>
 8010cee:	f04f 0a00 	mov.w	sl, #0
 8010cf2:	4604      	mov	r4, r0
 8010cf4:	460d      	mov	r5, r1
 8010cf6:	4622      	mov	r2, r4
 8010cf8:	462b      	mov	r3, r5
 8010cfa:	4620      	mov	r0, r4
 8010cfc:	4629      	mov	r1, r5
 8010cfe:	f7ef fc1f 	bl	8000540 <__aeabi_dmul>
 8010d02:	4602      	mov	r2, r0
 8010d04:	460b      	mov	r3, r1
 8010d06:	4680      	mov	r8, r0
 8010d08:	4689      	mov	r9, r1
 8010d0a:	f7ef fc19 	bl	8000540 <__aeabi_dmul>
 8010d0e:	a374      	add	r3, pc, #464	; (adr r3, 8010ee0 <atan+0x2b8>)
 8010d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d14:	4606      	mov	r6, r0
 8010d16:	460f      	mov	r7, r1
 8010d18:	f7ef fc12 	bl	8000540 <__aeabi_dmul>
 8010d1c:	a372      	add	r3, pc, #456	; (adr r3, 8010ee8 <atan+0x2c0>)
 8010d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d22:	f7ef fa57 	bl	80001d4 <__adddf3>
 8010d26:	4632      	mov	r2, r6
 8010d28:	463b      	mov	r3, r7
 8010d2a:	f7ef fc09 	bl	8000540 <__aeabi_dmul>
 8010d2e:	a370      	add	r3, pc, #448	; (adr r3, 8010ef0 <atan+0x2c8>)
 8010d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d34:	f7ef fa4e 	bl	80001d4 <__adddf3>
 8010d38:	4632      	mov	r2, r6
 8010d3a:	463b      	mov	r3, r7
 8010d3c:	f7ef fc00 	bl	8000540 <__aeabi_dmul>
 8010d40:	a36d      	add	r3, pc, #436	; (adr r3, 8010ef8 <atan+0x2d0>)
 8010d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d46:	f7ef fa45 	bl	80001d4 <__adddf3>
 8010d4a:	4632      	mov	r2, r6
 8010d4c:	463b      	mov	r3, r7
 8010d4e:	f7ef fbf7 	bl	8000540 <__aeabi_dmul>
 8010d52:	a36b      	add	r3, pc, #428	; (adr r3, 8010f00 <atan+0x2d8>)
 8010d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d58:	f7ef fa3c 	bl	80001d4 <__adddf3>
 8010d5c:	4632      	mov	r2, r6
 8010d5e:	463b      	mov	r3, r7
 8010d60:	f7ef fbee 	bl	8000540 <__aeabi_dmul>
 8010d64:	a368      	add	r3, pc, #416	; (adr r3, 8010f08 <atan+0x2e0>)
 8010d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d6a:	f7ef fa33 	bl	80001d4 <__adddf3>
 8010d6e:	4642      	mov	r2, r8
 8010d70:	464b      	mov	r3, r9
 8010d72:	f7ef fbe5 	bl	8000540 <__aeabi_dmul>
 8010d76:	a366      	add	r3, pc, #408	; (adr r3, 8010f10 <atan+0x2e8>)
 8010d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d7c:	4680      	mov	r8, r0
 8010d7e:	4689      	mov	r9, r1
 8010d80:	4630      	mov	r0, r6
 8010d82:	4639      	mov	r1, r7
 8010d84:	f7ef fbdc 	bl	8000540 <__aeabi_dmul>
 8010d88:	a363      	add	r3, pc, #396	; (adr r3, 8010f18 <atan+0x2f0>)
 8010d8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d8e:	f7ef fa1f 	bl	80001d0 <__aeabi_dsub>
 8010d92:	4632      	mov	r2, r6
 8010d94:	463b      	mov	r3, r7
 8010d96:	f7ef fbd3 	bl	8000540 <__aeabi_dmul>
 8010d9a:	a361      	add	r3, pc, #388	; (adr r3, 8010f20 <atan+0x2f8>)
 8010d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010da0:	f7ef fa16 	bl	80001d0 <__aeabi_dsub>
 8010da4:	4632      	mov	r2, r6
 8010da6:	463b      	mov	r3, r7
 8010da8:	f7ef fbca 	bl	8000540 <__aeabi_dmul>
 8010dac:	a35e      	add	r3, pc, #376	; (adr r3, 8010f28 <atan+0x300>)
 8010dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010db2:	f7ef fa0d 	bl	80001d0 <__aeabi_dsub>
 8010db6:	4632      	mov	r2, r6
 8010db8:	463b      	mov	r3, r7
 8010dba:	f7ef fbc1 	bl	8000540 <__aeabi_dmul>
 8010dbe:	a35c      	add	r3, pc, #368	; (adr r3, 8010f30 <atan+0x308>)
 8010dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010dc4:	f7ef fa04 	bl	80001d0 <__aeabi_dsub>
 8010dc8:	4632      	mov	r2, r6
 8010dca:	463b      	mov	r3, r7
 8010dcc:	f7ef fbb8 	bl	8000540 <__aeabi_dmul>
 8010dd0:	4602      	mov	r2, r0
 8010dd2:	460b      	mov	r3, r1
 8010dd4:	4640      	mov	r0, r8
 8010dd6:	4649      	mov	r1, r9
 8010dd8:	f7ef f9fc 	bl	80001d4 <__adddf3>
 8010ddc:	4622      	mov	r2, r4
 8010dde:	462b      	mov	r3, r5
 8010de0:	f7ef fbae 	bl	8000540 <__aeabi_dmul>
 8010de4:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 8010de8:	4602      	mov	r2, r0
 8010dea:	460b      	mov	r3, r1
 8010dec:	d14b      	bne.n	8010e86 <atan+0x25e>
 8010dee:	4620      	mov	r0, r4
 8010df0:	4629      	mov	r1, r5
 8010df2:	f7ef f9ed 	bl	80001d0 <__aeabi_dsub>
 8010df6:	e72c      	b.n	8010c52 <atan+0x2a>
 8010df8:	ee10 0a10 	vmov	r0, s0
 8010dfc:	4b53      	ldr	r3, [pc, #332]	; (8010f4c <atan+0x324>)
 8010dfe:	2200      	movs	r2, #0
 8010e00:	4629      	mov	r1, r5
 8010e02:	f7ef f9e5 	bl	80001d0 <__aeabi_dsub>
 8010e06:	4b51      	ldr	r3, [pc, #324]	; (8010f4c <atan+0x324>)
 8010e08:	4606      	mov	r6, r0
 8010e0a:	460f      	mov	r7, r1
 8010e0c:	2200      	movs	r2, #0
 8010e0e:	4620      	mov	r0, r4
 8010e10:	4629      	mov	r1, r5
 8010e12:	f7ef f9df 	bl	80001d4 <__adddf3>
 8010e16:	4602      	mov	r2, r0
 8010e18:	460b      	mov	r3, r1
 8010e1a:	4630      	mov	r0, r6
 8010e1c:	4639      	mov	r1, r7
 8010e1e:	f7ef fcb9 	bl	8000794 <__aeabi_ddiv>
 8010e22:	f04f 0a01 	mov.w	sl, #1
 8010e26:	4604      	mov	r4, r0
 8010e28:	460d      	mov	r5, r1
 8010e2a:	e764      	b.n	8010cf6 <atan+0xce>
 8010e2c:	4b49      	ldr	r3, [pc, #292]	; (8010f54 <atan+0x32c>)
 8010e2e:	429e      	cmp	r6, r3
 8010e30:	da1d      	bge.n	8010e6e <atan+0x246>
 8010e32:	ee10 0a10 	vmov	r0, s0
 8010e36:	4b48      	ldr	r3, [pc, #288]	; (8010f58 <atan+0x330>)
 8010e38:	2200      	movs	r2, #0
 8010e3a:	4629      	mov	r1, r5
 8010e3c:	f7ef f9c8 	bl	80001d0 <__aeabi_dsub>
 8010e40:	4b45      	ldr	r3, [pc, #276]	; (8010f58 <atan+0x330>)
 8010e42:	4606      	mov	r6, r0
 8010e44:	460f      	mov	r7, r1
 8010e46:	2200      	movs	r2, #0
 8010e48:	4620      	mov	r0, r4
 8010e4a:	4629      	mov	r1, r5
 8010e4c:	f7ef fb78 	bl	8000540 <__aeabi_dmul>
 8010e50:	4b3e      	ldr	r3, [pc, #248]	; (8010f4c <atan+0x324>)
 8010e52:	2200      	movs	r2, #0
 8010e54:	f7ef f9be 	bl	80001d4 <__adddf3>
 8010e58:	4602      	mov	r2, r0
 8010e5a:	460b      	mov	r3, r1
 8010e5c:	4630      	mov	r0, r6
 8010e5e:	4639      	mov	r1, r7
 8010e60:	f7ef fc98 	bl	8000794 <__aeabi_ddiv>
 8010e64:	f04f 0a02 	mov.w	sl, #2
 8010e68:	4604      	mov	r4, r0
 8010e6a:	460d      	mov	r5, r1
 8010e6c:	e743      	b.n	8010cf6 <atan+0xce>
 8010e6e:	462b      	mov	r3, r5
 8010e70:	ee10 2a10 	vmov	r2, s0
 8010e74:	4939      	ldr	r1, [pc, #228]	; (8010f5c <atan+0x334>)
 8010e76:	2000      	movs	r0, #0
 8010e78:	f7ef fc8c 	bl	8000794 <__aeabi_ddiv>
 8010e7c:	f04f 0a03 	mov.w	sl, #3
 8010e80:	4604      	mov	r4, r0
 8010e82:	460d      	mov	r5, r1
 8010e84:	e737      	b.n	8010cf6 <atan+0xce>
 8010e86:	4b36      	ldr	r3, [pc, #216]	; (8010f60 <atan+0x338>)
 8010e88:	4e36      	ldr	r6, [pc, #216]	; (8010f64 <atan+0x33c>)
 8010e8a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8010e8e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 8010e92:	e9da 2300 	ldrd	r2, r3, [sl]
 8010e96:	f7ef f99b 	bl	80001d0 <__aeabi_dsub>
 8010e9a:	4622      	mov	r2, r4
 8010e9c:	462b      	mov	r3, r5
 8010e9e:	f7ef f997 	bl	80001d0 <__aeabi_dsub>
 8010ea2:	4602      	mov	r2, r0
 8010ea4:	460b      	mov	r3, r1
 8010ea6:	e9d6 0100 	ldrd	r0, r1, [r6]
 8010eaa:	f7ef f991 	bl	80001d0 <__aeabi_dsub>
 8010eae:	f1bb 0f00 	cmp.w	fp, #0
 8010eb2:	4604      	mov	r4, r0
 8010eb4:	460d      	mov	r5, r1
 8010eb6:	f6bf aed6 	bge.w	8010c66 <atan+0x3e>
 8010eba:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010ebe:	461d      	mov	r5, r3
 8010ec0:	e6d1      	b.n	8010c66 <atan+0x3e>
 8010ec2:	a51d      	add	r5, pc, #116	; (adr r5, 8010f38 <atan+0x310>)
 8010ec4:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010ec8:	e6cd      	b.n	8010c66 <atan+0x3e>
 8010eca:	bf00      	nop
 8010ecc:	f3af 8000 	nop.w
 8010ed0:	54442d18 	.word	0x54442d18
 8010ed4:	bff921fb 	.word	0xbff921fb
 8010ed8:	8800759c 	.word	0x8800759c
 8010edc:	7e37e43c 	.word	0x7e37e43c
 8010ee0:	e322da11 	.word	0xe322da11
 8010ee4:	3f90ad3a 	.word	0x3f90ad3a
 8010ee8:	24760deb 	.word	0x24760deb
 8010eec:	3fa97b4b 	.word	0x3fa97b4b
 8010ef0:	a0d03d51 	.word	0xa0d03d51
 8010ef4:	3fb10d66 	.word	0x3fb10d66
 8010ef8:	c54c206e 	.word	0xc54c206e
 8010efc:	3fb745cd 	.word	0x3fb745cd
 8010f00:	920083ff 	.word	0x920083ff
 8010f04:	3fc24924 	.word	0x3fc24924
 8010f08:	5555550d 	.word	0x5555550d
 8010f0c:	3fd55555 	.word	0x3fd55555
 8010f10:	2c6a6c2f 	.word	0x2c6a6c2f
 8010f14:	bfa2b444 	.word	0xbfa2b444
 8010f18:	52defd9a 	.word	0x52defd9a
 8010f1c:	3fadde2d 	.word	0x3fadde2d
 8010f20:	af749a6d 	.word	0xaf749a6d
 8010f24:	3fb3b0f2 	.word	0x3fb3b0f2
 8010f28:	fe231671 	.word	0xfe231671
 8010f2c:	3fbc71c6 	.word	0x3fbc71c6
 8010f30:	9998ebc4 	.word	0x9998ebc4
 8010f34:	3fc99999 	.word	0x3fc99999
 8010f38:	54442d18 	.word	0x54442d18
 8010f3c:	3ff921fb 	.word	0x3ff921fb
 8010f40:	440fffff 	.word	0x440fffff
 8010f44:	7ff00000 	.word	0x7ff00000
 8010f48:	3fdbffff 	.word	0x3fdbffff
 8010f4c:	3ff00000 	.word	0x3ff00000
 8010f50:	3ff2ffff 	.word	0x3ff2ffff
 8010f54:	40038000 	.word	0x40038000
 8010f58:	3ff80000 	.word	0x3ff80000
 8010f5c:	bff00000 	.word	0xbff00000
 8010f60:	08011888 	.word	0x08011888
 8010f64:	08011868 	.word	0x08011868

08010f68 <fabs>:
 8010f68:	ec51 0b10 	vmov	r0, r1, d0
 8010f6c:	ee10 2a10 	vmov	r2, s0
 8010f70:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010f74:	ec43 2b10 	vmov	d0, r2, r3
 8010f78:	4770      	bx	lr

08010f7a <atan2>:
 8010f7a:	f000 b835 	b.w	8010fe8 <__ieee754_atan2>
	...

08010f80 <sqrt>:
 8010f80:	b538      	push	{r3, r4, r5, lr}
 8010f82:	ed2d 8b02 	vpush	{d8}
 8010f86:	ec55 4b10 	vmov	r4, r5, d0
 8010f8a:	f000 f8f7 	bl	801117c <__ieee754_sqrt>
 8010f8e:	4b15      	ldr	r3, [pc, #84]	; (8010fe4 <sqrt+0x64>)
 8010f90:	eeb0 8a40 	vmov.f32	s16, s0
 8010f94:	eef0 8a60 	vmov.f32	s17, s1
 8010f98:	f993 3000 	ldrsb.w	r3, [r3]
 8010f9c:	3301      	adds	r3, #1
 8010f9e:	d019      	beq.n	8010fd4 <sqrt+0x54>
 8010fa0:	4622      	mov	r2, r4
 8010fa2:	462b      	mov	r3, r5
 8010fa4:	4620      	mov	r0, r4
 8010fa6:	4629      	mov	r1, r5
 8010fa8:	f7ef fd64 	bl	8000a74 <__aeabi_dcmpun>
 8010fac:	b990      	cbnz	r0, 8010fd4 <sqrt+0x54>
 8010fae:	2200      	movs	r2, #0
 8010fb0:	2300      	movs	r3, #0
 8010fb2:	4620      	mov	r0, r4
 8010fb4:	4629      	mov	r1, r5
 8010fb6:	f7ef fd35 	bl	8000a24 <__aeabi_dcmplt>
 8010fba:	b158      	cbz	r0, 8010fd4 <sqrt+0x54>
 8010fbc:	f7ff fd08 	bl	80109d0 <__errno>
 8010fc0:	2321      	movs	r3, #33	; 0x21
 8010fc2:	6003      	str	r3, [r0, #0]
 8010fc4:	2200      	movs	r2, #0
 8010fc6:	2300      	movs	r3, #0
 8010fc8:	4610      	mov	r0, r2
 8010fca:	4619      	mov	r1, r3
 8010fcc:	f7ef fbe2 	bl	8000794 <__aeabi_ddiv>
 8010fd0:	ec41 0b18 	vmov	d8, r0, r1
 8010fd4:	eeb0 0a48 	vmov.f32	s0, s16
 8010fd8:	eef0 0a68 	vmov.f32	s1, s17
 8010fdc:	ecbd 8b02 	vpop	{d8}
 8010fe0:	bd38      	pop	{r3, r4, r5, pc}
 8010fe2:	bf00      	nop
 8010fe4:	20000270 	.word	0x20000270

08010fe8 <__ieee754_atan2>:
 8010fe8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010fec:	ec57 6b11 	vmov	r6, r7, d1
 8010ff0:	4273      	negs	r3, r6
 8010ff2:	f8df e184 	ldr.w	lr, [pc, #388]	; 8011178 <__ieee754_atan2+0x190>
 8010ff6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8010ffa:	4333      	orrs	r3, r6
 8010ffc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8011000:	4573      	cmp	r3, lr
 8011002:	ec51 0b10 	vmov	r0, r1, d0
 8011006:	ee11 8a10 	vmov	r8, s2
 801100a:	d80a      	bhi.n	8011022 <__ieee754_atan2+0x3a>
 801100c:	4244      	negs	r4, r0
 801100e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8011012:	4304      	orrs	r4, r0
 8011014:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8011018:	4574      	cmp	r4, lr
 801101a:	ee10 9a10 	vmov	r9, s0
 801101e:	468c      	mov	ip, r1
 8011020:	d907      	bls.n	8011032 <__ieee754_atan2+0x4a>
 8011022:	4632      	mov	r2, r6
 8011024:	463b      	mov	r3, r7
 8011026:	f7ef f8d5 	bl	80001d4 <__adddf3>
 801102a:	ec41 0b10 	vmov	d0, r0, r1
 801102e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011032:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8011036:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 801103a:	4334      	orrs	r4, r6
 801103c:	d103      	bne.n	8011046 <__ieee754_atan2+0x5e>
 801103e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011042:	f7ff bdf1 	b.w	8010c28 <atan>
 8011046:	17bc      	asrs	r4, r7, #30
 8011048:	f004 0402 	and.w	r4, r4, #2
 801104c:	ea53 0909 	orrs.w	r9, r3, r9
 8011050:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8011054:	d107      	bne.n	8011066 <__ieee754_atan2+0x7e>
 8011056:	2c02      	cmp	r4, #2
 8011058:	d060      	beq.n	801111c <__ieee754_atan2+0x134>
 801105a:	2c03      	cmp	r4, #3
 801105c:	d1e5      	bne.n	801102a <__ieee754_atan2+0x42>
 801105e:	a142      	add	r1, pc, #264	; (adr r1, 8011168 <__ieee754_atan2+0x180>)
 8011060:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011064:	e7e1      	b.n	801102a <__ieee754_atan2+0x42>
 8011066:	ea52 0808 	orrs.w	r8, r2, r8
 801106a:	d106      	bne.n	801107a <__ieee754_atan2+0x92>
 801106c:	f1bc 0f00 	cmp.w	ip, #0
 8011070:	da5f      	bge.n	8011132 <__ieee754_atan2+0x14a>
 8011072:	a13f      	add	r1, pc, #252	; (adr r1, 8011170 <__ieee754_atan2+0x188>)
 8011074:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011078:	e7d7      	b.n	801102a <__ieee754_atan2+0x42>
 801107a:	4572      	cmp	r2, lr
 801107c:	d10f      	bne.n	801109e <__ieee754_atan2+0xb6>
 801107e:	4293      	cmp	r3, r2
 8011080:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8011084:	d107      	bne.n	8011096 <__ieee754_atan2+0xae>
 8011086:	2c02      	cmp	r4, #2
 8011088:	d84c      	bhi.n	8011124 <__ieee754_atan2+0x13c>
 801108a:	4b35      	ldr	r3, [pc, #212]	; (8011160 <__ieee754_atan2+0x178>)
 801108c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8011090:	e9d4 0100 	ldrd	r0, r1, [r4]
 8011094:	e7c9      	b.n	801102a <__ieee754_atan2+0x42>
 8011096:	2c02      	cmp	r4, #2
 8011098:	d848      	bhi.n	801112c <__ieee754_atan2+0x144>
 801109a:	4b32      	ldr	r3, [pc, #200]	; (8011164 <__ieee754_atan2+0x17c>)
 801109c:	e7f6      	b.n	801108c <__ieee754_atan2+0xa4>
 801109e:	4573      	cmp	r3, lr
 80110a0:	d0e4      	beq.n	801106c <__ieee754_atan2+0x84>
 80110a2:	1a9b      	subs	r3, r3, r2
 80110a4:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 80110a8:	ea4f 5223 	mov.w	r2, r3, asr #20
 80110ac:	da1e      	bge.n	80110ec <__ieee754_atan2+0x104>
 80110ae:	2f00      	cmp	r7, #0
 80110b0:	da01      	bge.n	80110b6 <__ieee754_atan2+0xce>
 80110b2:	323c      	adds	r2, #60	; 0x3c
 80110b4:	db1e      	blt.n	80110f4 <__ieee754_atan2+0x10c>
 80110b6:	4632      	mov	r2, r6
 80110b8:	463b      	mov	r3, r7
 80110ba:	f7ef fb6b 	bl	8000794 <__aeabi_ddiv>
 80110be:	ec41 0b10 	vmov	d0, r0, r1
 80110c2:	f7ff ff51 	bl	8010f68 <fabs>
 80110c6:	f7ff fdaf 	bl	8010c28 <atan>
 80110ca:	ec51 0b10 	vmov	r0, r1, d0
 80110ce:	2c01      	cmp	r4, #1
 80110d0:	d013      	beq.n	80110fa <__ieee754_atan2+0x112>
 80110d2:	2c02      	cmp	r4, #2
 80110d4:	d015      	beq.n	8011102 <__ieee754_atan2+0x11a>
 80110d6:	2c00      	cmp	r4, #0
 80110d8:	d0a7      	beq.n	801102a <__ieee754_atan2+0x42>
 80110da:	a319      	add	r3, pc, #100	; (adr r3, 8011140 <__ieee754_atan2+0x158>)
 80110dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110e0:	f7ef f876 	bl	80001d0 <__aeabi_dsub>
 80110e4:	a318      	add	r3, pc, #96	; (adr r3, 8011148 <__ieee754_atan2+0x160>)
 80110e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110ea:	e014      	b.n	8011116 <__ieee754_atan2+0x12e>
 80110ec:	a118      	add	r1, pc, #96	; (adr r1, 8011150 <__ieee754_atan2+0x168>)
 80110ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80110f2:	e7ec      	b.n	80110ce <__ieee754_atan2+0xe6>
 80110f4:	2000      	movs	r0, #0
 80110f6:	2100      	movs	r1, #0
 80110f8:	e7e9      	b.n	80110ce <__ieee754_atan2+0xe6>
 80110fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80110fe:	4619      	mov	r1, r3
 8011100:	e793      	b.n	801102a <__ieee754_atan2+0x42>
 8011102:	a30f      	add	r3, pc, #60	; (adr r3, 8011140 <__ieee754_atan2+0x158>)
 8011104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011108:	f7ef f862 	bl	80001d0 <__aeabi_dsub>
 801110c:	4602      	mov	r2, r0
 801110e:	460b      	mov	r3, r1
 8011110:	a10d      	add	r1, pc, #52	; (adr r1, 8011148 <__ieee754_atan2+0x160>)
 8011112:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011116:	f7ef f85b 	bl	80001d0 <__aeabi_dsub>
 801111a:	e786      	b.n	801102a <__ieee754_atan2+0x42>
 801111c:	a10a      	add	r1, pc, #40	; (adr r1, 8011148 <__ieee754_atan2+0x160>)
 801111e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011122:	e782      	b.n	801102a <__ieee754_atan2+0x42>
 8011124:	a10c      	add	r1, pc, #48	; (adr r1, 8011158 <__ieee754_atan2+0x170>)
 8011126:	e9d1 0100 	ldrd	r0, r1, [r1]
 801112a:	e77e      	b.n	801102a <__ieee754_atan2+0x42>
 801112c:	2000      	movs	r0, #0
 801112e:	2100      	movs	r1, #0
 8011130:	e77b      	b.n	801102a <__ieee754_atan2+0x42>
 8011132:	a107      	add	r1, pc, #28	; (adr r1, 8011150 <__ieee754_atan2+0x168>)
 8011134:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011138:	e777      	b.n	801102a <__ieee754_atan2+0x42>
 801113a:	bf00      	nop
 801113c:	f3af 8000 	nop.w
 8011140:	33145c07 	.word	0x33145c07
 8011144:	3ca1a626 	.word	0x3ca1a626
 8011148:	54442d18 	.word	0x54442d18
 801114c:	400921fb 	.word	0x400921fb
 8011150:	54442d18 	.word	0x54442d18
 8011154:	3ff921fb 	.word	0x3ff921fb
 8011158:	54442d18 	.word	0x54442d18
 801115c:	3fe921fb 	.word	0x3fe921fb
 8011160:	080118a8 	.word	0x080118a8
 8011164:	080118c0 	.word	0x080118c0
 8011168:	54442d18 	.word	0x54442d18
 801116c:	c00921fb 	.word	0xc00921fb
 8011170:	54442d18 	.word	0x54442d18
 8011174:	bff921fb 	.word	0xbff921fb
 8011178:	7ff00000 	.word	0x7ff00000

0801117c <__ieee754_sqrt>:
 801117c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011180:	ec55 4b10 	vmov	r4, r5, d0
 8011184:	4e56      	ldr	r6, [pc, #344]	; (80112e0 <__ieee754_sqrt+0x164>)
 8011186:	43ae      	bics	r6, r5
 8011188:	ee10 0a10 	vmov	r0, s0
 801118c:	ee10 3a10 	vmov	r3, s0
 8011190:	4629      	mov	r1, r5
 8011192:	462a      	mov	r2, r5
 8011194:	d110      	bne.n	80111b8 <__ieee754_sqrt+0x3c>
 8011196:	ee10 2a10 	vmov	r2, s0
 801119a:	462b      	mov	r3, r5
 801119c:	f7ef f9d0 	bl	8000540 <__aeabi_dmul>
 80111a0:	4602      	mov	r2, r0
 80111a2:	460b      	mov	r3, r1
 80111a4:	4620      	mov	r0, r4
 80111a6:	4629      	mov	r1, r5
 80111a8:	f7ef f814 	bl	80001d4 <__adddf3>
 80111ac:	4604      	mov	r4, r0
 80111ae:	460d      	mov	r5, r1
 80111b0:	ec45 4b10 	vmov	d0, r4, r5
 80111b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111b8:	2d00      	cmp	r5, #0
 80111ba:	dc10      	bgt.n	80111de <__ieee754_sqrt+0x62>
 80111bc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 80111c0:	4330      	orrs	r0, r6
 80111c2:	d0f5      	beq.n	80111b0 <__ieee754_sqrt+0x34>
 80111c4:	b15d      	cbz	r5, 80111de <__ieee754_sqrt+0x62>
 80111c6:	ee10 2a10 	vmov	r2, s0
 80111ca:	462b      	mov	r3, r5
 80111cc:	ee10 0a10 	vmov	r0, s0
 80111d0:	f7ee fffe 	bl	80001d0 <__aeabi_dsub>
 80111d4:	4602      	mov	r2, r0
 80111d6:	460b      	mov	r3, r1
 80111d8:	f7ef fadc 	bl	8000794 <__aeabi_ddiv>
 80111dc:	e7e6      	b.n	80111ac <__ieee754_sqrt+0x30>
 80111de:	1509      	asrs	r1, r1, #20
 80111e0:	d076      	beq.n	80112d0 <__ieee754_sqrt+0x154>
 80111e2:	f3c2 0213 	ubfx	r2, r2, #0, #20
 80111e6:	07ce      	lsls	r6, r1, #31
 80111e8:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 80111ec:	bf5e      	ittt	pl
 80111ee:	0fda      	lsrpl	r2, r3, #31
 80111f0:	005b      	lslpl	r3, r3, #1
 80111f2:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 80111f6:	0fda      	lsrs	r2, r3, #31
 80111f8:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 80111fc:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8011200:	2000      	movs	r0, #0
 8011202:	106d      	asrs	r5, r5, #1
 8011204:	005b      	lsls	r3, r3, #1
 8011206:	f04f 0e16 	mov.w	lr, #22
 801120a:	4684      	mov	ip, r0
 801120c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011210:	eb0c 0401 	add.w	r4, ip, r1
 8011214:	4294      	cmp	r4, r2
 8011216:	bfde      	ittt	le
 8011218:	1b12      	suble	r2, r2, r4
 801121a:	eb04 0c01 	addle.w	ip, r4, r1
 801121e:	1840      	addle	r0, r0, r1
 8011220:	0052      	lsls	r2, r2, #1
 8011222:	f1be 0e01 	subs.w	lr, lr, #1
 8011226:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 801122a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 801122e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8011232:	d1ed      	bne.n	8011210 <__ieee754_sqrt+0x94>
 8011234:	4671      	mov	r1, lr
 8011236:	2720      	movs	r7, #32
 8011238:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 801123c:	4562      	cmp	r2, ip
 801123e:	eb04 060e 	add.w	r6, r4, lr
 8011242:	dc02      	bgt.n	801124a <__ieee754_sqrt+0xce>
 8011244:	d113      	bne.n	801126e <__ieee754_sqrt+0xf2>
 8011246:	429e      	cmp	r6, r3
 8011248:	d811      	bhi.n	801126e <__ieee754_sqrt+0xf2>
 801124a:	2e00      	cmp	r6, #0
 801124c:	eb06 0e04 	add.w	lr, r6, r4
 8011250:	da43      	bge.n	80112da <__ieee754_sqrt+0x15e>
 8011252:	f1be 0f00 	cmp.w	lr, #0
 8011256:	db40      	blt.n	80112da <__ieee754_sqrt+0x15e>
 8011258:	f10c 0801 	add.w	r8, ip, #1
 801125c:	eba2 020c 	sub.w	r2, r2, ip
 8011260:	429e      	cmp	r6, r3
 8011262:	bf88      	it	hi
 8011264:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8011268:	1b9b      	subs	r3, r3, r6
 801126a:	4421      	add	r1, r4
 801126c:	46c4      	mov	ip, r8
 801126e:	0052      	lsls	r2, r2, #1
 8011270:	3f01      	subs	r7, #1
 8011272:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8011276:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801127a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801127e:	d1dd      	bne.n	801123c <__ieee754_sqrt+0xc0>
 8011280:	4313      	orrs	r3, r2
 8011282:	d006      	beq.n	8011292 <__ieee754_sqrt+0x116>
 8011284:	1c4c      	adds	r4, r1, #1
 8011286:	bf13      	iteet	ne
 8011288:	3101      	addne	r1, #1
 801128a:	3001      	addeq	r0, #1
 801128c:	4639      	moveq	r1, r7
 801128e:	f021 0101 	bicne.w	r1, r1, #1
 8011292:	1043      	asrs	r3, r0, #1
 8011294:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8011298:	0849      	lsrs	r1, r1, #1
 801129a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801129e:	07c2      	lsls	r2, r0, #31
 80112a0:	bf48      	it	mi
 80112a2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 80112a6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 80112aa:	460c      	mov	r4, r1
 80112ac:	463d      	mov	r5, r7
 80112ae:	e77f      	b.n	80111b0 <__ieee754_sqrt+0x34>
 80112b0:	0ada      	lsrs	r2, r3, #11
 80112b2:	3815      	subs	r0, #21
 80112b4:	055b      	lsls	r3, r3, #21
 80112b6:	2a00      	cmp	r2, #0
 80112b8:	d0fa      	beq.n	80112b0 <__ieee754_sqrt+0x134>
 80112ba:	02d7      	lsls	r7, r2, #11
 80112bc:	d50a      	bpl.n	80112d4 <__ieee754_sqrt+0x158>
 80112be:	f1c1 0420 	rsb	r4, r1, #32
 80112c2:	fa23 f404 	lsr.w	r4, r3, r4
 80112c6:	1e4d      	subs	r5, r1, #1
 80112c8:	408b      	lsls	r3, r1
 80112ca:	4322      	orrs	r2, r4
 80112cc:	1b41      	subs	r1, r0, r5
 80112ce:	e788      	b.n	80111e2 <__ieee754_sqrt+0x66>
 80112d0:	4608      	mov	r0, r1
 80112d2:	e7f0      	b.n	80112b6 <__ieee754_sqrt+0x13a>
 80112d4:	0052      	lsls	r2, r2, #1
 80112d6:	3101      	adds	r1, #1
 80112d8:	e7ef      	b.n	80112ba <__ieee754_sqrt+0x13e>
 80112da:	46e0      	mov	r8, ip
 80112dc:	e7be      	b.n	801125c <__ieee754_sqrt+0xe0>
 80112de:	bf00      	nop
 80112e0:	7ff00000 	.word	0x7ff00000

080112e4 <_init>:
 80112e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112e6:	bf00      	nop
 80112e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112ea:	bc08      	pop	{r3}
 80112ec:	469e      	mov	lr, r3
 80112ee:	4770      	bx	lr

080112f0 <_fini>:
 80112f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80112f2:	bf00      	nop
 80112f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80112f6:	bc08      	pop	{r3}
 80112f8:	469e      	mov	lr, r3
 80112fa:	4770      	bx	lr
