================================================================================ 
Commit: 26a482640745614e8aa8eef2339e16719cc3bfef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:30:43 2022 +0530 
-------------------------------------------------------------------------------- 
Added SiPkg.dec 

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: cf8c6bd499783cd3837475b806de00471fce9501 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:29:15 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P/M] Updating BIOS Minor Version to 3031_02

Hsd-es-id: NA
Original commit date: Mon Jan 17 17:33:00 2022 +0530
Change-Id: I8cb8e10c2ade50ceefad5a88afecf45610e1fb10
Original commit hash: c7d12182bb7c7dcc6658fcb35b697339883e177f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 16dea704162fd2bef473f7f6c9e225e1658ebfaa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:29:13 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.96

Mon Jan 17 09:34:00 2022 +0000
Original commit date: Mon Jan 17 09:34:00 2022 +0000
Original commit hash: 512d4cd6c8cf4ca7c07b09b96b8ffedafa27a1f6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6198e1221c7575bdd9be20fa2f14d8cb3e0a503f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:29:11 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010590563][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Apply the Fub mask change for all only for LP5

[Feature Description]
Apply the Fub mask change for all only for LP5
Fub mask change for all to correct the phy behavior.

[Resolution]
Apply the Fub mask change for all only for LP5
Fub mask change for all to correct the phy behavior.
Enable all FUBs during MrcOvrMdllEn.

[Impacted Area]
FLL

[Register Impacted]
PHY

Hsd-es-id: 15010590563
Original commit date: Mon Jan 17 16:27:03 2022 +0800
Change-Id: I8d7405f9cdaaeb654d0e422fb1f97ad2504fa4b6
Original commit hash: 5e403f518386b659a9ce449df3593632d0e26476

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: 0fab1f17f0da96aea624f9d58ac71a5e232ec22d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:29:09 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.95

Mon Jan 17 08:46:57 2022 +0000
Original commit date: Mon Jan 17 08:46:57 2022 +0000
Original commit hash: 19168f7bd365c5afc3278e22bfaa4fa6d6981f80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0a625300a95f13b5545bf03a17c682dc0aca874d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:29:07 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010589668][ADL-S ADL-P ADL-M | DDR5 DDR4 LP5 LP4] Fub mask change for all

[Feature Description]
Fub mask change for all to correct the phy behavior.

[Resolution]
Fub mask change for all to correct the phy behavior.
Enable all FUBs during MrcOvrMdllEn.

[Impacted Area]
FLL

[Register Impacted]
PHY

Hsd-es-id: 15010589668
Original commit date: Sun Jan 16 15:16:49 2022 +0800
Change-Id: If6e8ad248131c18740b0f9c27666b86fdcc3beae
Original commit hash: de2cc26f8eeb1b315d830a8e9402ba3e0dcfb2f1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: d2e6ceffeb5a8eaa4e8cb2b70839b6c7c0b30ac9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:29:04 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.94

Mon Jan 17 07:59:03 2022 +0000
Original commit date: Mon Jan 17 07:59:03 2022 +0000
Original commit hash: e5969789f33a858ac3b715adc380627cb23f6aba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c540a439388ea3c2dcbc9653453bb1bceb014ec8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:29:02 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010589682][ADL-P ADL-M | LP5] Rload target as 600 for lp5 frequency > 4800.
[Feature Description]
Rload target as 600 for lp5 frequency > 4800.

[Resolution]
Rload target as 600 for lp5 frequency > 4800.

[Impacted Area]
LP5

[Register Impacted]
PHY

Hsd-es-id: 15010589682
Original commit date: Fri Jan 14 02:23:34 2022 +0800
Change-Id: Ib11630caa80d5f556e052ed7795f6bb4aa600edd
Original commit hash: 3219febe9602070fea3c42adcbf37800240393d1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 1d6905f402d6d8af0fe5b2076bb48655d46fcfd5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:59 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.93

Mon Jan 17 07:24:47 2022 +0000
Original commit date: Mon Jan 17 07:24:47 2022 +0000
Original commit hash: a10f8b5113fc48ae184f6471f2a06859e901272c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0a99c2f2b6fa8a78f61d9b684a6c35abdf3f7cde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:57 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010589701][ADL-P ADL-M | LP5] program dllcomp_cmn_vdlltargdaccode as 780 for lp5 freq > 4800

[Feature Description]
program dllcomp_cmn_vdlltargdaccode as 780 for lp5 freq > 4800

[Resolution]
program dllcomp_cmn_vdlltargdaccode as 780 for lp5 freq > 4800

[Impacted Area]
LP5

[Register Impacted]
PHY

Hsd-es-id: 15010589701
Original commit date: Fri Jan 14 02:29:31 2022 +0800
Change-Id: I8b4e23dd7191d4c7528ce56187060a96bb52cfb5
Original commit hash: 8c5cec069a73a50fbc2fea4f84c5347830c74bbb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 51e9b6985f68176e86c4f5853b9b24671f3d2ce5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:55 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.92

Mon Jan 17 05:30:00 2022 +0000
Original commit date: Mon Jan 17 05:30:00 2022 +0000
Original commit hash: eb0a781f64ffa550f2a8d254caabb8747a28de62

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 832ecc673c4d6976603de21b40f3ab5fb7ea6519 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:53 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010586581][ADL-S | DDR5 double size] Update the DIMM ODT training range for double size module.

[Feature Description]
1. Update the DIMM ODT training range for double size module.

[Resolution]
1. Update the DIMM ODT training range for double size module when frequency >= 3200.
   Odt Park {48, 60, 80, 120,240}
   Odt Wr   {240, 120, 80, 60}
   Odt Nom Wr {48, 60, 80, 120}
   Odt Nom Rd {48, 60, 80, 120}

[Impacted Area]
DDR5 double size ODT

[Register Impacted]
PHY

Hsd-es-id: 15010586581
Original commit date: Sun Jan 9 00:50:42 2022 +0800
Change-Id: I0f46f816a34bd35d7b5c18b5d485085ae725187b
Original commit hash: 25bdcd4e9a4e96eacb5a1e223612d4324feafef2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 9dbddeb564e6d276e3ce237ad7698757ef2ae340 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:51 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.91

Fri Jan 14 05:35:25 2022 +0000
Original commit date: Fri Jan 14 05:35:25 2022 +0000
Original commit hash: a5faf6daca4877439fa70ddf3f2324b09aa728bd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 018ae1559c5c8526bc76b4001903e5cd38972504 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:49 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg: Add support for TME exclude range

Add TME Exclude Base and Size configuration option.
When set any address that fails within this region
won't be encrypted/decrypted. Some restrictions are
(a) the max size allowed will be calculated using
the base address and (b) the size must be a power of 2.

Hsd-es-id: 14015406118
Original commit date: Wed Jan 5 16:10:44 2022 -0800
Change-Id: Ia4d6d1b04909a50e6712237a390466fe4d63a4b6
Original commit hash: e974d582fbe16d4a48f72c0945e843dfa04bd43f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/Tme/LibraryPrivate/MkTmeLib/MkTmeLib.c

================================================================================ 
Commit: cab3a8c36c098a940f7ba363061be1608c5d0616 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:46 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.90

Thu Jan 13 17:27:29 2022 +0000
Original commit date: Thu Jan 13 17:27:29 2022 +0000
Original commit hash: 7cbfb6e2e2c47417b266713d24e13030457a9102

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0569b4ff71fec0438f893199f3d8a9e9371113d5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:44 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010576918][ADL-P ADL-M | LP5] Make MR30 as per rank in MRS FSM

[Feature Description]
1. Make MR30 as per rank in MRS FSM

[Resolution]
1. Make MR30 as per rank in MRS FSM

[Impacted Area]
LP5

[Register Impacted]
DRAM

Hsd-es-id: 15010576918
Original commit date: Thu Jan 13 17:11:38 2022 +0800
Change-Id: I72c5ab716bad885be4bc5fc292e802dd337dcfb1
Original commit hash: 77407ed1c6f0e6fb03652535ba7512532a74762b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: bdf6023bc20be31779233bab8940efb7a35c4271 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:42 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.89

Wed Jan 12 13:01:32 2022 +0000
Original commit date: Wed Jan 12 13:01:32 2022 +0000
Original commit hash: b8332c0ced209fbcf442274963d66f9910b9c240

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: feff1ce2a4d125695173578aa3db4fa65d32a459 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:38 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.88

Wed Jan 12 11:52:44 2022 +0000
Original commit date: Wed Jan 12 11:52:44 2022 +0000
Original commit hash: a99bfa4ebd731d9307aa413b078e001f3b2765a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9d7cf9d4a0825138864580194d7a99c378a6594a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:36 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][22012222699][ADL | DDR5] Extend the VREF range in EarlyWriteTimingCentering2D for frequency > 4800.

[Feature Description]
1. Extend the VREF range in EarlyWriteTimingCentering2D for frequency > 4800.

[Resolution]
1. Extend the VREF range in EarlyWriteTimingCentering2D to (-20, 20) for frequency > 4800.

[Impacted Area]
DDR5 TX Margin

[Register Impacted]
PHY

Hsd-es-id: 22012222699
Original commit date: Mon Aug 23 13:25:15 2021 +0800
Change-Id: Ia4f925edce95ff9f5a01ea3cc6dafcdb4bb87cc8
Original commit hash: 02135e45356a00eed4efe25a072ce5e8beb395c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h

================================================================================ 
Commit: 51b1760995bbb6544a2306876e6037e5338d3ae5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:34 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.87

Wed Jan 12 06:28:31 2022 +0000
Original commit date: Wed Jan 12 06:28:31 2022 +0000
Original commit hash: afbf37e47f9a40d096f087357c77b7b104c1aada

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1d6a29aa7bc4c3cbaac3b7972f4ee57bddccaf40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:32 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15010559756][ADL-S  DDR5] Able to change the frequency for each SAGV point for 2DPC board.

[Feature Description]
1. Able to change the frequency for each SAGV point for 2DPC board.

[Resolution]
1. Allow the user to change the SAGV frequency per point from setup menu for 2DPC board.
   The SAGV point frequency from policy input takes precedence.
   Only use the c code logic to define the SAGV point frequency for a specific configuration in a 2DPC board when the SaGvFreq input value is 0.

[Impacted Area]
DDR5 SAGV BIOS setup

[Register Impacted]
MC, PHY, DRAM

Hsd-es-id: 15010559756
Original commit date: Tue Jan 11 15:03:26 2022 +0800
Change-Id: I6fe3ebac2ca937292dfc7d4652224aab7ec2f840
Original commit hash: 1fe8c5424e8dd2670b735460138a657ed5799094

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 395ad05361fca90dc0d986b0fcf3936288648744 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:29 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.86

Tue Jan 11 18:25:39 2022 +0000
Original commit date: Tue Jan 11 18:25:39 2022 +0000
Original commit hash: 2979a94d1c16c9357120bba4b752a449b0f0fac2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d5d5e4245501815e78e5dc32a944fb4660e4eebb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:27 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S ADL-M ADL-P | DDR5 LP5] Statically Assign Generic MRS FSM Timing Indexes

[Issue Description]
MC-IP SAGV enabled simulation fails during normal operation frequency
transitions.

Root Cause:
The MemSS PMA does not save the control registers on work-point basis so
there is an implicit requirement that all SAGV points must share the same
SAGV runtime Generic MRS FSM (GMF) control register configuration.

When programming MC0_CH0_CR_GENERIC_MRS_FSM_TIMING_STORAGE_0/
1_TIMING_FIELD_0/1/2 MRC has an optimization where if more than 1 MR
needs to use the same timing, it will reuse the same timing field. In the
case where the work point is LP5 4267, the tFC and tVREFCA timings end up
with the same encoded timing register value. In this case, the code
optimizes to reuse the same timing field. This optimization of the timing
index results in a different GMF control register configuration for that
work point compared to other work points. This will result in runtime
failures since the last work point's GMF configuration will be expecting
5 timing register entries but the MemSS PMA will restore the timing
register set with only 4 entries.

[Resolution]
The Generic MRS FSM timing register fields are now statically assigned
a timing symbol which will remain the same across SAGV work points. Only
the value of the timing will differ across work points.

[Impacted Platform]
All

Registers impacted: MC [x] Phy [ ] Both [ ]

Hsd-es-id: 15010273716
Original commit date: Wed Nov 17 15:00:31 2021 +0800
Change-Id: I550232e2104865864f119f8807c160d8c077619c
Original commit hash: 104720359548e584cece9c1c4645b04b956bd60d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 7d869d7ab35087cea7f3576e6f37f3dd9a657de1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:24 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.85

Tue Jan 11 14:33:31 2022 +0000
Original commit date: Tue Jan 11 14:33:31 2022 +0000
Original commit hash: abda39b4b2fc5e4a742b9c40b268dfa6c6058610

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4323cfc58c12287e4c101400bcdfcd48e8ad0715 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:22 2022 +0530 
-------------------------------------------------------------------------------- 
[bug][ADL-P ADL-M | LP5] JEDEC Reset does not shift LP5 Rank 0 CTL PI code or MR programming

[Issue]
JEDEC Reset does not shift LP5 Rank 0 CTL PI code for MR programming

[Root Cause]
It was found via Code Review that ShiftPIforCmdTraining is passing Rank as an index when the API calls for a bit mask.
This leads to Rank 0 Chip Select not being shifted for LPDDR5.

[Resolution]
Conver the Rank parameter on the function call to a bitmask.

[Register Impacted]
PHY

internal only:

Hsd-es-id: 22014184073
Original commit date: Thu Nov 11 11:28:13 2021 +0530
Change-Id: Ia274f1349399c133a1b9d1f83db194beb73b69ce
Original commit hash: cf5dbbfd714e804bf0a89864127b107958ff78b1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: 190ee867e132a5787c3a92a7009548e5ce918884 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:20 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.84

Tue Jan 11 08:11:12 2022 +0000
Original commit date: Tue Jan 11 08:11:12 2022 +0000
Original commit hash: 890e0936959d68b91f0f1f8a9f1ad8bf990befe3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ad19e9bec5563d9f446252d7ed1c85ada944fb93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:16 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Updated _CPC NominalFrequency base on CTDP level

Hsd-es-id: 16015386324
Original commit date: Wed Jan 5 10:21:44 2022 +0800
Change-Id: I788ae8d167d723a0fed6d4bf19145eb1971e37c2
Original commit hash: 00b10bccc75e4a308ddedb8760ea3ad98fb7bb28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c

================================================================================ 
Commit: 7456bfee904836668a40b703c61738f84f44b8ea 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:14 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL]:Bug fix for ConfigTdpLevel

Fix patch :Change-Id: I206b9f240caf19a83fef159a5ca92441dbe23781

Hsd-es-id: 22013985433
Original commit date: Tue Nov 23 16:17:09 2021 +0800
Change-Id: If9ca97b68d479099ce66d32ec71aa50715d1e031
Original commit hash: 024486072dbb7e4183ee13bb7e5f760791487044

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 83f06a8fdbba1a584e6317acc7204d0a7c77dfa2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jan 18 10:28:12 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Update CPU Frequency base on cTdp

CPU Frequency should be dynamically when cTdp enable .

Hsd-es-id: 16015060243
Original commit date: Wed Oct 27 15:09:36 2021 +0800
Change-Id: I206b9f240caf19a83fef159a5ca92441dbe23781
Original commit hash: 14cc1a55ec6e5462a1b8c496cfa60d22aeaeee00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
