{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713863022037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713863022037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:03:41 2024 " "Processing started: Tue Apr 23 16:03:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713863022037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863022037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863022037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1713863022437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1713863022437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_light.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_light " "Found entity 1: traffic_light" {  } { { "traffic_light.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863028871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028871 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hightway_controller.v(17) " "Verilog HDL information at hightway_controller.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1713863028873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hightway_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hightway_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 hightway_controller " "Found entity 1: hightway_controller" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863028873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countryroad_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file countryroad_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 countryroad_controller " "Found entity 1: countryroad_controller" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863028875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863028876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights.v 1 1 " "Found 1 design units, including 1 entities, in source file lights.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights " "Found entity 1: lights" {  } { { "lights.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/lights.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863028878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/Debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863028879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028879 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_light " "Elaborating entity \"traffic_light\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1713863028904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:DB " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:DB\"" {  } { { "traffic_light.v" "DB" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863028906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hightway_controller hightway_controller:HW " "Elaborating entity \"hightway_controller\" for hierarchy \"hightway_controller:HW\"" {  } { { "traffic_light.v" "HW" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863028906 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_h hightway_controller.v(30) " "Verilog HDL Always Construct warning at hightway_controller.v(30): inferring latch(es) for variable \"start_h\", which holds its previous value in one or more paths through the always construct" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713863028907 "|traffic_light|hightway_controller:HW"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_r hightway_controller.v(30) " "Verilog HDL Always Construct warning at hightway_controller.v(30): inferring latch(es) for variable \"enable_r\", which holds its previous value in one or more paths through the always construct" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713863028907 "|traffic_light|hightway_controller:HW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_r hightway_controller.v(30) " "Inferred latch for \"enable_r\" at hightway_controller.v(30)" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028907 "|traffic_light|hightway_controller:HW"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_h hightway_controller.v(30) " "Inferred latch for \"start_h\" at hightway_controller.v(30)" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028907 "|traffic_light|hightway_controller:HW"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countryroad_controller countryroad_controller:CR " "Elaborating entity \"countryroad_controller\" for hierarchy \"countryroad_controller:CR\"" {  } { { "traffic_light.v" "CR" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863028908 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "countryroad_controller.v(27) " "Verilog HDL warning at countryroad_controller.v(27): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 27 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1713863028908 "|traffic_light|countryroad_controller:CR"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "car_prev countryroad_controller.v(58) " "Verilog HDL Always Construct warning at countryroad_controller.v(58): variable \"car_prev\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 58 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713863028909 "|traffic_light|countryroad_controller:CR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NextState countryroad_controller.v(35) " "Verilog HDL Always Construct warning at countryroad_controller.v(35): inferring latch(es) for variable \"NextState\", which holds its previous value in one or more paths through the always construct" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713863028909 "|traffic_light|countryroad_controller:CR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start_r countryroad_controller.v(35) " "Verilog HDL Always Construct warning at countryroad_controller.v(35): inferring latch(es) for variable \"start_r\", which holds its previous value in one or more paths through the always construct" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713863028909 "|traffic_light|countryroad_controller:CR"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable_h countryroad_controller.v(35) " "Verilog HDL Always Construct warning at countryroad_controller.v(35): inferring latch(es) for variable \"enable_h\", which holds its previous value in one or more paths through the always construct" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1713863028909 "|traffic_light|countryroad_controller:CR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_h countryroad_controller.v(35) " "Inferred latch for \"enable_h\" at countryroad_controller.v(35)" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028909 "|traffic_light|countryroad_controller:CR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start_r countryroad_controller.v(35) " "Inferred latch for \"start_r\" at countryroad_controller.v(35)" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028909 "|traffic_light|countryroad_controller:CR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.green_r countryroad_controller.v(35) " "Inferred latch for \"NextState.green_r\" at countryroad_controller.v(35)" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028909 "|traffic_light|countryroad_controller:CR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.yellow_r countryroad_controller.v(35) " "Inferred latch for \"NextState.yellow_r\" at countryroad_controller.v(35)" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028909 "|traffic_light|countryroad_controller:CR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NextState.red_r countryroad_controller.v(35) " "Inferred latch for \"NextState.red_r\" at countryroad_controller.v(35)" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863028909 "|traffic_light|countryroad_controller:CR"}
{ "Warning" "WSGN_SEARCH_FILE" "one_hz_clock.v 1 1 " "Using design file one_hz_clock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 one_hz_clock " "Found entity 1: one_hz_clock" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/one_hz_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863028940 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713863028940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hz_clock one_hz_clock:one_Hz " "Elaborating entity \"one_hz_clock\" for hierarchy \"one_hz_clock:one_Hz\"" {  } { { "traffic_light.v" "one_Hz" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863028941 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 one_hz_clock.v(22) " "Verilog HDL assignment warning at one_hz_clock.v(22): truncated value with size 32 to match size of target (26)" {  } { { "one_hz_clock.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/one_hz_clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713863028943 "|traffic_light|one_hz_clock:one_Hz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:T " "Elaborating entity \"timer\" for hierarchy \"timer:T\"" {  } { { "traffic_light.v" "T" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863028944 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 timer.v(28) " "Verilog HDL assignment warning at timer.v(28): truncated value with size 32 to match size of target (6)" {  } { { "timer.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/timer.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713863028944 "|traffic_light|timer:T"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights lights:Led " "Elaborating entity \"lights\" for hierarchy \"lights:Led\"" {  } { { "traffic_light.v" "Led" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863028945 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tens lights.v(25) " "Verilog HDL Always Construct warning at lights.v(25): variable \"tens\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/lights.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713863028946 "|traffic_light|lights:Led"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ones lights.v(38) " "Verilog HDL Always Construct warning at lights.v(38): variable \"ones\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "lights.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/lights.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1713863028946 "|traffic_light|lights:Led"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lights.v(53) " "Verilog HDL Case Statement information at lights.v(53): all case item expressions in this case statement are onehot" {  } { { "lights.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/lights.v" 53 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1713863028946 "|traffic_light|lights:Led"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lights.v(61) " "Verilog HDL Case Statement information at lights.v(61): all case item expressions in this case statement are onehot" {  } { { "lights.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/lights.v" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1713863028946 "|traffic_light|lights:Led"}
{ "Warning" "WSGN_SEARCH_FILE" "binarytobcd.v 1 1 " "Using design file binarytobcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "binarytobcd.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/binarytobcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1713863028958 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1713863028958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD lights:Led\|BinaryToBCD:BCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"lights:Led\|BinaryToBCD:BCD\"" {  } { { "lights.v" "BCD" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/lights.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863028958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarytobcd.v(16) " "Verilog HDL assignment warning at binarytobcd.v(16): truncated value with size 32 to match size of target (4)" {  } { { "binarytobcd.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/binarytobcd.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713863028959 "|traffic_light|lights:Led|BinaryToBCD:BCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binarytobcd.v(14) " "Verilog HDL assignment warning at binarytobcd.v(14): truncated value with size 32 to match size of target (4)" {  } { { "binarytobcd.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/binarytobcd.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1713863028959 "|traffic_light|lights:Led|BinaryToBCD:BCD"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1713863029412 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countryroad_controller:CR\|enable_h " "Latch countryroad_controller:CR\|enable_h has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countryroad_controller:CR\|CurrentState.yellow_r " "Ports D and ENA on the latch are fed by the same signal countryroad_controller:CR\|CurrentState.yellow_r" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713863029418 ""}  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713863029418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countryroad_controller:CR\|NextState.red_r_147 " "Latch countryroad_controller:CR\|NextState.red_r_147 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hightway_controller:HW\|enable_r " "Ports D and ENA on the latch are fed by the same signal hightway_controller:HW\|enable_r" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713863029418 ""}  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713863029418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countryroad_controller:CR\|NextState.green_r_123 " "Latch countryroad_controller:CR\|NextState.green_r_123 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA hightway_controller:HW\|enable_r " "Ports D and ENA on the latch are fed by the same signal hightway_controller:HW\|enable_r" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713863029418 ""}  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 35 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713863029418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "countryroad_controller:CR\|start_r " "Latch countryroad_controller:CR\|start_r has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA countryroad_controller:CR\|CurrentState.red_r " "Ports D and ENA on the latch are fed by the same signal countryroad_controller:CR\|CurrentState.red_r" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1713863029418 ""}  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1713863029418 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_light_h\[5\] GND " "Pin \"seg_light_h\[5\]\" is stuck at GND" {  } { { "traffic_light.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713863029486 "|traffic_light|seg_light_h[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_light_r\[5\] GND " "Pin \"seg_light_r\[5\]\" is stuck at GND" {  } { { "traffic_light.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1713863029486 "|traffic_light|seg_light_r[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1713863029486 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1713863029581 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/output_files/traffic_light.map.smsg " "Generated suppressed messages file C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/output_files/traffic_light.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863029915 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1713863030009 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1713863030009 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "173 " "Implemented 173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1713863030049 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1713863030049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1713863030049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1713863030049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713863030073 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:03:50 2024 " "Processing ended: Tue Apr 23 16:03:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713863030073 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713863030073 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713863030073 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1713863030073 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1713863032025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713863032026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:03:50 2024 " "Processing started: Tue Apr 23 16:03:50 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713863032026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1713863032026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_fit --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1713863032026 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1713863032145 ""}
{ "Info" "0" "" "Project  = traffic_light" {  } {  } 0 0 "Project  = traffic_light" 0 0 "Fitter" 0 0 1713863032145 ""}
{ "Info" "0" "" "Revision = traffic_light" {  } {  } 0 0 "Revision = traffic_light" 0 0 "Fitter" 0 0 1713863032145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1713863032196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1713863032197 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "traffic_light EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"traffic_light\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1713863032204 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713863032265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1713863032266 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1713863032529 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1713863032535 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713863032634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713863032634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713863032634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713863032634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713863032634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713863032634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713863032634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713863032634 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1713863032634 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1713863032634 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713863032636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713863032636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713863032636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713863032636 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1713863032636 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1713863032636 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1713863032637 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1713863033311 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "traffic_light.sdc " "Synopsys Design Constraints File file not found: 'traffic_light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1713863033312 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1713863033312 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1713863033314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1713863033315 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1713863033315 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713863033329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:T\|time_out " "Destination node timer:T\|time_out" {  } { { "timer.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/timer.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713863033329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "countryroad_controller:CR\|CurrentState.red_r " "Destination node countryroad_controller:CR\|CurrentState.red_r" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713863033329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "countryroad_controller:CR\|CurrentState.yellow_r " "Destination node countryroad_controller:CR\|CurrentState.yellow_r" {  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713863033329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hightway_controller:HW\|CurrentState.red_h " "Destination node hightway_controller:HW\|CurrentState.red_h" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713863033329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hightway_controller:HW\|CurrentState.green_h " "Destination node hightway_controller:HW\|CurrentState.green_h" {  } { { "hightway_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/hightway_controller.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713863033329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "timer:T\|T_out " "Destination node timer:T\|T_out" {  } { { "timer.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/timer.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713863033329 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "countryroad_controller:CR\|Debounce:DB1\|Qout " "Destination node countryroad_controller:CR\|Debounce:DB1\|Qout" {  } { { "Debounce.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/Debounce.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1713863033329 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1713863033329 ""}  } { { "traffic_light.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/traffic_light.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713863033329 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "countryroad_controller:CR\|Selector6~0  " "Automatically promoted node countryroad_controller:CR\|Selector6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1713863033329 ""}  } { { "countryroad_controller.v" "" { Text "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/countryroad_controller.v" 37 -1 0 } } { "temporary_test_loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1713863033329 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1713863033499 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713863033500 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1713863033500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713863033500 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1713863033501 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1713863033501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1713863033501 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1713863033501 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1713863033517 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1713863033517 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1713863033517 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713863033550 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1713863033554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1713863034964 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713863035059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1713863035086 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1713863041512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713863041513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1713863041673 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X69_Y12 X80_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23" {  } { { "loc" "" { Generic "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X69_Y12 to location X80_Y23"} { { 12 { 0 ""} 69 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1713863043985 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1713863043985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1713863044930 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1713863044930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713863044933 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1713863045015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713863045026 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713863045168 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1713863045168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1713863045284 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1713863045580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/output_files/traffic_light.fit.smsg " "Generated suppressed messages file C:/THANHDO_LAB_Verilog/DigitalDesign/ThanhDo_Verilog/light_traffic/output_files/traffic_light.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1713863045945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6347 " "Peak virtual memory: 6347 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713863046150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:04:06 2024 " "Processing ended: Tue Apr 23 16:04:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713863046150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713863046150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713863046150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1713863046150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1713863047977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713863047977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:04:07 2024 " "Processing started: Tue Apr 23 16:04:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713863047977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1713863047977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light " "Command: quartus_asm --read_settings_files=off --write_settings_files=off traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1713863047977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1713863048264 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1713863049932 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1713863050002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713863050511 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:04:10 2024 " "Processing ended: Tue Apr 23 16:04:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713863050511 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713863050511 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713863050511 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1713863050511 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1713863051244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1713863052528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713863052529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 16:04:11 2024 " "Processing started: Tue Apr 23 16:04:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713863052529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1713863052529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta traffic_light -c traffic_light " "Command: quartus_sta traffic_light -c traffic_light" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1713863052529 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1713863052643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1713863052771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1713863052771 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713863052820 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713863052820 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "The Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1713863053140 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "traffic_light.sdc " "Synopsys Design Constraints File file not found: 'traffic_light.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1713863053165 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1713863053165 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713863053166 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Debounce:DB\|Qout Debounce:DB\|Qout " "create_clock -period 1.000 -name Debounce:DB\|Qout Debounce:DB\|Qout" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713863053166 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name countryroad_controller:CR\|CurrentState.green_r countryroad_controller:CR\|CurrentState.green_r " "create_clock -period 1.000 -name countryroad_controller:CR\|CurrentState.green_r countryroad_controller:CR\|CurrentState.green_r" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713863053166 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hightway_controller:HW\|CurrentState.yellow_h hightway_controller:HW\|CurrentState.yellow_h " "create_clock -period 1.000 -name hightway_controller:HW\|CurrentState.yellow_h hightway_controller:HW\|CurrentState.yellow_h" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1713863053166 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713863053166 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1713863053167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713863053168 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1713863053168 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1713863053176 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713863053194 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713863053194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.276 " "Worst-case setup slack is -5.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.276              -5.276 countryroad_controller:CR\|CurrentState.green_r  " "   -5.276              -5.276 countryroad_controller:CR\|CurrentState.green_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.113              -5.113 hightway_controller:HW\|CurrentState.yellow_h  " "   -5.113              -5.113 hightway_controller:HW\|CurrentState.yellow_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.807             -21.007 Debounce:DB\|Qout  " "   -4.807             -21.007 Debounce:DB\|Qout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.380             -89.453 clk  " "   -4.380             -89.453 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713863053198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.034 " "Worst-case hold slack is 0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 clk  " "    0.034               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 countryroad_controller:CR\|CurrentState.green_r  " "    0.042               0.000 countryroad_controller:CR\|CurrentState.green_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 Debounce:DB\|Qout  " "    0.218               0.000 Debounce:DB\|Qout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 hightway_controller:HW\|CurrentState.yellow_h  " "    0.534               0.000 hightway_controller:HW\|CurrentState.yellow_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713863053204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713863053207 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713863053212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.960 clk  " "   -3.000             -74.960 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 countryroad_controller:CR\|CurrentState.green_r  " "    0.400               0.000 countryroad_controller:CR\|CurrentState.green_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 Debounce:DB\|Qout  " "    0.416               0.000 Debounce:DB\|Qout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 hightway_controller:HW\|CurrentState.yellow_h  " "    0.430               0.000 hightway_controller:HW\|CurrentState.yellow_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713863053214 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713863053261 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713863053261 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713863053265 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1713863053283 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1713863053457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713863053485 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713863053492 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713863053492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.783 " "Worst-case setup slack is -4.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.783              -4.783 countryroad_controller:CR\|CurrentState.green_r  " "   -4.783              -4.783 countryroad_controller:CR\|CurrentState.green_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.570              -4.570 hightway_controller:HW\|CurrentState.yellow_h  " "   -4.570              -4.570 hightway_controller:HW\|CurrentState.yellow_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.478             -19.141 Debounce:DB\|Qout  " "   -4.478             -19.141 Debounce:DB\|Qout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.985             -77.222 clk  " "   -3.985             -77.222 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713863053495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.021 " "Worst-case hold slack is 0.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 clk  " "    0.021               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.035               0.000 countryroad_controller:CR\|CurrentState.green_r  " "    0.035               0.000 countryroad_controller:CR\|CurrentState.green_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 Debounce:DB\|Qout  " "    0.208               0.000 Debounce:DB\|Qout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053499 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 hightway_controller:HW\|CurrentState.yellow_h  " "    0.497               0.000 hightway_controller:HW\|CurrentState.yellow_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053499 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713863053499 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713863053504 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713863053509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -74.960 clk  " "   -3.000             -74.960 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 Debounce:DB\|Qout  " "    0.356               0.000 Debounce:DB\|Qout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 countryroad_controller:CR\|CurrentState.green_r  " "    0.429               0.000 countryroad_controller:CR\|CurrentState.green_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 hightway_controller:HW\|CurrentState.yellow_h  " "    0.470               0.000 hightway_controller:HW\|CurrentState.yellow_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713863053512 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713863053585 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713863053585 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1713863053590 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713863053648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1713863053649 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1713863053649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.531 " "Worst-case setup slack is -2.531" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.531              -2.531 countryroad_controller:CR\|CurrentState.green_r  " "   -2.531              -2.531 countryroad_controller:CR\|CurrentState.green_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.273              -2.273 hightway_controller:HW\|CurrentState.yellow_h  " "   -2.273              -2.273 hightway_controller:HW\|CurrentState.yellow_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.118              -8.971 Debounce:DB\|Qout  " "   -2.118              -8.971 Debounce:DB\|Qout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.854             -23.032 clk  " "   -1.854             -23.032 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713863053653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.153 " "Worst-case hold slack is -0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -0.153 clk  " "   -0.153              -0.153 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 countryroad_controller:CR\|CurrentState.green_r  " "    0.014               0.000 countryroad_controller:CR\|CurrentState.green_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.076               0.000 Debounce:DB\|Qout  " "    0.076               0.000 Debounce:DB\|Qout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 hightway_controller:HW\|CurrentState.yellow_h  " "    0.250               0.000 hightway_controller:HW\|CurrentState.yellow_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713863053659 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713863053663 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1713863053667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -62.175 clk  " "   -3.000             -62.175 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 hightway_controller:HW\|CurrentState.yellow_h  " "    0.401               0.000 hightway_controller:HW\|CurrentState.yellow_h " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 countryroad_controller:CR\|CurrentState.green_r  " "    0.410               0.000 countryroad_controller:CR\|CurrentState.green_r " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 Debounce:DB\|Qout  " "    0.424               0.000 Debounce:DB\|Qout " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1713863053670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1713863053670 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1713863053722 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1713863053722 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713863053998 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1713863053999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4926 " "Peak virtual memory: 4926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713863054058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 16:04:14 2024 " "Processing ended: Tue Apr 23 16:04:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713863054058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713863054058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713863054058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713863054058 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus Prime Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1713863054725 ""}
