GAS LISTING /tmp/ccjHiniQ.s 			page 1


   1              		.file	"Riscv.cpp"
   2              		.option pic
   3              		.option norelax
   4              		.text
   5              	.Ltext0:
   6              		.align	2
   7              		.globl	_ZN5Riscv10popSppSpieEv
   9              	_ZN5Riscv10popSppSpieEv:
  10              	.LFB40:
  11              		.file 1 "src/Riscv.cpp"
   1:src/Riscv.cpp **** #include "../h/Riscv.hpp"
   2:src/Riscv.cpp **** #include "../h/MemoryAllocator.hpp"
   3:src/Riscv.cpp **** #include "../h/tcb.hpp"
   4:src/Riscv.cpp **** #include "../h/print.hpp"
   5:src/Riscv.cpp **** #include "../lib/console.h"
   6:src/Riscv.cpp **** #include "../h/tcb.hpp"
   7:src/Riscv.cpp **** 
   8:src/Riscv.cpp **** #define ECALL_USER 0x0000000000000008UL
   9:src/Riscv.cpp **** #define ECALL_SUPERVISOR 0x0000000000000009UL
  10:src/Riscv.cpp **** #define INTR_TIMER 0x8000000000000001UL
  11:src/Riscv.cpp **** 
  12:src/Riscv.cpp **** 
  13:src/Riscv.cpp **** #define MEM_ALLOC 0x01
  14:src/Riscv.cpp **** #define MEM_FREE 0x02
  15:src/Riscv.cpp **** #define THREAD_CREATE 0x11
  16:src/Riscv.cpp **** #define THREAD_EXIT 0x12
  17:src/Riscv.cpp **** #define THREAD_DISPATCH 0x13
  18:src/Riscv.cpp **** extern uint64 backupSP;
  19:src/Riscv.cpp **** 
  20:src/Riscv.cpp **** 
  21:src/Riscv.cpp **** void Riscv::popSppSpie()
  22:src/Riscv.cpp **** {
  12              		.loc 1 22 1
  13              		.cfi_startproc
  14 0000 130101FF 		addi	sp,sp,-16
  15              		.cfi_def_cfa_offset 16
  16 0004 23348100 		sd	s0,8(sp)
  17              		.cfi_offset 8, -8
  18 0008 13040101 		addi	s0,sp,16
  19              		.cfi_def_cfa 8, 0
  23:src/Riscv.cpp ****     __asm__ volatile ("csrw sepc, ra");
  20              		.loc 1 23 5
  21              		.loc 1 23 39 is_stmt 0
  22              	#APP
  23              	# 23 "src/Riscv.cpp" 1
  24              	    __asm__ volatile ("csrc sip, 0x02");
  24              		csrw sepc, ra
  25              	# 0 "" 2
  26              		.loc 1 24 5 is_stmt 1
  27              		.loc 1 24 40 is_stmt 0
  28              	# 24 "src/Riscv.cpp" 1
  25              	    ms_sstatus(SSTATUS_SPP);
  29              		csrc sip, 0x02
  30              	# 0 "" 2
  31              		.loc 1 25 5 is_stmt 1
  32              	.LVL0:
  33              	#NO_APP
GAS LISTING /tmp/ccjHiniQ.s 			page 2


  34              	.LBB45:
  35              	.LBB46:
  36              		.file 2 "src/../h/Riscv.hpp"
   1:src/../h/Riscv.hpp **** //
   2:src/../h/Riscv.hpp **** // Created by os on 6/22/22.
   3:src/../h/Riscv.hpp **** //
   4:src/../h/Riscv.hpp **** 
   5:src/../h/Riscv.hpp **** #ifndef OS_PROJECT_RISCV_HPP
   6:src/../h/Riscv.hpp **** #define OS_PROJECT_RISCV_HPP
   7:src/../h/Riscv.hpp **** 
   8:src/../h/Riscv.hpp **** #include "../lib/hw.h"
   9:src/../h/Riscv.hpp **** 
  10:src/../h/Riscv.hpp **** class Riscv
  11:src/../h/Riscv.hpp **** {
  12:src/../h/Riscv.hpp **** public:
  13:src/../h/Riscv.hpp ****     static void interruptRoutine();
  14:src/../h/Riscv.hpp ****     static void interruptHandler();
  15:src/../h/Riscv.hpp **** 
  16:src/../h/Riscv.hpp ****     // pop sstatus.spp and sstatus.spie bits (has to be a non inline function)
  17:src/../h/Riscv.hpp ****     static void popSppSpie();
  18:src/../h/Riscv.hpp **** 
  19:src/../h/Riscv.hpp ****     // push x3..x31 registers onto stack
  20:src/../h/Riscv.hpp ****     static void pushRegisters();
  21:src/../h/Riscv.hpp **** 
  22:src/../h/Riscv.hpp ****     // pop x3..x31 registers onto stack
  23:src/../h/Riscv.hpp ****     static void popRegisters();
  24:src/../h/Riscv.hpp **** 
  25:src/../h/Riscv.hpp ****     // read register scause
  26:src/../h/Riscv.hpp ****     static uint64 r_scause();
  27:src/../h/Riscv.hpp **** 
  28:src/../h/Riscv.hpp ****     // write register scause
  29:src/../h/Riscv.hpp ****     static void w_scause(uint64 scause);
  30:src/../h/Riscv.hpp **** 
  31:src/../h/Riscv.hpp ****     // read register sepc
  32:src/../h/Riscv.hpp ****     static uint64 r_sepc();
  33:src/../h/Riscv.hpp **** 
  34:src/../h/Riscv.hpp ****     // write register sepc
  35:src/../h/Riscv.hpp ****     static void w_sepc(uint64 sepc);
  36:src/../h/Riscv.hpp **** 
  37:src/../h/Riscv.hpp ****     // read register stvec
  38:src/../h/Riscv.hpp ****     static uint64 r_stvec();
  39:src/../h/Riscv.hpp **** 
  40:src/../h/Riscv.hpp ****     // write register stvec
  41:src/../h/Riscv.hpp ****     static void w_stvec(uint64 stvec);
  42:src/../h/Riscv.hpp **** 
  43:src/../h/Riscv.hpp ****     // read register stval
  44:src/../h/Riscv.hpp ****     static uint64 r_stval();
  45:src/../h/Riscv.hpp **** 
  46:src/../h/Riscv.hpp ****     // write register stval
  47:src/../h/Riscv.hpp ****     static void w_stval(uint64 stval);
  48:src/../h/Riscv.hpp **** 
  49:src/../h/Riscv.hpp ****     enum BitMaskSip
  50:src/../h/Riscv.hpp ****     {
  51:src/../h/Riscv.hpp ****         SIP_SSIP = (1 << 1),
  52:src/../h/Riscv.hpp ****         SIP_STIP = (1 << 5),
  53:src/../h/Riscv.hpp ****         SIP_SEIP = (1 << 9),
  54:src/../h/Riscv.hpp ****     };
GAS LISTING /tmp/ccjHiniQ.s 			page 3


  55:src/../h/Riscv.hpp **** 
  56:src/../h/Riscv.hpp ****     // mask set register sip
  57:src/../h/Riscv.hpp ****     static void ms_sip(uint64 mask);
  58:src/../h/Riscv.hpp **** 
  59:src/../h/Riscv.hpp ****     // mask clear register sip
  60:src/../h/Riscv.hpp ****     static void mc_sip(uint64 mask);
  61:src/../h/Riscv.hpp **** 
  62:src/../h/Riscv.hpp ****     // read register sip
  63:src/../h/Riscv.hpp ****     static uint64 r_sip();
  64:src/../h/Riscv.hpp **** 
  65:src/../h/Riscv.hpp ****     // write register sip
  66:src/../h/Riscv.hpp ****     static void w_sip(uint64 sip);
  67:src/../h/Riscv.hpp **** 
  68:src/../h/Riscv.hpp ****     enum BitMaskSstatus
  69:src/../h/Riscv.hpp ****     {
  70:src/../h/Riscv.hpp ****         SSTATUS_SIE = (1 << 1),
  71:src/../h/Riscv.hpp ****         SSTATUS_SPIE = (1 << 5),
  72:src/../h/Riscv.hpp ****         SSTATUS_SPP = (1 << 8),
  73:src/../h/Riscv.hpp ****     };
  74:src/../h/Riscv.hpp **** 
  75:src/../h/Riscv.hpp ****     // mask set register sstatus
  76:src/../h/Riscv.hpp ****     static void ms_sstatus(uint64 mask);
  77:src/../h/Riscv.hpp **** 
  78:src/../h/Riscv.hpp ****     // mask clear register sstatus
  79:src/../h/Riscv.hpp ****     static void mc_sstatus(uint64 mask);
  80:src/../h/Riscv.hpp **** 
  81:src/../h/Riscv.hpp ****     // read register sstatus
  82:src/../h/Riscv.hpp ****     static uint64 r_sstatus();
  83:src/../h/Riscv.hpp **** 
  84:src/../h/Riscv.hpp ****     // write register sstatus
  85:src/../h/Riscv.hpp ****     static void w_sstatus(uint64 sstatus);
  86:src/../h/Riscv.hpp **** 
  87:src/../h/Riscv.hpp ****     // supervisor trap
  88:src/../h/Riscv.hpp ****     //static void supervisorTrap();
  89:src/../h/Riscv.hpp **** 
  90:src/../h/Riscv.hpp **** private:
  91:src/../h/Riscv.hpp **** 
  92:src/../h/Riscv.hpp ****     // supervisor trap handler
  93:src/../h/Riscv.hpp ****     //static void handleSupervisorTrap();
  94:src/../h/Riscv.hpp **** 
  95:src/../h/Riscv.hpp **** };
  96:src/../h/Riscv.hpp **** 
  97:src/../h/Riscv.hpp **** inline uint64 Riscv::r_scause()
  98:src/../h/Riscv.hpp **** {
  99:src/../h/Riscv.hpp ****     uint64 volatile scause;
 100:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[scause], scause" : [scause] "=r"(scause));
 101:src/../h/Riscv.hpp ****     return scause;
 102:src/../h/Riscv.hpp **** }
 103:src/../h/Riscv.hpp **** 
 104:src/../h/Riscv.hpp **** inline void Riscv::w_scause(uint64 scause)
 105:src/../h/Riscv.hpp **** {
 106:src/../h/Riscv.hpp ****     __asm__ volatile ("csrw scause, %[scause]" : : [scause] "r"(scause));
 107:src/../h/Riscv.hpp **** }
 108:src/../h/Riscv.hpp **** 
 109:src/../h/Riscv.hpp **** inline uint64 Riscv::r_sepc()
 110:src/../h/Riscv.hpp **** {
 111:src/../h/Riscv.hpp ****     uint64 volatile sepc;
GAS LISTING /tmp/ccjHiniQ.s 			page 4


 112:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 113:src/../h/Riscv.hpp ****     return sepc;
 114:src/../h/Riscv.hpp **** }
 115:src/../h/Riscv.hpp **** 
 116:src/../h/Riscv.hpp **** inline void Riscv::w_sepc(uint64 sepc)
 117:src/../h/Riscv.hpp **** {
 118:src/../h/Riscv.hpp ****     __asm__ volatile ("csrw sepc, %[sepc]" : : [sepc] "r"(sepc));
 119:src/../h/Riscv.hpp **** }
 120:src/../h/Riscv.hpp **** 
 121:src/../h/Riscv.hpp **** inline uint64 Riscv::r_stvec()
 122:src/../h/Riscv.hpp **** {
 123:src/../h/Riscv.hpp ****     uint64 volatile stvec;
 124:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[stvec], stvec" : [stvec] "=r"(stvec));
 125:src/../h/Riscv.hpp ****     return stvec;
 126:src/../h/Riscv.hpp **** }
 127:src/../h/Riscv.hpp **** 
 128:src/../h/Riscv.hpp **** inline void Riscv::w_stvec(uint64 stvec)
 129:src/../h/Riscv.hpp **** {
 130:src/../h/Riscv.hpp ****     __asm__ volatile ("csrw stvec, %[stvec]" : : [stvec] "r"(stvec));
 131:src/../h/Riscv.hpp **** }
 132:src/../h/Riscv.hpp **** 
 133:src/../h/Riscv.hpp **** inline uint64 Riscv::r_stval()
 134:src/../h/Riscv.hpp **** {
 135:src/../h/Riscv.hpp ****     uint64 volatile stval;
 136:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[stval], stval" : [stval] "=r"(stval));
 137:src/../h/Riscv.hpp ****     return stval;
 138:src/../h/Riscv.hpp **** }
 139:src/../h/Riscv.hpp **** 
 140:src/../h/Riscv.hpp **** inline void Riscv::w_stval(uint64 stval)
 141:src/../h/Riscv.hpp **** {
 142:src/../h/Riscv.hpp ****     __asm__ volatile ("csrw stval, %[stval]" : : [stval] "r"(stval));
 143:src/../h/Riscv.hpp **** }
 144:src/../h/Riscv.hpp **** 
 145:src/../h/Riscv.hpp **** inline void Riscv::ms_sip(uint64 mask)
 146:src/../h/Riscv.hpp **** {
 147:src/../h/Riscv.hpp ****     __asm__ volatile ("csrs sip, %[mask]" : : [mask] "r"(mask));
 148:src/../h/Riscv.hpp **** }
 149:src/../h/Riscv.hpp **** 
 150:src/../h/Riscv.hpp **** inline void Riscv::mc_sip(uint64 mask)
 151:src/../h/Riscv.hpp **** {
 152:src/../h/Riscv.hpp ****     __asm__ volatile ("csrc sip, %[mask]" : : [mask] "r"(mask));
 153:src/../h/Riscv.hpp **** }
 154:src/../h/Riscv.hpp **** 
 155:src/../h/Riscv.hpp **** inline uint64 Riscv::r_sip()
 156:src/../h/Riscv.hpp **** {
 157:src/../h/Riscv.hpp ****     uint64 volatile sip;
 158:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[sip], sip" : [sip] "=r"(sip));
 159:src/../h/Riscv.hpp ****     return sip;
 160:src/../h/Riscv.hpp **** }
 161:src/../h/Riscv.hpp **** 
 162:src/../h/Riscv.hpp **** inline void Riscv::w_sip(uint64 sip)
 163:src/../h/Riscv.hpp **** {
 164:src/../h/Riscv.hpp ****     __asm__ volatile ("csrw sip, %[sip]" : : [sip] "r"(sip));
 165:src/../h/Riscv.hpp **** }
 166:src/../h/Riscv.hpp **** 
 167:src/../h/Riscv.hpp **** inline void Riscv::ms_sstatus(uint64 mask)
 168:src/../h/Riscv.hpp **** {
GAS LISTING /tmp/ccjHiniQ.s 			page 5


 169:src/../h/Riscv.hpp ****     __asm__ volatile ("csrs sstatus, %[mask]" : : [mask] "r"(mask));
  37              		.loc 2 169 5
  38              		.loc 2 169 68 is_stmt 0
  39 0014 93070010 		li	a5,256
  40              	#APP
  41              	# 169 "src/../h/Riscv.hpp" 1
 170              	}
  42              		csrs sstatus, a5
  43              	# 0 "" 2
  44              	.LVL1:
  45              	#NO_APP
  46              	.LBE46:
  47              	.LBE45:
  26:src/Riscv.cpp ****     __asm__ volatile ("sret");
  48              		.loc 1 26 5 is_stmt 1
  49              		.loc 1 26 30 is_stmt 0
  50              	#APP
  51              	# 26 "src/Riscv.cpp" 1
  27              	}
  52              		sret
  53              	# 0 "" 2
  54              		.loc 1 27 1
  55              	#NO_APP
  56 0020 03348100 		ld	s0,8(sp)
  57              		.cfi_restore 8
  58              		.cfi_def_cfa 2, 16
  59 0024 13010101 		addi	sp,sp,16
  60              		.cfi_def_cfa_offset 0
  61 0028 67800000 		jr	ra
  62              		.cfi_endproc
  63              	.LFE40:
  65              		.section	.rodata.str1.8,"aMS",@progbits,1
  66              		.align	3
  67              	.LC0:
  68 0000 4572726F 		.string	"Error "
  68      722000
  69 0007 00       		.align	3
  70              	.LC1:
  71 0008 0A00     		.string	"\n"
  72              		.text
  73              		.align	2
  74              		.globl	_ZN5Riscv16interruptHandlerEv
  76              	_ZN5Riscv16interruptHandlerEv:
  77              	.LFB41:
  28:src/Riscv.cpp **** 
  29:src/Riscv.cpp **** void Riscv::interruptHandler() {
  78              		.loc 1 29 32 is_stmt 1
  79              		.cfi_startproc
  80 002c 130101FA 		addi	sp,sp,-96
  81              		.cfi_def_cfa_offset 96
  82 0030 233C1104 		sd	ra,88(sp)
  83 0034 23388104 		sd	s0,80(sp)
  84 0038 23349104 		sd	s1,72(sp)
  85 003c 23302105 		sd	s2,64(sp)
  86              		.cfi_offset 1, -8
  87              		.cfi_offset 8, -16
  88              		.cfi_offset 9, -24
GAS LISTING /tmp/ccjHiniQ.s 			page 6


  89              		.cfi_offset 18, -32
  90 0040 13040106 		addi	s0,sp,96
  91              		.cfi_def_cfa 8, 0
  30:src/Riscv.cpp ****     uint64 scause = Riscv::r_scause();
  92              		.loc 1 30 5
  93              	.LBB47:
  94              	.LBB48:
  99:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[scause], scause" : [scause] "=r"(scause));
  95              		.loc 2 99 5
 100:src/../h/Riscv.hpp ****     return scause;
  96              		.loc 2 100 5
 100:src/../h/Riscv.hpp ****     return scause;
  97              		.loc 2 100 72 is_stmt 0
  98              	#APP
  99              	# 100 "src/../h/Riscv.hpp" 1
 100              		csrr a5, scause
 101              	# 0 "" 2
 102              	#NO_APP
 103 0048 2330F4FA 		sd	a5,-96(s0)
 101:src/../h/Riscv.hpp **** }
 104              		.loc 2 101 5 is_stmt 1
 101:src/../h/Riscv.hpp **** }
 105              		.loc 2 101 12 is_stmt 0
 106 004c 033704FA 		ld	a4,-96(s0)
 107              	.LVL2:
 108              	.LBE48:
 109              	.LBE47:
  31:src/Riscv.cpp ****     if (scause == INTR_TIMER)
 110              		.loc 1 31 5 is_stmt 1
 111              	.LBB49:
 112 0050 9307F0FF 		li	a5,-1
 113 0054 9397F703 		slli	a5,a5,63
 114 0058 93871700 		addi	a5,a5,1
 115 005c 630AF704 		beq	a4,a5,.L3
 116              	.LBE49:
  32:src/Riscv.cpp ****     {
  33:src/Riscv.cpp ****         // ccb::timeSliceCounter++;
  34:src/Riscv.cpp ****         // if (ccb::timeSliceCounter >= ccb::running->getTimeSlice())
  35:src/Riscv.cpp ****         // {
  36:src/Riscv.cpp ****         //     uint64 sepc = r_sepc();
  37:src/Riscv.cpp ****         //     uint64 sstatus = r_sstatus();
  38:src/Riscv.cpp ****         //     ccb::timeSliceCounter = 0;
  39:src/Riscv.cpp ****         //     ccb::dispatch();
  40:src/Riscv.cpp ****         //     w_sstatus(sstatus);
  41:src/Riscv.cpp ****         //     w_sepc(sepc);
  42:src/Riscv.cpp ****         // }
  43:src/Riscv.cpp ****         // mc_sip(SIP_SSIP);
  44:src/Riscv.cpp ****     }
  45:src/Riscv.cpp ****     else if(scause == ECALL_USER || scause == ECALL_SUPERVISOR){
 117              		.loc 1 45 10
 118              	.LBB104:
 119              	.LBB50:
 120              		.loc 1 45 34 is_stmt 0
 121 0060 930787FF 		addi	a5,a4,-8
 122              		.loc 1 45 10
 123 0064 93061000 		li	a3,1
 124 0068 63F0F606 		bleu	a5,a3,.L12
GAS LISTING /tmp/ccjHiniQ.s 			page 7


  46:src/Riscv.cpp ****         uint64 intrId;
  47:src/Riscv.cpp ****         __asm__ volatile("mv %0, a0" : "=r" (intrId));
  48:src/Riscv.cpp ****         if(intrId == MEM_ALLOC){
  49:src/Riscv.cpp ****             uint64 numBlocks = 0;
  50:src/Riscv.cpp ****             asm ("mv %0, a1" : "=r" (numBlocks));
  51:src/Riscv.cpp ****             MemoryAllocator::allocate(numBlocks);
  52:src/Riscv.cpp ****             __asm__ volatile("sd a0, 0x50(%0)" : : "r" (backupSP));
  53:src/Riscv.cpp ****             w_sepc(r_sepc() + 4);
  54:src/Riscv.cpp ****         }
  55:src/Riscv.cpp ****         else if(intrId == MEM_FREE){
  56:src/Riscv.cpp ****             void* address = nullptr;
  57:src/Riscv.cpp ****             __asm__ volatile("mv %0, a1" : "=r" (address));
  58:src/Riscv.cpp ****             MemoryAllocator::free(address);
  59:src/Riscv.cpp ****             __asm__ volatile("sd a0, 0x50(%0)" : : "r" (backupSP));
  60:src/Riscv.cpp ****             w_sepc(r_sepc() + 4);
  61:src/Riscv.cpp ****         }
  62:src/Riscv.cpp ****         else if(intrId == THREAD_CREATE){
  63:src/Riscv.cpp ****             CCB** handle;
  64:src/Riscv.cpp ****             CCB::Body body;
  65:src/Riscv.cpp ****             void* args;
  66:src/Riscv.cpp ****             __asm__ volatile ("mv %0, a1" : "=r" (handle));
  67:src/Riscv.cpp ****             __asm__ volatile ("mv %0, a2" : "=r" (body));
  68:src/Riscv.cpp ****             __asm__ volatile ("ld a3, 0x68(%0)" : : "r" (backupSP));
  69:src/Riscv.cpp ****             __asm__ volatile ("mv %0, a3" : "=r" (args));
  70:src/Riscv.cpp ****             *handle = CCB::createCoroutine(body, args);
  71:src/Riscv.cpp ****             w_sepc(r_sepc() + 4);
  72:src/Riscv.cpp ****         }
  73:src/Riscv.cpp ****         else if(intrId == THREAD_DISPATCH) {
  74:src/Riscv.cpp ****             uint64 sepc = r_sepc() + 4;
  75:src/Riscv.cpp ****             uint64 sstatus = r_sstatus();
  76:src/Riscv.cpp ****             //ccb::running->timeSliceCounter = 0;
  77:src/Riscv.cpp ****             CCB::dispatch();
  78:src/Riscv.cpp ****             w_sstatus(sstatus);
  79:src/Riscv.cpp ****             w_sepc(sepc);
  80:src/Riscv.cpp ****         }
  81:src/Riscv.cpp ****         else if(intrId == THREAD_EXIT){
  82:src/Riscv.cpp ****             CCB::running->setFinished(true);
  83:src/Riscv.cpp ****             CCB::yield();
  84:src/Riscv.cpp ****             w_sepc(r_sepc() + 4);
  85:src/Riscv.cpp ****         }
  86:src/Riscv.cpp **** 
  87:src/Riscv.cpp ****     }
  88:src/Riscv.cpp ****     else if (scause == 0x8000000000000009UL) {
 125              		.loc 1 88 10 is_stmt 1
 126 006c 9307F0FF 		li	a5,-1
 127 0070 9397F703 		slli	a5,a5,63
 128 0074 93879700 		addi	a5,a5,9
 129 0078 6304F718 		beq	a4,a5,.L13
  89:src/Riscv.cpp ****         console_handler();
  90:src/Riscv.cpp ****     }
  91:src/Riscv.cpp ****     else {
  92:src/Riscv.cpp ****         printString("Error ");
 130              		.loc 1 92 9
 131              		.loc 1 92 20 is_stmt 0
 132 007c 17050000 		lla	a0,.LC0
 132      13050500 
 133 0084 97000000 		call	_Z11printStringPKc@plt
GAS LISTING /tmp/ccjHiniQ.s 			page 8


 133      E7800000 
 134              	.LVL3:
  93:src/Riscv.cpp ****         printInteger(r_scause());
 135              		.loc 1 93 9 is_stmt 1
 136              	.LBB51:
 137              	.LBB52:
  99:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[scause], scause" : [scause] "=r"(scause));
 138              		.loc 2 99 5
 100:src/../h/Riscv.hpp ****     return scause;
 139              		.loc 2 100 5
 100:src/../h/Riscv.hpp ****     return scause;
 140              		.loc 2 100 72 is_stmt 0
 141              	#APP
 142              	# 100 "src/../h/Riscv.hpp" 1
 143              		csrr a5, scause
 144              	# 0 "" 2
 145              	#NO_APP
 146 0090 233CF4FC 		sd	a5,-40(s0)
 101:src/../h/Riscv.hpp **** }
 147              		.loc 2 101 5 is_stmt 1
 101:src/../h/Riscv.hpp **** }
 148              		.loc 2 101 12 is_stmt 0
 149 0094 033584FD 		ld	a0,-40(s0)
 150              	.LBE52:
 151              	.LBE51:
 152              		.loc 1 93 21
 153 0098 97000000 		call	_Z12printIntegerm@plt
 153      E7800000 
 154              	.LVL4:
  94:src/Riscv.cpp ****         printString("\n");
 155              		.loc 1 94 9 is_stmt 1
 156              		.loc 1 94 20 is_stmt 0
 157 00a0 17050000 		lla	a0,.LC1
 157      13050500 
 158 00a8 97000000 		call	_Z11printStringPKc@plt
 158      E7800000 
 159              	.LVL5:
 160              	.L3:
 161              	.LBE50:
 162              	.LBE104:
  95:src/Riscv.cpp ****     }
  96:src/Riscv.cpp **** }...
 163              		.loc 1 96 1
 164 00b0 83308105 		ld	ra,88(sp)
 165              		.cfi_remember_state
 166              		.cfi_restore 1
 167 00b4 03340105 		ld	s0,80(sp)
 168              		.cfi_restore 8
 169              		.cfi_def_cfa 2, 96
 170 00b8 83348104 		ld	s1,72(sp)
 171              		.cfi_restore 9
 172 00bc 03390104 		ld	s2,64(sp)
 173              		.cfi_restore 18
 174 00c0 13010106 		addi	sp,sp,96
 175              		.cfi_def_cfa_offset 0
 176 00c4 67800000 		jr	ra
 177              	.LVL6:
GAS LISTING /tmp/ccjHiniQ.s 			page 9


 178              	.L12:
 179              		.cfi_restore_state
 180              	.LBB105:
 181              	.LBB100:
 182              	.LBB53:
  46:src/Riscv.cpp ****         uint64 intrId;
 183              		.loc 1 46 9 is_stmt 1
  47:src/Riscv.cpp ****         __asm__ volatile("mv %0, a0" : "=r" (intrId));
 184              		.loc 1 47 9
  47:src/Riscv.cpp ****         __asm__ volatile("mv %0, a0" : "=r" (intrId));
 185              		.loc 1 47 54 is_stmt 0
 186              	#APP
 187              	# 47 "src/Riscv.cpp" 1
 188              		mv a5, a0
 189              	# 0 "" 2
 190              	.LVL7:
  48:src/Riscv.cpp ****         if(intrId == MEM_ALLOC){
 191              		.loc 1 48 9 is_stmt 1
 192              	#NO_APP
 193              	.LBB54:
 194 00cc 13071000 		li	a4,1
 195              	.LVL8:
 196 00d0 638CE704 		beq	a5,a4,.L14
 197              	.LBE54:
 198              	.LBE53:
 199              	.LBE100:
 200              	.LBE105:
  55:src/Riscv.cpp ****         else if(intrId == MEM_FREE){
 201              		.loc 1 55 14
 202              	.LBB106:
 203              	.LBB101:
 204              	.LBB97:
 205              	.LBB94:
 206              	.LBB55:
 207 00d4 13072000 		li	a4,2
 208 00d8 6382E708 		beq	a5,a4,.L15
 209              	.LBE55:
 210              	.LBE94:
 211              	.LBE97:
 212              	.LBE101:
 213              	.LBE106:
  62:src/Riscv.cpp ****         else if(intrId == THREAD_CREATE){
 214              		.loc 1 62 14
 215              	.LBB107:
 216              	.LBB102:
 217              	.LBB98:
 218              	.LBB95:
 219              	.LBB86:
 220              	.LBB56:
 221 00dc 13071001 		li	a4,17
 222 00e0 6388E70A 		beq	a5,a4,.L16
 223              	.LBE56:
 224              	.LBE86:
 225              	.LBE95:
 226              	.LBE98:
 227              	.LBE102:
 228              	.LBE107:
GAS LISTING /tmp/ccjHiniQ.s 			page 10


  73:src/Riscv.cpp ****         else if(intrId == THREAD_DISPATCH) {
 229              		.loc 1 73 14
 230              	.LBB108:
 231              	.LBB103:
 232              	.LBB99:
 233              	.LBB96:
 234              	.LBB87:
 235              	.LBB79:
 236              	.LBB57:
 237 00e4 13073001 		li	a4,19
 238 00e8 6384E70E 		beq	a5,a4,.L17
  81:src/Riscv.cpp ****         else if(intrId == THREAD_EXIT){
 239              		.loc 1 81 14
 240 00ec 13072001 		li	a4,18
 241 00f0 E390E7FC 		bne	a5,a4,.L3
  82:src/Riscv.cpp ****             CCB::running->setFinished(true);
 242              		.loc 1 82 13
  82:src/Riscv.cpp ****             CCB::running->setFinished(true);
 243              		.loc 1 82 38 is_stmt 0
 244 00f4 97070000 		la	a5,_ZN3CCB7runningE
 244      83B70700 
 245              	.LVL9:
 246 00fc 83B70700 		ld	a5,0(a5)
 247              	.LVL10:
 248              	.LBB58:
 249              	.LBB59:
 250              		.file 3 "src/../h/tcb.hpp"
   1:src/../h/tcb.hpp **** //
   2:src/../h/tcb.hpp **** // Created by os on 6/24/22.
   3:src/../h/tcb.hpp **** //
   4:src/../h/tcb.hpp **** 
   5:src/../h/tcb.hpp **** #ifndef PROJECT_V33333333333_CCB_HPP
   6:src/../h/tcb.hpp **** #define PROJECT_V33333333333_CCB_HPP
   7:src/../h/tcb.hpp **** #include "../lib/hw.h"
   8:src/../h/tcb.hpp **** #include "Scheduler.hpp"
   9:src/../h/tcb.hpp **** #include "syscall_c.h"
  10:src/../h/tcb.hpp **** #include "MemoryAllocator.hpp"
  11:src/../h/tcb.hpp **** #include "Riscv.hpp"
  12:src/../h/tcb.hpp **** 
  13:src/../h/tcb.hpp **** // Coroutine Control Block
  14:src/../h/tcb.hpp **** class CCB
  15:src/../h/tcb.hpp **** {
  16:src/../h/tcb.hpp **** public:
  17:src/../h/tcb.hpp ****     ~CCB() { delete[] stack; }
  18:src/../h/tcb.hpp **** 
  19:src/../h/tcb.hpp ****     void* operator new(size_t size) {
  20:src/../h/tcb.hpp ****         return MemoryAllocator::allocateB(size);
  21:src/../h/tcb.hpp ****     }
  22:src/../h/tcb.hpp **** 
  23:src/../h/tcb.hpp ****     void operator delete(void* address) {
  24:src/../h/tcb.hpp ****         MemoryAllocator::free(address);
  25:src/../h/tcb.hpp ****     }
  26:src/../h/tcb.hpp **** 
  27:src/../h/tcb.hpp ****     bool isFinished() const { return finished; }
  28:src/../h/tcb.hpp **** 
  29:src/../h/tcb.hpp ****     void setFinished(bool value) { finished = value;}
 251              		.loc 3 29 36 is_stmt 1
GAS LISTING /tmp/ccjHiniQ.s 			page 11


 252              		.loc 3 29 45 is_stmt 0
 253 0100 13071000 		li	a4,1
 254 0104 2384E702 		sb	a4,40(a5)
 255              	.LVL11:
 256              	.LBE59:
 257              	.LBE58:
  83:src/Riscv.cpp ****             CCB::yield();
 258              		.loc 1 83 13 is_stmt 1
  83:src/Riscv.cpp ****             CCB::yield();
 259              		.loc 1 83 23 is_stmt 0
 260 0108 97000000 		call	_ZN3CCB5yieldEv@plt
 260      E7800000 
 261              	.LVL12:
  84:src/Riscv.cpp ****             w_sepc(r_sepc() + 4);
 262              		.loc 1 84 13 is_stmt 1
 263              	.LBB60:
 264              	.LBB61:
 111:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 265              		.loc 2 111 5
 112:src/../h/Riscv.hpp ****     return sepc;
 266              		.loc 2 112 5
 112:src/../h/Riscv.hpp ****     return sepc;
 267              		.loc 2 112 64 is_stmt 0
 268              	#APP
 269              	# 112 "src/../h/Riscv.hpp" 1
 270              		csrr a5, sepc
 271              	# 0 "" 2
 272              	#NO_APP
 273 0114 2338F4FC 		sd	a5,-48(s0)
 113:src/../h/Riscv.hpp **** }
 274              		.loc 2 113 5 is_stmt 1
 113:src/../h/Riscv.hpp **** }
 275              		.loc 2 113 12 is_stmt 0
 276 0118 833704FD 		ld	a5,-48(s0)
 277              	.LBE61:
 278              	.LBE60:
  84:src/Riscv.cpp ****             w_sepc(r_sepc() + 4);
 279              		.loc 1 84 19
 280 011c 93874700 		addi	a5,a5,4
 281              	.LVL13:
 282              	.LBB62:
 283              	.LBB63:
 118:src/../h/Riscv.hpp **** }
 284              		.loc 2 118 5 is_stmt 1
 118:src/../h/Riscv.hpp **** }
 285              		.loc 2 118 65 is_stmt 0
 286              	#APP
 287              	# 118 "src/../h/Riscv.hpp" 1
 119:src/../h/Riscv.hpp **** 
 288              		csrw sepc, a5
 289              	# 0 "" 2
 290              		.loc 2 119 1
 291              	#NO_APP
 292 0124 6FF0DFF8 		j	.L3
 293              	.LVL14:
 294              	.L14:
 295              	.LBE63:
GAS LISTING /tmp/ccjHiniQ.s 			page 12


 296              	.LBE62:
 297              	.LBE57:
 298              	.LBE79:
 299              	.LBE87:
 300              	.LBB88:
  49:src/Riscv.cpp ****             uint64 numBlocks = 0;
 301              		.loc 1 49 13 is_stmt 1
  50:src/Riscv.cpp ****             asm ("mv %0, a1" : "=r" (numBlocks));
 302              		.loc 1 50 13
  50:src/Riscv.cpp ****             asm ("mv %0, a1" : "=r" (numBlocks));
 303              		.loc 1 50 49 is_stmt 0
 304              	#APP
 305              	# 50 "src/Riscv.cpp" 1
 306              		mv a0, a1
 307              	# 0 "" 2
 308              	.LVL15:
  51:src/Riscv.cpp ****             MemoryAllocator::allocate(numBlocks);
 309              		.loc 1 51 13 is_stmt 1
  51:src/Riscv.cpp ****             MemoryAllocator::allocate(numBlocks);
 310              		.loc 1 51 38 is_stmt 0
 311              	#NO_APP
 312 012c 97000000 		call	_ZN15MemoryAllocator8allocateEm@plt
 312      E7800000 
 313              	.LVL16:
  52:src/Riscv.cpp ****             __asm__ volatile("sd a0, 0x50(%0)" : : "r" (backupSP));
 314              		.loc 1 52 13 is_stmt 1
  52:src/Riscv.cpp ****             __asm__ volatile("sd a0, 0x50(%0)" : : "r" (backupSP));
 315              		.loc 1 52 67 is_stmt 0
 316 0134 97070000 		la	a5,backupSP
 316      83B70700 
 317 013c 83B70700 		ld	a5,0(a5)
 318              	#APP
 319              	# 52 "src/Riscv.cpp" 1
  53:src/Riscv.cpp ****             w_sepc(r_sepc() + 4);
 320              		sd a0, 0x50(a5)
 321              	# 0 "" 2
 322              		.loc 1 53 13 is_stmt 1
 323              	#NO_APP
 324              	.LBB89:
 325              	.LBB90:
 111:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 326              		.loc 2 111 5
 112:src/../h/Riscv.hpp ****     return sepc;
 327              		.loc 2 112 5
 112:src/../h/Riscv.hpp ****     return sepc;
 328              		.loc 2 112 64 is_stmt 0
 329              	#APP
 330              	# 112 "src/../h/Riscv.hpp" 1
 331              		csrr a5, sepc
 332              	# 0 "" 2
 333              	#NO_APP
 334 0148 2334F4FA 		sd	a5,-88(s0)
 113:src/../h/Riscv.hpp **** }
 335              		.loc 2 113 5 is_stmt 1
 113:src/../h/Riscv.hpp **** }
 336              		.loc 2 113 12 is_stmt 0
 337 014c 833784FA 		ld	a5,-88(s0)
GAS LISTING /tmp/ccjHiniQ.s 			page 13


 338              	.LBE90:
 339              	.LBE89:
  53:src/Riscv.cpp ****             w_sepc(r_sepc() + 4);
 340              		.loc 1 53 19
 341 0150 93874700 		addi	a5,a5,4
 342              	.LVL17:
 343              	.LBB91:
 344              	.LBB92:
 118:src/../h/Riscv.hpp **** }
 345              		.loc 2 118 5 is_stmt 1
 118:src/../h/Riscv.hpp **** }
 346              		.loc 2 118 65 is_stmt 0
 347              	#APP
 348              	# 118 "src/../h/Riscv.hpp" 1
 119:src/../h/Riscv.hpp **** 
 349              		csrw sepc, a5
 350              	# 0 "" 2
 351              		.loc 2 119 1
 352              	#NO_APP
 353 0158 6FF09FF5 		j	.L3
 354              	.LVL18:
 355              	.L15:
 356              	.LBE92:
 357              	.LBE91:
 358              	.LBE88:
 359              	.LBB93:
 360              	.LBB80:
  56:src/Riscv.cpp ****             void* address = nullptr;
 361              		.loc 1 56 13 is_stmt 1
  57:src/Riscv.cpp ****             __asm__ volatile("mv %0, a1" : "=r" (address));
 362              		.loc 1 57 13
  57:src/Riscv.cpp ****             __asm__ volatile("mv %0, a1" : "=r" (address));
 363              		.loc 1 57 59 is_stmt 0
 364              	#APP
 365              	# 57 "src/Riscv.cpp" 1
 366              		mv a0, a1
 367              	# 0 "" 2
 368              	.LVL19:
  58:src/Riscv.cpp ****             MemoryAllocator::free(address);
 369              		.loc 1 58 13 is_stmt 1
  58:src/Riscv.cpp ****             MemoryAllocator::free(address);
 370              		.loc 1 58 34 is_stmt 0
 371              	#NO_APP
 372 0160 97000000 		call	_ZN15MemoryAllocator4freeEPv@plt
 372      E7800000 
 373              	.LVL20:
  59:src/Riscv.cpp ****             __asm__ volatile("sd a0, 0x50(%0)" : : "r" (backupSP));
 374              		.loc 1 59 13 is_stmt 1
  59:src/Riscv.cpp ****             __asm__ volatile("sd a0, 0x50(%0)" : : "r" (backupSP));
 375              		.loc 1 59 67 is_stmt 0
 376 0168 97070000 		la	a5,backupSP
 376      83B70700 
 377 0170 83B70700 		ld	a5,0(a5)
 378              	#APP
 379              	# 59 "src/Riscv.cpp" 1
  60:src/Riscv.cpp ****             w_sepc(r_sepc() + 4);
 380              		sd a0, 0x50(a5)
GAS LISTING /tmp/ccjHiniQ.s 			page 14


 381              	# 0 "" 2
 382              		.loc 1 60 13 is_stmt 1
 383              	#NO_APP
 384              	.LBB81:
 385              	.LBB82:
 111:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 386              		.loc 2 111 5
 112:src/../h/Riscv.hpp ****     return sepc;
 387              		.loc 2 112 5
 112:src/../h/Riscv.hpp ****     return sepc;
 388              		.loc 2 112 64 is_stmt 0
 389              	#APP
 390              	# 112 "src/../h/Riscv.hpp" 1
 391              		csrr a5, sepc
 392              	# 0 "" 2
 393              	#NO_APP
 394 017c 2338F4FA 		sd	a5,-80(s0)
 113:src/../h/Riscv.hpp **** }
 395              		.loc 2 113 5 is_stmt 1
 113:src/../h/Riscv.hpp **** }
 396              		.loc 2 113 12 is_stmt 0
 397 0180 833704FB 		ld	a5,-80(s0)
 398              	.LBE82:
 399              	.LBE81:
  60:src/Riscv.cpp ****             w_sepc(r_sepc() + 4);
 400              		.loc 1 60 19
 401 0184 93874700 		addi	a5,a5,4
 402              	.LVL21:
 403              	.LBB83:
 404              	.LBB84:
 118:src/../h/Riscv.hpp **** }
 405              		.loc 2 118 5 is_stmt 1
 118:src/../h/Riscv.hpp **** }
 406              		.loc 2 118 65 is_stmt 0
 407              	#APP
 408              	# 118 "src/../h/Riscv.hpp" 1
 119:src/../h/Riscv.hpp **** 
 409              		csrw sepc, a5
 410              	# 0 "" 2
 411              		.loc 2 119 1
 412              	#NO_APP
 413 018c 6FF05FF2 		j	.L3
 414              	.LVL22:
 415              	.L16:
 416              	.LBE84:
 417              	.LBE83:
 418              	.LBE80:
 419              	.LBB85:
 420              	.LBB73:
  63:src/Riscv.cpp ****             CCB** handle;
 421              		.loc 1 63 13 is_stmt 1
  64:src/Riscv.cpp ****             CCB::Body body;
 422              		.loc 1 64 13
  65:src/Riscv.cpp ****             void* args;
 423              		.loc 1 65 13
  66:src/Riscv.cpp ****             __asm__ volatile ("mv %0, a1" : "=r" (handle));
 424              		.loc 1 66 13
GAS LISTING /tmp/ccjHiniQ.s 			page 15


  66:src/Riscv.cpp ****             __asm__ volatile ("mv %0, a1" : "=r" (handle));
 425              		.loc 1 66 59 is_stmt 0
 426              	#APP
 427              	# 66 "src/Riscv.cpp" 1
 428              		mv s1, a1
 429              	# 0 "" 2
 430              	.LVL23:
  67:src/Riscv.cpp ****             __asm__ volatile ("mv %0, a2" : "=r" (body));
 431              		.loc 1 67 13 is_stmt 1
  67:src/Riscv.cpp ****             __asm__ volatile ("mv %0, a2" : "=r" (body));
 432              		.loc 1 67 57 is_stmt 0
 433              	# 67 "src/Riscv.cpp" 1
 434              		mv a0, a2
 435              	# 0 "" 2
 436              	.LVL24:
  68:src/Riscv.cpp ****             __asm__ volatile ("ld a3, 0x68(%0)" : : "r" (backupSP));
 437              		.loc 1 68 13 is_stmt 1
  68:src/Riscv.cpp ****             __asm__ volatile ("ld a3, 0x68(%0)" : : "r" (backupSP));
 438              		.loc 1 68 68 is_stmt 0
 439              	#NO_APP
 440 0198 97070000 		la	a5,backupSP
 440      83B70700 
 441              	.LVL25:
 442 01a0 83B70700 		ld	a5,0(a5)
 443              	#APP
 444              	# 68 "src/Riscv.cpp" 1
  69:src/Riscv.cpp ****             __asm__ volatile ("mv %0, a3" : "=r" (args));
 445              		ld a3, 0x68(a5)
 446              	# 0 "" 2
 447              		.loc 1 69 13 is_stmt 1
  69:src/Riscv.cpp ****             __asm__ volatile ("mv %0, a3" : "=r" (args));
 448              		.loc 1 69 57 is_stmt 0
 449              	# 69 "src/Riscv.cpp" 1
 450              		mv a1, a3
 451              	# 0 "" 2
 452              	.LVL26:
  70:src/Riscv.cpp ****             *handle = CCB::createCoroutine(body, args);
 453              		.loc 1 70 13 is_stmt 1
  70:src/Riscv.cpp ****             *handle = CCB::createCoroutine(body, args);
 454              		.loc 1 70 43 is_stmt 0
 455              	#NO_APP
 456 01ac 97000000 		call	_ZN3CCB15createCoroutineEPFvPvES0_@plt
 456      E7800000 
 457              	.LVL27:
  70:src/Riscv.cpp ****             *handle = CCB::createCoroutine(body, args);
 458              		.loc 1 70 21
 459 01b4 23B0A400 		sd	a0,0(s1)
  71:src/Riscv.cpp ****             w_sepc(r_sepc() + 4);
 460              		.loc 1 71 13 is_stmt 1
 461              	.LBB74:
 462              	.LBB75:
 111:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 463              		.loc 2 111 5
 112:src/../h/Riscv.hpp ****     return sepc;
 464              		.loc 2 112 5
 112:src/../h/Riscv.hpp ****     return sepc;
 465              		.loc 2 112 64 is_stmt 0
GAS LISTING /tmp/ccjHiniQ.s 			page 16


 466              	#APP
 467              	# 112 "src/../h/Riscv.hpp" 1
 468              		csrr a5, sepc
 469              	# 0 "" 2
 470              	#NO_APP
 471 01bc 233CF4FA 		sd	a5,-72(s0)
 113:src/../h/Riscv.hpp **** }
 472              		.loc 2 113 5 is_stmt 1
 113:src/../h/Riscv.hpp **** }
 473              		.loc 2 113 12 is_stmt 0
 474 01c0 833784FB 		ld	a5,-72(s0)
 475              	.LBE75:
 476              	.LBE74:
  71:src/Riscv.cpp ****             w_sepc(r_sepc() + 4);
 477              		.loc 1 71 19
 478 01c4 93874700 		addi	a5,a5,4
 479              	.LVL28:
 480              	.LBB76:
 481              	.LBB77:
 118:src/../h/Riscv.hpp **** }
 482              		.loc 2 118 5 is_stmt 1
 118:src/../h/Riscv.hpp **** }
 483              		.loc 2 118 65 is_stmt 0
 484              	#APP
 485              	# 118 "src/../h/Riscv.hpp" 1
 119:src/../h/Riscv.hpp **** 
 486              		csrw sepc, a5
 487              	# 0 "" 2
 488              		.loc 2 119 1
 489              	#NO_APP
 490 01cc 6FF05FEE 		j	.L3
 491              	.LVL29:
 492              	.L17:
 493              	.LBE77:
 494              	.LBE76:
 495              	.LBE73:
 496              	.LBB78:
 497              	.LBB64:
  74:src/Riscv.cpp ****             uint64 sepc = r_sepc() + 4;
 498              		.loc 1 74 13 is_stmt 1
 499              	.LBB65:
 500              	.LBB66:
 111:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 501              		.loc 2 111 5
 112:src/../h/Riscv.hpp ****     return sepc;
 502              		.loc 2 112 5
 112:src/../h/Riscv.hpp ****     return sepc;
 503              		.loc 2 112 64 is_stmt 0
 504              	#APP
 505              	# 112 "src/../h/Riscv.hpp" 1
 506              		csrr a5, sepc
 507              	# 0 "" 2
 508              	.LVL30:
 509              	#NO_APP
 510 01d4 2334F4FC 		sd	a5,-56(s0)
 113:src/../h/Riscv.hpp **** }
 511              		.loc 2 113 5 is_stmt 1
GAS LISTING /tmp/ccjHiniQ.s 			page 17


 113:src/../h/Riscv.hpp **** }
 512              		.loc 2 113 12 is_stmt 0
 513 01d8 833484FC 		ld	s1,-56(s0)
 514              	.LBE66:
 515              	.LBE65:
  74:src/Riscv.cpp ****             uint64 sepc = r_sepc() + 4;
 516              		.loc 1 74 38
 517 01dc 93844400 		addi	s1,s1,4
 518              	.LVL31:
  75:src/Riscv.cpp ****             uint64 sstatus = r_sstatus();
 519              		.loc 1 75 13 is_stmt 1
 520              	.LBB67:
 521              	.LBB68:
 171:src/../h/Riscv.hpp **** 
 172:src/../h/Riscv.hpp **** inline void Riscv::mc_sstatus(uint64 mask)
 173:src/../h/Riscv.hpp **** {
 174:src/../h/Riscv.hpp ****     __asm__ volatile ("csrc sstatus, %[mask]" : : [mask] "r"(mask));
 175:src/../h/Riscv.hpp **** }
 176:src/../h/Riscv.hpp **** 
 177:src/../h/Riscv.hpp **** inline uint64 Riscv::r_sstatus()
 178:src/../h/Riscv.hpp **** {
 179:src/../h/Riscv.hpp ****     uint64 volatile sstatus;
 522              		.loc 2 179 5
 180:src/../h/Riscv.hpp ****     __asm__ volatile ("csrr %[sstatus], sstatus" : [sstatus] "=r"(sstatus));
 523              		.loc 2 180 5
 524              		.loc 2 180 76 is_stmt 0
 525              	#APP
 526              	# 180 "src/../h/Riscv.hpp" 1
 181              	    return sstatus;
 527              		csrr a5, sstatus
 528              	# 0 "" 2
 529              	#NO_APP
 530 01e4 2330F4FC 		sd	a5,-64(s0)
 531              		.loc 2 181 5 is_stmt 1
 532              		.loc 2 181 12 is_stmt 0
 533 01e8 033904FC 		ld	s2,-64(s0)
 534              	.LVL32:
 535              	.LBE68:
 536              	.LBE67:
  77:src/Riscv.cpp ****             CCB::dispatch();
 537              		.loc 1 77 13 is_stmt 1
  77:src/Riscv.cpp ****             CCB::dispatch();
 538              		.loc 1 77 26 is_stmt 0
 539 01ec 97000000 		call	_ZN3CCB8dispatchEv@plt
 539      E7800000 
 540              	.LVL33:
  78:src/Riscv.cpp ****             w_sstatus(sstatus);
 541              		.loc 1 78 13 is_stmt 1
 542              	.LBB69:
 543              	.LBB70:
 182:src/../h/Riscv.hpp **** }
 183:src/../h/Riscv.hpp **** 
 184:src/../h/Riscv.hpp **** inline void Riscv::w_sstatus(uint64 sstatus)
 185:src/../h/Riscv.hpp **** {
 186:src/../h/Riscv.hpp ****     __asm__ volatile ("csrw sstatus, %[sstatus]" : : [sstatus] "r"(sstatus));
 544              		.loc 2 186 5
 545              		.loc 2 186 77 is_stmt 0
GAS LISTING /tmp/ccjHiniQ.s 			page 18


 546              	#APP
 547              	# 186 "src/../h/Riscv.hpp" 1
 187              	}
 548              		csrw sstatus, s2
 549              	# 0 "" 2
 550              	.LVL34:
 551              	#NO_APP
 552              	.LBE70:
 553              	.LBE69:
  79:src/Riscv.cpp ****             w_sepc(sepc);
 554              		.loc 1 79 13 is_stmt 1
 555              	.LBB71:
 556              	.LBB72:
 118:src/../h/Riscv.hpp **** }
 557              		.loc 2 118 5
 118:src/../h/Riscv.hpp **** }
 558              		.loc 2 118 65 is_stmt 0
 559              	#APP
 560              	# 118 "src/../h/Riscv.hpp" 1
 119:src/../h/Riscv.hpp **** 
 561              		csrw sepc, s1
 562              	# 0 "" 2
 563              		.loc 2 119 1
 564              	#NO_APP
 565 01fc 6FF05FEB 		j	.L3
 566              	.LVL35:
 567              	.L13:
 568              	.LBE72:
 569              	.LBE71:
 570              	.LBE64:
 571              	.LBE78:
 572              	.LBE85:
 573              	.LBE93:
 574              	.LBE96:
 575              	.LBE99:
  89:src/Riscv.cpp ****         console_handler();
 576              		.loc 1 89 9 is_stmt 1
  89:src/Riscv.cpp ****         console_handler();
 577              		.loc 1 89 24 is_stmt 0
 578 0200 97000000 		call	console_handler@plt
 578      E7800000 
 579              	.LVL36:
 580 0208 6FF09FEA 		j	.L3
 581              	.LBE103:
 582              	.LBE108:
 583              		.cfi_endproc
 584              	.LFE41:
 586              	.Letext0:
 587              		.file 4 "src/../h/../lib/hw.h"
 588              		.file 5 "src/../h/MemoryAllocator.hpp"
 589              		.file 6 "src/../h/print.hpp"
 590              		.file 7 "src/../lib/console.h"
GAS LISTING /tmp/ccjHiniQ.s 			page 19


DEFINED SYMBOLS
                            *ABS*:0000000000000000 Riscv.cpp
     /tmp/ccjHiniQ.s:9      .text:0000000000000000 _ZN5Riscv10popSppSpieEv
     /tmp/ccjHiniQ.s:13     .text:0000000000000000 .L0 
     /tmp/ccjHiniQ.s:14     .text:0000000000000000 .L0 
     /tmp/ccjHiniQ.s:15     .text:0000000000000004 .L0 
     /tmp/ccjHiniQ.s:17     .text:0000000000000008 .L0 
     /tmp/ccjHiniQ.s:19     .text:000000000000000c .L0 
     /tmp/ccjHiniQ.s:21     .text:000000000000000c .L0 
       src/Riscv.cpp:23     .text:000000000000000c .L0 
     /tmp/ccjHiniQ.s:27     .text:0000000000000010 .L0 
       src/Riscv.cpp:24     .text:0000000000000010 .L0 
     /tmp/ccjHiniQ.s:37     .text:0000000000000014 .L0 
     /tmp/ccjHiniQ.s:38     .text:0000000000000014 .L0 
     /tmp/ccjHiniQ.s:39     .text:0000000000000014 .L0 
     /tmp/ccjHiniQ.s:49     .text:000000000000001c .L0 
       src/Riscv.cpp:26     .text:000000000000001c .L0 
     /tmp/ccjHiniQ.s:56     .text:0000000000000020 .L0 
     /tmp/ccjHiniQ.s:57     .text:0000000000000024 .L0 
     /tmp/ccjHiniQ.s:58     .text:0000000000000024 .L0 
     /tmp/ccjHiniQ.s:60     .text:0000000000000028 .L0 
     /tmp/ccjHiniQ.s:62     .text:000000000000002c .L0 
     /tmp/ccjHiniQ.s:76     .text:000000000000002c _ZN5Riscv16interruptHandlerEv
     /tmp/ccjHiniQ.s:79     .text:000000000000002c .L0 
     /tmp/ccjHiniQ.s:80     .text:000000000000002c .L0 
     /tmp/ccjHiniQ.s:81     .text:0000000000000030 .L0 
     /tmp/ccjHiniQ.s:86     .text:0000000000000040 .L0 
     /tmp/ccjHiniQ.s:87     .text:0000000000000040 .L0 
     /tmp/ccjHiniQ.s:88     .text:0000000000000040 .L0 
     /tmp/ccjHiniQ.s:89     .text:0000000000000040 .L0 
     /tmp/ccjHiniQ.s:91     .text:0000000000000044 .L0 
     /tmp/ccjHiniQ.s:95     .text:0000000000000044 .L0 
     /tmp/ccjHiniQ.s:96     .text:0000000000000044 .L0 
     /tmp/ccjHiniQ.s:97     .text:0000000000000044 .L0 
  src/../h/Riscv.hpp:100    .text:0000000000000044 .L0 
     /tmp/ccjHiniQ.s:105    .text:000000000000004c .L0 
     /tmp/ccjHiniQ.s:106    .text:000000000000004c .L0 
     /tmp/ccjHiniQ.s:112    .text:0000000000000050 .L0 
     /tmp/ccjHiniQ.s:120    .text:0000000000000060 .L0 
     /tmp/ccjHiniQ.s:121    .text:0000000000000060 .L0 
     /tmp/ccjHiniQ.s:123    .text:0000000000000064 .L0 
     /tmp/ccjHiniQ.s:126    .text:000000000000006c .L0 
     /tmp/ccjHiniQ.s:131    .text:000000000000007c .L0 
     /tmp/ccjHiniQ.s:132    .text:000000000000007c .L0 
     /tmp/ccjHiniQ.s:138    .text:000000000000008c .L0 
     /tmp/ccjHiniQ.s:139    .text:000000000000008c .L0 
     /tmp/ccjHiniQ.s:140    .text:000000000000008c .L0 
  src/../h/Riscv.hpp:100    .text:000000000000008c .L0 
     /tmp/ccjHiniQ.s:148    .text:0000000000000094 .L0 
     /tmp/ccjHiniQ.s:149    .text:0000000000000094 .L0 
     /tmp/ccjHiniQ.s:153    .text:0000000000000098 .L0 
     /tmp/ccjHiniQ.s:156    .text:00000000000000a0 .L0 
     /tmp/ccjHiniQ.s:157    .text:00000000000000a0 .L0 
     /tmp/ccjHiniQ.s:164    .text:00000000000000b0 .L0 
     /tmp/ccjHiniQ.s:165    .text:00000000000000b4 .L0 
     /tmp/ccjHiniQ.s:166    .text:00000000000000b4 .L0 
     /tmp/ccjHiniQ.s:168    .text:00000000000000b8 .L0 
GAS LISTING /tmp/ccjHiniQ.s 			page 20


     /tmp/ccjHiniQ.s:169    .text:00000000000000b8 .L0 
     /tmp/ccjHiniQ.s:171    .text:00000000000000bc .L0 
     /tmp/ccjHiniQ.s:173    .text:00000000000000c0 .L0 
     /tmp/ccjHiniQ.s:175    .text:00000000000000c4 .L0 
     /tmp/ccjHiniQ.s:179    .text:00000000000000c8 .L0 
     /tmp/ccjHiniQ.s:184    .text:00000000000000c8 .L0 
     /tmp/ccjHiniQ.s:185    .text:00000000000000c8 .L0 
       src/Riscv.cpp:47     .text:00000000000000c8 .L0 
     /tmp/ccjHiniQ.s:194    .text:00000000000000cc .L0 
     /tmp/ccjHiniQ.s:207    .text:00000000000000d4 .L0 
     /tmp/ccjHiniQ.s:221    .text:00000000000000dc .L0 
     /tmp/ccjHiniQ.s:237    .text:00000000000000e4 .L0 
     /tmp/ccjHiniQ.s:240    .text:00000000000000ec .L0 
     /tmp/ccjHiniQ.s:243    .text:00000000000000f4 .L0 
     /tmp/ccjHiniQ.s:244    .text:00000000000000f4 .L0 
     /tmp/ccjHiniQ.s:252    .text:0000000000000100 .L0 
     /tmp/ccjHiniQ.s:253    .text:0000000000000100 .L0 
     /tmp/ccjHiniQ.s:259    .text:0000000000000108 .L0 
     /tmp/ccjHiniQ.s:260    .text:0000000000000108 .L0 
     /tmp/ccjHiniQ.s:265    .text:0000000000000110 .L0 
     /tmp/ccjHiniQ.s:266    .text:0000000000000110 .L0 
     /tmp/ccjHiniQ.s:267    .text:0000000000000110 .L0 
  src/../h/Riscv.hpp:112    .text:0000000000000110 .L0 
     /tmp/ccjHiniQ.s:275    .text:0000000000000118 .L0 
     /tmp/ccjHiniQ.s:276    .text:0000000000000118 .L0 
     /tmp/ccjHiniQ.s:280    .text:000000000000011c .L0 
     /tmp/ccjHiniQ.s:285    .text:0000000000000120 .L0 
  src/../h/Riscv.hpp:118    .text:0000000000000120 .L0 
     /tmp/ccjHiniQ.s:292    .text:0000000000000124 .L0 
     /tmp/ccjHiniQ.s:302    .text:0000000000000128 .L0 
     /tmp/ccjHiniQ.s:303    .text:0000000000000128 .L0 
       src/Riscv.cpp:50     .text:0000000000000128 .L0 
     /tmp/ccjHiniQ.s:310    .text:000000000000012c .L0 
     /tmp/ccjHiniQ.s:312    .text:000000000000012c .L0 
     /tmp/ccjHiniQ.s:315    .text:0000000000000134 .L0 
     /tmp/ccjHiniQ.s:316    .text:0000000000000134 .L0 
     /tmp/ccjHiniQ.s:326    .text:0000000000000144 .L0 
     /tmp/ccjHiniQ.s:327    .text:0000000000000144 .L0 
     /tmp/ccjHiniQ.s:328    .text:0000000000000144 .L0 
  src/../h/Riscv.hpp:112    .text:0000000000000144 .L0 
     /tmp/ccjHiniQ.s:336    .text:000000000000014c .L0 
     /tmp/ccjHiniQ.s:337    .text:000000000000014c .L0 
     /tmp/ccjHiniQ.s:341    .text:0000000000000150 .L0 
     /tmp/ccjHiniQ.s:346    .text:0000000000000154 .L0 
  src/../h/Riscv.hpp:118    .text:0000000000000154 .L0 
     /tmp/ccjHiniQ.s:353    .text:0000000000000158 .L0 
     /tmp/ccjHiniQ.s:362    .text:000000000000015c .L0 
     /tmp/ccjHiniQ.s:363    .text:000000000000015c .L0 
       src/Riscv.cpp:57     .text:000000000000015c .L0 
     /tmp/ccjHiniQ.s:370    .text:0000000000000160 .L0 
     /tmp/ccjHiniQ.s:372    .text:0000000000000160 .L0 
     /tmp/ccjHiniQ.s:375    .text:0000000000000168 .L0 
     /tmp/ccjHiniQ.s:376    .text:0000000000000168 .L0 
     /tmp/ccjHiniQ.s:386    .text:0000000000000178 .L0 
     /tmp/ccjHiniQ.s:387    .text:0000000000000178 .L0 
     /tmp/ccjHiniQ.s:388    .text:0000000000000178 .L0 
  src/../h/Riscv.hpp:112    .text:0000000000000178 .L0 
GAS LISTING /tmp/ccjHiniQ.s 			page 21


     /tmp/ccjHiniQ.s:396    .text:0000000000000180 .L0 
     /tmp/ccjHiniQ.s:397    .text:0000000000000180 .L0 
     /tmp/ccjHiniQ.s:401    .text:0000000000000184 .L0 
     /tmp/ccjHiniQ.s:406    .text:0000000000000188 .L0 
  src/../h/Riscv.hpp:118    .text:0000000000000188 .L0 
     /tmp/ccjHiniQ.s:413    .text:000000000000018c .L0 
     /tmp/ccjHiniQ.s:422    .text:0000000000000190 .L0 
     /tmp/ccjHiniQ.s:423    .text:0000000000000190 .L0 
     /tmp/ccjHiniQ.s:424    .text:0000000000000190 .L0 
     /tmp/ccjHiniQ.s:425    .text:0000000000000190 .L0 
       src/Riscv.cpp:66     .text:0000000000000190 .L0 
     /tmp/ccjHiniQ.s:432    .text:0000000000000194 .L0 
       src/Riscv.cpp:67     .text:0000000000000194 .L0 
     /tmp/ccjHiniQ.s:438    .text:0000000000000198 .L0 
     /tmp/ccjHiniQ.s:440    .text:0000000000000198 .L0 
     /tmp/ccjHiniQ.s:448    .text:00000000000001a8 .L0 
       src/Riscv.cpp:69     .text:00000000000001a8 .L0 
     /tmp/ccjHiniQ.s:454    .text:00000000000001ac .L0 
     /tmp/ccjHiniQ.s:456    .text:00000000000001ac .L0 
     /tmp/ccjHiniQ.s:459    .text:00000000000001b4 .L0 
     /tmp/ccjHiniQ.s:463    .text:00000000000001b8 .L0 
     /tmp/ccjHiniQ.s:464    .text:00000000000001b8 .L0 
     /tmp/ccjHiniQ.s:465    .text:00000000000001b8 .L0 
  src/../h/Riscv.hpp:112    .text:00000000000001b8 .L0 
     /tmp/ccjHiniQ.s:473    .text:00000000000001c0 .L0 
     /tmp/ccjHiniQ.s:474    .text:00000000000001c0 .L0 
     /tmp/ccjHiniQ.s:478    .text:00000000000001c4 .L0 
     /tmp/ccjHiniQ.s:483    .text:00000000000001c8 .L0 
  src/../h/Riscv.hpp:118    .text:00000000000001c8 .L0 
     /tmp/ccjHiniQ.s:490    .text:00000000000001cc .L0 
     /tmp/ccjHiniQ.s:501    .text:00000000000001d0 .L0 
     /tmp/ccjHiniQ.s:502    .text:00000000000001d0 .L0 
     /tmp/ccjHiniQ.s:503    .text:00000000000001d0 .L0 
  src/../h/Riscv.hpp:112    .text:00000000000001d0 .L0 
     /tmp/ccjHiniQ.s:512    .text:00000000000001d8 .L0 
     /tmp/ccjHiniQ.s:513    .text:00000000000001d8 .L0 
     /tmp/ccjHiniQ.s:517    .text:00000000000001dc .L0 
     /tmp/ccjHiniQ.s:522    .text:00000000000001e0 .L0 
     /tmp/ccjHiniQ.s:523    .text:00000000000001e0 .L0 
     /tmp/ccjHiniQ.s:524    .text:00000000000001e0 .L0 
  src/../h/Riscv.hpp:180    .text:00000000000001e0 .L0 
     /tmp/ccjHiniQ.s:532    .text:00000000000001e8 .L0 
     /tmp/ccjHiniQ.s:533    .text:00000000000001e8 .L0 
     /tmp/ccjHiniQ.s:538    .text:00000000000001ec .L0 
     /tmp/ccjHiniQ.s:539    .text:00000000000001ec .L0 
     /tmp/ccjHiniQ.s:544    .text:00000000000001f4 .L0 
     /tmp/ccjHiniQ.s:545    .text:00000000000001f4 .L0 
  src/../h/Riscv.hpp:186    .text:00000000000001f4 .L0 
     /tmp/ccjHiniQ.s:557    .text:00000000000001f8 .L0 
     /tmp/ccjHiniQ.s:558    .text:00000000000001f8 .L0 
  src/../h/Riscv.hpp:118    .text:00000000000001f8 .L0 
     /tmp/ccjHiniQ.s:565    .text:00000000000001fc .L0 
     /tmp/ccjHiniQ.s:577    .text:0000000000000200 .L0 
     /tmp/ccjHiniQ.s:578    .text:0000000000000200 .L0 
     /tmp/ccjHiniQ.s:583    .text:000000000000020c .L0 
     /tmp/ccjHiniQ.s:591    .text:000000000000020c .L0 
     /tmp/ccjHiniQ.s:67     .rodata.str1.8:0000000000000000 .LC0
GAS LISTING /tmp/ccjHiniQ.s 			page 22


     /tmp/ccjHiniQ.s:132    .text:000000000000007c .L0 
     /tmp/ccjHiniQ.s:70     .rodata.str1.8:0000000000000008 .LC1
     /tmp/ccjHiniQ.s:157    .text:00000000000000a0 .L0 
     /tmp/ccjHiniQ.s:244    .text:00000000000000f4 .L0 
     /tmp/ccjHiniQ.s:316    .text:0000000000000134 .L0 
     /tmp/ccjHiniQ.s:376    .text:0000000000000168 .L0 
     /tmp/ccjHiniQ.s:440    .text:0000000000000198 .L0 
     /tmp/ccjHiniQ.s:160    .text:00000000000000b0 .L3
     /tmp/ccjHiniQ.s:178    .text:00000000000000c8 .L12
     /tmp/ccjHiniQ.s:567    .text:0000000000000200 .L13
     /tmp/ccjHiniQ.s:294    .text:0000000000000128 .L14
     /tmp/ccjHiniQ.s:355    .text:000000000000015c .L15
     /tmp/ccjHiniQ.s:415    .text:0000000000000190 .L16
     /tmp/ccjHiniQ.s:492    .text:00000000000001d0 .L17
     /tmp/ccjHiniQ.s:1778   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccjHiniQ.s:3032   .debug_str:0000000000000662 .LASF119
     /tmp/ccjHiniQ.s:2938   .debug_str:000000000000038a .LASF120
     /tmp/ccjHiniQ.s:2852   .debug_str:00000000000000f4 .LASF121
     /tmp/ccjHiniQ.s:5      .text:0000000000000000 .Ltext0
     /tmp/ccjHiniQ.s:586    .text:000000000000020c .Letext0
     /tmp/ccjHiniQ.s:2810   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccjHiniQ.s:2956   .debug_str:0000000000000422 .LASF0
     /tmp/ccjHiniQ.s:2974   .debug_str:0000000000000475 .LASF1
     /tmp/ccjHiniQ.s:2940   .debug_str:0000000000000398 .LASF2
     /tmp/ccjHiniQ.s:2914   .debug_str:00000000000002e0 .LASF4
     /tmp/ccjHiniQ.s:3012   .debug_str:00000000000005d1 .LASF3
     /tmp/ccjHiniQ.s:2836   .debug_str:0000000000000087 .LASF5
     /tmp/ccjHiniQ.s:2978   .debug_str:00000000000004b6 .LASF6
     /tmp/ccjHiniQ.s:2954   .debug_str:000000000000040f .LASF7
     /tmp/ccjHiniQ.s:3042   .debug_str:0000000000000759 .LASF8
     /tmp/ccjHiniQ.s:2902   .debug_str:0000000000000279 .LASF9
     /tmp/ccjHiniQ.s:2988   .debug_str:000000000000051a .LASF10
     /tmp/ccjHiniQ.s:3036   .debug_str:0000000000000733 .LASF11
     /tmp/ccjHiniQ.s:2842   .debug_str:00000000000000a5 .LASF12
     /tmp/ccjHiniQ.s:2816   .debug_str:0000000000000022 .LASF13
     /tmp/ccjHiniQ.s:2856   .debug_str:000000000000011d .LASF14
     /tmp/ccjHiniQ.s:3006   .debug_str:000000000000059d .LASF15
     /tmp/ccjHiniQ.s:2866   .debug_str:0000000000000156 .LASF16
     /tmp/ccjHiniQ.s:2972   .debug_str:000000000000046f .LASF63
     /tmp/ccjHiniQ.s:2870   .debug_str:0000000000000180 .LASF122
     /tmp/ccjHiniQ.s:2864   .debug_str:000000000000014a .LASF17
     /tmp/ccjHiniQ.s:2928   .debug_str:0000000000000337 .LASF18
     /tmp/ccjHiniQ.s:2838   .debug_str:000000000000008e .LASF19
     /tmp/ccjHiniQ.s:2908   .debug_str:00000000000002b1 .LASF20
     /tmp/ccjHiniQ.s:2986   .debug_str:00000000000004fc .LASF22
     /tmp/ccjHiniQ.s:2878   .debug_str:00000000000001cc .LASF21
     /tmp/ccjHiniQ.s:2948   .debug_str:00000000000003d0 .LASF23
     /tmp/ccjHiniQ.s:3002   .debug_str:000000000000057b .LASF24
     /tmp/ccjHiniQ.s:3062   .debug_str:00000000000007e2 .LASF25
     /tmp/ccjHiniQ.s:2834   .debug_str:0000000000000079 .LASF26
     /tmp/ccjHiniQ.s:2886   .debug_str:0000000000000214 .LASF27
     /tmp/ccjHiniQ.s:3022   .debug_str:0000000000000622 .LASF28
     /tmp/ccjHiniQ.s:2814   .debug_str:0000000000000008 .LASF29
     /tmp/ccjHiniQ.s:2818   .debug_str:0000000000000032 .LASF30
     /tmp/ccjHiniQ.s:3020   .debug_str:000000000000060d .LASF32
     /tmp/ccjHiniQ.s:2884   .debug_str:000000000000020b .LASF34
     /tmp/ccjHiniQ.s:2882   .debug_str:00000000000001f6 .LASF36
GAS LISTING /tmp/ccjHiniQ.s 			page 23


     /tmp/ccjHiniQ.s:3016   .debug_str:00000000000005f6 .LASF31
     /tmp/ccjHiniQ.s:2992   .debug_str:0000000000000539 .LASF33
     /tmp/ccjHiniQ.s:3030   .debug_str:000000000000065b .LASF35
     /tmp/ccjHiniQ.s:3026   .debug_str:0000000000000636 .LASF37
     /tmp/ccjHiniQ.s:2898   .debug_str:000000000000026b .LASF38
     /tmp/ccjHiniQ.s:2868   .debug_str:000000000000016c .LASF39
     /tmp/ccjHiniQ.s:2812   .debug_str:0000000000000000 .LASF40
     /tmp/ccjHiniQ.s:2906   .debug_str:000000000000029d .LASF41
     /tmp/ccjHiniQ.s:2890   .debug_str:0000000000000237 .LASF42
     /tmp/ccjHiniQ.s:2848   .debug_str:00000000000000da .LASF43
     /tmp/ccjHiniQ.s:3066   .debug_str:0000000000000805 .LASF44
     /tmp/ccjHiniQ.s:2892   .debug_str:000000000000023f .LASF45
     /tmp/ccjHiniQ.s:2958   .debug_str:000000000000042f .LASF46
     /tmp/ccjHiniQ.s:3056   .debug_str:00000000000007c5 .LASF47
     /tmp/ccjHiniQ.s:2832   .debug_str:0000000000000072 .LASF48
     /tmp/ccjHiniQ.s:2896   .debug_str:0000000000000258 .LASF49
     /tmp/ccjHiniQ.s:2900   .debug_str:0000000000000273 .LASF50
     /tmp/ccjHiniQ.s:3028   .debug_str:0000000000000649 .LASF51
     /tmp/ccjHiniQ.s:2828   .debug_str:0000000000000060 .LASF52
     /tmp/ccjHiniQ.s:3072   .debug_str:000000000000081c .LASF53
     /tmp/ccjHiniQ.s:3064   .debug_str:00000000000007fa .LASF54
     /tmp/ccjHiniQ.s:3010   .debug_str:00000000000005b9 .LASF55
     /tmp/ccjHiniQ.s:2920   .debug_str:00000000000002f5 .LASF56
     /tmp/ccjHiniQ.s:2934   .debug_str:0000000000000362 .LASF57
     /tmp/ccjHiniQ.s:2854   .debug_str:0000000000000113 .LASF58
     /tmp/ccjHiniQ.s:2910   .debug_str:00000000000002c2 .LASF59
     /tmp/ccjHiniQ.s:2946   .debug_str:00000000000003c6 .LASF74
     /tmp/ccjHiniQ.s:2904   .debug_str:0000000000000287 .LASF76
     /tmp/ccjHiniQ.s:2844   .debug_str:00000000000000b5 .LASF78
     /tmp/ccjHiniQ.s:2998   .debug_str:0000000000000559 .LASF60
     /tmp/ccjHiniQ.s:2950   .debug_str:00000000000003ee .LASF61
     /tmp/ccjHiniQ.s:3054   .debug_str:00000000000007c0 .LASF62
     /tmp/ccjHiniQ.s:2936   .debug_str:000000000000037a .LASF64
     /tmp/ccjHiniQ.s:2826   .debug_str:0000000000000056 .LASF123
     /tmp/ccjHiniQ.s:2880   .debug_str:00000000000001dd .LASF68
     /tmp/ccjHiniQ.s:2982   .debug_str:00000000000004d4 .LASF65
     /tmp/ccjHiniQ.s:2952   .debug_str:00000000000003f3 .LASF66
     /tmp/ccjHiniQ.s:2970   .debug_str:0000000000000466 .LASF67
     /tmp/ccjHiniQ.s:2874   .debug_str:0000000000000199 .LASF69
     /tmp/ccjHiniQ.s:2872   .debug_str:000000000000018f .LASF70
     /tmp/ccjHiniQ.s:3048   .debug_str:0000000000000785 .LASF71
     /tmp/ccjHiniQ.s:3060   .debug_str:00000000000007dd .LASF72
     /tmp/ccjHiniQ.s:3000   .debug_str:000000000000055e .LASF73
     /tmp/ccjHiniQ.s:3070   .debug_str:0000000000000812 .LASF75
     /tmp/ccjHiniQ.s:2976   .debug_str:0000000000000488 .LASF77
     /tmp/ccjHiniQ.s:2824   .debug_str:000000000000004e .LASF79
     /tmp/ccjHiniQ.s:3038   .debug_str:0000000000000742 .LASF80
     /tmp/ccjHiniQ.s:3046   .debug_str:0000000000000779 .LASF81
     /tmp/ccjHiniQ.s:3052   .debug_str:00000000000007b3 .LASF82
     /tmp/ccjHiniQ.s:2830   .debug_str:0000000000000066 .LASF83
     /tmp/ccjHiniQ.s:3018   .debug_str:00000000000005fd .LASF84
     /tmp/ccjHiniQ.s:3034   .debug_str:0000000000000726 .LASF85
     /tmp/ccjHiniQ.s:2980   .debug_str:00000000000004c9 .LASF124
     /tmp/ccjHiniQ.s:2966   .debug_str:000000000000044a .LASF125
     /tmp/ccjHiniQ.s:2942   .debug_str:00000000000003a6 .LASF86
     /tmp/ccjHiniQ.s:3004   .debug_str:0000000000000586 .LASF87
     /tmp/ccjHiniQ.s:3044   .debug_str:0000000000000769 .LASF88
GAS LISTING /tmp/ccjHiniQ.s 			page 24


     /tmp/ccjHiniQ.s:2984   .debug_str:00000000000004d9 .LASF89
     /tmp/ccjHiniQ.s:2996   .debug_str:0000000000000554 .LASF126
     /tmp/ccjHiniQ.s:3008   .debug_str:00000000000005b3 .LASF90
     /tmp/ccjHiniQ.s:2990   .debug_str:0000000000000529 .LASF91
     /tmp/ccjHiniQ.s:2888   .debug_str:000000000000022f .LASF127
     /tmp/ccjHiniQ.s:2960   .debug_str:0000000000000436 .LASF92
     /tmp/ccjHiniQ.s:3014   .debug_str:00000000000005e3 .LASF93
     /tmp/ccjHiniQ.s:2930   .debug_str:0000000000000344 .LASF94
     /tmp/ccjHiniQ.s:2846   .debug_str:00000000000000c1 .LASF95
     /tmp/ccjHiniQ.s:2944   .debug_str:00000000000003b2 .LASF128
     /tmp/ccjHiniQ.s:2918   .debug_str:00000000000002f0 .LASF96
     /tmp/ccjHiniQ.s:2962   .debug_str:000000000000043f .LASF97
     /tmp/ccjHiniQ.s:2964   .debug_str:0000000000000445 .LASF98
     /tmp/ccjHiniQ.s:2922   .debug_str:0000000000000300 .LASF99
     /tmp/ccjHiniQ.s:2916   .debug_str:00000000000002e7 .LASF100
     /tmp/ccjHiniQ.s:2862   .debug_str:000000000000013c .LASF101
     /tmp/ccjHiniQ.s:2924   .debug_str:0000000000000308 .LASF102
     /tmp/ccjHiniQ.s:2840   .debug_str:000000000000009a .LASF129
     /tmp/ccjHiniQ.s:2894   .debug_str:0000000000000253 .LASF103
     /tmp/ccjHiniQ.s:2858   .debug_str:0000000000000129 .LASF104
     /tmp/ccjHiniQ.s:77     .text:000000000000002c .LFB41
     /tmp/ccjHiniQ.s:584    .text:000000000000020c .LFE41
     /tmp/ccjHiniQ.s:2820   .debug_str:000000000000003b .LASF105
     /tmp/ccjHiniQ.s:2622   .debug_loc:0000000000000000 .LLST1
     /tmp/ccjHiniQ.s:2798   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccjHiniQ.s:2926   .debug_str:0000000000000330 .LASF106
     /tmp/ccjHiniQ.s:2637   .debug_loc:0000000000000049 .LLST2
     /tmp/ccjHiniQ.s:300    .text:0000000000000128 .LBB88
     /tmp/ccjHiniQ.s:358    .text:000000000000015c .LBE88
     /tmp/ccjHiniQ.s:2860   .debug_str:0000000000000132 .LASF107
     /tmp/ccjHiniQ.s:2660   .debug_loc:00000000000000b8 .LLST16
     /tmp/ccjHiniQ.s:324    .text:0000000000000144 .LBB89
     /tmp/ccjHiniQ.s:339    .text:0000000000000150 .LBE89
     /tmp/ccjHiniQ.s:343    .text:0000000000000154 .LBB91
     /tmp/ccjHiniQ.s:357    .text:000000000000015c .LBE91
     /tmp/ccjHiniQ.s:2672   .debug_loc:00000000000000ef .LLST17
     /tmp/ccjHiniQ.s:313    .text:0000000000000134 .LVL16
     /tmp/ccjHiniQ.s:360    .text:000000000000015c .LBB80
     /tmp/ccjHiniQ.s:418    .text:0000000000000190 .LBE80
     /tmp/ccjHiniQ.s:2912   .debug_str:00000000000002d8 .LASF108
     /tmp/ccjHiniQ.s:2679   .debug_loc:0000000000000112 .LLST14
     /tmp/ccjHiniQ.s:384    .text:0000000000000178 .LBB81
     /tmp/ccjHiniQ.s:399    .text:0000000000000184 .LBE81
     /tmp/ccjHiniQ.s:403    .text:0000000000000188 .LBB83
     /tmp/ccjHiniQ.s:417    .text:0000000000000190 .LBE83
     /tmp/ccjHiniQ.s:2691   .debug_loc:0000000000000149 .LLST15
     /tmp/ccjHiniQ.s:373    .text:0000000000000168 .LVL20
     /tmp/ccjHiniQ.s:420    .text:0000000000000190 .LBB73
     /tmp/ccjHiniQ.s:495    .text:00000000000001d0 .LBE73
     /tmp/ccjHiniQ.s:3024   .debug_str:000000000000062f .LASF109
     /tmp/ccjHiniQ.s:2698   .debug_loc:000000000000016c .LLST10
     /tmp/ccjHiniQ.s:2705   .debug_loc:000000000000018f .LLST11
     /tmp/ccjHiniQ.s:2712   .debug_loc:00000000000001b2 .LLST12
     /tmp/ccjHiniQ.s:461    .text:00000000000001b8 .LBB74
     /tmp/ccjHiniQ.s:476    .text:00000000000001c4 .LBE74
     /tmp/ccjHiniQ.s:480    .text:00000000000001c8 .LBB76
     /tmp/ccjHiniQ.s:494    .text:00000000000001d0 .LBE76
GAS LISTING /tmp/ccjHiniQ.s 			page 25


     /tmp/ccjHiniQ.s:2719   .debug_loc:00000000000001d5 .LLST13
     /tmp/ccjHiniQ.s:457    .text:00000000000001b4 .LVL27
     /tmp/ccjHiniQ.s:497    .text:00000000000001d0 .LBB64
     /tmp/ccjHiniQ.s:570    .text:0000000000000200 .LBE64
     /tmp/ccjHiniQ.s:2968   .debug_str:0000000000000461 .LASF110
     /tmp/ccjHiniQ.s:2726   .debug_loc:00000000000001f8 .LLST6
     /tmp/ccjHiniQ.s:2994   .debug_str:000000000000054c .LASF111
     /tmp/ccjHiniQ.s:2733   .debug_loc:000000000000021b .LLST7
     /tmp/ccjHiniQ.s:499    .text:00000000000001d0 .LBB65
     /tmp/ccjHiniQ.s:515    .text:00000000000001dc .LBE65
     /tmp/ccjHiniQ.s:520    .text:00000000000001e0 .LBB67
     /tmp/ccjHiniQ.s:536    .text:00000000000001ec .LBE67
     /tmp/ccjHiniQ.s:542    .text:00000000000001f4 .LBB69
     /tmp/ccjHiniQ.s:553    .text:00000000000001f8 .LBE69
     /tmp/ccjHiniQ.s:2740   .debug_loc:000000000000023e .LLST8
     /tmp/ccjHiniQ.s:555    .text:00000000000001f8 .LBB71
     /tmp/ccjHiniQ.s:569    .text:0000000000000200 .LBE71
     /tmp/ccjHiniQ.s:2747   .debug_loc:0000000000000261 .LLST9
     /tmp/ccjHiniQ.s:540    .text:00000000000001f4 .LVL33
     /tmp/ccjHiniQ.s:248    .text:0000000000000100 .LBB58
     /tmp/ccjHiniQ.s:257    .text:0000000000000108 .LBE58
     /tmp/ccjHiniQ.s:2754   .debug_loc:0000000000000284 .LLST3
     /tmp/ccjHiniQ.s:2762   .debug_loc:00000000000002a8 .LLST4
     /tmp/ccjHiniQ.s:263    .text:0000000000000110 .LBB60
     /tmp/ccjHiniQ.s:278    .text:000000000000011c .LBE60
     /tmp/ccjHiniQ.s:282    .text:0000000000000120 .LBB62
     /tmp/ccjHiniQ.s:296    .text:0000000000000128 .LBE62
     /tmp/ccjHiniQ.s:2769   .debug_loc:00000000000002cb .LLST5
     /tmp/ccjHiniQ.s:261    .text:0000000000000110 .LVL12
     /tmp/ccjHiniQ.s:93     .text:0000000000000044 .LBB47
     /tmp/ccjHiniQ.s:109    .text:0000000000000050 .LBE47
     /tmp/ccjHiniQ.s:136    .text:000000000000008c .LBB51
     /tmp/ccjHiniQ.s:151    .text:0000000000000098 .LBE51
     /tmp/ccjHiniQ.s:134    .text:000000000000008c .LVL3
     /tmp/ccjHiniQ.s:154    .text:00000000000000a0 .LVL4
     /tmp/ccjHiniQ.s:159    .text:00000000000000b0 .LVL5
     /tmp/ccjHiniQ.s:579    .text:0000000000000208 .LVL36
     /tmp/ccjHiniQ.s:10     .text:0000000000000000 .LFB40
     /tmp/ccjHiniQ.s:63     .text:000000000000002c .LFE40
     /tmp/ccjHiniQ.s:34     .text:0000000000000014 .LBB45
     /tmp/ccjHiniQ.s:47     .text:000000000000001c .LBE45
     /tmp/ccjHiniQ.s:2776   .debug_loc:00000000000002ee .LLST0
     /tmp/ccjHiniQ.s:3058   .debug_str:00000000000007d8 .LASF130
     /tmp/ccjHiniQ.s:2850   .debug_str:00000000000000ee .LASF112
     /tmp/ccjHiniQ.s:3068   .debug_str:000000000000080d .LASF113
     /tmp/ccjHiniQ.s:2876   .debug_str:00000000000001b9 .LASF114
     /tmp/ccjHiniQ.s:2822   .debug_str:0000000000000042 .LASF116
     /tmp/ccjHiniQ.s:3040   .debug_str:0000000000000747 .LASF115
     /tmp/ccjHiniQ.s:3050   .debug_str:00000000000007a6 .LASF117
     /tmp/ccjHiniQ.s:2932   .debug_str:0000000000000352 .LASF118
     /tmp/ccjHiniQ.s:107    .text:0000000000000050 .LVL2
     /tmp/ccjHiniQ.s:177    .text:00000000000000c8 .LVL6
     /tmp/ccjHiniQ.s:195    .text:00000000000000d0 .LVL8
     /tmp/ccjHiniQ.s:566    .text:0000000000000200 .LVL35
     /tmp/ccjHiniQ.s:190    .text:00000000000000cc .LVL7
     /tmp/ccjHiniQ.s:245    .text:00000000000000fc .LVL9
     /tmp/ccjHiniQ.s:293    .text:0000000000000128 .LVL14
GAS LISTING /tmp/ccjHiniQ.s 			page 26


     /tmp/ccjHiniQ.s:354    .text:000000000000015c .LVL18
     /tmp/ccjHiniQ.s:414    .text:0000000000000190 .LVL22
     /tmp/ccjHiniQ.s:441    .text:00000000000001a0 .LVL25
     /tmp/ccjHiniQ.s:491    .text:00000000000001d0 .LVL29
     /tmp/ccjHiniQ.s:508    .text:00000000000001d4 .LVL30
     /tmp/ccjHiniQ.s:308    .text:000000000000012c .LVL15
     /tmp/ccjHiniQ.s:342    .text:0000000000000154 .LVL17
     /tmp/ccjHiniQ.s:368    .text:0000000000000160 .LVL19
     /tmp/ccjHiniQ.s:402    .text:0000000000000188 .LVL21
     /tmp/ccjHiniQ.s:430    .text:0000000000000194 .LVL23
     /tmp/ccjHiniQ.s:436    .text:0000000000000198 .LVL24
     /tmp/ccjHiniQ.s:452    .text:00000000000001ac .LVL26
     /tmp/ccjHiniQ.s:479    .text:00000000000001c8 .LVL28
     /tmp/ccjHiniQ.s:518    .text:00000000000001e0 .LVL31
     /tmp/ccjHiniQ.s:534    .text:00000000000001ec .LVL32
     /tmp/ccjHiniQ.s:550    .text:00000000000001f8 .LVL34
     /tmp/ccjHiniQ.s:247    .text:0000000000000100 .LVL10
     /tmp/ccjHiniQ.s:255    .text:0000000000000108 .LVL11
     /tmp/ccjHiniQ.s:281    .text:0000000000000120 .LVL13
     /tmp/ccjHiniQ.s:32     .text:0000000000000014 .LVL0
     /tmp/ccjHiniQ.s:44     .text:000000000000001c .LVL1
     /tmp/ccjHiniQ.s:592    .debug_info:0000000000000000 .Ldebug_info0
     /tmp/ccjHiniQ.s:182    .text:00000000000000c8 .LBB53
     /tmp/ccjHiniQ.s:198    .text:00000000000000d4 .LBE53
     /tmp/ccjHiniQ.s:204    .text:00000000000000d4 .LBB97
     /tmp/ccjHiniQ.s:211    .text:00000000000000dc .LBE97
     /tmp/ccjHiniQ.s:217    .text:00000000000000dc .LBB98
     /tmp/ccjHiniQ.s:226    .text:00000000000000e4 .LBE98
     /tmp/ccjHiniQ.s:232    .text:00000000000000e4 .LBB99
     /tmp/ccjHiniQ.s:575    .text:0000000000000200 .LBE99

UNDEFINED SYMBOLS
_Z11printStringPKc
_Z12printIntegerm
_ZN3CCB7runningE
_ZN3CCB5yieldEv
_ZN15MemoryAllocator8allocateEm
backupSP
_ZN15MemoryAllocator4freeEPv
_ZN3CCB15createCoroutineEPFvPvES0_
_ZN3CCB8dispatchEv
console_handler
