* Z:\mnt\design.r\spice\examples\4370.asc
M§Q1 N007 N011 IN1 IN1 Si4864DY
C1 N010 IN1 39n
V1 IN1 0 PWL(0 0 1m 12)
C2 N009 0 0.18µ
R1 N008 0 301K
R2 N007 N006 100K
I1 OUT 0 PULSE(0 6 10u 100u 100u 10 20)
R3 N007 OUT 2m
R4 N001 OUT 2m
R5 N005 N001 100K
C3 OUT 0 100µ
M§Q2 N001 N003 IN2 IN2 Si4864DY
C4 N002 IN2 39n
V2 IN2 0 PWL(0 0 1m 11 100m 11 9.9 13)
C5 N004 0 0.1µ
XU1 0 N008 N009 IN1 N011 N010 N007 N006 N005 N001 N002 N003 IN2 N004 0 0 LTC4370
C6 N008 0 1p
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 10
.lib LTC4370.sub
.backanno
.end
