Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Sun May 27 11:15:16 2018
| Host             : fu-Win10 running 64-bit major release  (build 9200)
| Command          : report_power -file SAD_power_routed.rpt -pb SAD_power_summary_routed.pb -rpx SAD_power_routed.rpx
| Design           : SAD
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.107 |
| Dynamic (W)              | 0.005 |
| Device Static (W)        | 0.102 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 83.8  |
| Junction Temperature (C) | 26.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| Slice Logic    |    <0.001 |      217 |       --- |             --- |
|   LUT as Logic |    <0.001 |       56 |     17600 |            0.32 |
|   Register     |    <0.001 |       82 |     35200 |            0.23 |
|   CARRY4       |    <0.001 |       11 |      4400 |            0.25 |
|   Others       |     0.000 |       38 |       --- |             --- |
| Signals        |    <0.001 |      182 |       --- |             --- |
| I/O            |     0.003 |       36 |       100 |           36.00 |
| Static Power   |     0.102 |          |           |                 |
| Total          |     0.107 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.006 |       0.002 |      0.004 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------+-----------------+
| Clock      | Domain | Constraint (ns) |
+------------+--------+-----------------+
| PL_CLK_125 | CLK    |             8.0 |
+------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+-----------+
| Name                  | Power (W) |
+-----------------------+-----------+
| SAD                   |     0.005 |
|   cnt                 |    <0.001 |
|   reg_PA              |    <0.001 |
|     reg_gen[0].i_dff  |    <0.001 |
|     reg_gen[1].i_dff  |    <0.001 |
|     reg_gen[2].i_dff  |    <0.001 |
|     reg_gen[3].i_dff  |    <0.001 |
|     reg_gen[4].i_dff  |    <0.001 |
|     reg_gen[5].i_dff  |    <0.001 |
|     reg_gen[6].i_dff  |    <0.001 |
|     reg_gen[7].i_dff  |    <0.001 |
|   reg_PB              |    <0.001 |
|     reg_gen[0].i_dff  |    <0.001 |
|     reg_gen[1].i_dff  |    <0.001 |
|     reg_gen[2].i_dff  |    <0.001 |
|     reg_gen[3].i_dff  |    <0.001 |
|     reg_gen[4].i_dff  |    <0.001 |
|     reg_gen[5].i_dff  |    <0.001 |
|     reg_gen[6].i_dff  |    <0.001 |
|     reg_gen[7].i_dff  |    <0.001 |
|   reg_loop            |    <0.001 |
|     reg_gen[0].i_dff  |    <0.001 |
|     reg_gen[10].i_dff |    <0.001 |
|     reg_gen[11].i_dff |    <0.001 |
|     reg_gen[12].i_dff |    <0.001 |
|     reg_gen[13].i_dff |    <0.001 |
|     reg_gen[14].i_dff |    <0.001 |
|     reg_gen[15].i_dff |    <0.001 |
|     reg_gen[1].i_dff  |    <0.001 |
|     reg_gen[2].i_dff  |    <0.001 |
|     reg_gen[3].i_dff  |    <0.001 |
|     reg_gen[4].i_dff  |    <0.001 |
|     reg_gen[5].i_dff  |    <0.001 |
|     reg_gen[6].i_dff  |    <0.001 |
|     reg_gen[7].i_dff  |    <0.001 |
|     reg_gen[8].i_dff  |    <0.001 |
|     reg_gen[9].i_dff  |    <0.001 |
|   reg_out             |    <0.001 |
|     reg_gen[0].i_dff  |    <0.001 |
|     reg_gen[10].i_dff |    <0.001 |
|     reg_gen[11].i_dff |    <0.001 |
|     reg_gen[12].i_dff |    <0.001 |
|     reg_gen[13].i_dff |    <0.001 |
|     reg_gen[14].i_dff |    <0.001 |
|     reg_gen[15].i_dff |    <0.001 |
|     reg_gen[1].i_dff  |    <0.001 |
|     reg_gen[2].i_dff  |    <0.001 |
|     reg_gen[3].i_dff  |    <0.001 |
|     reg_gen[4].i_dff  |    <0.001 |
|     reg_gen[5].i_dff  |    <0.001 |
|     reg_gen[6].i_dff  |    <0.001 |
|     reg_gen[7].i_dff  |    <0.001 |
|     reg_gen[8].i_dff  |    <0.001 |
|     reg_gen[9].i_dff  |    <0.001 |
|   siso                |    <0.001 |
|     SISOgen[0].i_dff  |    <0.001 |
|     SISOgen[1].i_dff  |    <0.001 |
|   sub                 |    <0.001 |
+-----------------------+-----------+


