DECL|CY_I2S_BAD_PARAM|enumerator|CY_I2S_BAD_PARAM = CY_I2S_ID | CY_PDL_STATUS_ERROR | 0x01UL /**< One or more invalid parameters. */
DECL|CY_I2S_DRV_VERSION_MAJOR|macro|CY_I2S_DRV_VERSION_MAJOR
DECL|CY_I2S_DRV_VERSION_MINOR|macro|CY_I2S_DRV_VERSION_MINOR
DECL|CY_I2S_H|macro|CY_I2S_H
DECL|CY_I2S_I2S_MODE|enumerator|CY_I2S_I2S_MODE = 1U, /**< I2S mode. */
DECL|CY_I2S_ID|macro|CY_I2S_ID
DECL|CY_I2S_INTR_MASK|macro|CY_I2S_INTR_MASK
DECL|CY_I2S_INTR_RX_FULL|macro|CY_I2S_INTR_RX_FULL
DECL|CY_I2S_INTR_RX_NOT_EMPTY|macro|CY_I2S_INTR_RX_NOT_EMPTY
DECL|CY_I2S_INTR_RX_OVERFLOW|macro|CY_I2S_INTR_RX_OVERFLOW
DECL|CY_I2S_INTR_RX_TRIGGER|macro|CY_I2S_INTR_RX_TRIGGER
DECL|CY_I2S_INTR_RX_UNDERFLOW|macro|CY_I2S_INTR_RX_UNDERFLOW
DECL|CY_I2S_INTR_RX_WD|macro|CY_I2S_INTR_RX_WD
DECL|CY_I2S_INTR_TX_EMPTY|macro|CY_I2S_INTR_TX_EMPTY
DECL|CY_I2S_INTR_TX_NOT_FULL|macro|CY_I2S_INTR_TX_NOT_FULL
DECL|CY_I2S_INTR_TX_OVERFLOW|macro|CY_I2S_INTR_TX_OVERFLOW
DECL|CY_I2S_INTR_TX_TRIGGER|macro|CY_I2S_INTR_TX_TRIGGER
DECL|CY_I2S_INTR_TX_UNDERFLOW|macro|CY_I2S_INTR_TX_UNDERFLOW
DECL|CY_I2S_INTR_TX_WD|macro|CY_I2S_INTR_TX_WD
DECL|CY_I2S_IS_ALIGNMENT_VALID|macro|CY_I2S_IS_ALIGNMENT_VALID
DECL|CY_I2S_IS_CHANNELS_VALID|macro|CY_I2S_IS_CHANNELS_VALID
DECL|CY_I2S_IS_CHAN_WORD_VALID|macro|CY_I2S_IS_CHAN_WORD_VALID
DECL|CY_I2S_IS_CLK_DIV_VALID|macro|CY_I2S_IS_CLK_DIV_VALID
DECL|CY_I2S_IS_INTR_MASK_VALID|macro|CY_I2S_IS_INTR_MASK_VALID
DECL|CY_I2S_IS_LEN_VALID|macro|CY_I2S_IS_LEN_VALID
DECL|CY_I2S_IS_OVHDATA_VALID|macro|CY_I2S_IS_OVHDATA_VALID
DECL|CY_I2S_IS_TRIG_LEVEL_VALID|macro|CY_I2S_IS_TRIG_LEVEL_VALID
DECL|CY_I2S_IS_WSPULSE_VALID|macro|CY_I2S_IS_WSPULSE_VALID
DECL|CY_I2S_LEFT_JUSTIFIED|enumerator|CY_I2S_LEFT_JUSTIFIED = 0U, /**< Left justified. */
DECL|CY_I2S_LEN16|enumerator|CY_I2S_LEN16 = 1U, /**< Channel/Word length: 16 bit. */
DECL|CY_I2S_LEN18|enumerator|CY_I2S_LEN18 = 2U, /**< Channel/Word length: 18 bit. */
DECL|CY_I2S_LEN20|enumerator|CY_I2S_LEN20 = 3U, /**< Channel/Word length: 20 bit. */
DECL|CY_I2S_LEN24|enumerator|CY_I2S_LEN24 = 4U, /**< Channel/Word length: 24 bit. */
DECL|CY_I2S_LEN32|enumerator|CY_I2S_LEN32 = 5U /**< Channel/Word length: 32 bit. */
DECL|CY_I2S_LEN8|enumerator|CY_I2S_LEN8 = 0U, /**< Channel/word length: 8 bit. */
DECL|CY_I2S_OVHDATA_ONE|enumerator|CY_I2S_OVHDATA_ONE = 1U, /**< Fill overhead bits by ones. */
DECL|CY_I2S_OVHDATA_ZERO|enumerator|CY_I2S_OVHDATA_ZERO = 0U, /**< Fill overhead bits by zeroes. */
DECL|CY_I2S_RX_CTL_CH_LEN_DEFAULT|macro|CY_I2S_RX_CTL_CH_LEN_DEFAULT
DECL|CY_I2S_RX_CTL_CH_NR_DEFAULT|macro|CY_I2S_RX_CTL_CH_NR_DEFAULT
DECL|CY_I2S_RX_CTL_DEFAULT|macro|CY_I2S_RX_CTL_DEFAULT
DECL|CY_I2S_RX_CTL_I2S_MODE_DEFAULT|macro|CY_I2S_RX_CTL_I2S_MODE_DEFAULT
DECL|CY_I2S_RX_CTL_WORD_LEN_DEFAULT|macro|CY_I2S_RX_CTL_WORD_LEN_DEFAULT
DECL|CY_I2S_RX_CTL_WS_PULSE_DEFAULT|macro|CY_I2S_RX_CTL_WS_PULSE_DEFAULT
DECL|CY_I2S_RX_START|macro|CY_I2S_RX_START
DECL|CY_I2S_SUCCESS|enumerator|CY_I2S_SUCCESS = 0x00UL, /**< Successful. */
DECL|CY_I2S_TDM_MODE_A|enumerator|CY_I2S_TDM_MODE_A = 2U, /**< TDM mode A. */
DECL|CY_I2S_TDM_MODE_B|enumerator|CY_I2S_TDM_MODE_B = 3U /**< TDM mode B. */
DECL|CY_I2S_TX_CTL_CH_LEN_DEFAULT|macro|CY_I2S_TX_CTL_CH_LEN_DEFAULT
DECL|CY_I2S_TX_CTL_CH_NR_DEFAULT|macro|CY_I2S_TX_CTL_CH_NR_DEFAULT
DECL|CY_I2S_TX_CTL_DEFAULT|macro|CY_I2S_TX_CTL_DEFAULT
DECL|CY_I2S_TX_CTL_I2S_MODE_DEFAULT|macro|CY_I2S_TX_CTL_I2S_MODE_DEFAULT
DECL|CY_I2S_TX_CTL_WORD_LEN_DEFAULT|macro|CY_I2S_TX_CTL_WORD_LEN_DEFAULT
DECL|CY_I2S_TX_CTL_WS_PULSE_DEFAULT|macro|CY_I2S_TX_CTL_WS_PULSE_DEFAULT
DECL|CY_I2S_TX_PAUSE|macro|CY_I2S_TX_PAUSE
DECL|CY_I2S_TX_START|macro|CY_I2S_TX_START
DECL|CY_I2S_WS_ONE_CHANNEL_LENGTH|enumerator|CY_I2S_WS_ONE_CHANNEL_LENGTH = 1U, /**< WS pulse width is one channel length. */
DECL|CY_I2S_WS_ONE_SCK_CYCLE|enumerator|CY_I2S_WS_ONE_SCK_CYCLE = 0U, /**< WS pulse width is one SCK cycle. */
DECL|Cy_I2S_ClearInterrupt|function|__STATIC_INLINE void Cy_I2S_ClearInterrupt(I2S_Type * base, uint32_t interrupt)
DECL|Cy_I2S_ClearRxFifo|function|__STATIC_INLINE void Cy_I2S_ClearRxFifo(I2S_Type * base)
DECL|Cy_I2S_ClearTxFifo|function|__STATIC_INLINE void Cy_I2S_ClearTxFifo(I2S_Type * base)
DECL|Cy_I2S_DisableRx|function|__STATIC_INLINE void Cy_I2S_DisableRx(I2S_Type * base)
DECL|Cy_I2S_DisableTx|function|__STATIC_INLINE void Cy_I2S_DisableTx(I2S_Type * base)
DECL|Cy_I2S_EnableRx|function|__STATIC_INLINE void Cy_I2S_EnableRx(I2S_Type * base)
DECL|Cy_I2S_EnableTx|function|__STATIC_INLINE void Cy_I2S_EnableTx(I2S_Type * base)
DECL|Cy_I2S_FreezeRxFifo|function|__STATIC_INLINE void Cy_I2S_FreezeRxFifo(I2S_Type * base)
DECL|Cy_I2S_FreezeTxFifo|function|__STATIC_INLINE void Cy_I2S_FreezeTxFifo(I2S_Type * base)
DECL|Cy_I2S_GetCurrentState|function|__STATIC_INLINE uint32_t Cy_I2S_GetCurrentState(I2S_Type const * base)
DECL|Cy_I2S_GetInterruptMask|function|__STATIC_INLINE uint32_t Cy_I2S_GetInterruptMask(I2S_Type const * base)
DECL|Cy_I2S_GetInterruptStatusMasked|function|__STATIC_INLINE uint32_t Cy_I2S_GetInterruptStatusMasked(I2S_Type const * base)
DECL|Cy_I2S_GetInterruptStatus|function|__STATIC_INLINE uint32_t Cy_I2S_GetInterruptStatus(I2S_Type const * base)
DECL|Cy_I2S_GetNumInRxFifo|function|__STATIC_INLINE uint32_t Cy_I2S_GetNumInRxFifo(I2S_Type const * base)
DECL|Cy_I2S_GetNumInTxFifo|function|__STATIC_INLINE uint32_t Cy_I2S_GetNumInTxFifo(I2S_Type const * base)
DECL|Cy_I2S_GetRxReadPointer|function|__STATIC_INLINE uint8_t Cy_I2S_GetRxReadPointer(I2S_Type const * base)
DECL|Cy_I2S_GetRxWritePointer|function|__STATIC_INLINE uint8_t Cy_I2S_GetRxWritePointer(I2S_Type const * base)
DECL|Cy_I2S_GetTxReadPointer|function|__STATIC_INLINE uint8_t Cy_I2S_GetTxReadPointer(I2S_Type const * base)
DECL|Cy_I2S_GetTxWritePointer|function|__STATIC_INLINE uint8_t Cy_I2S_GetTxWritePointer(I2S_Type const * base)
DECL|Cy_I2S_PauseTx|function|__STATIC_INLINE void Cy_I2S_PauseTx(I2S_Type * base)
DECL|Cy_I2S_ReadRxDataSilent|function|__STATIC_INLINE uint32_t Cy_I2S_ReadRxDataSilent(I2S_Type const * base)
DECL|Cy_I2S_ReadRxData|function|__STATIC_INLINE uint32_t Cy_I2S_ReadRxData(I2S_Type const * base)
DECL|Cy_I2S_ResumeTx|function|__STATIC_INLINE void Cy_I2S_ResumeTx(I2S_Type * base)
DECL|Cy_I2S_SetInterruptMask|function|__STATIC_INLINE void Cy_I2S_SetInterruptMask(I2S_Type * base, uint32_t interrupt)
DECL|Cy_I2S_SetInterrupt|function|__STATIC_INLINE void Cy_I2S_SetInterrupt(I2S_Type * base, uint32_t interrupt)
DECL|Cy_I2S_UnfreezeRxFifo|function|__STATIC_INLINE void Cy_I2S_UnfreezeRxFifo(I2S_Type * base)
DECL|Cy_I2S_UnfreezeTxFifo|function|__STATIC_INLINE void Cy_I2S_UnfreezeTxFifo(I2S_Type * base)
DECL|Cy_I2S_WriteTxData|function|__STATIC_INLINE void Cy_I2S_WriteTxData(I2S_Type * base, uint32_t data)
DECL|clkDiv|member|uint8_t clkDiv; /**< CLK_SEL divider: 1: Bypass, 2: 1/2, 3: 1/3, ..., 64: 1/64. */
DECL|cy_en_i2s_alignment_t|typedef|} cy_en_i2s_alignment_t;
DECL|cy_en_i2s_len_t|typedef|} cy_en_i2s_len_t;
DECL|cy_en_i2s_overhead_t|typedef|} cy_en_i2s_overhead_t;
DECL|cy_en_i2s_status_t|typedef|} cy_en_i2s_status_t;
DECL|cy_en_i2s_ws_pw_t|typedef|} cy_en_i2s_ws_pw_t;
DECL|cy_stc_i2s_config_t|typedef|} cy_stc_i2s_config_t;
DECL|cy_stc_i2s_context_t|typedef|} cy_stc_i2s_context_t;
DECL|enableState|member|uint32_t enableState; /**< Stores the I2S state */
DECL|extClk|member|bool extClk; /**< 'false': internal clock, 'true': external clock. */
DECL|interruptMask|member|uint32_t interruptMask; /**< Stores the I2S interrupt mask */
DECL|rxAlignment|member|cy_en_i2s_alignment_t rxAlignment; /**< RX data alignment, see: #cy_en_i2s_alignment_t. */
DECL|rxChannelLength|member|cy_en_i2s_len_t rxChannelLength; /**< RX channel length, see #cy_en_i2s_len_t,
DECL|rxChannels|member|uint8_t rxChannels; /**< Number of RX channels, valid range is 1...8 for TDM modes.
DECL|rxDmaTrigger|member|bool rxDmaTrigger; /**< 'false': RX DMA trigger disable, 'true': RX DMA trigger enable. */
DECL|rxEnabled|member|bool rxEnabled; /**< Enables the I2S RX component: 'false': disabled. 'true': enabled. */
DECL|rxFifoTriggerLevel|member|uint8_t rxFifoTriggerLevel; /**< RX FIFO interrupt trigger level
DECL|rxMasterMode|member|bool rxMasterMode; /**< 'false': RX in slave mode, 'true': RX in master mode. */
DECL|rxSckiInversion|member|bool rxSckiInversion; /**< RX SCKI polarity:
DECL|rxSckoInversion|member|bool rxSckoInversion; /**< RX SCKO polarity:
DECL|rxSdiLatchingTime|member|bool rxSdiLatchingTime; /**< 'false': SDI bit starts at falling edge (accordingly to the I2S
DECL|rxSignExtension|member|bool rxSignExtension; /**< RX value sign extension (when the word length is less than 32 bits),
DECL|rxWatchdogEnable|member|bool rxWatchdogEnable; /**< 'false': RX watchdog disabled, 'true': RX watchdog enabled. */
DECL|rxWatchdogValue|member|uint32_t rxWatchdogValue; /**< RX watchdog counter value (32 bit). */
DECL|rxWordLength|member|cy_en_i2s_len_t rxWordLength; /**< RX word length, see #cy_en_i2s_len_t,
DECL|rxWsPulseWidth|member|cy_en_i2s_ws_pw_t rxWsPulseWidth; /**< RX Word Select pulse width.
DECL|txAlignment|member|cy_en_i2s_alignment_t txAlignment; /**< TX data alignment, see: #cy_en_i2s_alignment_t. */
DECL|txChannelLength|member|cy_en_i2s_len_t txChannelLength; /**< TX channel length, see #cy_en_i2s_len_t,
DECL|txChannels|member|uint8_t txChannels; /**< Number of TX channels, valid range is 1...8 for TDM modes.
DECL|txDmaTrigger|member|bool txDmaTrigger; /**< 'false': TX DMA trigger disable, 'true': TX DMA trigger enable. */
DECL|txEnabled|member|bool txEnabled; /**< Enables the I2S TX component: 'false': disabled. 'true': enabled. */
DECL|txFifoTriggerLevel|member|uint8_t txFifoTriggerLevel; /**< TX FIFO interrupt trigger level (0, 1, ..., 255). */
DECL|txMasterMode|member|bool txMasterMode; /**< 'false': TX in slave mode, 'true': TX in master mode. */
DECL|txOverheadValue|member|cy_en_i2s_overhead_t txOverheadValue; /**< TX overhead bits value
DECL|txSckiInversion|member|bool txSckiInversion; /**< TX SCKI polarity:
DECL|txSckoInversion|member|bool txSckoInversion; /**< TX SCKO polarity:
DECL|txSdoLatchingTime|member|bool txSdoLatchingTime; /**< 'false': SDO bit starts at falling edge (accordingly to the I2S
DECL|txWatchdogEnable|member|bool txWatchdogEnable; /**< 'false': TX watchdog disabled, 'true': TX watchdog enabled. */
DECL|txWatchdogValue|member|uint32_t txWatchdogValue; /**< TX watchdog counter value (32 bit). */
DECL|txWordLength|member|cy_en_i2s_len_t txWordLength; /**< TX word length, see #cy_en_i2s_len_t,
DECL|txWsPulseWidth|member|cy_en_i2s_ws_pw_t txWsPulseWidth; /**< TX Word Select pulse width.
