strict digraph "compose( ,  )" {
	node [label="\N"];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76b54b1650>",
		fillcolor=firebrick,
		label="23:NS
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76b54b1650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_18:AL"	[def_var="['present_state']",
		label="Leaf_18:AL"];
	"23:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"53:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f76b5118710>",
		def_var="['z']",
		fillcolor=deepskyblue,
		label="53:AS
z = present_state == S101;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_18:AL" -> "53:AS";
	"26:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f76b54a6650>",
		clk_sens=False,
		fillcolor=gold,
		label="26:AL",
		sens="['present_state', 'x']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['x', 'present_state']"];
	"Leaf_18:AL" -> "26:AL";
	"42:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f76b51184d0>",
		fillcolor=springgreen,
		label="42:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"45:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b5118950>",
		fillcolor=cadetblue,
		label="45:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b5118950>]",
		style=filled,
		typ=BlockingSubstitution];
	"42:IF" -> "45:BS"	[cond="['x']",
		label="!(x)",
		lineno=42];
	"43:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b5118990>",
		fillcolor=cadetblue,
		label="43:BS
next_state = S101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b5118990>]",
		style=filled,
		typ=BlockingSubstitution];
	"42:IF" -> "43:BS"	[cond="['x']",
		label=x,
		lineno=42];
	"47:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f76b5118290>",
		fillcolor=lightcyan,
		label="47:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"47:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76b5118a90>",
		fillcolor=turquoise,
		label="47:BL
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b5118ad0>]",
		style=filled,
		typ=Block];
	"47:CA" -> "47:BL"	[cond="[]",
		lineno=None];
	"Leaf_26:AL"	[def_var="['next_state']",
		label="Leaf_26:AL"];
	"45:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"41:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f76b5118310>",
		fillcolor=lightcyan,
		label="41:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"41:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76b5118cd0>",
		fillcolor=turquoise,
		label="41:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"41:CA" -> "41:BL"	[cond="[]",
		lineno=None];
	"31:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b58c1610>",
		fillcolor=cadetblue,
		label="31:BS
next_state = S1;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b58c1610>]",
		style=filled,
		typ=BlockingSubstitution];
	"31:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"30:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f76b54a6550>",
		fillcolor=springgreen,
		label="30:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:IF" -> "31:BS"	[cond="['x']",
		label=x,
		lineno=30];
	"33:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b552a250>",
		fillcolor=cadetblue,
		label="33:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b552a250>]",
		style=filled,
		typ=BlockingSubstitution];
	"30:IF" -> "33:BS"	[cond="['x']",
		label="!(x)",
		lineno=30];
	"43:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"35:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f76b552a150>",
		fillcolor=lightcyan,
		label="35:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"35:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76b552ae90>",
		fillcolor=turquoise,
		label="35:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"35:CA" -> "35:BL"	[cond="[]",
		lineno=None];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f76b54b1150>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:IF" -> "23:NS"	[cond="['reset']",
		label="!(reset)",
		lineno=20];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76b544ecd0>",
		fillcolor=firebrick,
		label="21:NS
present_state <= IDLE;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f76b544ecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "21:NS"	[cond="['reset']",
		label=reset,
		lineno=20];
	"29:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76b54a6150>",
		fillcolor=turquoise,
		label="29:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"29:BL" -> "30:IF"	[cond="[]",
		lineno=None];
	"36:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f76b54c6550>",
		fillcolor=springgreen,
		label="36:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"37:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b6da8ad0>",
		fillcolor=cadetblue,
		label="37:BS
next_state = S10;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b6da8ad0>]",
		style=filled,
		typ=BlockingSubstitution];
	"36:IF" -> "37:BS"	[cond="['x']",
		label="(~x)",
		lineno=36];
	"39:BS"	[ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b5118d10>",
		fillcolor=cadetblue,
		label="39:BS
next_state = IDLE;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f76b5118d10>]",
		style=filled,
		typ=BlockingSubstitution];
	"36:IF" -> "39:BS"	[cond="['x']",
		label="!((~x))",
		lineno=36];
	"47:BL" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76b54a6e90>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"28:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f76b5118f10>",
		fillcolor=linen,
		label="28:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:BL" -> "28:CS"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f76b54a3210>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"41:BL" -> "42:IF"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f76b54a3e10>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"37:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"35:BL" -> "36:IF"	[cond="[]",
		lineno=None];
	"26:AL" -> "27:BL"	[cond="[]",
		lineno=None];
	"Leaf_26:AL" -> "18:AL";
	"33:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"28:CS" -> "47:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "41:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"28:CS" -> "35:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f76b54a6750>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=28];
	"39:BS" -> "Leaf_26:AL"	[cond="[]",
		lineno=None];
	"29:CA" -> "29:BL"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
