Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Jan 22 11:50:54 2016
| Host         : psl-realsense running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_wrapper_timing_summary_routed.rpt -rpx top_wrapper_timing_summary_routed.rpx
| Design       : top_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.186       -0.186                      1                29643        0.056        0.000                      0                29631       -0.489       -0.489                       1                 13161  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
RX_lclk_p            {0.000 1.666}        3.333           300.030         
  eio_rx_0_rxlclk_p  {0.000 6.666}        13.332          75.008          
clk_fpga_0           {0.000 5.000}        10.000          100.000         
  cclk_p_src         {0.000 3.333}        6.667           150.000         
  cclk_src           {0.000 0.833}        1.667           600.000         
  clkfb              {0.000 5.000}        10.000          100.000         
  lclk_out_src       {0.833 2.500}        3.333           300.000         
  lclk_p_src         {0.000 6.667}        13.333          75.000          
  lclk_s_src         {0.000 1.667}        3.333           300.000         
clk_fpga_3           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RX_lclk_p                                                                                                                                                              1.666        0.000                       0                    20  
  eio_rx_0_rxlclk_p        3.114        0.000                      0                 2804        0.103        0.000                      0                 2804        5.416        0.000                       0                  1065  
clk_fpga_0                -0.186       -0.186                      1                24935        0.056        0.000                      0                24935        3.000        0.000                       0                 11042  
  cclk_p_src               3.025        0.000                      0                   24        0.253        0.000                      0                   24        2.833        0.000                       0                    16  
  cclk_src                                                                                                                                                            -0.489       -0.489                       1                     3  
  clkfb                                                                                                                                                                8.751        0.000                       0                     2  
  lclk_out_src             0.454        0.000                      0                    2        0.390        0.000                      0                    2        1.167        0.000                       0                     5  
  lclk_p_src               6.137        0.000                      0                 1775        0.106        0.000                      0                 1775        6.167        0.000                       0                   997  
  lclk_s_src                                                                                                                                                           1.178        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
lclk_p_src         eio_rx_0_rxlclk_p        4.239        0.000                      0                   72        1.003        0.000                      0                   72  
lclk_p_src         clk_fpga_0              11.521        0.000                      0                   12                                                                        
clk_fpga_0         lclk_out_src             0.329        0.000                      0                    1        0.328        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.018        0.000                      0                   63        0.385        0.000                      0                   63  
**async_default**  eio_rx_0_rxlclk_p  eio_rx_0_rxlclk_p        9.138        0.000                      0                   15        0.385        0.000                      0                   15  
**async_default**  lclk_p_src         lclk_p_src              11.117        0.000                      0                   12        0.426        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RX_lclk_p
  To Clock:  RX_lclk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RX_lclk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { RX_lclk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y116  top_i/static_logic/elink2/eio_rx_0/inst/ISERDESE2_rxframe/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y116  top_i/static_logic/elink2/eio_rx_0/inst/ISERDESE2_rxframe/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y130  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[0].ISERDESE2_rxdata/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y130  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[0].ISERDESE2_rxdata/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y106  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[1].ISERDESE2_rxdata/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y106  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[1].ISERDESE2_rxdata/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y128  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[2].ISERDESE2_rxdata/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y128  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[2].ISERDESE2_rxdata/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         3.333       1.666      ILOGIC_X1Y104  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[3].ISERDESE2_rxdata/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         3.333       1.666      ILOGIC_X1Y104  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[3].ISERDESE2_rxdata/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  eio_rx_0_rxlclk_p
  To Clock:  eio_rx_0_rxlclk_p

Setup :            0  Failing Endpoints,  Worst Slack        3.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.416ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        9.988ns  (logic 0.580ns (5.807%)  route 9.408ns (94.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 16.511 - 13.332 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.891     3.377    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X91Y145        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y145        FDRE (Prop_fdre_C_Q)         0.456     3.833 r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/Q
                         net (fo=110, routed)         6.457    10.290    top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0[1]
    SLICE_X80Y73         LUT3 (Prop_lut3_I0_O)        0.124    10.414 r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[7]_i_1/O
                         net (fo=8, routed)           2.951    13.365    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[7]_i_1_n_0
    SLICE_X80Y135        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.901    16.511    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X80Y135        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[0]/C
                         clock pessimism              0.208    16.719    
                         clock uncertainty           -0.035    16.683    
    SLICE_X80Y135        FDRE (Setup_fdre_C_CE)      -0.205    16.478    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[0]
  -------------------------------------------------------------------
                         required time                         16.478    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        9.988ns  (logic 0.580ns (5.807%)  route 9.408ns (94.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 16.511 - 13.332 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.891     3.377    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X91Y145        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y145        FDRE (Prop_fdre_C_Q)         0.456     3.833 r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/Q
                         net (fo=110, routed)         6.457    10.290    top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0[1]
    SLICE_X80Y73         LUT3 (Prop_lut3_I0_O)        0.124    10.414 r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[7]_i_1/O
                         net (fo=8, routed)           2.951    13.365    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[7]_i_1_n_0
    SLICE_X80Y135        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.901    16.511    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X80Y135        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[2]/C
                         clock pessimism              0.208    16.719    
                         clock uncertainty           -0.035    16.683    
    SLICE_X80Y135        FDRE (Setup_fdre_C_CE)      -0.205    16.478    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[2]
  -------------------------------------------------------------------
                         required time                         16.478    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        9.988ns  (logic 0.580ns (5.807%)  route 9.408ns (94.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 16.511 - 13.332 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.891     3.377    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X91Y145        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y145        FDRE (Prop_fdre_C_Q)         0.456     3.833 r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/Q
                         net (fo=110, routed)         6.457    10.290    top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0[1]
    SLICE_X80Y73         LUT3 (Prop_lut3_I0_O)        0.124    10.414 r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[7]_i_1/O
                         net (fo=8, routed)           2.951    13.365    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[7]_i_1_n_0
    SLICE_X80Y135        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.901    16.511    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X80Y135        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[3]/C
                         clock pessimism              0.208    16.719    
                         clock uncertainty           -0.035    16.683    
    SLICE_X80Y135        FDRE (Setup_fdre_C_CE)      -0.205    16.478    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[3]
  -------------------------------------------------------------------
                         required time                         16.478    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        9.988ns  (logic 0.580ns (5.807%)  route 9.408ns (94.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 16.511 - 13.332 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.891     3.377    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X91Y145        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y145        FDRE (Prop_fdre_C_Q)         0.456     3.833 r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/Q
                         net (fo=110, routed)         6.457    10.290    top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0[1]
    SLICE_X80Y73         LUT3 (Prop_lut3_I0_O)        0.124    10.414 r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[7]_i_1/O
                         net (fo=8, routed)           2.951    13.365    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[7]_i_1_n_0
    SLICE_X80Y135        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.901    16.511    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X80Y135        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[4]/C
                         clock pessimism              0.208    16.719    
                         clock uncertainty           -0.035    16.683    
    SLICE_X80Y135        FDRE (Setup_fdre_C_CE)      -0.205    16.478    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[4]
  -------------------------------------------------------------------
                         required time                         16.478    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        9.988ns  (logic 0.580ns (5.807%)  route 9.408ns (94.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 16.511 - 13.332 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.891     3.377    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X91Y145        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y145        FDRE (Prop_fdre_C_Q)         0.456     3.833 r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/Q
                         net (fo=110, routed)         6.457    10.290    top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0[1]
    SLICE_X80Y73         LUT3 (Prop_lut3_I0_O)        0.124    10.414 r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[7]_i_1/O
                         net (fo=8, routed)           2.951    13.365    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[7]_i_1_n_0
    SLICE_X80Y135        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.901    16.511    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X80Y135        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[5]/C
                         clock pessimism              0.208    16.719    
                         clock uncertainty           -0.035    16.683    
    SLICE_X80Y135        FDRE (Setup_fdre_C_CE)      -0.205    16.478    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[5]
  -------------------------------------------------------------------
                         required time                         16.478    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        9.988ns  (logic 0.580ns (5.807%)  route 9.408ns (94.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 16.511 - 13.332 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.891     3.377    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X91Y145        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y145        FDRE (Prop_fdre_C_Q)         0.456     3.833 r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/Q
                         net (fo=110, routed)         6.457    10.290    top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0[1]
    SLICE_X80Y73         LUT3 (Prop_lut3_I0_O)        0.124    10.414 r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[7]_i_1/O
                         net (fo=8, routed)           2.951    13.365    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[7]_i_1_n_0
    SLICE_X80Y135        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.901    16.511    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X80Y135        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[6]/C
                         clock pessimism              0.208    16.719    
                         clock uncertainty           -0.035    16.683    
    SLICE_X80Y135        FDRE (Setup_fdre_C_CE)      -0.205    16.478    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[6]
  -------------------------------------------------------------------
                         required time                         16.478    
                         arrival time                         -13.365    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/eproto_rx_0/inst/write_1_reg/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        10.034ns  (logic 0.704ns (7.016%)  route 9.330ns (92.984%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.091ns = ( 16.423 - 13.332 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.891     3.377    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X91Y145        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y145        FDRE (Prop_fdre_C_Q)         0.456     3.833 r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/Q
                         net (fo=110, routed)         6.847    10.680    top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0[1]
    SLICE_X81Y76         LUT6 (Prop_lut6_I2_O)        0.124    10.804 r  top_i/static_logic/elink2/eproto_rx_0/inst/write_1_i_2/O
                         net (fo=2, routed)           2.483    13.287    top_i/static_logic/elink2/eproto_rx_0/inst/write_1_i_2_n_0
    SLICE_X91Y122        LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  top_i/static_logic/elink2/eproto_rx_0/inst/write_1_i_1/O
                         net (fo=1, routed)           0.000    13.411    top_i/static_logic/elink2/eproto_rx_0/inst/write_1_2
    SLICE_X91Y122        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/write_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.813    16.423    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X91Y122        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/write_1_reg/C
                         clock pessimism              0.208    16.631    
                         clock uncertainty           -0.035    16.595    
    SLICE_X91Y122        FDRE (Setup_fdre_C_D)        0.032    16.627    top_i/static_logic/elink2/eproto_rx_0/inst/write_1_reg
  -------------------------------------------------------------------
                         required time                         16.627    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  3.217    

Slack (MET) :             3.391ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        9.935ns  (logic 0.704ns (7.086%)  route 9.231ns (92.914%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.170ns = ( 16.502 - 13.332 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.891     3.377    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X91Y145        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y145        FDRE (Prop_fdre_C_Q)         0.456     3.833 r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/Q
                         net (fo=110, routed)         6.462    10.294    top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0[1]
    SLICE_X80Y74         LUT6 (Prop_lut6_I2_O)        0.124    10.418 r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[25]_i_2/O
                         net (fo=2, routed)           2.770    13.188    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[25]_i_2_n_0
    SLICE_X81Y127        LUT5 (Prop_lut5_I0_O)        0.124    13.312 r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[25]_i_1/O
                         net (fo=1, routed)           0.000    13.312    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[25]_i_1_n_0
    SLICE_X81Y127        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.892    16.502    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X81Y127        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[25]/C
                         clock pessimism              0.208    16.710    
                         clock uncertainty           -0.035    16.674    
    SLICE_X81Y127        FDRE (Setup_fdre_C_D)        0.029    16.703    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1_reg[25]
  -------------------------------------------------------------------
                         required time                         16.703    
                         arrival time                         -13.312    
  -------------------------------------------------------------------
                         slack                                  3.391    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/eproto_rx_0/inst/data_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        9.944ns  (logic 0.732ns (7.361%)  route 9.212ns (92.639%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.172ns = ( 16.504 - 13.332 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.891     3.377    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X91Y145        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y145        FDRE (Prop_fdre_C_Q)         0.456     3.833 r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/Q
                         net (fo=110, routed)         6.303    10.136    top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0[1]
    SLICE_X81Y74         LUT6 (Prop_lut6_I2_O)        0.124    10.260 r  top_i/static_logic/elink2/eproto_rx_0/inst/dstaddr_1[3]_i_2/O
                         net (fo=2, routed)           2.909    13.169    top_i/static_logic/elink2/eproto_rx_0/inst/dstaddr_1[3]_i_2_n_0
    SLICE_X81Y121        LUT3 (Prop_lut3_I0_O)        0.152    13.321 r  top_i/static_logic/elink2/eproto_rx_0/inst/data_1[7]_i_2/O
                         net (fo=1, routed)           0.000    13.321    top_i/static_logic/elink2/eproto_rx_0/inst/data_1[7]_i_2_n_0
    SLICE_X81Y121        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/data_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.894    16.504    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X81Y121        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/data_1_reg[7]/C
                         clock pessimism              0.208    16.712    
                         clock uncertainty           -0.035    16.676    
    SLICE_X81Y121        FDRE (Setup_fdre_C_D)        0.075    16.751    top_i/static_logic/elink2/eproto_rx_0/inst/data_1_reg[7]
  -------------------------------------------------------------------
                         required time                         16.751    
                         arrival time                         -13.321    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/eproto_rx_0/inst/data_1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        9.904ns  (logic 0.704ns (7.108%)  route 9.200ns (92.892%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.178ns = ( 16.510 - 13.332 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.891     3.377    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X91Y145        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y145        FDRE (Prop_fdre_C_Q)         0.456     3.833 r  top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0_reg[1]/Q
                         net (fo=110, routed)         6.462    10.294    top_i/static_logic/elink2/eproto_rx_0/inst/rxalign_0[1]
    SLICE_X80Y74         LUT6 (Prop_lut6_I2_O)        0.124    10.418 r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[25]_i_2/O
                         net (fo=2, routed)           2.738    13.157    top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_1[25]_i_2_n_0
    SLICE_X81Y134        LUT5 (Prop_lut5_I4_O)        0.124    13.281 r  top_i/static_logic/elink2/eproto_rx_0/inst/data_1[25]_i_1/O
                         net (fo=1, routed)           0.000    13.281    top_i/static_logic/elink2/eproto_rx_0/inst/data_1[25]_i_1_n_0
    SLICE_X81Y134        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/data_1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.900    16.510    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X81Y134        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/data_1_reg[25]/C
                         clock pessimism              0.208    16.718    
                         clock uncertainty           -0.035    16.682    
    SLICE_X81Y134        FDRE (Setup_fdre_C_D)        0.031    16.713    top_i/static_logic/elink2/eproto_rx_0/inst/data_1_reg[25]
  -------------------------------------------------------------------
                         required time                         16.713    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  3.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/edistrib_0/inst/in_datamode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.201%)  route 0.078ns (37.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.471ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.285     1.134    top_i/static_logic/elink2/edistrib_0/inst/rxlclk
    SLICE_X91Y134        FDRE                                         r  top_i/static_logic/elink2/edistrib_0/inst/in_datamode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y134        FDRE (Prop_fdre_C_Q)         0.128     1.262 r  top_i/static_logic/elink2/edistrib_0/inst/in_datamode_reg[0]/Q
                         net (fo=2, routed)           0.078     1.339    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101/DIC0
    SLICE_X90Y134        RAMD32                                       r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.321     1.471    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101/WCLK
    SLICE_X90Y134        RAMD32                                       r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101/RAMC/CLK
                         clock pessimism             -0.324     1.147    
    SLICE_X90Y134        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.090     1.237    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_96_101/RAMC
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eio_rx_0/inst/rxdata_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.472ns
    Source Clock Delay      (SCD):    1.134ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.285     1.134    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y135        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y135        FDRE (Prop_fdre_C_Q)         0.141     1.275 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_reg_reg[1]/Q
                         net (fo=1, routed)           0.054     1.329    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_reg[1]
    SLICE_X90Y135        LUT3 (Prop_lut3_I1_O)        0.045     1.374 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[1]_i_1/O
                         net (fo=1, routed)           0.000     1.374    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[1]_i_1_n_0
    SLICE_X90Y135        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.322     1.472    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X90Y135        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[1]/C
                         clock pessimism             -0.325     1.147    
    SLICE_X90Y135        FDRE (Hold_fdre_C_D)         0.121     1.268    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/eproto_rx_0/inst/rxdata_in_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.476ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.288     1.137    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y109        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y109        FDRE (Prop_fdre_C_Q)         0.141     1.278 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[39]/Q
                         net (fo=1, routed)           0.056     1.334    top_i/static_logic/elink2/eproto_rx_0/inst/rxdata_p[39]
    SLICE_X91Y109        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/rxdata_in_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.326     1.476    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X91Y109        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/rxdata_in_reg[39]/C
                         clock pessimism             -0.339     1.137    
    SLICE_X91Y109        FDRE (Hold_fdre_C_D)         0.078     1.215    top_i/static_logic/elink2/eproto_rx_0/inst/rxdata_in_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/edistrib_0/inst/in_srcaddr_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.310     1.159    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X81Y120        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y120        FDRE (Prop_fdre_C_Q)         0.141     1.300 r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_2_reg[23]/Q
                         net (fo=1, routed)           0.056     1.356    top_i/static_logic/elink2/edistrib_0/inst/ems_mmu_srcaddr[23]
    SLICE_X81Y120        FDRE                                         r  top_i/static_logic/elink2/edistrib_0/inst/in_srcaddr_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.346     1.496    top_i/static_logic/elink2/edistrib_0/inst/rxlclk
    SLICE_X81Y120        FDRE                                         r  top_i/static_logic/elink2/edistrib_0/inst/in_srcaddr_reg[23]/C
                         clock pessimism             -0.337     1.159    
    SLICE_X81Y120        FDRE (Hold_fdre_C_D)         0.078     1.237    top_i/static_logic/elink2/edistrib_0/inst/in_srcaddr_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/edistrib_0/inst/in_srcaddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.317     1.166    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X81Y138        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.141     1.307 r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_2_reg[5]/Q
                         net (fo=1, routed)           0.056     1.363    top_i/static_logic/elink2/edistrib_0/inst/ems_mmu_srcaddr[5]
    SLICE_X81Y138        FDRE                                         r  top_i/static_logic/elink2/edistrib_0/inst/in_srcaddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.355     1.505    top_i/static_logic/elink2/edistrib_0/inst/rxlclk
    SLICE_X81Y138        FDRE                                         r  top_i/static_logic/elink2/edistrib_0/inst/in_srcaddr_reg[5]/C
                         clock pessimism             -0.339     1.166    
    SLICE_X81Y138        FDRE (Hold_fdre_C_D)         0.076     1.242    top_i/static_logic/elink2/edistrib_0/inst/in_srcaddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/edistrib_0/inst/in_srcaddr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.499ns
    Source Clock Delay      (SCD):    1.162ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.313     1.162    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X81Y132        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_fdre_C_Q)         0.141     1.303 r  top_i/static_logic/elink2/eproto_rx_0/inst/srcaddr_2_reg[17]/Q
                         net (fo=1, routed)           0.056     1.359    top_i/static_logic/elink2/edistrib_0/inst/ems_mmu_srcaddr[17]
    SLICE_X81Y132        FDRE                                         r  top_i/static_logic/elink2/edistrib_0/inst/in_srcaddr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.349     1.499    top_i/static_logic/elink2/edistrib_0/inst/rxlclk
    SLICE_X81Y132        FDRE                                         r  top_i/static_logic/elink2/edistrib_0/inst/in_srcaddr_reg[17]/C
                         clock pessimism             -0.337     1.162    
    SLICE_X81Y132        FDRE (Hold_fdre_C_D)         0.076     1.238    top_i/static_logic/elink2/edistrib_0/inst/in_srcaddr_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.238    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.469ns
    Source Clock Delay      (SCD):    1.132ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.283     1.132    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X91Y117        FDCE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y117        FDCE (Prop_fdce_C_Q)         0.141     1.273 r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     1.329    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[2]
    SLICE_X91Y117        FDCE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.319     1.469    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X91Y117        FDCE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.337     1.132    
    SLICE_X91Y117        FDCE (Hold_fdce_C_D)         0.076     1.208    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_rx_0/inst/data_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/edistrib_0/inst/in_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.166ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.317     1.166    top_i/static_logic/elink2/eproto_rx_0/inst/rxlclk_p
    SLICE_X81Y138        FDRE                                         r  top_i/static_logic/elink2/eproto_rx_0/inst/data_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138        FDRE (Prop_fdre_C_Q)         0.141     1.307 r  top_i/static_logic/elink2/eproto_rx_0/inst/data_2_reg[0]/Q
                         net (fo=1, routed)           0.056     1.363    top_i/static_logic/elink2/edistrib_0/inst/ems_mmu_data[0]
    SLICE_X81Y138        FDRE                                         r  top_i/static_logic/elink2/edistrib_0/inst/in_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.355     1.505    top_i/static_logic/elink2/edistrib_0/inst/rxlclk
    SLICE_X81Y138        FDRE                                         r  top_i/static_logic/elink2/edistrib_0/inst/in_data_reg[0]/C
                         clock pessimism             -0.339     1.166    
    SLICE_X81Y138        FDRE (Hold_fdre_C_D)         0.075     1.241    top_i/static_logic/elink2/edistrib_0/inst/in_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.363    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.290     1.139    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y101        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDPE (Prop_fdpe_C_Q)         0.141     1.280 r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.056     1.336    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X91Y101        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.328     1.478    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y101        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.339     1.139    
    SLICE_X91Y101        FDPE (Hold_fdpe_C_D)         0.075     1.214    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.320     1.169    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y148        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDPE (Prop_fdpe_C_Q)         0.141     1.310 r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.056     1.366    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X81Y148        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.358     1.508    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y148        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.339     1.169    
    SLICE_X81Y148        FDPE (Hold_fdpe_C_D)         0.075     1.244    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eio_rx_0_rxlclk_p
Waveform(ns):       { 0.000 6.666 }
Period(ns):         13.332
Sources:            { top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         13.332      11.665     ILOGIC_X1Y116  top_i/static_logic/elink2/eio_rx_0/inst/ISERDESE2_rxframe/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         13.332      11.665     ILOGIC_X1Y130  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[0].ISERDESE2_rxdata/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         13.332      11.665     ILOGIC_X1Y106  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[1].ISERDESE2_rxdata/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         13.332      11.665     ILOGIC_X1Y128  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[2].ISERDESE2_rxdata/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         13.332      11.665     ILOGIC_X1Y104  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[3].ISERDESE2_rxdata/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         13.332      11.665     ILOGIC_X1Y132  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[4].ISERDESE2_rxdata/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         13.332      11.665     ILOGIC_X1Y136  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[5].ISERDESE2_rxdata/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         13.332      11.665     ILOGIC_X1Y134  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[6].ISERDESE2_rxdata/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         13.332      11.665     ILOGIC_X1Y108  top_i/static_logic/elink2/eio_rx_0/inst/gen_serdes[7].ISERDESE2_rxdata/CLKDIV
Min Period        n/a     FDCE/C            n/a            1.000         13.332      12.332     SLICE_X81Y100  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y132  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y132  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y132  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y132  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y132  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y132  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y132  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y132  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y133  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y133  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y128  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y128  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y128  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y128  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y128  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y128  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y128  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y128  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y121  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         6.666       5.416      SLICE_X90Y121  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_48_53/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.186ns,  Total Violation       -0.186ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 1.665ns (18.692%)  route 7.242ns (81.308%))
  Logic Levels:           7  (LUT2=2 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.804     3.098    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/ap_clk
    SLICE_X105Y47        FDRE                                         r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.419     3.517 f  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/Q
                         net (fo=7, routed)           0.628     4.145    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate[1]
    SLICE_X104Y48        LUT2 (Prop_lut2_I1_O)        0.299     4.444 r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/s_axi_rm_WREADY_INST_0/O
                         net (fo=1, routed)           2.215     6.659    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[6]
    SLICE_X81Y51         LUT5 (Prop_lut5_I2_O)        0.119     6.778 f  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.152     7.930    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_1
    SLICE_X49Y52         LUT5 (Prop_lut5_I2_O)        0.332     8.262 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.401     8.663    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124     8.787 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.263    10.051    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.124    10.175 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    10.323    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.447 f  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.915    11.363    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_3
    SLICE_X29Y90         LUT2 (Prop_lut2_I1_O)        0.124    11.487 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.519    12.005    top_i/static_logic/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  top_i/static_logic/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.562    12.742    top_i/static_logic/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/static_logic/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.819    top_i/static_logic/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.819    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 1.913ns (21.090%)  route 7.158ns (78.910%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.804     3.098    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/ap_clk
    SLICE_X105Y47        FDRE                                         r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.419     3.517 f  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/Q
                         net (fo=7, routed)           0.628     4.145    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate[1]
    SLICE_X104Y48        LUT2 (Prop_lut2_I1_O)        0.299     4.444 r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/s_axi_rm_WREADY_INST_0/O
                         net (fo=1, routed)           2.215     6.659    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[6]
    SLICE_X81Y51         LUT5 (Prop_lut5_I2_O)        0.119     6.778 f  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.152     7.930    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_1
    SLICE_X49Y52         LUT5 (Prop_lut5_I2_O)        0.332     8.262 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.401     8.663    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124     8.787 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.263    10.051    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.124    10.175 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    10.323    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.447 f  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.346    10.793    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rep[0].fifoaddr_reg[0]_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I3_O)        0.124    10.917 f  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2/O
                         net (fo=12, routed)          0.518    11.436    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_2
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.560 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4/O
                         net (fo=2, routed)           0.161    11.720    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in5_out
    SLICE_X37Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.844 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=3, routed)           0.324    12.169    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0
    SLICE_X39Y86         FDSE                                         r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.474    12.653    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y86         FDSE                                         r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X39Y86         FDSE (Setup_fdse_C_CE)      -0.205    12.409    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 1.913ns (21.090%)  route 7.158ns (78.910%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.804     3.098    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/ap_clk
    SLICE_X105Y47        FDRE                                         r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.419     3.517 f  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/Q
                         net (fo=7, routed)           0.628     4.145    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate[1]
    SLICE_X104Y48        LUT2 (Prop_lut2_I1_O)        0.299     4.444 r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/s_axi_rm_WREADY_INST_0/O
                         net (fo=1, routed)           2.215     6.659    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[6]
    SLICE_X81Y51         LUT5 (Prop_lut5_I2_O)        0.119     6.778 f  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.152     7.930    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_1
    SLICE_X49Y52         LUT5 (Prop_lut5_I2_O)        0.332     8.262 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.401     8.663    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124     8.787 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.263    10.051    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.124    10.175 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    10.323    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.447 f  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.346    10.793    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rep[0].fifoaddr_reg[0]_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I3_O)        0.124    10.917 f  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2/O
                         net (fo=12, routed)          0.518    11.436    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_2
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.560 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4/O
                         net (fo=2, routed)           0.161    11.720    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in5_out
    SLICE_X37Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.844 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=3, routed)           0.324    12.169    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.474    12.653    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y86         FDRE                                         r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X39Y86         FDRE (Setup_fdre_C_CE)      -0.205    12.409    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 1.913ns (21.090%)  route 7.158ns (78.910%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.804     3.098    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/ap_clk
    SLICE_X105Y47        FDRE                                         r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.419     3.517 f  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/Q
                         net (fo=7, routed)           0.628     4.145    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate[1]
    SLICE_X104Y48        LUT2 (Prop_lut2_I1_O)        0.299     4.444 r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/s_axi_rm_WREADY_INST_0/O
                         net (fo=1, routed)           2.215     6.659    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[6]
    SLICE_X81Y51         LUT5 (Prop_lut5_I2_O)        0.119     6.778 f  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.152     7.930    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_1
    SLICE_X49Y52         LUT5 (Prop_lut5_I2_O)        0.332     8.262 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.401     8.663    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124     8.787 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.263    10.051    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.124    10.175 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    10.323    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.447 f  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.346    10.793    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rep[0].fifoaddr_reg[0]_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I3_O)        0.124    10.917 f  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2/O
                         net (fo=12, routed)          0.518    11.436    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_2
    SLICE_X37Y86         LUT6 (Prop_lut6_I4_O)        0.124    11.560 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_4/O
                         net (fo=2, routed)           0.161    11.720    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/p_0_in5_out
    SLICE_X37Y86         LUT6 (Prop_lut6_I5_O)        0.124    11.844 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1/O
                         net (fo=3, routed)           0.324    12.169    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state[3]_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.474    12.653    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y86         FDRE                                         r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X39Y86         FDRE (Setup_fdre_C_CE)      -0.205    12.409    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         12.409    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 top_i/static_logic/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.666ns  (logic 1.450ns (16.732%)  route 7.216ns (83.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.737     3.031    top_i/static_logic/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/static_logic/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  top_i/static_logic/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=22, routed)          7.216    11.697    top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y10         RAMB36E1                                     r  top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.521    12.700    top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    12.038    top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.038    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 1.789ns (20.724%)  route 6.844ns (79.276%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.804     3.098    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/ap_clk
    SLICE_X105Y47        FDRE                                         r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.419     3.517 r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/Q
                         net (fo=7, routed)           0.628     4.145    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate[1]
    SLICE_X104Y48        LUT2 (Prop_lut2_I1_O)        0.299     4.444 f  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/s_axi_rm_WREADY_INST_0/O
                         net (fo=1, routed)           2.215     6.659    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[6]
    SLICE_X81Y51         LUT5 (Prop_lut5_I2_O)        0.119     6.778 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.152     7.930    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_1
    SLICE_X49Y52         LUT5 (Prop_lut5_I2_O)        0.332     8.262 f  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.401     8.663    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124     8.787 f  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.263    10.051    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.124    10.175 f  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    10.323    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.447 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.346    10.793    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rep[0].fifoaddr_reg[0]_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I3_O)        0.124    10.917 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2/O
                         net (fo=12, routed)          0.358    11.275    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rep[0].fifoaddr_reg[0]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.399 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1/O
                         net (fo=3, routed)           0.331    11.731    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push
    SLICE_X36Y86         SRL16E                                       r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.474    12.653    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/aclk
    SLICE_X36Y86         SRL16E                                       r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X36Y86         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.097    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 1.789ns (20.724%)  route 6.844ns (79.276%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.804     3.098    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/ap_clk
    SLICE_X105Y47        FDRE                                         r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.419     3.517 r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/Q
                         net (fo=7, routed)           0.628     4.145    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate[1]
    SLICE_X104Y48        LUT2 (Prop_lut2_I1_O)        0.299     4.444 f  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/s_axi_rm_WREADY_INST_0/O
                         net (fo=1, routed)           2.215     6.659    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[6]
    SLICE_X81Y51         LUT5 (Prop_lut5_I2_O)        0.119     6.778 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.152     7.930    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_1
    SLICE_X49Y52         LUT5 (Prop_lut5_I2_O)        0.332     8.262 f  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.401     8.663    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124     8.787 f  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.263    10.051    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.124    10.175 f  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    10.323    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.447 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.346    10.793    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rep[0].fifoaddr_reg[0]_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I3_O)        0.124    10.917 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2/O
                         net (fo=12, routed)          0.358    11.275    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rep[0].fifoaddr_reg[0]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.399 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1/O
                         net (fo=3, routed)           0.331    11.731    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push
    SLICE_X36Y86         SRL16E                                       r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.474    12.653    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/aclk
    SLICE_X36Y86         SRL16E                                       r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X36Y86         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.097    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CE
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 1.789ns (20.724%)  route 6.844ns (79.276%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.804     3.098    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/ap_clk
    SLICE_X105Y47        FDRE                                         r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.419     3.517 r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/Q
                         net (fo=7, routed)           0.628     4.145    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate[1]
    SLICE_X104Y48        LUT2 (Prop_lut2_I1_O)        0.299     4.444 f  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/s_axi_rm_WREADY_INST_0/O
                         net (fo=1, routed)           2.215     6.659    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[6]
    SLICE_X81Y51         LUT5 (Prop_lut5_I2_O)        0.119     6.778 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.152     7.930    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_1
    SLICE_X49Y52         LUT5 (Prop_lut5_I2_O)        0.332     8.262 f  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.401     8.663    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124     8.787 f  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.263    10.051    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.124    10.175 f  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    10.323    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.447 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.346    10.793    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rep[0].fifoaddr_reg[0]_0
    SLICE_X38Y87         LUT4 (Prop_lut4_I3_O)        0.124    10.917 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_2/O
                         net (fo=12, routed)          0.358    11.275    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_rep[0].fifoaddr_reg[0]
    SLICE_X37Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.399 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst_i_1/O
                         net (fo=3, routed)           0.331    11.731    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push
    SLICE_X36Y86         SRL16E                                       r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.474    12.653    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/aclk
    SLICE_X36Y86         SRL16E                                       r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst/CLK
                         clock pessimism              0.115    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X36Y86         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.097    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 top_i/static_logic/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.637ns  (logic 1.450ns (16.788%)  route 7.187ns (83.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 12.816 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.737     3.031    top_i/static_logic/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  top_i/static_logic/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  top_i/static_logic/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=17, routed)          7.187    11.668    top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[12]
    RAMB36_X4Y13         RAMB36E1                                     r  top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.637    12.816    top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X4Y13         RAMB36E1                                     r  top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.129    12.945    
                         clock uncertainty           -0.154    12.791    
    RAMB36_X4Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.737    12.054    top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         12.054    
                         arrival time                         -11.668    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.093ns  (logic 1.913ns (21.039%)  route 7.180ns (78.961%))
  Logic Levels:           9  (LUT2=1 LUT5=4 LUT6=4)
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.804     3.098    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/ap_clk
    SLICE_X105Y47        FDRE                                         r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y47        FDRE (Prop_fdre_C_Q)         0.419     3.517 f  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate_reg[1]/Q
                         net (fo=7, routed)           0.628     4.145    top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/wstate[1]
    SLICE_X104Y48        LUT2 (Prop_lut2_I1_O)        0.299     4.444 r  top_i/reconfigurable_logic/reconfigurable_module_15/inst/targeted_function_rm_s_axi_U/s_axi_rm_WREADY_INST_0/O
                         net (fo=1, routed)           2.215     6.659    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[6]
    SLICE_X81Y51         LUT5 (Prop_lut5_I2_O)        0.119     6.778 f  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_4/O
                         net (fo=2, routed)           1.152     7.930    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_atarget_enc_reg[2]_1
    SLICE_X49Y52         LUT5 (Prop_lut5_I2_O)        0.332     8.262 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.401     8.663    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_awready_i_reg_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I0_O)        0.124     8.787 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.263    10.051    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/m_axi_wready[1]
    SLICE_X41Y87         LUT5 (Prop_lut5_I0_O)        0.124    10.175 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.149    10.323    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X41Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.447 f  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.333    10.780    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1_n_3
    SLICE_X37Y87         LUT6 (Prop_lut6_I3_O)        0.124    10.904 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr[2]_i_2/O
                         net (fo=6, routed)           0.463    11.368    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_rep[0].fifoaddr_reg[2]_3
    SLICE_X38Y87         LUT6 (Prop_lut6_I1_O)        0.124    11.492 r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_i_4/O
                         net (fo=1, routed)           0.575    12.067    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd_n_180
    SLICE_X39Y87         LUT6 (Prop_lut6_I3_O)        0.124    12.191 r  top_i/static_logic/axi_interconnect_0/xbar/inst/m_valid_i_i_1__7/O
                         net (fo=1, routed)           0.000    12.191    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg_5
    SLICE_X39Y87         FDRE                                         r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.475    12.654    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/aclk
    SLICE_X39Y87         FDRE                                         r  top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg/C
                         clock pessimism              0.115    12.769    
                         clock uncertainty           -0.154    12.615    
    SLICE_X39Y87         FDRE (Setup_fdre_C_D)        0.029    12.644    top_i/static_logic/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  0.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.075%)  route 0.248ns (65.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.561     0.896    top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X49Y45         FDRE                                         r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  top_i/static_logic/axi_interconnect_0/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.248     1.272    top_i/static_logic/axi_interconnect_0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X46Y52         SRLC32E                                      r  top_i/static_logic/axi_interconnect_0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.825     1.191    top_i/static_logic/axi_interconnect_0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X46Y52         SRLC32E                                      r  top_i/static_logic/axi_interconnect_0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.055     1.216    top_i/static_logic/axi_interconnect_0/i01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.559%)  route 0.267ns (65.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.556     0.892    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X48Y99         FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.267     1.300    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X46Y102        FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.911     1.277    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X46Y102        FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.226    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.559%)  route 0.267ns (65.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.556     0.892    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X48Y99         FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.267     1.300    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X46Y102        FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.911     1.277    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X46Y102        FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.226    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.559%)  route 0.267ns (65.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.556     0.892    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X48Y99         FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.267     1.300    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X46Y102        FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.911     1.277    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X46Y102        FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.226    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.559%)  route 0.267ns (65.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.556     0.892    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X48Y99         FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.267     1.300    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X46Y102        FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.911     1.277    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X46Y102        FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.226    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.559%)  route 0.267ns (65.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.556     0.892    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X48Y99         FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=11, routed)          0.267     1.300    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X46Y102        FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.911     1.277    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X46Y102        FDRE                                         r  top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X46Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.226    top_i/static_logic/axi_interconnect_0/i00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.915%)  route 0.275ns (66.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.634     0.970    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y113        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=146, routed)         0.275     1.386    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/ADDRD1
    SLICE_X42Y113        RAMD32                                       r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.905     1.271    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/WCLK
    SLICE_X42Y113        RAMD32                                       r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMA/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.312    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMA
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.915%)  route 0.275ns (66.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.634     0.970    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y113        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=146, routed)         0.275     1.386    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/ADDRD1
    SLICE_X42Y113        RAMD32                                       r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.905     1.271    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/WCLK
    SLICE_X42Y113        RAMD32                                       r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMA_D1/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.312    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.915%)  route 0.275ns (66.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.634     0.970    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y113        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=146, routed)         0.275     1.386    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/ADDRD1
    SLICE_X42Y113        RAMD32                                       r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.905     1.271    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/WCLK
    SLICE_X42Y113        RAMD32                                       r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMB/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.312    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMB
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.915%)  route 0.275ns (66.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.634     0.970    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X39Y113        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/Q
                         net (fo=146, routed)         0.275     1.386    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/ADDRD1
    SLICE_X42Y113        RAMD32                                       r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.905     1.271    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/WCLK
    SLICE_X42Y113        RAMD32                                       r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMB_D1/CLK
                         clock pessimism             -0.268     1.003    
    SLICE_X42Y113        RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.312    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_84_89/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.312    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13    top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y13    top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10    top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y10    top_i/static_logic/blk_mem_gen_0/U0/inst_blk_mem_gen/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     PLLE2_ADV/CLKIN1    n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKIN1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X97Y124   top_i/reconfigurable_logic/reconfigurable_module_02/inst/targeted_function_rm_s_axi_U/int_output_192_ap_vld_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X96Y126   top_i/reconfigurable_logic/reconfigurable_module_02/inst/targeted_function_rm_s_axi_U/int_output_193_ap_vld_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X96Y130   top_i/reconfigurable_logic/reconfigurable_module_02/inst/targeted_function_rm_s_axi_U/int_output_194_ap_vld_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X96Y130   top_i/reconfigurable_logic/reconfigurable_module_02/inst/targeted_function_rm_s_axi_U/int_output_195_ap_vld_reg/C
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKIN1
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMD_D1/CLK
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y123   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y123   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y123   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X32Y122   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_102_102/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  cclk_p_src
  To Clock:  cclk_p_src

Setup :            0  Failing Endpoints,  Worst Slack        3.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.253ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/D8
                            (rising edge-triggered cell OSERDESE2 clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (cclk_p_src rise@6.667ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        2.832ns  (logic 0.419ns (14.796%)  route 2.413ns (85.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 13.202 - 6.667 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.782     6.979    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.419     7.398 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[8]/Q
                         net (fo=1, routed)           2.413     9.811    top_i/static_logic/elink2/eclock_0/inst/cclk_pattern[8]
    OLOGIC_X1Y124        OSERDESE2                                    r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/D8
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634     9.480    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.563 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.720    11.283    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.827    13.202    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    OLOGIC_X1Y124        OSERDESE2                                    r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/CLKDIV
                         clock pessimism              0.503    13.705    
                         clock uncertainty           -0.070    13.635    
    OLOGIC_X1Y124        OSERDESE2 (Setup_oserdese2_CLKDIV_D8)
                                                     -0.800    12.835    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -9.811    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (cclk_p_src rise@6.667ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 0.419ns (15.174%)  route 2.342ns (84.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 13.202 - 6.667 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.782     6.979    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.419     7.398 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]/Q
                         net (fo=1, routed)           2.342     9.740    top_i/static_logic/elink2/eclock_0/inst/cclk_pattern[5]
    OLOGIC_X1Y124        OSERDESE2                                    r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634     9.480    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.563 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.720    11.283    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.827    13.202    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    OLOGIC_X1Y124        OSERDESE2                                    r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/CLKDIV
                         clock pessimism              0.503    13.705    
                         clock uncertainty           -0.070    13.635    
    OLOGIC_X1Y124        OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.798    12.837    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (cclk_p_src rise@6.667ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.419ns (15.248%)  route 2.329ns (84.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.535ns = ( 13.202 - 6.667 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.503ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.782     6.979    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.419     7.398 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]/Q
                         net (fo=1, routed)           2.329     9.727    top_i/static_logic/elink2/eclock_0/inst/cclk_pattern[4]
    OLOGIC_X1Y124        OSERDESE2                                    r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634     9.480    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.563 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.720    11.283    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.827    13.202    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    OLOGIC_X1Y124        OSERDESE2                                    r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/CLKDIV
                         clock pessimism              0.503    13.705    
                         clock uncertainty           -0.070    13.635    
    OLOGIC_X1Y124        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800    12.835    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -9.727    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (cclk_p_src rise@6.667ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.580ns (19.220%)  route 2.438ns (80.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.313ns = ( 12.980 - 6.667 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.782     6.979    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y90         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90         FDRE (Prop_fdre_C_Q)         0.456     7.435 f  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/Q
                         net (fo=1, routed)           1.387     8.822    top_i/static_logic/elink2/eclock_0/inst/enb_sync
    SLICE_X81Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.946 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1/O
                         net (fo=8, routed)           1.050     9.997    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1_n_0
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634     9.480    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.563 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.720    11.283    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.606    12.980    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
                         clock pessimism              0.641    13.621    
                         clock uncertainty           -0.070    13.551    
    SLICE_X91Y89         FDRE (Setup_fdre_C_R)       -0.429    13.122    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (cclk_p_src rise@6.667ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.580ns (19.220%)  route 2.438ns (80.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.313ns = ( 12.980 - 6.667 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.782     6.979    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y90         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90         FDRE (Prop_fdre_C_Q)         0.456     7.435 f  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/Q
                         net (fo=1, routed)           1.387     8.822    top_i/static_logic/elink2/eclock_0/inst/enb_sync
    SLICE_X81Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.946 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1/O
                         net (fo=8, routed)           1.050     9.997    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1_n_0
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634     9.480    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.563 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.720    11.283    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.606    12.980    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]/C
                         clock pessimism              0.641    13.621    
                         clock uncertainty           -0.070    13.551    
    SLICE_X91Y89         FDRE (Setup_fdre_C_R)       -0.429    13.122    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (cclk_p_src rise@6.667ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.580ns (19.220%)  route 2.438ns (80.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.313ns = ( 12.980 - 6.667 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.782     6.979    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y90         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90         FDRE (Prop_fdre_C_Q)         0.456     7.435 f  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/Q
                         net (fo=1, routed)           1.387     8.822    top_i/static_logic/elink2/eclock_0/inst/enb_sync
    SLICE_X81Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.946 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1/O
                         net (fo=8, routed)           1.050     9.997    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1_n_0
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634     9.480    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.563 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.720    11.283    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.606    12.980    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]/C
                         clock pessimism              0.641    13.621    
                         clock uncertainty           -0.070    13.551    
    SLICE_X91Y89         FDRE (Setup_fdre_C_R)       -0.429    13.122    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (cclk_p_src rise@6.667ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.580ns (19.220%)  route 2.438ns (80.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.313ns = ( 12.980 - 6.667 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.782     6.979    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y90         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90         FDRE (Prop_fdre_C_Q)         0.456     7.435 f  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/Q
                         net (fo=1, routed)           1.387     8.822    top_i/static_logic/elink2/eclock_0/inst/enb_sync
    SLICE_X81Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.946 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1/O
                         net (fo=8, routed)           1.050     9.997    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1_n_0
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634     9.480    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.563 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.720    11.283    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.606    12.980    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]/C
                         clock pessimism              0.641    13.621    
                         clock uncertainty           -0.070    13.551    
    SLICE_X91Y89         FDRE (Setup_fdre_C_R)       -0.429    13.122    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (cclk_p_src rise@6.667ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.580ns (19.220%)  route 2.438ns (80.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.313ns = ( 12.980 - 6.667 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.782     6.979    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y90         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90         FDRE (Prop_fdre_C_Q)         0.456     7.435 f  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/Q
                         net (fo=1, routed)           1.387     8.822    top_i/static_logic/elink2/eclock_0/inst/enb_sync
    SLICE_X81Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.946 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1/O
                         net (fo=8, routed)           1.050     9.997    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1_n_0
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634     9.480    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.563 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.720    11.283    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.606    12.980    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]/C
                         clock pessimism              0.641    13.621    
                         clock uncertainty           -0.070    13.551    
    SLICE_X91Y89         FDRE (Setup_fdre_C_R)       -0.429    13.122    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (cclk_p_src rise@6.667ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.580ns (19.220%)  route 2.438ns (80.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.313ns = ( 12.980 - 6.667 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.782     6.979    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y90         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90         FDRE (Prop_fdre_C_Q)         0.456     7.435 f  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/Q
                         net (fo=1, routed)           1.387     8.822    top_i/static_logic/elink2/eclock_0/inst/enb_sync
    SLICE_X81Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.946 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1/O
                         net (fo=8, routed)           1.050     9.997    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1_n_0
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634     9.480    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.563 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.720    11.283    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.606    12.980    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[6]/C
                         clock pessimism              0.641    13.621    
                         clock uncertainty           -0.070    13.551    
    SLICE_X91Y89         FDRE (Setup_fdre_C_R)       -0.429    13.122    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[6]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (cclk_p_src rise@6.667ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.580ns (19.220%)  route 2.438ns (80.780%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.313ns = ( 12.980 - 6.667 ) 
    Source Clock Delay      (SCD):    6.979ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.782     6.979    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y90         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y90         FDRE (Prop_fdre_C_Q)         0.456     7.435 f  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.enb_sync_reg/Q
                         net (fo=1, routed)           1.387     8.822    top_i/static_logic/elink2/eclock_0/inst/enb_sync
    SLICE_X81Y85         LUT1 (Prop_lut1_I0_O)        0.124     8.946 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1/O
                         net (fo=8, routed)           1.050     9.997    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_1_n_0
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634     9.480    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.083     9.563 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           1.720    11.283    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.374 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          1.606    12.980    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[7]/C
                         clock pessimism              0.641    13.621    
                         clock uncertainty           -0.070    13.551    
    SLICE_X91Y89         FDRE (Setup_fdre_C_R)       -0.429    13.122    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[7]
  -------------------------------------------------------------------
                         required time                         13.122    
                         arrival time                          -9.997    
  -------------------------------------------------------------------
                         slack                                  3.125    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclk_p_src rise@0.000ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.212ns (56.490%)  route 0.163ns (43.510%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.607     2.164    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X90Y90         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y90         FDRE (Prop_fdre_C_Q)         0.164     2.328 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/Q
                         net (fo=8, routed)           0.163     2.491    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg_n_0_[0]
    SLICE_X91Y89         LUT5 (Prop_lut5_I4_O)        0.048     2.539 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[4]_i_1/O
                         net (fo=1, routed)           0.000     2.539    top_i/static_logic/elink2/eclock_0/inst/p_1_in[3]
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.876     2.785    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]/C
                         clock pessimism             -0.606     2.179    
    SLICE_X91Y89         FDRE (Hold_fdre_C_D)         0.107     2.286    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclk_p_src rise@0.000ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.213ns (56.456%)  route 0.164ns (43.544%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.607     2.164    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X90Y90         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y90         FDRE (Prop_fdre_C_Q)         0.164     2.328 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/Q
                         net (fo=8, routed)           0.164     2.492    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg_n_0_[0]
    SLICE_X91Y89         LUT5 (Prop_lut5_I1_O)        0.049     2.541 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[7]_i_1/O
                         net (fo=1, routed)           0.000     2.541    top_i/static_logic/elink2/eclock_0/inst/p_1_in[6]
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.876     2.785    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[7]/C
                         clock pessimism             -0.606     2.179    
    SLICE_X91Y89         FDRE (Hold_fdre_C_D)         0.107     2.286    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclk_p_src rise@0.000ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.190ns (51.105%)  route 0.182ns (48.895%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.606     2.163    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.141     2.304 f  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/Q
                         net (fo=9, routed)           0.182     2.486    top_i/static_logic/elink2/eclock_0/inst/cclk_pattern[1]
    SLICE_X91Y89         LUT5 (Prop_lut5_I2_O)        0.049     2.535 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[8]_i_2/O
                         net (fo=1, routed)           0.000     2.535    top_i/static_logic/elink2/eclock_0/inst/p_1_in[7]
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.876     2.785    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[8]/C
                         clock pessimism             -0.622     2.163    
    SLICE_X91Y89         FDRE (Hold_fdre_C_D)         0.107     2.270    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.535    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclk_p_src rise@0.000ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.140%)  route 0.163ns (43.860%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.607     2.164    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X90Y90         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y90         FDRE (Prop_fdre_C_Q)         0.164     2.328 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/Q
                         net (fo=8, routed)           0.163     2.491    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg_n_0_[0]
    SLICE_X91Y89         LUT5 (Prop_lut5_I4_O)        0.045     2.536 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[1]_i_1/O
                         net (fo=1, routed)           0.000     2.536    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[1]_i_1_n_0
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.876     2.785    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
                         clock pessimism             -0.606     2.179    
    SLICE_X91Y89         FDRE (Hold_fdre_C_D)         0.091     2.270    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclk_p_src rise@0.000ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.989%)  route 0.164ns (44.011%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.606ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.607     2.164    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X90Y90         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y90         FDRE (Prop_fdre_C_Q)         0.164     2.328 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/Q
                         net (fo=8, routed)           0.164     2.492    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg_n_0_[0]
    SLICE_X91Y89         LUT5 (Prop_lut5_I0_O)        0.045     2.537 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[2]_i_1/O
                         net (fo=1, routed)           0.000     2.537    top_i/static_logic/elink2/eclock_0/inst/p_1_in[1]
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.876     2.785    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]/C
                         clock pessimism             -0.606     2.179    
    SLICE_X91Y89         FDRE (Hold_fdre_C_D)         0.092     2.271    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclk_p_src rise@0.000ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.192ns (51.367%)  route 0.182ns (48.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.606     2.163    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.141     2.304 f  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/Q
                         net (fo=9, routed)           0.182     2.486    top_i/static_logic/elink2/eclock_0/inst/cclk_pattern[1]
    SLICE_X91Y89         LUT5 (Prop_lut5_I2_O)        0.051     2.537 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[5]_i_1/O
                         net (fo=1, routed)           0.000     2.537    top_i/static_logic/elink2/eclock_0/inst/p_1_in[4]
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.876     2.785    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]/C
                         clock pessimism             -0.622     2.163    
    SLICE_X91Y89         FDRE (Hold_fdre_C_D)         0.107     2.270    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclk_p_src rise@0.000ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.573%)  route 0.182ns (49.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.606     2.163    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.141     2.304 f  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/Q
                         net (fo=9, routed)           0.182     2.486    top_i/static_logic/elink2/eclock_0/inst/cclk_pattern[1]
    SLICE_X91Y89         LUT5 (Prop_lut5_I2_O)        0.045     2.531 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[3]_i_1/O
                         net (fo=1, routed)           0.000     2.531    top_i/static_logic/elink2/eclock_0/inst/p_1_in[2]
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.876     2.785    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]/C
                         clock pessimism             -0.622     2.163    
    SLICE_X91Y89         FDRE (Hold_fdre_C_D)         0.092     2.255    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclk_p_src rise@0.000ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.573%)  route 0.182ns (49.427%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.606     2.163    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.141     2.304 f  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/Q
                         net (fo=9, routed)           0.182     2.486    top_i/static_logic/elink2/eclock_0/inst/cclk_pattern[1]
    SLICE_X91Y89         LUT5 (Prop_lut5_I1_O)        0.045     2.531 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern[6]_i_1/O
                         net (fo=1, routed)           0.000     2.531    top_i/static_logic/elink2/eclock_0/inst/p_1_in[5]
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.876     2.785    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[6]/C
                         clock pessimism             -0.622     2.163    
    SLICE_X91Y89         FDRE (Hold_fdre_C_D)         0.092     2.255    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.255    
                         arrival time                           2.531    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.751ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/D2
                            (rising edge-triggered cell OSERDESE2 clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclk_p_src rise@0.000ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        1.140ns  (logic 0.141ns (12.372%)  route 0.999ns (87.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.606     2.163    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.141     2.304 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]/Q
                         net (fo=1, routed)           0.999     3.303    top_i/static_logic/elink2/eclock_0/inst/cclk_pattern[2]
    OLOGIC_X1Y124        OSERDESE2                                    r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.980     2.889    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    OLOGIC_X1Y124        OSERDESE2                                    r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/CLKDIV
                         clock pessimism             -0.357     2.532    
    OLOGIC_X1Y124        OSERDESE2 (Hold_oserdese2_CLKDIV_D2)
                                                      0.019     2.551    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           3.303    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.769ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/D3
                            (rising edge-triggered cell OSERDESE2 clocked by cclk_p_src  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             cclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclk_p_src rise@0.000ns - cclk_p_src rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.141ns (12.189%)  route 1.016ns (87.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.889ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.606     2.163    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    SLICE_X91Y89         FDRE                                         r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y89         FDRE (Prop_fdre_C_Q)         0.141     2.304 r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]/Q
                         net (fo=1, routed)           1.016     3.320    top_i/static_logic/elink2/eclock_0/inst/cclk_pattern[3]
    OLOGIC_X1Y124        OSERDESE2                                    r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/D3
  -------------------------------------------------------------------    -------------------

                         (clock cclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT4)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/cclk_p_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/O
                         net (fo=14, routed)          0.980     2.889    top_i/static_logic/elink2/eclock_0/inst/cclk_p
    OLOGIC_X1Y124        OSERDESE2                                    r  top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/CLKDIV
                         clock pessimism             -0.357     2.532    
    OLOGIC_X1Y124        OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     2.551    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -2.551    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.769    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cclk_p_src
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1   top_i/static_logic/elink2/eclock_0/inst/cclk_p_buf/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         6.667       5.000      OLOGIC_X1Y124   top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/CLKDIV
Min Period        n/a     PLLE2_ADV/CLKOUT4  n/a            1.249         6.667       5.418      PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.667       5.667      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[7]/C
Max Period        n/a     PLLE2_ADV/CLKOUT4  n/a            160.000       6.667       153.333    PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT4
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[6]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[7]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X90Y90    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y90    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[5]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[6]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[7]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y89    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.cclk_pattern_reg[8]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X90Y90    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.333       2.833      SLICE_X91Y90    top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.clk_div_sync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  cclk_src
  To Clock:  cclk_src

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.489ns,  Total Violation       -0.489ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cclk_src
Waveform(ns):       { 0.000 0.833 }
Period(ns):         1.667
Sources:            { top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.667       -0.489     BUFGCTRL_X0Y4   top_i/static_logic/elink2/eclock_0/inst/cclk_buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.667       0.000      OLOGIC_X1Y124   top_i/static_logic/elink2/eclock_0/inst/gen_cclk_div.OSERDESE2_inst/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.667       0.418      PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.667       158.333    PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  lclk_out_src
  To Clock:  lclk_out_src

Setup :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.390ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lclk_out_src  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            top_i/static_logic/elink2/eio_tx_0/inst/oddr_lclk_inst/D1
                            (rising edge-triggered cell ODDR clocked by lclk_out_src  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             lclk_out_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (lclk_out_src rise@4.167ns - lclk_out_src rise@0.833ns)
  Data Path Delay:        2.035ns  (logic 0.456ns (22.405%)  route 1.579ns (77.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.546ns = ( 10.713 - 4.167 ) 
    Source Clock Delay      (SCD):    7.113ns = ( 7.946 - 0.833 ) 
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_out_src rise edge)
                                                      0.833     0.833 r  
    PS7_X0Y0             PS7                          0.000     0.833 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     2.026    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.127 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.958    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.046 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2
                         net (fo=1, routed)           1.883     5.929    top_i/static_logic/elink2/eclock_0/inst/lclk_out_src
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     6.030 r  top_i/static_logic/elink2/eclock_0/inst/lclk_out_buf/O
                         net (fo=3, routed)           1.916     7.946    top_i/static_logic/elink2/eio_tx_0/inst/txlclk_out
    SLICE_X81Y144        FDRE                                         r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y144        FDRE (Prop_fdre_C_Q)         0.456     8.402 r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/Q
                         net (fo=1, routed)           1.579     9.982    top_i/static_logic/elink2/eio_tx_0/inst/txenb_out
    OLOGIC_X1Y138        ODDR                                         r  top_i/static_logic/elink2/eio_tx_0/inst/oddr_lclk_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock lclk_out_src rise edge)
                                                      4.167     4.167 r  
    PS7_X0Y0             PS7                          0.000     4.167 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.255    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.346 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634     6.980    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.063 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2
                         net (fo=1, routed)           1.720     8.783    top_i/static_logic/elink2/eclock_0/inst/lclk_out_src
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.874 r  top_i/static_logic/elink2/eclock_0/inst/lclk_out_buf/O
                         net (fo=3, routed)           1.839    10.713    top_i/static_logic/elink2/eio_tx_0/inst/txlclk_out
    OLOGIC_X1Y138        ODDR                                         r  top_i/static_logic/elink2/eio_tx_0/inst/oddr_lclk_inst/C
                         clock pessimism              0.621    11.334    
                         clock uncertainty           -0.065    11.269    
    OLOGIC_X1Y138        ODDR (Setup_oddr_C_D1)      -0.834    10.435    top_i/static_logic/elink2/eio_tx_0/inst/oddr_lclk_inst
  -------------------------------------------------------------------
                         required time                         10.435    
                         arrival time                          -9.982    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             1.197ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lclk_out_src  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lclk_out_src  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             lclk_out_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (lclk_out_src rise@4.167ns - lclk_out_src rise@0.833ns)
  Data Path Delay:        1.918ns  (logic 0.456ns (23.780%)  route 1.462ns (76.220%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.430ns = ( 10.596 - 4.167 ) 
    Source Clock Delay      (SCD):    7.037ns = ( 7.870 - 0.833 ) 
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_out_src rise edge)
                                                      0.833     0.833 r  
    PS7_X0Y0             PS7                          0.000     0.833 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     2.026    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.127 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.958    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088     4.046 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2
                         net (fo=1, routed)           1.883     5.929    top_i/static_logic/elink2/eclock_0/inst/lclk_out_src
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     6.030 r  top_i/static_logic/elink2/eclock_0/inst/lclk_out_buf/O
                         net (fo=3, routed)           1.840     7.870    top_i/static_logic/elink2/eio_tx_0/inst/txlclk_out
    SLICE_X49Y135        FDRE                                         r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.456     8.326 r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/Q
                         net (fo=1, routed)           1.462     9.788    top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg_n_0_[1]
    SLICE_X81Y144        FDRE                                         r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_out_src rise edge)
                                                      4.167     4.167 r  
    PS7_X0Y0             PS7                          0.000     4.167 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     5.255    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.346 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634     6.980    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.063 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2
                         net (fo=1, routed)           1.720     8.783    top_i/static_logic/elink2/eclock_0/inst/lclk_out_src
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     8.874 r  top_i/static_logic/elink2/eclock_0/inst/lclk_out_buf/O
                         net (fo=3, routed)           1.722    10.596    top_i/static_logic/elink2/eio_tx_0/inst/txlclk_out
    SLICE_X81Y144        FDRE                                         r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/C
                         clock pessimism              0.521    11.117    
                         clock uncertainty           -0.065    11.052    
    SLICE_X81Y144        FDRE (Setup_fdre_C_D)       -0.067    10.985    top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         10.985    
                         arrival time                          -9.788    
  -------------------------------------------------------------------
                         slack                                  1.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lclk_out_src  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by lclk_out_src  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             lclk_out_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_out_src rise@0.833ns - lclk_out_src rise@0.833ns)
  Data Path Delay:        0.757ns  (logic 0.141ns (18.636%)  route 0.616ns (81.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.849ns = ( 3.682 - 0.833 ) 
    Source Clock Delay      (SCD):    2.193ns = ( 3.026 - 0.833 ) 
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_out_src rise edge)
                                                      0.833     0.833 r  
    PS7_X0Y0             PS7                          0.000     0.833 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     1.143    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.169 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     1.771    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.821 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2
                         net (fo=1, routed)           0.544     2.365    top_i/static_logic/elink2/eclock_0/inst/lclk_out_src
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.391 r  top_i/static_logic/elink2/eclock_0/inst/lclk_out_buf/O
                         net (fo=3, routed)           0.635     3.026    top_i/static_logic/elink2/eio_tx_0/inst/txlclk_out
    SLICE_X49Y135        FDRE                                         r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_fdre_C_Q)         0.141     3.167 r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/Q
                         net (fo=1, routed)           0.616     3.782    top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg_n_0_[1]
    SLICE_X81Y144        FDRE                                         r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_out_src rise edge)
                                                      0.833     0.833 r  
    PS7_X0Y0             PS7                          0.000     0.833 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     1.170    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.199 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     2.068    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.121 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2
                         net (fo=1, routed)           0.592     2.713    top_i/static_logic/elink2/eclock_0/inst/lclk_out_src
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.742 r  top_i/static_logic/elink2/eclock_0/inst/lclk_out_buf/O
                         net (fo=3, routed)           0.940     3.682    top_i/static_logic/elink2/eio_tx_0/inst/txlclk_out
    SLICE_X81Y144        FDRE                                         r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/C
                         clock pessimism             -0.360     3.322    
    SLICE_X81Y144        FDRE (Hold_fdre_C_D)         0.070     3.392    top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.392    
                         arrival time                           3.782    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.845ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by lclk_out_src  {rise@0.833ns fall@2.500ns period=3.333ns})
  Destination:            top_i/static_logic/elink2/eio_tx_0/inst/oddr_lclk_inst/D1
                            (rising edge-triggered cell ODDR clocked by lclk_out_src  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             lclk_out_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_out_src rise@0.833ns - lclk_out_src rise@0.833ns)
  Data Path Delay:        0.835ns  (logic 0.141ns (16.882%)  route 0.694ns (83.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.897ns = ( 3.730 - 0.833 ) 
    Source Clock Delay      (SCD):    2.225ns = ( 3.058 - 0.833 ) 
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_out_src rise edge)
                                                      0.833     0.833 r  
    PS7_X0Y0             PS7                          0.000     0.833 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     1.143    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.169 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     1.771    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.821 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2
                         net (fo=1, routed)           0.544     2.365    top_i/static_logic/elink2/eclock_0/inst/lclk_out_src
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.391 r  top_i/static_logic/elink2/eclock_0/inst/lclk_out_buf/O
                         net (fo=3, routed)           0.667     3.058    top_i/static_logic/elink2/eio_tx_0/inst/txlclk_out
    SLICE_X81Y144        FDRE                                         r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y144        FDRE (Prop_fdre_C_Q)         0.141     3.199 r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/Q
                         net (fo=1, routed)           0.694     3.893    top_i/static_logic/elink2/eio_tx_0/inst/txenb_out
    OLOGIC_X1Y138        ODDR                                         r  top_i/static_logic/elink2/eio_tx_0/inst/oddr_lclk_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock lclk_out_src rise edge)
                                                      0.833     0.833 r  
    PS7_X0Y0             PS7                          0.000     0.833 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     1.170    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.199 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     2.068    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.121 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2
                         net (fo=1, routed)           0.592     2.713    top_i/static_logic/elink2/eclock_0/inst/lclk_out_src
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     2.742 r  top_i/static_logic/elink2/eclock_0/inst/lclk_out_buf/O
                         net (fo=3, routed)           0.988     3.730    top_i/static_logic/elink2/eio_tx_0/inst/txlclk_out
    OLOGIC_X1Y138        ODDR                                         r  top_i/static_logic/elink2/eio_tx_0/inst/oddr_lclk_inst/C
                         clock pessimism             -0.589     3.141    
    OLOGIC_X1Y138        ODDR (Hold_oddr_C_D1)       -0.093     3.048    top_i/static_logic/elink2/eio_tx_0/inst/oddr_lclk_inst
  -------------------------------------------------------------------
                         required time                         -3.048    
                         arrival time                           3.893    
  -------------------------------------------------------------------
                         slack                                  0.845    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lclk_out_src
Waveform(ns):       { 0.833 2.500 }
Period(ns):         3.333
Sources:            { top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         3.333       1.178      BUFGCTRL_X0Y3   top_i/static_logic/elink2/eclock_0/inst/lclk_out_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         3.333       1.859      OLOGIC_X1Y138   top_i/static_logic/elink2/eio_tx_0/inst/oddr_lclk_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         3.333       2.084      PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2
Min Period        n/a     FDRE/C             n/a            1.000         3.333       2.333      SLICE_X81Y144   top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         3.333       2.333      SLICE_X49Y135   top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       3.333       156.667    PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X81Y144   top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X49Y135   top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X81Y144   top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X49Y135   top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X81Y144   top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X49Y135   top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X81Y144   top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.667       1.167      SLICE_X49Y135   top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  lclk_p_src
  To Clock:  lclk_p_src

Setup :            0  Failing Endpoints,  Worst Slack        6.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 0.766ns (11.109%)  route 6.130ns (88.891%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X46Y120        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.518     7.548 r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/Q
                         net (fo=75, routed)          1.567     9.115    top_i/static_logic/elink2/earb_0/inst/emtx_ack
    SLICE_X44Y126        LUT4 (Prop_lut4_I1_O)        0.124     9.239 r  top_i/static_logic/elink2/earb_0/inst/emrr_rd_en_INST_0/O
                         net (fo=111, routed)         1.329    10.568    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.124    10.692 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[102]_i_1/O
                         net (fo=103, routed)         3.234    13.926    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X34Y128        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.645    19.686    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X34Y128        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]/C
                         clock pessimism              0.621    20.307    
                         clock uncertainty           -0.076    20.232    
    SLICE_X34Y128        FDCE (Setup_fdce_C_CE)      -0.169    20.063    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[21]
  -------------------------------------------------------------------
                         required time                         20.063    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 0.766ns (11.109%)  route 6.130ns (88.891%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X46Y120        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.518     7.548 r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/Q
                         net (fo=75, routed)          1.567     9.115    top_i/static_logic/elink2/earb_0/inst/emtx_ack
    SLICE_X44Y126        LUT4 (Prop_lut4_I1_O)        0.124     9.239 r  top_i/static_logic/elink2/earb_0/inst/emrr_rd_en_INST_0/O
                         net (fo=111, routed)         1.329    10.568    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.124    10.692 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[102]_i_1/O
                         net (fo=103, routed)         3.234    13.926    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X34Y128        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.645    19.686    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X34Y128        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]/C
                         clock pessimism              0.621    20.307    
                         clock uncertainty           -0.076    20.232    
    SLICE_X34Y128        FDCE (Setup_fdce_C_CE)      -0.169    20.063    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[27]
  -------------------------------------------------------------------
                         required time                         20.063    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]/CE
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        6.896ns  (logic 0.766ns (11.109%)  route 6.130ns (88.891%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X46Y120        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.518     7.548 r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/Q
                         net (fo=75, routed)          1.567     9.115    top_i/static_logic/elink2/earb_0/inst/emtx_ack
    SLICE_X44Y126        LUT4 (Prop_lut4_I1_O)        0.124     9.239 r  top_i/static_logic/elink2/earb_0/inst/emrr_rd_en_INST_0/O
                         net (fo=111, routed)         1.329    10.568    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.124    10.692 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[102]_i_1/O
                         net (fo=103, routed)         3.234    13.926    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X34Y128        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.645    19.686    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X34Y128        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]/C
                         clock pessimism              0.621    20.307    
                         clock uncertainty           -0.076    20.232    
    SLICE_X34Y128        FDCE (Setup_fdce_C_CE)      -0.169    20.063    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[51]
  -------------------------------------------------------------------
                         required time                         20.063    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  6.137    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 0.766ns (11.275%)  route 6.028ns (88.725%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.357ns = ( 19.690 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X46Y120        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.518     7.548 r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/Q
                         net (fo=75, routed)          1.567     9.115    top_i/static_logic/elink2/earb_0/inst/emtx_ack
    SLICE_X44Y126        LUT4 (Prop_lut4_I1_O)        0.124     9.239 r  top_i/static_logic/elink2/earb_0/inst/emrr_rd_en_INST_0/O
                         net (fo=111, routed)         1.329    10.568    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.124    10.692 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[102]_i_1/O
                         net (fo=103, routed)         3.132    13.824    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.649    19.690    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]/C
                         clock pessimism              0.621    20.311    
                         clock uncertainty           -0.076    20.236    
    SLICE_X33Y133        FDCE (Setup_fdce_C_CE)      -0.205    20.031    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 0.766ns (11.275%)  route 6.028ns (88.725%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.357ns = ( 19.690 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X46Y120        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.518     7.548 r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/Q
                         net (fo=75, routed)          1.567     9.115    top_i/static_logic/elink2/earb_0/inst/emtx_ack
    SLICE_X44Y126        LUT4 (Prop_lut4_I1_O)        0.124     9.239 r  top_i/static_logic/elink2/earb_0/inst/emrr_rd_en_INST_0/O
                         net (fo=111, routed)         1.329    10.568    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.124    10.692 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[102]_i_1/O
                         net (fo=103, routed)         3.132    13.824    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.649    19.690    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                         clock pessimism              0.621    20.311    
                         clock uncertainty           -0.076    20.236    
    SLICE_X33Y133        FDCE (Setup_fdce_C_CE)      -0.205    20.031    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 0.766ns (11.275%)  route 6.028ns (88.725%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.357ns = ( 19.690 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X46Y120        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.518     7.548 r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/Q
                         net (fo=75, routed)          1.567     9.115    top_i/static_logic/elink2/earb_0/inst/emtx_ack
    SLICE_X44Y126        LUT4 (Prop_lut4_I1_O)        0.124     9.239 r  top_i/static_logic/elink2/earb_0/inst/emrr_rd_en_INST_0/O
                         net (fo=111, routed)         1.329    10.568    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.124    10.692 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[102]_i_1/O
                         net (fo=103, routed)         3.132    13.824    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.649    19.690    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]/C
                         clock pessimism              0.621    20.311    
                         clock uncertainty           -0.076    20.236    
    SLICE_X33Y133        FDCE (Setup_fdce_C_CE)      -0.205    20.031    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[26]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 0.766ns (11.275%)  route 6.028ns (88.725%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.357ns = ( 19.690 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X46Y120        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.518     7.548 r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/Q
                         net (fo=75, routed)          1.567     9.115    top_i/static_logic/elink2/earb_0/inst/emtx_ack
    SLICE_X44Y126        LUT4 (Prop_lut4_I1_O)        0.124     9.239 r  top_i/static_logic/elink2/earb_0/inst/emrr_rd_en_INST_0/O
                         net (fo=111, routed)         1.329    10.568    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.124    10.692 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[102]_i_1/O
                         net (fo=103, routed)         3.132    13.824    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.649    19.690    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                         clock pessimism              0.621    20.311    
                         clock uncertainty           -0.076    20.236    
    SLICE_X33Y133        FDCE (Setup_fdce_C_CE)      -0.205    20.031    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/CE
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 0.766ns (11.275%)  route 6.028ns (88.725%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.357ns = ( 19.690 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X46Y120        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.518     7.548 r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/Q
                         net (fo=75, routed)          1.567     9.115    top_i/static_logic/elink2/earb_0/inst/emtx_ack
    SLICE_X44Y126        LUT4 (Prop_lut4_I1_O)        0.124     9.239 r  top_i/static_logic/elink2/earb_0/inst/emrr_rd_en_INST_0/O
                         net (fo=111, routed)         1.329    10.568    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.124    10.692 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[102]_i_1/O
                         net (fo=103, routed)         3.132    13.824    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.649    19.690    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]/C
                         clock pessimism              0.621    20.311    
                         clock uncertainty           -0.076    20.236    
    SLICE_X33Y133        FDCE (Setup_fdce_C_CE)      -0.205    20.031    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[36]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/CE
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 0.766ns (11.275%)  route 6.028ns (88.725%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.357ns = ( 19.690 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X46Y120        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.518     7.548 r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/Q
                         net (fo=75, routed)          1.567     9.115    top_i/static_logic/elink2/earb_0/inst/emtx_ack
    SLICE_X44Y126        LUT4 (Prop_lut4_I1_O)        0.124     9.239 r  top_i/static_logic/elink2/earb_0/inst/emrr_rd_en_INST_0/O
                         net (fo=111, routed)         1.329    10.568    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.124    10.692 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[102]_i_1/O
                         net (fo=103, routed)         3.132    13.824    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.649    19.690    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]/C
                         clock pessimism              0.621    20.311    
                         clock uncertainty           -0.076    20.236    
    SLICE_X33Y133        FDCE (Setup_fdce_C_CE)      -0.205    20.031    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[48]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/CE
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 0.766ns (11.275%)  route 6.028ns (88.725%))
  Logic Levels:           2  (LUT3=1 LUT4=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.357ns = ( 19.690 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X46Y120        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.518     7.548 r  top_i/static_logic/elink2/eproto_tx_0/inst/emtx_ack_reg/Q
                         net (fo=75, routed)          1.567     9.115    top_i/static_logic/elink2/earb_0/inst/emtx_ack
    SLICE_X44Y126        LUT4 (Prop_lut4_I1_O)        0.124     9.239 r  top_i/static_logic/elink2/earb_0/inst/emrr_rd_en_INST_0/O
                         net (fo=111, routed)         1.329    10.568    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/rd_en
    SLICE_X36Y119        LUT3 (Prop_lut3_I1_O)        0.124    10.692 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[102]_i_1/O
                         net (fo=103, routed)         3.132    13.824    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gpregsm1.curr_fwft_state_reg[0][0]
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.649    19.690    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X33Y133        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]/C
                         clock pessimism              0.621    20.311    
                         clock uncertainty           -0.076    20.236    
    SLICE_X33Y133        FDCE (Setup_fdce_C_CE)      -0.205    20.031    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[52]
  -------------------------------------------------------------------
                         required time                         20.031    
                         arrival time                         -13.824    
  -------------------------------------------------------------------
                         slack                                  6.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.814ns
    Source Clock Delay      (SCD):    2.194ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.636     2.194    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X35Y132        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y132        FDCE (Prop_fdce_C_Q)         0.141     2.335 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[20]/Q
                         net (fo=1, routed)           0.054     2.389    top_i/static_logic/elink2/earb_0/inst/emrq_rd_data[20]
    SLICE_X34Y132        LUT5 (Prop_lut5_I4_O)        0.045     2.434 r  top_i/static_logic/elink2/earb_0/inst/fifo_data[20]_i_1/O
                         net (fo=1, routed)           0.000     2.434    top_i/static_logic/elink2/earb_0/inst/p_1_in[20]
    SLICE_X34Y132        FDRE                                         r  top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.905     2.814    top_i/static_logic/elink2/earb_0/inst/clock
    SLICE_X34Y132        FDRE                                         r  top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[20]/C
                         clock pessimism             -0.608     2.206    
    SLICE_X34Y132        FDRE (Hold_fdre_C_D)         0.121     2.327    top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.328    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.634     2.192    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X43Y132        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y132        FDCE (Prop_fdce_C_Q)         0.141     2.333 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[41]/Q
                         net (fo=1, routed)           0.054     2.387    top_i/static_logic/elink2/earb_0/inst/emrq_rd_data[41]
    SLICE_X42Y132        LUT5 (Prop_lut5_I4_O)        0.045     2.432 r  top_i/static_logic/elink2/earb_0/inst/fifo_data[41]_i_1/O
                         net (fo=1, routed)           0.000     2.432    top_i/static_logic/elink2/earb_0/inst/p_1_in[41]
    SLICE_X42Y132        FDRE                                         r  top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.904     2.813    top_i/static_logic/elink2/earb_0/inst/clock
    SLICE_X42Y132        FDRE                                         r  top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[41]/C
                         clock pessimism             -0.608     2.204    
    SLICE_X42Y132        FDRE (Hold_fdre_C_D)         0.121     2.326    top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[41]
  -------------------------------------------------------------------
                         required time                         -2.326    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.634     2.192    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y117        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDCE (Prop_fdce_C_Q)         0.141     2.333 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.056     2.388    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
    SLICE_X37Y117        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.904     2.813    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y117        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.621     2.191    
    SLICE_X37Y117        FDCE (Hold_fdce_C_D)         0.078     2.270    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.630     2.188    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y121        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDCE (Prop_fdce_C_Q)         0.141     2.329 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.384    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X43Y121        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.900     2.809    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y121        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.622     2.188    
    SLICE_X43Y121        FDCE (Hold_fdce_C_D)         0.076     2.263    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.634     2.192    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y117        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDCE (Prop_fdce_C_Q)         0.141     2.333 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.056     2.388    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X37Y117        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.904     2.813    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y117        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.621     2.191    
    SLICE_X37Y117        FDCE (Hold_fdce_C_D)         0.076     2.267    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.630     2.188    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X43Y121        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y121        FDCE (Prop_fdce_C_Q)         0.141     2.329 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.384    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X43Y121        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.900     2.809    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X43Y121        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.622     2.188    
    SLICE_X43Y121        FDCE (Hold_fdce_C_D)         0.075     2.263    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.263    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.632     2.190    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDPE (Prop_fdpe_C_Q)         0.141     2.331 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.386    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X47Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.902     2.811    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.621     2.189    
    SLICE_X47Y119        FDPE (Hold_fdpe_C_D)         0.075     2.264    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.813ns
    Source Clock Delay      (SCD):    2.192ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.634     2.192    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X37Y117        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y117        FDCE (Prop_fdce_C_Q)         0.141     2.333 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.056     2.388    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[0]
    SLICE_X37Y117        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.904     2.813    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X37Y117        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.621     2.191    
    SLICE_X37Y117        FDCE (Hold_fdce_C_D)         0.075     2.266    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.266    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.632     2.190    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDPE (Prop_fdpe_C_Q)         0.141     2.331 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.056     2.386    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X43Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.902     2.811    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.621     2.189    
    SLICE_X43Y119        FDPE (Hold_fdpe_C_D)         0.075     2.264    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             lclk_p_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.825ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.647     2.204    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X29Y124        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y124        FDCE (Prop_fdce_C_Q)         0.141     2.345 r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.056     2.401    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X29Y124        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.916     2.825    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X29Y124        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.620     2.205    
    SLICE_X29Y124        FDCE (Hold_fdce_C_D)         0.075     2.280    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lclk_p_src
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         13.333      11.178     BUFGCTRL_X0Y0   top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/I
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X1Y112   top_i/static_logic/elink2/eio_tx_0/inst/OSERDESE2_tframe/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X1Y146   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[0].OSERDESE2_txdata/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X1Y148   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[1].OSERDESE2_txdata/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X1Y142   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[2].OSERDESE2_txdata/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X1Y140   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[3].OSERDESE2_txdata/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X1Y144   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[4].OSERDESE2_txdata/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X1Y120   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[5].OSERDESE2_txdata/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X1Y118   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[6].OSERDESE2_txdata/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV   n/a            1.667         13.333      11.666     OLOGIC_X1Y114   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[7].OSERDESE2_txdata/CLKDIV
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       13.333      146.667    PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X26Y132   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[24]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X26Y132   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[24]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X26Y132   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[50]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X26Y132   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[50]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X26Y132   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[52]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X26Y132   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[52]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X27Y132   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[78]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X27Y132   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[78]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X27Y132   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[8]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X27Y132   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[8]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X33Y132   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[101]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X31Y125   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X31Y125   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[14]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X44Y134   top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[100]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X36Y134   top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X39Y124   top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[15]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X34Y132   top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[18]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X34Y132   top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[20]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         6.667       6.167      SLICE_X39Y124   top_i/static_logic/elink2/earb_0/inst/fifo_data_reg[23]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         6.667       6.167      SLICE_X31Y125   top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  lclk_s_src
  To Clock:  lclk_s_src

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lclk_s_src
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         3.333       1.178      BUFGCTRL_X0Y2   top_i/static_logic/elink2/eclock_0/inst/lclk_s_buf/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y112   top_i/static_logic/elink2/eio_tx_0/inst/OSERDESE2_tframe/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y146   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[0].OSERDESE2_txdata/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y148   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[1].OSERDESE2_txdata/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y142   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[2].OSERDESE2_txdata/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y140   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[3].OSERDESE2_txdata/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y144   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[4].OSERDESE2_txdata/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y120   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[5].OSERDESE2_txdata/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y118   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[6].OSERDESE2_txdata/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         3.333       1.666      OLOGIC_X1Y114   top_i/static_logic/elink2/eio_tx_0/inst/gen_serdes[7].OSERDESE2_txdata/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       3.333       156.667    PLLE2_ADV_X1Y0  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  lclk_p_src
  To Clock:  eio_rx_0_rxlclk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.239ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.239ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (eio_rx_0_rxlclk_p rise@13318.667ns - lclk_p_src rise@13306.667ns)
  Data Path Delay:        3.703ns  (logic 0.580ns (15.661%)  route 3.123ns (84.339%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 13321.773 - 13318.667 ) 
    Source Clock Delay      (SCD):    7.030ns = ( 13313.697 - 13306.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                  13306.667 13306.667 r  
    PS7_X0Y0             PS7                          0.000 13306.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 13307.860    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 13307.961 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831 13309.792    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088 13309.880 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883 13311.763    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 13311.863 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833 13313.696    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X40Y129        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y129        FDCE (Prop_fdce_C_Q)         0.456 13314.152 r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[13]/Q
                         net (fo=2, routed)           3.123 13317.275    top_i/static_logic/elink2/eio_rx_0/inst/loopback_data[13]
    SLICE_X91Y148        LUT3 (Prop_lut3_I0_O)        0.124 13317.399 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[13]_i_1/O
                         net (fo=1, routed)           0.000 13317.399    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[13]_i_1_n_0
    SLICE_X91Y148        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                  13318.667 13318.667 r  
    K17                                               0.000 13318.667 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000 13318.667    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900 13319.567 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459 13320.026    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919 13320.945 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.828 13321.773    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y148        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[13]/C
                         clock pessimism              0.000 13321.773    
                         clock uncertainty           -0.163 13321.610    
    SLICE_X91Y148        FDRE (Setup_fdre_C_D)        0.029 13321.640    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[13]
  -------------------------------------------------------------------
                         required time                      13321.639    
                         arrival time                       -13317.400    
  -------------------------------------------------------------------
                         slack                                  4.239    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (eio_rx_0_rxlclk_p rise@13318.667ns - lclk_p_src rise@13306.667ns)
  Data Path Delay:        3.416ns  (logic 0.580ns (16.977%)  route 2.836ns (83.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.102ns = ( 13321.770 - 13318.667 ) 
    Source Clock Delay      (SCD):    7.025ns = ( 13313.692 - 13306.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                  13306.667 13306.667 r  
    PS7_X0Y0             PS7                          0.000 13306.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 13307.860    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 13307.961 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831 13309.792    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088 13309.880 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883 13311.763    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 13311.863 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.828 13313.691    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X41Y123        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y123        FDCE (Prop_fdce_C_Q)         0.456 13314.147 r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[23]/Q
                         net (fo=2, routed)           2.836 13316.984    top_i/static_logic/elink2/eio_rx_0/inst/loopback_data[23]
    SLICE_X91Y111        LUT3 (Prop_lut3_I0_O)        0.124 13317.108 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[23]_i_1/O
                         net (fo=1, routed)           0.000 13317.108    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[23]_i_1_n_0
    SLICE_X91Y111        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                  13318.667 13318.667 r  
    K17                                               0.000 13318.667 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000 13318.667    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900 13319.567 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459 13320.026    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919 13320.945 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.824 13321.770    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y111        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[23]/C
                         clock pessimism              0.000 13321.770    
                         clock uncertainty           -0.163 13321.606    
    SLICE_X91Y111        FDRE (Setup_fdre_C_D)        0.029 13321.636    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[23]
  -------------------------------------------------------------------
                         required time                      13321.636    
                         arrival time                       -13317.108    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.605ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (eio_rx_0_rxlclk_p rise@13318.667ns - lclk_p_src rise@13306.667ns)
  Data Path Delay:        3.331ns  (logic 0.642ns (19.275%)  route 2.689ns (80.725%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 13321.773 - 13318.667 ) 
    Source Clock Delay      (SCD):    7.039ns = ( 13313.706 - 13306.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                  13306.667 13306.667 r  
    PS7_X0Y0             PS7                          0.000 13306.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 13307.860    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 13307.961 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831 13309.792    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088 13309.880 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883 13311.763    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 13311.863 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.842 13313.705    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X36Y135        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135        FDCE (Prop_fdce_C_Q)         0.518 13314.223 r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[60]/Q
                         net (fo=2, routed)           2.689 13316.911    top_i/static_logic/elink2/eio_rx_0/inst/loopback_data[60]
    SLICE_X91Y148        LUT3 (Prop_lut3_I0_O)        0.124 13317.035 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[60]_i_1/O
                         net (fo=1, routed)           0.000 13317.035    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[60]_i_1_n_0
    SLICE_X91Y148        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                  13318.667 13318.667 r  
    K17                                               0.000 13318.667 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000 13318.667    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900 13319.567 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459 13320.026    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919 13320.945 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.828 13321.773    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y148        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[60]/C
                         clock pessimism              0.000 13321.773    
                         clock uncertainty           -0.163 13321.610    
    SLICE_X91Y148        FDRE (Setup_fdre_C_D)        0.031 13321.642    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[60]
  -------------------------------------------------------------------
                         required time                      13321.641    
                         arrival time                       -13317.037    
  -------------------------------------------------------------------
                         slack                                  4.605    

Slack (MET) :             4.711ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (eio_rx_0_rxlclk_p rise@13318.667ns - lclk_p_src rise@13306.667ns)
  Data Path Delay:        3.223ns  (logic 0.642ns (19.919%)  route 2.581ns (80.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.103ns = ( 13321.771 - 13318.667 ) 
    Source Clock Delay      (SCD):    7.037ns = ( 13313.704 - 13306.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                  13306.667 13306.667 r  
    PS7_X0Y0             PS7                          0.000 13306.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 13307.860    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 13307.961 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831 13309.792    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088 13309.880 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883 13311.763    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 13311.863 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.840 13313.703    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X38Y134        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y134        FDCE (Prop_fdce_C_Q)         0.518 13314.221 r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[34]/Q
                         net (fo=2, routed)           2.581 13316.802    top_i/static_logic/elink2/eio_rx_0/inst/loopback_data[34]
    SLICE_X91Y139        LUT3 (Prop_lut3_I0_O)        0.124 13316.926 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[34]_i_1/O
                         net (fo=1, routed)           0.000 13316.926    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[34]_i_1_n_0
    SLICE_X91Y139        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                  13318.667 13318.667 r  
    K17                                               0.000 13318.667 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000 13318.667    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900 13319.567 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459 13320.026    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919 13320.945 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.825 13321.771    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y139        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[34]/C
                         clock pessimism              0.000 13321.771    
                         clock uncertainty           -0.163 13321.607    
    SLICE_X91Y139        FDRE (Setup_fdre_C_D)        0.031 13321.639    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[34]
  -------------------------------------------------------------------
                         required time                      13321.638    
                         arrival time                       -13316.927    
  -------------------------------------------------------------------
                         slack                                  4.711    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (eio_rx_0_rxlclk_p rise@13318.667ns - lclk_p_src rise@13306.667ns)
  Data Path Delay:        3.300ns  (logic 0.642ns (19.453%)  route 2.658ns (80.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 13321.852 - 13318.667 ) 
    Source Clock Delay      (SCD):    7.036ns = ( 13313.703 - 13306.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                  13306.667 13306.667 r  
    PS7_X0Y0             PS7                          0.000 13306.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 13307.860    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 13307.961 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831 13309.792    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088 13309.880 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883 13311.763    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 13311.863 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.839 13313.702    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X36Y133        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y133        FDCE (Prop_fdce_C_Q)         0.518 13314.220 r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[21]/Q
                         net (fo=2, routed)           2.658 13316.878    top_i/static_logic/elink2/eio_rx_0/inst/loopback_data[21]
    SLICE_X81Y143        LUT3 (Prop_lut3_I0_O)        0.124 13317.002 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[21]_i_1/O
                         net (fo=1, routed)           0.000 13317.002    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[21]_i_1_n_0
    SLICE_X81Y143        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                  13318.667 13318.667 r  
    K17                                               0.000 13318.667 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000 13318.667    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900 13319.567 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459 13320.026    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919 13320.945 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.906 13321.852    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X81Y143        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[21]/C
                         clock pessimism              0.000 13321.852    
                         clock uncertainty           -0.163 13321.688    
    SLICE_X81Y143        FDRE (Setup_fdre_C_D)        0.029 13321.718    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[21]
  -------------------------------------------------------------------
                         required time                      13321.717    
                         arrival time                       -13317.003    
  -------------------------------------------------------------------
                         slack                                  4.714    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (eio_rx_0_rxlclk_p rise@13318.667ns - lclk_p_src rise@13306.667ns)
  Data Path Delay:        3.169ns  (logic 0.642ns (20.262%)  route 2.527ns (79.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 13321.773 - 13318.667 ) 
    Source Clock Delay      (SCD):    7.038ns = ( 13313.705 - 13306.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                  13306.667 13306.667 r  
    PS7_X0Y0             PS7                          0.000 13306.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 13307.860    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 13307.961 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831 13309.792    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088 13309.880 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883 13311.763    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 13311.863 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.841 13313.704    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X42Y135        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y135        FDCE (Prop_fdce_C_Q)         0.518 13314.222 r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[48]/Q
                         net (fo=2, routed)           2.527 13316.748    top_i/static_logic/elink2/eio_rx_0/inst/loopback_data[48]
    SLICE_X90Y149        LUT3 (Prop_lut3_I0_O)        0.124 13316.872 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[48]_i_1/O
                         net (fo=1, routed)           0.000 13316.872    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[48]_i_1_n_0
    SLICE_X90Y149        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                  13318.667 13318.667 r  
    K17                                               0.000 13318.667 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000 13318.667    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900 13319.567 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459 13320.026    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919 13320.945 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.828 13321.773    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X90Y149        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[48]/C
                         clock pessimism              0.000 13321.773    
                         clock uncertainty           -0.163 13321.610    
    SLICE_X90Y149        FDRE (Setup_fdre_C_D)        0.081 13321.691    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[48]
  -------------------------------------------------------------------
                         required time                      13321.690    
                         arrival time                       -13316.873    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.830ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (eio_rx_0_rxlclk_p rise@13318.667ns - lclk_p_src rise@13306.667ns)
  Data Path Delay:        3.105ns  (logic 0.642ns (20.679%)  route 2.463ns (79.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 13321.771 - 13318.667 ) 
    Source Clock Delay      (SCD):    7.038ns = ( 13313.705 - 13306.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                  13306.667 13306.667 r  
    PS7_X0Y0             PS7                          0.000 13306.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 13307.860    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 13307.961 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831 13309.792    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088 13309.880 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883 13311.763    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 13311.863 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.841 13313.704    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X42Y135        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y135        FDCE (Prop_fdce_C_Q)         0.518 13314.222 r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[52]/Q
                         net (fo=2, routed)           2.463 13316.685    top_i/static_logic/elink2/eio_rx_0/inst/loopback_data[52]
    SLICE_X91Y142        LUT3 (Prop_lut3_I0_O)        0.124 13316.809 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[52]_i_1/O
                         net (fo=1, routed)           0.000 13316.809    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[52]_i_1_n_0
    SLICE_X91Y142        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                  13318.667 13318.667 r  
    K17                                               0.000 13318.667 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000 13318.667    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900 13319.567 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459 13320.026    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919 13320.945 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.826 13321.771    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y142        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[52]/C
                         clock pessimism              0.000 13321.771    
                         clock uncertainty           -0.163 13321.608    
    SLICE_X91Y142        FDRE (Setup_fdre_C_D)        0.031 13321.640    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[52]
  -------------------------------------------------------------------
                         required time                      13321.639    
                         arrival time                       -13316.810    
  -------------------------------------------------------------------
                         slack                                  4.830    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (eio_rx_0_rxlclk_p rise@13318.667ns - lclk_p_src rise@13306.667ns)
  Data Path Delay:        3.104ns  (logic 0.642ns (20.684%)  route 2.462ns (79.316%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 13321.773 - 13318.667 ) 
    Source Clock Delay      (SCD):    7.030ns = ( 13313.697 - 13306.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                  13306.667 13306.667 r  
    PS7_X0Y0             PS7                          0.000 13306.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 13307.860    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 13307.961 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831 13309.792    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088 13309.880 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883 13311.763    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 13311.863 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833 13313.696    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X46Y120        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDCE (Prop_fdce_C_Q)         0.518 13314.214 r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[55]/Q
                         net (fo=2, routed)           2.462 13316.676    top_i/static_logic/elink2/eio_rx_0/inst/loopback_data[55]
    SLICE_X91Y102        LUT3 (Prop_lut3_I0_O)        0.124 13316.800 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[55]_i_1/O
                         net (fo=1, routed)           0.000 13316.800    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[55]_i_1_n_0
    SLICE_X91Y102        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                  13318.667 13318.667 r  
    K17                                               0.000 13318.667 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000 13318.667    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900 13319.567 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459 13320.026    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919 13320.945 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.828 13321.773    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y102        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[55]/C
                         clock pessimism              0.000 13321.773    
                         clock uncertainty           -0.163 13321.610    
    SLICE_X91Y102        FDRE (Setup_fdre_C_D)        0.031 13321.642    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[55]
  -------------------------------------------------------------------
                         required time                      13321.641    
                         arrival time                       -13316.801    
  -------------------------------------------------------------------
                         slack                                  4.840    

Slack (MET) :             4.845ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (eio_rx_0_rxlclk_p rise@13318.667ns - lclk_p_src rise@13306.667ns)
  Data Path Delay:        3.104ns  (logic 0.580ns (18.683%)  route 2.524ns (81.317%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 13321.773 - 13318.667 ) 
    Source Clock Delay      (SCD):    7.023ns = ( 13313.690 - 13306.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                  13306.667 13306.667 r  
    PS7_X0Y0             PS7                          0.000 13306.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 13307.860    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 13307.961 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831 13309.792    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088 13309.880 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883 13311.763    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 13311.863 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.826 13313.689    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X44Y124        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y124        FDCE (Prop_fdce_C_Q)         0.456 13314.146 r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[31]/Q
                         net (fo=2, routed)           2.524 13316.670    top_i/static_logic/elink2/eio_rx_0/inst/loopback_data[31]
    SLICE_X91Y102        LUT3 (Prop_lut3_I0_O)        0.124 13316.794 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[31]_i_1/O
                         net (fo=1, routed)           0.000 13316.794    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[31]_i_1_n_0
    SLICE_X91Y102        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                  13318.667 13318.667 r  
    K17                                               0.000 13318.667 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000 13318.667    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900 13319.567 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459 13320.026    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919 13320.945 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.828 13321.773    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y102        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[31]/C
                         clock pessimism              0.000 13321.773    
                         clock uncertainty           -0.163 13321.610    
    SLICE_X91Y102        FDRE (Setup_fdre_C_D)        0.029 13321.640    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[31]
  -------------------------------------------------------------------
                         required time                      13321.639    
                         arrival time                       -13316.794    
  -------------------------------------------------------------------
                         slack                                  4.845    

Slack (MET) :             4.846ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[62]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (eio_rx_0_rxlclk_p rise@13318.667ns - lclk_p_src rise@13306.667ns)
  Data Path Delay:        3.098ns  (logic 0.580ns (18.723%)  route 2.518ns (81.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.925ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.104ns = ( 13321.771 - 13318.667 ) 
    Source Clock Delay      (SCD):    7.029ns = ( 13313.696 - 13306.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                  13306.667 13306.667 r  
    PS7_X0Y0             PS7                          0.000 13306.667 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193 13307.860    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101 13307.961 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831 13309.792    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088 13309.880 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883 13311.763    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101 13311.863 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.832 13313.695    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X44Y128        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y128        FDCE (Prop_fdce_C_Q)         0.456 13314.151 r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[62]/Q
                         net (fo=2, routed)           2.518 13316.669    top_i/static_logic/elink2/eio_rx_0/inst/loopback_data[62]
    SLICE_X91Y141        LUT3 (Prop_lut3_I0_O)        0.124 13316.793 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[62]_i_1/O
                         net (fo=1, routed)           0.000 13316.793    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[62]_i_1_n_0
    SLICE_X91Y141        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                  13318.667 13318.667 r  
    K17                                               0.000 13318.667 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000 13318.667    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900 13319.567 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459 13320.026    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919 13320.945 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.826 13321.771    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y141        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[62]/C
                         clock pessimism              0.000 13321.771    
                         clock uncertainty           -0.163 13321.608    
    SLICE_X91Y141        FDRE (Setup_fdre_C_D)        0.031 13321.640    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[62]
  -------------------------------------------------------------------
                         required time                      13321.639    
                         arrival time                       -13316.793    
  -------------------------------------------------------------------
                         slack                                  4.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.186ns (34.659%)  route 0.351ns (65.341%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.666     2.224    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X81Y108        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDCE (Prop_fdce_C_Q)         0.141     2.365 r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[2]/Q
                         net (fo=2, routed)           0.351     2.715    top_i/static_logic/elink2/eio_rx_0/inst/loopback_frame[2]
    SLICE_X81Y112        LUT3 (Prop_lut3_I0_O)        0.045     2.760 r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[2]_i_1/O
                         net (fo=1, routed)           0.000     2.760    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[2]_i_1_n_0
    SLICE_X81Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.353     1.503    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X81Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[2]/C
                         clock pessimism              0.000     1.503    
                         clock uncertainty            0.163     1.665    
    SLICE_X81Y112        FDRE (Hold_fdre_C_D)         0.092     1.757    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.760    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.066ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.186ns (30.993%)  route 0.414ns (69.007%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.666     2.224    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X81Y108        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDCE (Prop_fdce_C_Q)         0.141     2.365 r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[1]/Q
                         net (fo=2, routed)           0.414     2.779    top_i/static_logic/elink2/eio_rx_0/inst/loopback_frame[1]
    SLICE_X81Y112        LUT3 (Prop_lut3_I0_O)        0.045     2.824 r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[1]_i_1/O
                         net (fo=1, routed)           0.000     2.824    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[1]_i_1_n_0
    SLICE_X81Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.353     1.503    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X81Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[1]/C
                         clock pessimism              0.000     1.503    
                         clock uncertainty            0.163     1.665    
    SLICE_X81Y112        FDRE (Hold_fdre_C_D)         0.092     1.757    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.068ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.930%)  route 0.415ns (69.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.666     2.224    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X81Y108        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDCE (Prop_fdce_C_Q)         0.141     2.365 r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[0]/Q
                         net (fo=2, routed)           0.415     2.780    top_i/static_logic/elink2/eio_rx_0/inst/loopback_frame[0]
    SLICE_X81Y112        LUT3 (Prop_lut3_I0_O)        0.045     2.825 r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[0]_i_1/O
                         net (fo=1, routed)           0.000     2.825    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[0]_i_1_n_0
    SLICE_X81Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.353     1.503    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X81Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[0]/C
                         clock pessimism              0.000     1.503    
                         clock uncertainty            0.163     1.665    
    SLICE_X81Y112        FDRE (Hold_fdre_C_D)         0.091     1.756    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.081ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.268%)  route 0.429ns (69.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    2.224ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.666     2.224    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X81Y108        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y108        FDCE (Prop_fdce_C_Q)         0.141     2.365 r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[5]/Q
                         net (fo=2, routed)           0.429     2.793    top_i/static_logic/elink2/eio_rx_0/inst/loopback_frame[5]
    SLICE_X81Y112        LUT3 (Prop_lut3_I0_O)        0.045     2.838 r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[5]_i_1/O
                         net (fo=1, routed)           0.000     2.838    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[5]_i_1_n_0
    SLICE_X81Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.353     1.503    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X81Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[5]/C
                         clock pessimism              0.000     1.503    
                         clock uncertainty            0.163     1.665    
    SLICE_X81Y112        FDRE (Hold_fdre_C_D)         0.092     1.757    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.838    
  -------------------------------------------------------------------
                         slack                                  1.081    

Slack (MET) :             1.121ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.037%)  route 0.502ns (72.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.630     2.188    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X48Y129        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y129        FDCE (Prop_fdce_C_Q)         0.141     2.329 r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[54]/Q
                         net (fo=2, routed)           0.502     2.830    top_i/static_logic/elink2/eio_rx_0/inst/loopback_data[54]
    SLICE_X81Y133        LUT3 (Prop_lut3_I0_O)        0.045     2.875 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[54]_i_1/O
                         net (fo=1, routed)           0.000     2.875    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[54]_i_1_n_0
    SLICE_X81Y133        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.350     1.500    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X81Y133        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[54]/C
                         clock pessimism              0.000     1.500    
                         clock uncertainty            0.163     1.662    
    SLICE_X81Y133        FDRE (Hold_fdre_C_D)         0.092     1.754    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           2.875    
  -------------------------------------------------------------------
                         slack                                  1.121    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.186ns (30.866%)  route 0.417ns (69.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.689     2.247    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X91Y108        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y108        FDCE (Prop_fdce_C_Q)         0.141     2.388 r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[7]/Q
                         net (fo=2, routed)           0.417     2.804    top_i/static_logic/elink2/eio_rx_0/inst/loopback_frame[7]
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.045     2.849 r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[7]_i_1/O
                         net (fo=1, routed)           0.000     2.849    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[7]_i_1_n_0
    SLICE_X91Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.323     1.473    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[7]/C
                         clock pessimism              0.000     1.473    
                         clock uncertainty            0.163     1.635    
    SLICE_X91Y112        FDRE (Hold_fdre_C_D)         0.092     1.727    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.849    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.220ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.186ns (26.591%)  route 0.513ns (73.409%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.689     2.247    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X91Y108        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y108        FDCE (Prop_fdce_C_Q)         0.141     2.388 r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[3]/Q
                         net (fo=2, routed)           0.513     2.901    top_i/static_logic/elink2/eio_rx_0/inst/loopback_frame[3]
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.045     2.946 r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[3]_i_1/O
                         net (fo=1, routed)           0.000     2.946    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[3]_i_1_n_0
    SLICE_X91Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.323     1.473    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[3]/C
                         clock pessimism              0.000     1.473    
                         clock uncertainty            0.163     1.635    
    SLICE_X91Y112        FDRE (Hold_fdre_C_D)         0.091     1.726    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.222ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.703ns  (logic 0.186ns (26.474%)  route 0.517ns (73.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.689     2.247    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X91Y108        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y108        FDCE (Prop_fdce_C_Q)         0.141     2.388 r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[6]/Q
                         net (fo=2, routed)           0.517     2.904    top_i/static_logic/elink2/eio_rx_0/inst/loopback_frame[6]
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.045     2.949 r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[6]_i_1/O
                         net (fo=1, routed)           0.000     2.949    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[6]_i_1_n_0
    SLICE_X91Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.323     1.473    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[6]/C
                         clock pessimism              0.000     1.473    
                         clock uncertainty            0.163     1.635    
    SLICE_X91Y112        FDRE (Hold_fdre_C_D)         0.092     1.727    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.302ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.247%)  route 0.650ns (77.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.721ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    2.191ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.633     2.191    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X44Y131        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDCE (Prop_fdce_C_Q)         0.141     2.332 r  top_i/static_logic/elink2/eproto_tx_0/inst/txdata_p_reg[49]/Q
                         net (fo=2, routed)           0.650     2.982    top_i/static_logic/elink2/eio_rx_0/inst/loopback_data[49]
    SLICE_X91Y133        LUT3 (Prop_lut3_I0_O)        0.045     3.027 r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[49]_i_1/O
                         net (fo=1, routed)           0.000     3.027    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p[49]_i_1_n_0
    SLICE_X91Y133        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.320     1.470    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y133        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[49]/C
                         clock pessimism              0.000     1.470    
                         clock uncertainty            0.163     1.632    
    SLICE_X91Y133        FDRE (Hold_fdre_C_D)         0.092     1.724    top_i/static_logic/elink2/eio_rx_0/inst/rxdata_p_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  1.302    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             eio_rx_0_rxlclk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.186ns (23.687%)  route 0.599ns (76.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    2.247ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.087ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.689     2.247    top_i/static_logic/elink2/eproto_tx_0/inst/txlclk_p
    SLICE_X91Y108        FDCE                                         r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y108        FDCE (Prop_fdce_C_Q)         0.141     2.388 r  top_i/static_logic/elink2/eproto_tx_0/inst/txframe_p_reg[4]/Q
                         net (fo=2, routed)           0.599     2.987    top_i/static_logic/elink2/eio_rx_0/inst/loopback_frame[4]
    SLICE_X91Y112        LUT3 (Prop_lut3_I0_O)        0.045     3.032 r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[4]_i_1/O
                         net (fo=1, routed)           0.000     3.032    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p[4]_i_1_n_0
    SLICE_X91Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.323     1.473    top_i/static_logic/elink2/eio_rx_0/inst/rxlclk_p
    SLICE_X91Y112        FDRE                                         r  top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[4]/C
                         clock pessimism              0.000     1.473    
                         clock uncertainty            0.163     1.635    
    SLICE_X91Y112        FDRE (Hold_fdre_C_D)         0.092     1.727    top_i/static_logic/elink2/eio_rx_0/inst/rxframe_p_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  1.304    





---------------------------------------------------------------------------------------------------
From Clock:  lclk_p_src
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       11.521ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.521ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.590ns  (logic 0.419ns (26.348%)  route 1.171ns (73.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118                                     0.000     0.000 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X37Y118        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           1.171     1.590    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X38Y116        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X38Y116        FDCE (Setup_fdce_C_D)       -0.222    13.111    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                          -1.590    
  -------------------------------------------------------------------
                         slack                                 11.521    

Slack (MET) :             11.710ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.528ns  (logic 0.456ns (29.838%)  route 1.072ns (70.162%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121                                     0.000     0.000 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           1.072     1.528    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X40Y123        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X40Y123        FDCE (Setup_fdce_C_D)       -0.095    13.238    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -1.528    
  -------------------------------------------------------------------
                         slack                                 11.710    

Slack (MET) :             11.728ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.510ns  (logic 0.456ns (30.206%)  route 1.054ns (69.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123                                     0.000     0.000 r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X29Y123        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           1.054     1.510    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X29Y122        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X29Y122        FDCE (Setup_fdce_C_D)       -0.095    13.238    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.238    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                 11.728    

Slack (MET) :             11.761ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.302ns  (logic 0.419ns (32.186%)  route 0.883ns (67.814%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122                                     0.000     0.000 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X43Y122        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.883     1.302    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X43Y120        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X43Y120        FDCE (Setup_fdce_C_D)       -0.270    13.063    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.063    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 11.761    

Slack (MET) :             11.888ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.352ns  (logic 0.456ns (33.739%)  route 0.896ns (66.261%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123                                     0.000     0.000 r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X29Y123        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.896     1.352    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X29Y122        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X29Y122        FDCE (Setup_fdce_C_D)       -0.093    13.240    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -1.352    
  -------------------------------------------------------------------
                         slack                                 11.888    

Slack (MET) :             11.945ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.166ns  (logic 0.419ns (35.930%)  route 0.747ns (64.070%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116                                     0.000     0.000 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.747     1.166    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X38Y115        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X38Y115        FDCE (Setup_fdce_C_D)       -0.222    13.111    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.111    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                 11.945    

Slack (MET) :             12.056ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.232ns  (logic 0.456ns (37.007%)  route 0.776ns (62.993%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y116                                     0.000     0.000 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X39Y116        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.776     1.232    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X38Y116        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X38Y116        FDCE (Setup_fdce_C_D)       -0.045    13.288    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.288    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                 12.056    

Slack (MET) :             12.060ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.581%)  route 0.589ns (58.419%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y122                                     0.000     0.000 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/C
    SLICE_X43Y122        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.589     1.008    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X43Y120        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X43Y120        FDCE (Setup_fdce_C_D)       -0.265    13.068    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.068    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                 12.060    

Slack (MET) :             12.157ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.097%)  route 0.627ns (57.903%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y123                                     0.000     0.000 r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
    SLICE_X29Y123        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.627     1.083    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X28Y122        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X28Y122        FDCE (Setup_fdce_C_D)       -0.093    13.240    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 12.157    

Slack (MET) :             12.193ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (MaxDelay Path 13.333ns)
  Data Path Delay:        0.873ns  (logic 0.419ns (48.010%)  route 0.454ns (51.990%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.333ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y121                                     0.000     0.000 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
    SLICE_X40Y121        FDCE (Prop_fdce_C_Q)         0.419     0.419 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.454     0.873    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X40Y120        FDCE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.333    13.333    
    SLICE_X40Y120        FDCE (Setup_fdce_C_D)       -0.267    13.066    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.066    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 12.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  lclk_out_src

Setup :            0  Failing Endpoints,  Worst Slack        0.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/eCfg_0/inst/ecfg_cfgtx_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lclk_out_src  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             lclk_out_src
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.833ns  (lclk_out_src rise@0.833ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.175ns (13.555%)  route 1.116ns (86.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.193ns = ( 3.026 - 0.833 ) 
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.030ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.904     1.270    top_i/static_logic/elink2/eCfg_0/inst/mi_clk
    SLICE_X48Y134        FDRE                                         r  top_i/static_logic/elink2/eCfg_0/inst/ecfg_cfgtx_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y134        FDRE (Prop_fdre_C_Q)         0.175     1.445 r  top_i/static_logic/elink2/eCfg_0/inst/ecfg_cfgtx_reg_reg[0]/Q
                         net (fo=11, routed)          1.116     2.561    top_i/static_logic/elink2/eio_tx_0/inst/ecfg_tx_enable
    SLICE_X49Y135        FDRE                                         r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_out_src rise edge)
                                                      0.833     0.833 r  
    PS7_X0Y0             PS7                          0.000     0.833 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     1.143    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.169 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     1.771    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.821 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2
                         net (fo=1, routed)           0.544     2.365    top_i/static_logic/elink2/eclock_0/inst/lclk_out_src
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.391 r  top_i/static_logic/elink2/eclock_0/inst/lclk_out_buf/O
                         net (fo=3, routed)           0.635     3.026    top_i/static_logic/elink2/eio_tx_0/inst/txlclk_out
    SLICE_X49Y135        FDRE                                         r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/C
                         clock pessimism              0.030     3.056    
                         clock uncertainty           -0.152     2.904    
    SLICE_X49Y135        FDRE (Setup_fdre_C_D)       -0.014     2.890    top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          2.890    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                  0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/eCfg_0/inst/ecfg_cfgtx_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by lclk_out_src  {rise@0.833ns fall@2.500ns period=3.333ns})
  Path Group:             lclk_out_src
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (lclk_out_src rise@7.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.270ns  (logic 0.367ns (16.167%)  route 1.903ns (83.833%))
  Logic Levels:           0  
  Clock Path Skew:        4.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.037ns = ( 14.537 - 7.500 ) 
    Source Clock Delay      (SCD):    2.824ns = ( 12.824 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.645    12.824    top_i/static_logic/elink2/eCfg_0/inst/mi_clk
    SLICE_X48Y134        FDRE                                         r  top_i/static_logic/elink2/eCfg_0/inst/ecfg_cfgtx_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y134        FDRE (Prop_fdre_C_Q)         0.367    13.191 r  top_i/static_logic/elink2/eCfg_0/inst/ecfg_cfgtx_reg_reg[0]/Q
                         net (fo=11, routed)          1.903    15.094    top_i/static_logic/elink2/eio_tx_0/inst/ecfg_tx_enable
    SLICE_X49Y135        FDRE                                         r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock lclk_out_src rise edge)
                                                      7.500     7.500 r  
    PS7_X0Y0             PS7                          0.000     7.500 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     8.693    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     8.794 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831    10.625    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                      0.088    10.713 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT2
                         net (fo=1, routed)           1.883    12.596    top_i/static_logic/elink2/eclock_0/inst/lclk_out_src
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    12.697 r  top_i/static_logic/elink2/eclock_0/inst/lclk_out_buf/O
                         net (fo=3, routed)           1.840    14.537    top_i/static_logic/elink2/eio_tx_0/inst/txlclk_out
    SLICE_X49Y135        FDRE                                         r  top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]/C
                         clock pessimism             -0.115    14.422    
                         clock uncertainty            0.152    14.574    
    SLICE_X49Y135        FDRE (Hold_fdre_C_D)         0.192    14.766    top_i/static_logic/elink2/eio_tx_0/inst/txenb_out_sync_reg[1]
  -------------------------------------------------------------------
                         required time                        -14.766    
                         arrival time                          15.094    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.018ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 top_i/static_logic/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 0.580ns (10.755%)  route 4.813ns (89.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.646     2.940    top_i/static_logic/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y63         FDRE                                         r  top_i/static_logic/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  top_i/static_logic/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=48, routed)          3.705     7.101    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X20Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.225 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          1.107     8.333    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X21Y31         FDPE                                         f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.569    12.748    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y31         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.115    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X21Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    12.350    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.018ns  (required time - arrival time)
  Source:                 top_i/static_logic/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.393ns  (logic 0.580ns (10.755%)  route 4.813ns (89.245%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns = ( 12.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.646     2.940    top_i/static_logic/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y63         FDRE                                         r  top_i/static_logic/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  top_i/static_logic/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=48, routed)          3.705     7.101    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X20Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.225 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          1.107     8.333    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X21Y31         FDPE                                         f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.569    12.748    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y31         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.115    12.863    
                         clock uncertainty           -0.154    12.709    
    SLICE_X21Y31         FDPE (Recov_fdpe_C_PRE)     -0.359    12.350    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.350    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  4.018    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 top_i/static_logic/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.580ns (11.724%)  route 4.367ns (88.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.646     2.940    top_i/static_logic/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y63         FDRE                                         r  top_i/static_logic/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  top_i/static_logic/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=48, routed)          3.705     7.101    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X20Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.225 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.662     7.887    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X21Y28         FDPE                                         f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.567    12.747    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y28         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.115    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X21Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    12.348    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             4.461ns  (required time - arrival time)
  Source:                 top_i/static_logic/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 0.580ns (11.724%)  route 4.367ns (88.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 12.747 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.646     2.940    top_i/static_logic/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X47Y63         FDRE                                         r  top_i/static_logic/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  top_i/static_logic/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=48, routed)          3.705     7.101    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X20Y28         LUT1 (Prop_lut1_I0_O)        0.124     7.225 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.662     7.887    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X21Y28         FDPE                                         f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.567    12.747    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y28         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.115    12.861    
                         clock uncertainty           -0.154    12.707    
    SLICE_X21Y28         FDPE (Recov_fdpe_C_PRE)     -0.359    12.348    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         12.348    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  4.461    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.642ns (28.852%)  route 1.583ns (71.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.764     3.058    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y72         FDRE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     3.576 r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.237    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X90Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.361 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.922     5.283    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X90Y81         FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.595    12.774    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y81         FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.229    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X90Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    12.488    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.642ns (28.852%)  route 1.583ns (71.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.764     3.058    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y72         FDRE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     3.576 r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.237    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X90Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.361 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.922     5.283    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X90Y81         FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.595    12.774    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y81         FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.229    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X90Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    12.488    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.205ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.642ns (28.852%)  route 1.583ns (71.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.764     3.058    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y72         FDRE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y72         FDRE (Prop_fdre_C_Q)         0.518     3.576 r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.661     4.237    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X90Y72         LUT2 (Prop_lut2_I1_O)        0.124     4.361 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.922     5.283    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X90Y81         FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.595    12.774    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y81         FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.229    13.003    
                         clock uncertainty           -0.154    12.849    
    SLICE_X90Y81         FDPE (Recov_fdpe_C_PRE)     -0.361    12.488    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                          -5.283    
  -------------------------------------------------------------------
                         slack                                  7.205    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.642ns (29.263%)  route 1.552ns (70.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.741     3.035    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y28         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDPE (Prop_fdpe_C_Q)         0.518     3.553 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.683     4.236    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X20Y29         LUT2 (Prop_lut2_I0_O)        0.124     4.360 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.869     5.229    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X20Y39         FDPE                                         f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.577    12.757    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y39         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.266    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X20Y39         FDPE (Recov_fdpe_C_PRE)     -0.361    12.507    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.642ns (29.263%)  route 1.552ns (70.737%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 12.757 - 10.000 ) 
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.741     3.035    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y28         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDPE (Prop_fdpe_C_Q)         0.518     3.553 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.683     4.236    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X20Y29         LUT2 (Prop_lut2_I0_O)        0.124     4.360 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.869     5.229    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X20Y39         FDPE                                         f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.577    12.757    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y39         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.266    13.022    
                         clock uncertainty           -0.154    12.868    
    SLICE_X20Y39         FDPE (Recov_fdpe_C_PRE)     -0.361    12.507    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                          -5.229    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.342ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.580ns (27.303%)  route 1.544ns (72.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    3.133ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.839     3.133    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y112        FDRE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y112        FDRE (Prop_fdre_C_Q)         0.456     3.589 r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.808     4.397    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X45Y111        LUT2 (Prop_lut2_I1_O)        0.124     4.521 f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.736     5.257    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X45Y103        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.652    12.831    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y103        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.281    13.112    
                         clock uncertainty           -0.154    12.958    
    SLICE_X45Y103        FDPE (Recov_fdpe_C_PRE)     -0.359    12.599    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                          -5.257    
  -------------------------------------------------------------------
                         slack                                  7.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.637     0.973    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y140        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y140        FDPE (Prop_fdpe_C_Q)         0.128     1.101 f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.124     1.225    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X44Y141        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.909     1.275    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y141        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.286     0.989    
    SLICE_X44Y141        FDPE (Remov_fdpe_C_PRE)     -0.149     0.840    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.594     0.930    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y40         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.071 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.196     1.267    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X21Y41         FDCE                                         f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.863     1.229    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X21Y41         FDCE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X21Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.594     0.930    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y40         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.071 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.196     1.267    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X21Y41         FDCE                                         f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.863     1.229    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X21Y41         FDCE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.283     0.946    
    SLICE_X21Y41         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.594     0.930    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y40         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.071 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.196     1.267    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X21Y41         FDPE                                         f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.863     1.229    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X21Y41         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg/C
                         clock pessimism             -0.283     0.946    
    SLICE_X21Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     0.851    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.594     0.930    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y40         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.071 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.196     1.267    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[1]
    SLICE_X21Y41         FDPE                                         f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.863     1.229    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X21Y41         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.283     0.946    
    SLICE_X21Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     0.851    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.807%)  route 0.196ns (58.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.594     0.930    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y40         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDPE (Prop_fdpe_C_Q)         0.141     1.071 f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.196     1.267    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/Q[0]
    SLICE_X21Y41         FDPE                                         f  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.863     1.229    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X21Y41         FDPE                                         r  top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.283     0.946    
    SLICE_X21Y41         FDPE (Remov_fdpe_C_PRE)     -0.095     0.851    top_i/static_logic/axi_protocol_converter_0/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.379%)  route 0.178ns (54.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.630     0.966    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDPE (Prop_fdpe_C_Q)         0.148     1.114 f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.292    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X38Y118        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.901     1.267    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y118        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.286     0.981    
    SLICE_X38Y118        FDPE (Remov_fdpe_C_PRE)     -0.124     0.857    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.857    
                         arrival time                           1.292    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.356%)  route 0.197ns (60.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.646     0.982    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y120        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y120        FDPE (Prop_fdpe_C_Q)         0.128     1.110 f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197     1.307    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X28Y120        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.919     1.285    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X28Y120        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.268     1.017    
    SLICE_X28Y120        FDPE (Remov_fdpe_C_PRE)     -0.149     0.868    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.128ns (39.356%)  route 0.197ns (60.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.982ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.646     0.982    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X27Y120        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y120        FDPE (Prop_fdpe_C_Q)         0.128     1.110 f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.197     1.307    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X28Y120        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.919     1.285    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X28Y120        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.268     1.017    
    SLICE_X28Y120        FDPE (Remov_fdpe_C_PRE)     -0.149     0.868    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.594     0.930    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y73         FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y73         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.236    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X91Y72         FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.863     1.229    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X91Y72         FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.284     0.945    
    SLICE_X91Y72         FDPE (Remov_fdpe_C_PRE)     -0.149     0.796    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eio_rx_0_rxlclk_p
  To Clock:  eio_rx_0_rxlclk_p

Setup :            0  Failing Endpoints,  Worst Slack        9.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.385ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.138ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.718ns (19.242%)  route 3.013ns (80.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 16.514 - 13.332 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.972     3.458    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y148        FDRE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.419     3.877 r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.849     4.725    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X80Y148        LUT2 (Prop_lut2_I1_O)        0.299     5.024 f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           2.165     7.189    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X80Y109        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.904    16.514    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y109        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.208    16.722    
                         clock uncertainty           -0.035    16.686    
    SLICE_X80Y109        FDPE (Recov_fdpe_C_PRE)     -0.359    16.327    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.327    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  9.138    

Slack (MET) :             9.138ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        3.731ns  (logic 0.718ns (19.242%)  route 3.013ns (80.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.182ns = ( 16.514 - 13.332 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.972     3.458    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y148        FDRE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y148        FDRE (Prop_fdre_C_Q)         0.419     3.877 r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.849     4.725    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X80Y148        LUT2 (Prop_lut2_I1_O)        0.299     5.024 f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           2.165     7.189    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X80Y109        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.904    16.514    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y109        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.208    16.722    
                         clock uncertainty           -0.035    16.686    
    SLICE_X80Y109        FDPE (Recov_fdpe_C_PRE)     -0.359    16.327    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.327    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  9.138    

Slack (MET) :             9.478ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.580ns (17.114%)  route 2.809ns (82.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 16.511 - 13.332 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.972     3.458    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y149        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDPE (Prop_fdpe_C_Q)         0.456     3.914 f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.958     4.872    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X81Y147        LUT2 (Prop_lut2_I0_O)        0.124     4.996 f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           1.851     6.847    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X80Y113        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.901    16.511    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y113        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.208    16.719    
                         clock uncertainty           -0.035    16.683    
    SLICE_X80Y113        FDPE (Recov_fdpe_C_PRE)     -0.359    16.324    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.324    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  9.478    

Slack (MET) :             9.478ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 0.580ns (17.114%)  route 2.809ns (82.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 16.511 - 13.332 ) 
    Source Clock Delay      (SCD):    3.458ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.972     3.458    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y149        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y149        FDPE (Prop_fdpe_C_Q)         0.456     3.914 f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.958     4.872    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X81Y147        LUT2 (Prop_lut2_I0_O)        0.124     4.996 f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           1.851     6.847    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X80Y113        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.901    16.511    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y113        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.208    16.719    
                         clock uncertainty           -0.035    16.683    
    SLICE_X80Y113        FDPE (Recov_fdpe_C_PRE)     -0.359    16.324    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.324    
                         arrival time                          -6.847    
  -------------------------------------------------------------------
                         slack                                  9.478    

Slack (MET) :             10.216ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.580ns (21.154%)  route 2.162ns (78.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 16.513 - 13.332 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.883     3.369    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y116        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.456     3.825 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.016     4.841    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X91Y118        LUT2 (Prop_lut2_I0_O)        0.124     4.965 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           1.146     6.111    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X81Y111        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.903    16.513    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y111        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.208    16.721    
                         clock uncertainty           -0.035    16.685    
    SLICE_X81Y111        FDPE (Recov_fdpe_C_PRE)     -0.359    16.326    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         16.326    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                 10.216    

Slack (MET) :             10.216ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.580ns (21.154%)  route 2.162ns (78.846%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.181ns = ( 16.513 - 13.332 ) 
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.883     3.369    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y116        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDPE (Prop_fdpe_C_Q)         0.456     3.825 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           1.016     4.841    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X91Y118        LUT2 (Prop_lut2_I0_O)        0.124     4.965 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           1.146     6.111    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X81Y111        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.903    16.513    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y111        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.208    16.721    
                         clock uncertainty           -0.035    16.685    
    SLICE_X81Y111        FDPE (Recov_fdpe_C_PRE)     -0.359    16.326    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         16.326    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                 10.216    

Slack (MET) :             11.413ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.419ns (31.776%)  route 0.900ns (68.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.098ns = ( 16.430 - 13.332 ) 
    Source Clock Delay      (SCD):    3.376ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.890     3.376    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y107        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y107        FDPE (Prop_fdpe_C_Q)         0.419     3.795 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.900     4.694    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X91Y116        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.820    16.430    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y116        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.247    16.677    
                         clock uncertainty           -0.035    16.641    
    SLICE_X91Y116        FDPE (Recov_fdpe_C_PRE)     -0.534    16.107    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         16.107    
                         arrival time                          -4.694    
  -------------------------------------------------------------------
                         slack                                 11.413    

Slack (MET) :             11.544ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.419ns (35.014%)  route 0.778ns (64.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 16.516 - 13.332 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.971     3.457    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y104        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDPE (Prop_fdpe_C_Q)         0.419     3.876 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.778     4.653    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X80Y104        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.906    16.516    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X80Y104        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.251    16.767    
                         clock uncertainty           -0.035    16.731    
    SLICE_X80Y104        FDPE (Recov_fdpe_C_PRE)     -0.534    16.197    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                 11.544    

Slack (MET) :             11.544ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.419ns (35.014%)  route 0.778ns (64.986%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.184ns = ( 16.516 - 13.332 ) 
    Source Clock Delay      (SCD):    3.457ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.971     3.457    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y104        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDPE (Prop_fdpe_C_Q)         0.419     3.876 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.778     4.653    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X80Y104        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.906    16.516    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X80Y104        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.251    16.767    
                         clock uncertainty           -0.035    16.731    
    SLICE_X80Y104        FDPE (Recov_fdpe_C_PRE)     -0.534    16.197    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         16.197    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                 11.544    

Slack (MET) :             11.652ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (recovery check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.332ns  (eio_rx_0_rxlclk_p rise@13.332ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.419ns (38.620%)  route 0.666ns (61.380%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.105ns = ( 16.437 - 13.332 ) 
    Source Clock Delay      (SCD):    3.378ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.510     1.454    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.032     2.486 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.892     3.378    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y101        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDPE (Prop_fdpe_C_Q)         0.419     3.797 f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.666     4.463    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X91Y103        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                     13.332    13.332 r  
    K17                                               0.000    13.332 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000    13.332    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.900    14.232 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.459    14.691    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.919    15.610 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.827    16.437    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X91Y103        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism              0.247    16.684    
                         clock uncertainty           -0.035    16.648    
    SLICE_X91Y103        FDPE (Recov_fdpe_C_PRE)     -0.534    16.114    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         16.114    
                         arrival time                          -4.463    
  -------------------------------------------------------------------
                         slack                                 11.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.892%)  route 0.124ns (49.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.320     1.169    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y148        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDPE (Prop_fdpe_C_Q)         0.128     1.297 f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.124     1.420    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X80Y149        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.358     1.508    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y149        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.323     1.185    
    SLICE_X80Y149        FDPE (Remov_fdpe_C_PRE)     -0.149     1.036    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.671%)  route 0.179ns (58.329%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.169ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.320     1.169    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y148        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y148        FDPE (Prop_fdpe_C_Q)         0.128     1.297 f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.179     1.476    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X81Y149        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.358     1.508    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y149        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.323     1.185    
    SLICE_X81Y149        FDPE (Remov_fdpe_C_PRE)     -0.148     1.037    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.037    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.315     1.164    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y114        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDPE (Prop_fdpe_C_Q)         0.128     1.292 f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.484    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X81Y113        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.352     1.502    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X81Y113        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.323     1.179    
    SLICE_X81Y113        FDPE (Remov_fdpe_C_PRE)     -0.149     1.030    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.943%)  route 0.192ns (60.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.164ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.315     1.164    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X80Y114        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDPE (Prop_fdpe_C_Q)         0.128     1.292 f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.192     1.484    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X81Y113        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.352     1.502    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X81Y113        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.323     1.179    
    SLICE_X81Y113        FDPE (Remov_fdpe_C_PRE)     -0.149     1.030    top_i/static_logic/elink2/fifo_103x32_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.049%)  route 0.248ns (65.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.290     1.139    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y101        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDPE (Prop_fdpe_C_Q)         0.128     1.267 f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.248     1.515    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X91Y103        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.327     1.477    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X91Y103        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.323     1.154    
    SLICE_X91Y103        FDPE (Remov_fdpe_C_PRE)     -0.149     1.005    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.049%)  route 0.248ns (65.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.477ns
    Source Clock Delay      (SCD):    1.139ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.290     1.139    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y101        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y101        FDPE (Prop_fdpe_C_Q)         0.128     1.267 f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.248     1.515    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X91Y103        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.327     1.477    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X91Y103        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.323     1.154    
    SLICE_X91Y103        FDPE (Remov_fdpe_C_PRE)     -0.149     1.005    top_i/static_logic/elink2/fifo_103x32_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.005    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
                            (removal check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.189%)  route 0.270ns (67.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.319     1.168    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y104        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.296 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.270     1.565    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/rst_full_ff_i
    SLICE_X80Y104        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.357     1.507    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X80Y104        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg/C
                         clock pessimism             -0.326     1.181    
    SLICE_X80Y104        FDPE (Remov_fdpe_C_PRE)     -0.149     1.032    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf1.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.128ns (32.189%)  route 0.270ns (67.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    1.168ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.319     1.168    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y104        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.296 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.270     1.565    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/rst_full_ff_i
    SLICE_X80Y104        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.357     1.507    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X80Y104        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.326     1.181    
    SLICE_X80Y104        FDPE (Remov_fdpe_C_PRE)     -0.149     1.032    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.032    
                         arrival time                           1.565    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.128ns (26.913%)  route 0.348ns (73.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    1.137ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.288     1.137    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y107        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y107        FDPE (Prop_fdpe_C_Q)         0.128     1.265 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.348     1.612    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X91Y116        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.320     1.470    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y116        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.323     1.147    
    SLICE_X91Y116        FDPE (Remov_fdpe_C_PRE)     -0.149     0.998    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Destination:            top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock eio_rx_0_rxlclk_p  {rise@0.000ns fall@6.666ns period=13.332ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eio_rx_0_rxlclk_p rise@0.000ns - eio_rx_0_rxlclk_p rise@0.000ns)
  Data Path Delay:        0.794ns  (logic 0.226ns (28.449%)  route 0.568ns (71.551%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    1.130ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.206     0.578    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.271     0.849 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.281     1.130    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X91Y119        FDRE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_fdre_C_Q)         0.128     1.258 r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.110     1.367    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X91Y118        LUT2 (Prop_lut2_I1_O)        0.098     1.465 f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.459     1.924    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X81Y111        FDPE                                         f  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eio_rx_0_rxlclk_p rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  RX_lclk_p (IN)
                         net (fo=0)                   0.000     0.000    top_i/static_logic/elink2/eio_rx_0/inst/RX_LCLK_P
    K17                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  top_i/static_logic/elink2/eio_rx_0/inst/ibufds_rxlclk/O
                         net (fo=2, routed)           0.311     0.718    top_i/static_logic/elink2/eio_rx_0/inst/rx_lclk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.432     1.150 r  top_i/static_logic/elink2/eio_rx_0/inst/clkout_bufr/O
                         net (fo=1065, routed)        0.355     1.505    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X81Y111        FDPE                                         r  top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.301     1.204    
    SLICE_X81Y111        FDPE (Remov_fdpe_C_PRE)     -0.095     1.109    top_i/static_logic/elink2/fifo_103x32_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.815    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  lclk_p_src
  To Clock:  lclk_p_src

Setup :            0  Failing Endpoints,  Worst Slack       11.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.426ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.117ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.580ns (33.076%)  route 1.174ns (66.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.349ns = ( 19.682 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y120        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDPE (Prop_fdpe_C_Q)         0.456     7.486 f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.693     8.179    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X46Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.303 f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.480     8.784    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X46Y122        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.641    19.682    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y122        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.655    20.337    
                         clock uncertainty           -0.076    20.262    
    SLICE_X46Y122        FDPE (Recov_fdpe_C_PRE)     -0.361    19.901    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.901    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                 11.117    

Slack (MET) :             11.117ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.580ns (33.076%)  route 1.174ns (66.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.349ns = ( 19.682 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y120        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDPE (Prop_fdpe_C_Q)         0.456     7.486 f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.693     8.179    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X46Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.303 f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.480     8.784    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X46Y122        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.641    19.682    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y122        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.655    20.337    
                         clock uncertainty           -0.076    20.262    
    SLICE_X46Y122        FDPE (Recov_fdpe_C_PRE)     -0.361    19.901    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.901    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                 11.117    

Slack (MET) :             11.117ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        1.754ns  (logic 0.580ns (33.076%)  route 1.174ns (66.924%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.349ns = ( 19.682 - 13.333 ) 
    Source Clock Delay      (SCD):    7.030ns
    Clock Pessimism Removal (CPR):    0.655ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.833     7.030    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y120        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y120        FDPE (Prop_fdpe_C_Q)         0.456     7.486 f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.693     8.179    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X46Y120        LUT2 (Prop_lut2_I0_O)        0.124     8.303 f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.480     8.784    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X46Y122        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.641    19.682    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y122        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.655    20.337    
                         clock uncertainty           -0.076    20.262    
    SLICE_X46Y122        FDPE (Recov_fdpe_C_PRE)     -0.361    19.901    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.901    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                 11.117    

Slack (MET) :             11.254ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.580ns (36.529%)  route 1.008ns (63.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    7.031ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.834     7.031    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDPE (Prop_fdpe_C_Q)         0.456     7.487 f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.524     8.011    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X44Y119        LUT2 (Prop_lut2_I0_O)        0.124     8.135 f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.484     8.619    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X40Y119        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.645    19.686    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.621    20.307    
                         clock uncertainty           -0.076    20.232    
    SLICE_X40Y119        FDPE (Recov_fdpe_C_PRE)     -0.359    19.873    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.873    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                 11.254    

Slack (MET) :             11.254ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.580ns (36.529%)  route 1.008ns (63.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    7.031ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.834     7.031    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDPE (Prop_fdpe_C_Q)         0.456     7.487 f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.524     8.011    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X44Y119        LUT2 (Prop_lut2_I0_O)        0.124     8.135 f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.484     8.619    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X40Y119        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.645    19.686    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.621    20.307    
                         clock uncertainty           -0.076    20.232    
    SLICE_X40Y119        FDPE (Recov_fdpe_C_PRE)     -0.359    19.873    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.873    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                 11.254    

Slack (MET) :             11.254ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.580ns (36.529%)  route 1.008ns (63.471%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.353ns = ( 19.686 - 13.333 ) 
    Source Clock Delay      (SCD):    7.031ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.834     7.031    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y119        FDPE (Prop_fdpe_C_Q)         0.456     7.487 f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.524     8.011    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X44Y119        LUT2 (Prop_lut2_I0_O)        0.124     8.135 f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.484     8.619    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X40Y119        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.645    19.686    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.621    20.307    
                         clock uncertainty           -0.076    20.232    
    SLICE_X40Y119        FDPE (Recov_fdpe_C_PRE)     -0.359    19.873    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.873    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                 11.254    

Slack (MET) :             11.254ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.580ns (36.472%)  route 1.010ns (63.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.395ns = ( 19.728 - 13.333 ) 
    Source Clock Delay      (SCD):    7.070ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.873     7.070    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y127        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDPE (Prop_fdpe_C_Q)         0.456     7.526 f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     8.046    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X27Y127        LUT2 (Prop_lut2_I0_O)        0.124     8.170 f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.490     8.660    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X28Y126        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.687    19.728    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y126        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.621    20.349    
                         clock uncertainty           -0.076    20.274    
    SLICE_X28Y126        FDPE (Recov_fdpe_C_PRE)     -0.359    19.915    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 11.254    

Slack (MET) :             11.254ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.580ns (36.472%)  route 1.010ns (63.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.395ns = ( 19.728 - 13.333 ) 
    Source Clock Delay      (SCD):    7.070ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.873     7.070    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y127        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDPE (Prop_fdpe_C_Q)         0.456     7.526 f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     8.046    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X27Y127        LUT2 (Prop_lut2_I0_O)        0.124     8.170 f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.490     8.660    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X28Y126        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.687    19.728    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y126        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism              0.621    20.349    
                         clock uncertainty           -0.076    20.274    
    SLICE_X28Y126        FDPE (Recov_fdpe_C_PRE)     -0.359    19.915    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 11.254    

Slack (MET) :             11.254ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 0.580ns (36.472%)  route 1.010ns (63.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.395ns = ( 19.728 - 13.333 ) 
    Source Clock Delay      (SCD):    7.070ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.873     7.070    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y127        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y127        FDPE (Prop_fdpe_C_Q)         0.456     7.526 f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=3, routed)           0.520     8.046    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X27Y127        LUT2 (Prop_lut2_I0_O)        0.124     8.170 f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.490     8.660    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X28Y126        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.687    19.728    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y126        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.621    20.349    
                         clock uncertainty           -0.076    20.274    
    SLICE_X28Y126        FDPE (Recov_fdpe_C_PRE)     -0.359    19.915    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.915    
                         arrival time                          -8.660    
  -------------------------------------------------------------------
                         slack                                 11.254    

Slack (MET) :             11.725ns  (required time - arrival time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (lclk_p_src rise@13.333ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.419ns (44.708%)  route 0.518ns (55.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.392ns = ( 19.725 - 13.333 ) 
    Source Clock Delay      (SCD):    7.074ns
    Clock Pessimism Removal (CPR):    0.621ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.831     3.125    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     3.213 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.883     5.096    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.197 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.877     7.074    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y127        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDPE (Prop_fdpe_C_Q)         0.419     7.493 f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.518     8.011    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X27Y127        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                     13.333    13.333 r  
    PS7_X0Y0             PS7                          0.000    13.333 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    14.421    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.512 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       1.634    16.147    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083    16.230 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           1.720    17.950    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.041 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         1.684    19.725    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y127        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.621    20.346    
                         clock uncertainty           -0.076    20.271    
    SLICE_X27Y127        FDPE (Recov_fdpe_C_PRE)     -0.534    19.737    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         19.737    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                 11.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.358%)  route 0.181ns (58.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.632     2.190    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X43Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDPE (Prop_fdpe_C_Q)         0.128     2.318 f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181     2.499    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X44Y119        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.902     2.811    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X44Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.590     2.221    
    SLICE_X44Y119        FDPE (Remov_fdpe_C_PRE)     -0.149     2.072    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.397%)  route 0.181ns (58.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.827ns
    Source Clock Delay      (SCD):    2.208ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.650     2.207    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y127        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y127        FDPE (Prop_fdpe_C_Q)         0.128     2.336 f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.181     2.517    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X27Y127        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.918     2.827    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X27Y127        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.590     2.237    
    SLICE_X27Y127        FDPE (Remov_fdpe_C_PRE)     -0.149     2.089    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.517    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.516%)  route 0.180ns (58.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.632     2.190    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDPE (Prop_fdpe_C_Q)         0.128     2.318 f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.180     2.498    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X47Y120        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.901     2.810    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X47Y120        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.608     2.202    
    SLICE_X47Y120        FDPE (Remov_fdpe_C_PRE)     -0.149     2.053    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.621%)  route 0.281ns (57.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.632     2.190    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y119        FDRE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.164     2.354 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.110     2.464    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X46Y120        LUT2 (Prop_lut2_I1_O)        0.045     2.509 f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.171     2.680    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X46Y122        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.899     2.808    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y122        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.608     2.201    
    SLICE_X46Y122        FDPE (Remov_fdpe_C_PRE)     -0.071     2.129    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.621%)  route 0.281ns (57.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.632     2.190    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y119        FDRE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.164     2.354 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.110     2.464    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X46Y120        LUT2 (Prop_lut2_I1_O)        0.045     2.509 f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.171     2.680    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X46Y122        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.899     2.808    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y122        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.608     2.201    
    SLICE_X46Y122        FDPE (Remov_fdpe_C_PRE)     -0.071     2.129    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.621%)  route 0.281ns (57.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.632     2.190    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y119        FDRE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y119        FDRE (Prop_fdre_C_Q)         0.164     2.354 r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.110     2.464    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X46Y120        LUT2 (Prop_lut2_I1_O)        0.045     2.509 f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.171     2.680    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X46Y122        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.899     2.808    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X46Y122        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.608     2.201    
    SLICE_X46Y122        FDPE (Remov_fdpe_C_PRE)     -0.071     2.129    top_i/static_logic/elink2/fifo_103x16_rdreq/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.880%)  route 0.305ns (62.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.632     2.190    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y119        FDRE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     2.331 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.137     2.467    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.045     2.512 f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.168     2.681    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X40Y119        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.902     2.811    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.590     2.221    
    SLICE_X40Y119        FDPE (Remov_fdpe_C_PRE)     -0.095     2.126    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.880%)  route 0.305ns (62.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.632     2.190    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y119        FDRE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     2.331 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.137     2.467    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.045     2.512 f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.168     2.681    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X40Y119        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.902     2.811    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                         clock pessimism             -0.590     2.221    
    SLICE_X40Y119        FDPE (Remov_fdpe_C_PRE)     -0.095     2.126    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (removal check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.880%)  route 0.305ns (62.120%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.811ns
    Source Clock Delay      (SCD):    2.190ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.632     2.190    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X45Y119        FDRE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y119        FDRE (Prop_fdre_C_Q)         0.141     2.331 r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.137     2.467    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X44Y119        LUT2 (Prop_lut2_I1_O)        0.045     2.512 f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.168     2.681    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X40Y119        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.902     2.811    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X40Y119        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism             -0.590     2.221    
    SLICE_X40Y119        FDPE (Remov_fdpe_C_PRE)     -0.095     2.126    top_i/static_logic/elink2/fifo_103x16_rresp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.127    
                         arrival time                           2.681    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.585ns  (arrival time - required time)
  Source:                 top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (removal check against rising-edge clock lclk_p_src  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (lclk_p_src rise@0.000ns - lclk_p_src rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.209ns (40.017%)  route 0.313ns (59.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.826ns
    Source Clock Delay      (SCD):    2.205ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.602     0.938    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.988 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.544     1.531    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.557 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.647     2.204    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X26Y127        FDRE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y127        FDRE (Prop_fdre_C_Q)         0.164     2.368 r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.135     2.504    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2
    SLICE_X27Y127        LUT2 (Prop_lut2_I1_O)        0.045     2.549 f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.178     2.727    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0
    SLICE_X28Y126        FDPE                                         f  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock lclk_p_src rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  top_i/static_logic/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    top_i/static_logic/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  top_i/static_logic/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11044, routed)       0.869     1.235    top_i/static_logic/elink2/eclock_0/inst/clkin
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.288 r  top_i/static_logic/elink2/eclock_0/inst/eclk_pll/CLKOUT3
                         net (fo=1, routed)           0.592     1.880    top_i/static_logic/elink2/eclock_0/inst/lclk_p_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.909 r  top_i/static_logic/elink2/eclock_0/inst/lclk_p_buf/O
                         net (fo=995, routed)         0.917     2.826    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X28Y126        FDPE                                         r  top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism             -0.590     2.237    
    SLICE_X28Y126        FDPE (Remov_fdpe_C_PRE)     -0.095     2.141    top_i/static_logic/elink2/fifo_103x16_write/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.141    
                         arrival time                           2.727    
  -------------------------------------------------------------------
                         slack                                  0.585    





