Source Block: hdl/projects/fmcomms1/vc707/system_top.v@205:215@HdlIdDef
  wire    [15:0]  adc_data_0;
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;

  // instantiations

  ODDR #(
    .DDR_CLK_EDGE ("SAME_EDGE"),

Diff Content:
+ 210   wire    [31:0]  mb_intrs;
+ 210   assign fan_pwm = 1'b1;

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcomms1/vc707/system_top.v@203:213
  wire            adc_valid_0;
  wire            adc_enable_0;
  wire    [15:0]  adc_data_0;
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;

  // instantiations


Clone Blocks 2:
hdl/projects/fmcomms1/kc705/system_top.v@215:225
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;
  wire    [31:0]  mb_intrs;

  // instantiations

   ODDR #(
    .DDR_CLK_EDGE ("SAME_EDGE"),

Clone Blocks 3:
hdl/projects/fmcomms1/zc706/system_top.v@177:187
  wire    [15:0]  adc_data_0;
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;
  wire    [15:0]  ps_intrs;

  // instantiations

  ODDR #(

Clone Blocks 4:
hdl/projects/fmcomms1/zc702/system_top.v@176:186
  wire            adc_enable_0;
  wire    [15:0]  adc_data_0;
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;
  wire    [15:0]  ps_intrs;

  // instantiations


Clone Blocks 5:
hdl/projects/fmcomms1/ac701/system_top.v@204:214
  wire    [15:0]  adc_data_0;
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;
  wire    [31:0]  mb_intrs;

  // assignments

  assign mgt_clk_sel = 2'd0;

Clone Blocks 6:
hdl/projects/fmcomms1/zc706/system_top.v@178:188
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;
  wire    [15:0]  ps_intrs;

  // instantiations

  ODDR #(
    .DDR_CLK_EDGE ("SAME_EDGE"),

Clone Blocks 7:
hdl/projects/fmcomms1/zc702/system_top.v@178:188
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;
  wire    [15:0]  ps_intrs;

  // instantiations

  ODDR #(
    .DDR_CLK_EDGE ("SAME_EDGE"),

Clone Blocks 8:
hdl/projects/fmcomms1/zc702/system_top.v@177:187
  wire    [15:0]  adc_data_0;
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;
  wire    [15:0]  ps_intrs;

  // instantiations

  ODDR #(

Clone Blocks 9:
hdl/projects/fmcomms1/ac701/system_top.v@205:215
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;
  wire    [31:0]  mb_intrs;

  // assignments

  assign mgt_clk_sel = 2'd0;


Clone Blocks 10:
hdl/projects/fmcomms1/kc705/system_top.v@214:224
  wire    [15:0]  adc_data_0;
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;
  wire    [31:0]  mb_intrs;

  // instantiations

   ODDR #(

Clone Blocks 11:
hdl/projects/fmcomms1/kc705/system_top.v@213:223
  wire            adc_enable_0;
  wire    [15:0]  adc_data_0;
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;
  wire    [31:0]  mb_intrs;

  // instantiations


Clone Blocks 12:
hdl/projects/fmcomms1/zc706/system_top.v@176:186
  wire            adc_enable_0;
  wire    [15:0]  adc_data_0;
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;
  wire    [15:0]  ps_intrs;

  // instantiations


Clone Blocks 13:
hdl/projects/fmcomms1/vc707/system_top.v@204:214
  wire            adc_enable_0;
  wire    [15:0]  adc_data_0;
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;

  // instantiations

  ODDR #(

Clone Blocks 14:
hdl/projects/fmcomms1/ac701/system_top.v@203:213
  wire            adc_enable_0;
  wire    [15:0]  adc_data_0;
  wire            adc_valid_1;
  wire            adc_enable_1;
  wire    [15:0]  adc_data_1;
  wire            ref_clk;
  wire            oddr_ref_clk;
  wire    [31:0]  mb_intrs;

  // assignments


