// Seed: 560001475
module module_0 (
    input tri0 id_0,
    output uwire id_1,
    output supply1 id_2
    , id_19,
    input tri0 id_3,
    output wire id_4,
    input wire id_5,
    input tri1 id_6,
    output wor id_7,
    input supply0 id_8,
    input wand id_9,
    output wire id_10,
    input tri id_11,
    input wire id_12,
    input wand id_13,
    input supply1 id_14,
    input supply0 id_15,
    input tri0 id_16,
    output wire id_17
    , id_20
);
  assign id_17 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri id_3,
    output wor id_4,
    input supply1 id_5,
    input tri0 id_6,
    output tri id_7,
    output wand id_8
);
  wire id_10;
  assign id_8 = 1'b0;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_4,
      id_6,
      id_4,
      id_5,
      id_6,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_5,
      id_3,
      id_5,
      id_7
  );
  assign modCall_1.id_0 = 0;
  wire id_11;
  wire id_12;
endmodule
