# system info TAG_Computer on 2021.02.25.01:01:47
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1614243640
#
#
# Files generated for TAG_Computer on 2021.02.25.01:01:47
files:
filepath,kind,attributes,module,is_top
simulation/TAG_Computer.v,VERILOG,,TAG_Computer,true
simulation/submodules/TAG_Computer_ARM_A9_HPS.v,VERILOG,,TAG_Computer_ARM_A9_HPS,false
simulation/submodules/TAG_Computer_HEX0_1.v,VERILOG,,TAG_Computer_HEX0_1,false
simulation/submodules/TAG_Computer_IO_Bridge.v,VERILOG,,TAG_Computer_IO_Bridge,false
simulation/submodules/TAG_Computer_Interval_Timer.v,VERILOG,,TAG_Computer_Interval_Timer,false
simulation/submodules/TAG_Computer_JTAG_To_FPGA_Bridge.v,VERILOG,,TAG_Computer_JTAG_To_FPGA_Bridge,false
simulation/submodules/TAG_Computer_JTAG_UART_For_ARM0.v,VERILOG,,TAG_Computer_JTAG_UART_For_ARM0,false
simulation/submodules/TAG_Computer_LEDS.v,VERILOG,,TAG_Computer_LEDS,false
simulation/submodules/TAG_Computer_Onchip_SRAM.hex,HEX,,TAG_Computer_Onchip_SRAM,false
simulation/submodules/TAG_Computer_Onchip_SRAM.v,VERILOG,,TAG_Computer_Onchip_SRAM,false
simulation/submodules/TAG_Computer_PushButtons.v,VERILOG,,TAG_Computer_PushButtons,false
simulation/submodules/TAG_Computer_SDRAM.v,VERILOG,,TAG_Computer_SDRAM,false
simulation/submodules/TAG_Computer_SDRAM_test_component.v,VERILOG,,TAG_Computer_SDRAM,false
simulation/submodules/TAG_Computer_Slider_Switches.v,VERILOG,,TAG_Computer_Slider_Switches,false
simulation/submodules/TAG_Computer_SysID.vo,VERILOG,,TAG_Computer_SysID,false
simulation/submodules/TAG_Computer_System_PLL.v,VERILOG,,TAG_Computer_System_PLL,false
simulation/submodules/TAG_Computer_mm_interconnect_0.v,VERILOG,,TAG_Computer_mm_interconnect_0,false
simulation/submodules/TAG_Computer_mm_interconnect_1.v,VERILOG,,TAG_Computer_mm_interconnect_1,false
simulation/submodules/TAG_Computer_irq_mapper.sv,SYSTEM_VERILOG,,TAG_Computer_irq_mapper,false
simulation/submodules/TAG_Computer_irq_mapper_001.sv,SYSTEM_VERILOG,,TAG_Computer_irq_mapper_001,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/TAG_Computer_ARM_A9_HPS_fpga_interfaces_h2f_mpu_events.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/TAG_Computer_ARM_A9_HPS_fpga_interfaces.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_fpga_interfaces,false
simulation/submodules/TAG_Computer_ARM_A9_HPS_hps_io.v,VERILOG,,TAG_Computer_ARM_A9_HPS_hps_io,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt.sv,SYSTEM_VERILOG,,TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter.sv,SYSTEM_VERILOG,,TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter,false
simulation/submodules/TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter.sv,SYSTEM_VERILOG,,TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter,false
simulation/submodules/TAG_Computer_System_PLL_sys_pll.vo,VERILOG,,TAG_Computer_System_PLL_sys_pll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/TAG_Computer_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_router,false
simulation/submodules/TAG_Computer_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_router_002,false
simulation/submodules/TAG_Computer_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_router_003,false
simulation/submodules/TAG_Computer_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_router_005,false
simulation/submodules/TAG_Computer_mm_interconnect_0_router_006.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_router_006,false
simulation/submodules/TAG_Computer_mm_interconnect_0_router_007.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_router_007,false
simulation/submodules/TAG_Computer_mm_interconnect_0_router_008.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_router_008,false
simulation/submodules/TAG_Computer_mm_interconnect_0_router_016.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_router_016,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/TAG_Computer_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_cmd_demux,false
simulation/submodules/TAG_Computer_mm_interconnect_0_cmd_demux_002.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_cmd_demux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_cmd_mux,false
simulation/submodules/TAG_Computer_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_cmd_mux_011,false
simulation/submodules/TAG_Computer_mm_interconnect_0_cmd_mux_011.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_cmd_mux_011,false
simulation/submodules/TAG_Computer_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_rsp_demux,false
simulation/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/TAG_Computer_mm_interconnect_0_rsp_demux_011.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_rsp_demux_011,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_rsp_mux,false
simulation/submodules/TAG_Computer_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/TAG_Computer_mm_interconnect_0_rsp_mux_002.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_rsp_mux_002,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,TAG_Computer_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001.v,VERILOG,,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/altera_merlin_axi_slave_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/credit_producer.v,VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_slave_ni,false
simulation/submodules/TAG_Computer_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_1_router,false
simulation/submodules/TAG_Computer_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_1_router_001,false
simulation/submodules/TAG_Computer_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_1_cmd_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_1_cmd_mux,false
simulation/submodules/TAG_Computer_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_1_cmd_mux,false
simulation/submodules/TAG_Computer_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_1_rsp_demux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_1_rsp_mux,false
simulation/submodules/TAG_Computer_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_1_rsp_mux,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,TAG_Computer_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,TAG_Computer_ARM_A9_HPS_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,TAG_Computer_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_hps_io_border,false
simulation/submodules/TAG_Computer_ARM_A9_HPS_hps_io_border_memory.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_hps_io_border,false
simulation/submodules/TAG_Computer_ARM_A9_HPS_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_hps_io_border,false
simulation/submodules/TAG_Computer_ARM_A9_HPS_hps_io_border.sv,SYSTEM_VERILOG,,TAG_Computer_ARM_A9_HPS_hps_io_border,false
simulation/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
TAG_Computer.ARM_A9_HPS,TAG_Computer_ARM_A9_HPS
TAG_Computer.ARM_A9_HPS.fpga_interfaces,TAG_Computer_ARM_A9_HPS_fpga_interfaces
TAG_Computer.ARM_A9_HPS.hps_io,TAG_Computer_ARM_A9_HPS_hps_io
TAG_Computer.ARM_A9_HPS.hps_io.border,TAG_Computer_ARM_A9_HPS_hps_io_border
TAG_Computer.HEX0_1,TAG_Computer_HEX0_1
TAG_Computer.HEX2_3,TAG_Computer_HEX0_1
TAG_Computer.HEX4_5,TAG_Computer_HEX0_1
TAG_Computer.IO_Bridge,TAG_Computer_IO_Bridge
TAG_Computer.Interval_Timer,TAG_Computer_Interval_Timer
TAG_Computer.JTAG_To_FPGA_Bridge,TAG_Computer_JTAG_To_FPGA_Bridge
TAG_Computer.JTAG_To_FPGA_Bridge.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
TAG_Computer.JTAG_To_FPGA_Bridge.timing_adt,TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt
TAG_Computer.JTAG_To_FPGA_Bridge.fifo,altera_avalon_sc_fifo
TAG_Computer.JTAG_To_FPGA_Bridge.b2p,altera_avalon_st_bytes_to_packets
TAG_Computer.JTAG_To_FPGA_Bridge.p2b,altera_avalon_st_packets_to_bytes
TAG_Computer.JTAG_To_FPGA_Bridge.transacto,altera_avalon_packets_to_master
TAG_Computer.JTAG_To_FPGA_Bridge.b2p_adapter,TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter
TAG_Computer.JTAG_To_FPGA_Bridge.p2b_adapter,TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter
TAG_Computer.JTAG_To_FPGA_Bridge.rst_controller,altera_reset_controller
TAG_Computer.JTAG_To_HPS_Bridge,TAG_Computer_JTAG_To_FPGA_Bridge
TAG_Computer.JTAG_To_HPS_Bridge.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
TAG_Computer.JTAG_To_HPS_Bridge.timing_adt,TAG_Computer_JTAG_To_FPGA_Bridge_timing_adt
TAG_Computer.JTAG_To_HPS_Bridge.fifo,altera_avalon_sc_fifo
TAG_Computer.JTAG_To_HPS_Bridge.b2p,altera_avalon_st_bytes_to_packets
TAG_Computer.JTAG_To_HPS_Bridge.p2b,altera_avalon_st_packets_to_bytes
TAG_Computer.JTAG_To_HPS_Bridge.transacto,altera_avalon_packets_to_master
TAG_Computer.JTAG_To_HPS_Bridge.b2p_adapter,TAG_Computer_JTAG_To_FPGA_Bridge_b2p_adapter
TAG_Computer.JTAG_To_HPS_Bridge.p2b_adapter,TAG_Computer_JTAG_To_FPGA_Bridge_p2b_adapter
TAG_Computer.JTAG_To_HPS_Bridge.rst_controller,altera_reset_controller
TAG_Computer.JTAG_UART_For_ARM0,TAG_Computer_JTAG_UART_For_ARM0
TAG_Computer.JTAG_UART_For_ARM1,TAG_Computer_JTAG_UART_For_ARM0
TAG_Computer.LEDS,TAG_Computer_LEDS
TAG_Computer.Onchip_SRAM,TAG_Computer_Onchip_SRAM
TAG_Computer.PushButtons,TAG_Computer_PushButtons
TAG_Computer.SDRAM,TAG_Computer_SDRAM
TAG_Computer.Slider_Switches,TAG_Computer_Slider_Switches
TAG_Computer.SysID,TAG_Computer_SysID
TAG_Computer.System_PLL,TAG_Computer_System_PLL
TAG_Computer.System_PLL.sys_pll,TAG_Computer_System_PLL_sys_pll
TAG_Computer.System_PLL.reset_from_locked,altera_up_avalon_reset_from_locked_signal
TAG_Computer.mm_interconnect_0,TAG_Computer_mm_interconnect_0
TAG_Computer.mm_interconnect_0.JTAG_To_FPGA_Bridge_master_translator,altera_merlin_master_translator
TAG_Computer.mm_interconnect_0.SDRAM_s1_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.Onchip_SRAM_s1_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.IO_Bridge_avalon_slave_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.SysID_control_slave_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.LEDS_s1_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.HEX0_1_s1_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.HEX2_3_s1_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.HEX4_5_s1_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.Slider_Switches_s1_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.PushButtons_s1_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.Interval_Timer_s1_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.JTAG_UART_For_ARM0_avalon_jtag_slave_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.JTAG_UART_For_ARM1_avalon_jtag_slave_translator,altera_merlin_slave_translator
TAG_Computer.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_agent,altera_merlin_axi_master_ni
TAG_Computer.mm_interconnect_0.ARM_A9_HPS_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
TAG_Computer.mm_interconnect_0.JTAG_To_FPGA_Bridge_master_agent,altera_merlin_master_agent
TAG_Computer.mm_interconnect_0.SDRAM_s1_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.Onchip_SRAM_s1_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.IO_Bridge_avalon_slave_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.SysID_control_slave_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.LEDS_s1_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.HEX0_1_s1_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.HEX2_3_s1_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.HEX4_5_s1_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.Slider_Switches_s1_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.PushButtons_s1_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.Interval_Timer_s1_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.JTAG_UART_For_ARM0_avalon_jtag_slave_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.JTAG_UART_For_ARM1_avalon_jtag_slave_agent,altera_merlin_slave_agent
TAG_Computer.mm_interconnect_0.SDRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.SDRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.Onchip_SRAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.Onchip_SRAM_s1_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.IO_Bridge_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.IO_Bridge_avalon_slave_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.SysID_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.SysID_control_slave_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.LEDS_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.LEDS_s1_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.HEX0_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.HEX0_1_s1_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.HEX2_3_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.HEX2_3_s1_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.HEX4_5_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.HEX4_5_s1_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.Slider_Switches_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.Slider_Switches_s1_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.PushButtons_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.PushButtons_s1_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.Interval_Timer_s1_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.Interval_Timer_s1_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.JTAG_UART_For_ARM0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.JTAG_UART_For_ARM0_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.JTAG_UART_For_ARM1_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.JTAG_UART_For_ARM1_avalon_jtag_slave_agent_rdata_fifo,altera_avalon_sc_fifo
TAG_Computer.mm_interconnect_0.router,TAG_Computer_mm_interconnect_0_router
TAG_Computer.mm_interconnect_0.router_001,TAG_Computer_mm_interconnect_0_router
TAG_Computer.mm_interconnect_0.router_002,TAG_Computer_mm_interconnect_0_router_002
TAG_Computer.mm_interconnect_0.router_003,TAG_Computer_mm_interconnect_0_router_003
TAG_Computer.mm_interconnect_0.router_004,TAG_Computer_mm_interconnect_0_router_003
TAG_Computer.mm_interconnect_0.router_005,TAG_Computer_mm_interconnect_0_router_005
TAG_Computer.mm_interconnect_0.router_006,TAG_Computer_mm_interconnect_0_router_006
TAG_Computer.mm_interconnect_0.router_007,TAG_Computer_mm_interconnect_0_router_007
TAG_Computer.mm_interconnect_0.router_008,TAG_Computer_mm_interconnect_0_router_008
TAG_Computer.mm_interconnect_0.router_009,TAG_Computer_mm_interconnect_0_router_008
TAG_Computer.mm_interconnect_0.router_010,TAG_Computer_mm_interconnect_0_router_008
TAG_Computer.mm_interconnect_0.router_011,TAG_Computer_mm_interconnect_0_router_008
TAG_Computer.mm_interconnect_0.router_012,TAG_Computer_mm_interconnect_0_router_008
TAG_Computer.mm_interconnect_0.router_013,TAG_Computer_mm_interconnect_0_router_008
TAG_Computer.mm_interconnect_0.router_014,TAG_Computer_mm_interconnect_0_router_008
TAG_Computer.mm_interconnect_0.router_015,TAG_Computer_mm_interconnect_0_router_008
TAG_Computer.mm_interconnect_0.router_016,TAG_Computer_mm_interconnect_0_router_016
TAG_Computer.mm_interconnect_0.router_017,TAG_Computer_mm_interconnect_0_router_016
TAG_Computer.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_limiter,altera_merlin_traffic_limiter
TAG_Computer.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_limiter,altera_merlin_traffic_limiter
TAG_Computer.mm_interconnect_0.JTAG_To_FPGA_Bridge_master_limiter,altera_merlin_traffic_limiter
TAG_Computer.mm_interconnect_0.ARM_A9_HPS_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
TAG_Computer.mm_interconnect_0.ARM_A9_HPS_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
TAG_Computer.mm_interconnect_0.SDRAM_s1_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.Onchip_SRAM_s1_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.IO_Bridge_avalon_slave_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.SysID_control_slave_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.LEDS_s1_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.HEX0_1_s1_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.HEX2_3_s1_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.HEX4_5_s1_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.Slider_Switches_s1_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.PushButtons_s1_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.Interval_Timer_s1_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.JTAG_UART_For_ARM0_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.JTAG_UART_For_ARM1_avalon_jtag_slave_burst_adapter,altera_merlin_burst_adapter
TAG_Computer.mm_interconnect_0.cmd_demux,TAG_Computer_mm_interconnect_0_cmd_demux
TAG_Computer.mm_interconnect_0.cmd_demux_001,TAG_Computer_mm_interconnect_0_cmd_demux
TAG_Computer.mm_interconnect_0.cmd_demux_002,TAG_Computer_mm_interconnect_0_cmd_demux_002
TAG_Computer.mm_interconnect_0.cmd_demux_003,TAG_Computer_mm_interconnect_0_cmd_demux_002
TAG_Computer.mm_interconnect_0.cmd_demux_004,TAG_Computer_mm_interconnect_0_cmd_demux_002
TAG_Computer.mm_interconnect_0.cmd_mux,TAG_Computer_mm_interconnect_0_cmd_mux
TAG_Computer.mm_interconnect_0.cmd_mux_002,TAG_Computer_mm_interconnect_0_cmd_mux
TAG_Computer.mm_interconnect_0.cmd_mux_001,TAG_Computer_mm_interconnect_0_cmd_mux_001
TAG_Computer.mm_interconnect_0.cmd_mux_003,TAG_Computer_mm_interconnect_0_cmd_mux_001
TAG_Computer.mm_interconnect_0.cmd_mux_004,TAG_Computer_mm_interconnect_0_cmd_mux_001
TAG_Computer.mm_interconnect_0.cmd_mux_005,TAG_Computer_mm_interconnect_0_cmd_mux_001
TAG_Computer.mm_interconnect_0.cmd_mux_006,TAG_Computer_mm_interconnect_0_cmd_mux_001
TAG_Computer.mm_interconnect_0.cmd_mux_007,TAG_Computer_mm_interconnect_0_cmd_mux_001
TAG_Computer.mm_interconnect_0.cmd_mux_008,TAG_Computer_mm_interconnect_0_cmd_mux_001
TAG_Computer.mm_interconnect_0.cmd_mux_009,TAG_Computer_mm_interconnect_0_cmd_mux_001
TAG_Computer.mm_interconnect_0.cmd_mux_010,TAG_Computer_mm_interconnect_0_cmd_mux_001
TAG_Computer.mm_interconnect_0.cmd_mux_011,TAG_Computer_mm_interconnect_0_cmd_mux_011
TAG_Computer.mm_interconnect_0.cmd_mux_012,TAG_Computer_mm_interconnect_0_cmd_mux_011
TAG_Computer.mm_interconnect_0.rsp_demux,TAG_Computer_mm_interconnect_0_rsp_demux
TAG_Computer.mm_interconnect_0.rsp_demux_002,TAG_Computer_mm_interconnect_0_rsp_demux
TAG_Computer.mm_interconnect_0.rsp_demux_001,TAG_Computer_mm_interconnect_0_rsp_demux_001
TAG_Computer.mm_interconnect_0.rsp_demux_003,TAG_Computer_mm_interconnect_0_rsp_demux_001
TAG_Computer.mm_interconnect_0.rsp_demux_004,TAG_Computer_mm_interconnect_0_rsp_demux_001
TAG_Computer.mm_interconnect_0.rsp_demux_005,TAG_Computer_mm_interconnect_0_rsp_demux_001
TAG_Computer.mm_interconnect_0.rsp_demux_006,TAG_Computer_mm_interconnect_0_rsp_demux_001
TAG_Computer.mm_interconnect_0.rsp_demux_007,TAG_Computer_mm_interconnect_0_rsp_demux_001
TAG_Computer.mm_interconnect_0.rsp_demux_008,TAG_Computer_mm_interconnect_0_rsp_demux_001
TAG_Computer.mm_interconnect_0.rsp_demux_009,TAG_Computer_mm_interconnect_0_rsp_demux_001
TAG_Computer.mm_interconnect_0.rsp_demux_010,TAG_Computer_mm_interconnect_0_rsp_demux_001
TAG_Computer.mm_interconnect_0.rsp_demux_011,TAG_Computer_mm_interconnect_0_rsp_demux_011
TAG_Computer.mm_interconnect_0.rsp_demux_012,TAG_Computer_mm_interconnect_0_rsp_demux_011
TAG_Computer.mm_interconnect_0.rsp_mux,TAG_Computer_mm_interconnect_0_rsp_mux
TAG_Computer.mm_interconnect_0.rsp_mux_001,TAG_Computer_mm_interconnect_0_rsp_mux
TAG_Computer.mm_interconnect_0.rsp_mux_002,TAG_Computer_mm_interconnect_0_rsp_mux_002
TAG_Computer.mm_interconnect_0.rsp_mux_003,TAG_Computer_mm_interconnect_0_rsp_mux_002
TAG_Computer.mm_interconnect_0.rsp_mux_004,TAG_Computer_mm_interconnect_0_rsp_mux_002
TAG_Computer.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_wr_to_Onchip_SRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.ARM_A9_HPS_h2f_axi_master_rd_to_Onchip_SRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.JTAG_To_FPGA_Bridge_master_to_SDRAM_s1_cmd_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.JTAG_To_FPGA_Bridge_master_to_IO_Bridge_avalon_slave_cmd_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.ARM_A9_HPS_h2f_lw_axi_master_wr_to_IO_Bridge_avalon_slave_cmd_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.ARM_A9_HPS_h2f_lw_axi_master_rd_to_IO_Bridge_avalon_slave_cmd_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.SDRAM_s1_to_ARM_A9_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.SDRAM_s1_to_ARM_A9_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.SDRAM_s1_to_JTAG_To_FPGA_Bridge_master_rsp_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.Onchip_SRAM_s1_to_ARM_A9_HPS_h2f_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.Onchip_SRAM_s1_to_ARM_A9_HPS_h2f_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.IO_Bridge_avalon_slave_to_JTAG_To_FPGA_Bridge_master_rsp_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.IO_Bridge_avalon_slave_to_ARM_A9_HPS_h2f_lw_axi_master_wr_rsp_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.IO_Bridge_avalon_slave_to_ARM_A9_HPS_h2f_lw_axi_master_rd_rsp_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_0.avalon_st_adapter,TAG_Computer_mm_interconnect_0_avalon_st_adapter
TAG_Computer.mm_interconnect_0.avalon_st_adapter.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TAG_Computer.mm_interconnect_0.avalon_st_adapter_002,TAG_Computer_mm_interconnect_0_avalon_st_adapter
TAG_Computer.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_error_adapter_0
TAG_Computer.mm_interconnect_0.avalon_st_adapter_001,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001
TAG_Computer.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TAG_Computer.mm_interconnect_0.avalon_st_adapter_003,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001
TAG_Computer.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TAG_Computer.mm_interconnect_0.avalon_st_adapter_004,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001
TAG_Computer.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TAG_Computer.mm_interconnect_0.avalon_st_adapter_005,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001
TAG_Computer.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TAG_Computer.mm_interconnect_0.avalon_st_adapter_006,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001
TAG_Computer.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TAG_Computer.mm_interconnect_0.avalon_st_adapter_007,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001
TAG_Computer.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TAG_Computer.mm_interconnect_0.avalon_st_adapter_008,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001
TAG_Computer.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TAG_Computer.mm_interconnect_0.avalon_st_adapter_009,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001
TAG_Computer.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TAG_Computer.mm_interconnect_0.avalon_st_adapter_010,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001
TAG_Computer.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TAG_Computer.mm_interconnect_0.avalon_st_adapter_011,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001
TAG_Computer.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TAG_Computer.mm_interconnect_0.avalon_st_adapter_012,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001
TAG_Computer.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,TAG_Computer_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
TAG_Computer.mm_interconnect_1,TAG_Computer_mm_interconnect_1
TAG_Computer.mm_interconnect_1.JTAG_To_HPS_Bridge_master_translator,altera_merlin_master_translator
TAG_Computer.mm_interconnect_1.JTAG_To_HPS_Bridge_master_agent,altera_merlin_master_agent
TAG_Computer.mm_interconnect_1.ARM_A9_HPS_f2h_axi_slave_agent,altera_merlin_axi_slave_ni
TAG_Computer.mm_interconnect_1.router,TAG_Computer_mm_interconnect_1_router
TAG_Computer.mm_interconnect_1.router_001,TAG_Computer_mm_interconnect_1_router_001
TAG_Computer.mm_interconnect_1.router_002,TAG_Computer_mm_interconnect_1_router_001
TAG_Computer.mm_interconnect_1.JTAG_To_HPS_Bridge_master_limiter,altera_merlin_traffic_limiter
TAG_Computer.mm_interconnect_1.cmd_demux,TAG_Computer_mm_interconnect_1_cmd_demux
TAG_Computer.mm_interconnect_1.cmd_mux,TAG_Computer_mm_interconnect_1_cmd_mux
TAG_Computer.mm_interconnect_1.cmd_mux_001,TAG_Computer_mm_interconnect_1_cmd_mux
TAG_Computer.mm_interconnect_1.rsp_demux,TAG_Computer_mm_interconnect_1_rsp_demux
TAG_Computer.mm_interconnect_1.rsp_demux_001,TAG_Computer_mm_interconnect_1_rsp_demux
TAG_Computer.mm_interconnect_1.rsp_mux,TAG_Computer_mm_interconnect_1_rsp_mux
TAG_Computer.mm_interconnect_1.ARM_A9_HPS_f2h_axi_slave_wr_cmd_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_1.ARM_A9_HPS_f2h_axi_slave_rd_cmd_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_1.ARM_A9_HPS_f2h_axi_slave_wr_rsp_width_adapter,altera_merlin_width_adapter
TAG_Computer.mm_interconnect_1.ARM_A9_HPS_f2h_axi_slave_rd_rsp_width_adapter,altera_merlin_width_adapter
TAG_Computer.irq_mapper,TAG_Computer_irq_mapper
TAG_Computer.irq_mapper_001,TAG_Computer_irq_mapper_001
TAG_Computer.rst_controller,altera_reset_controller
TAG_Computer.rst_controller_001,altera_reset_controller
TAG_Computer.rst_controller_002,altera_reset_controller
TAG_Computer.rst_controller_003,altera_reset_controller
