# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.part1_tb 
# Start time: 15:30:51 on Aug 25,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Error: (vopt-13130) Failed to find design unit part1_tb.
#         Searched libraries:
#             work
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=0.
# Error loading design
# End time: 15:30:54 on Aug 25,2022, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
vsim work.counter_tb
# vsim work.counter_tb 
# Start time: 15:31:25 on Aug 25,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.hexas_pck(body)
# Loading work.counter_tb(bench)#1
add wave -position end  sim:/counter_tb/en
add wave -position end  sim:/counter_tb/clk
add wave -position end  sim:/counter_tb/clr
add wave -position end  sim:/counter_tb/HEX0
add wave -position end  sim:/counter_tb/HEX1
add wave -position end  sim:/counter_tb/clk_period
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Rufai  Hostname: DESKTOP-5420O2R  ProcessID: 13716
#           Attempting to use alternate WLF file "./wlft5hvgh3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5hvgh3
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.hexas_pck(body)
# Loading work.counter_tb(bench)#1
run
run
# ** Error: Assertion violation.
#    Time: 1060 ns  Iteration: 0  Instance: /counter_tb
# ** Error: counter does not reach 99 correctly
#    Time: 1060 ns  Iteration: 0  Instance: /counter_tb
run
run
add wave -position end  sim:/counter_tb/HEX2
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.hexas_pck(body)
# Loading work.counter_tb(bench)#1
run
# ** Error: Assertion violation.
#    Time: 1060 ns  Iteration: 0  Instance: /counter_tb
# ** Error: counter does not reach 99 correctly
#    Time: 1060 ns  Iteration: 0  Instance: /counter_tb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.hexas_pck(body)
# Loading work.counter_tb(bench)#1
run
# ** Error: Assertion violation.
#    Time: 1060 ns  Iteration: 0  Instance: /counter_tb
# ** Error: counter does not reach 100 correctly
#    Time: 1060 ns  Iteration: 0  Instance: /counter_tb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.hexas_pck(body)
# Loading work.counter_tb(bench)#1
run
# ** Error: counter does not reach 100 correctly
#    Time: 1060 ns  Iteration: 0  Instance: /counter_tb
