// Seed: 1338287224
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_12 = id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd21,
    parameter id_3 = 32'd57
) (
    input  tri   _id_0,
    input  wire  id_1,
    output uwire id_2,
    input  uwire _id_3,
    output uwire id_4,
    input  wire  id_5
    , id_7
);
  wand id_8 = id_3 - id_8;
  module_0 modCall_1 (
      id_7,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_8,
      id_7,
      id_7
  );
  wand id_9 = 1'b0;
  bit [1 : -1  &  -1] id_10 = 1'b0;
  or primCall (id_4, id_8, id_1);
  wand [id_3 : id_0] id_11 = 1'b0;
  always id_10 = id_9;
  logic id_12;
  assign id_9 = 1;
endmodule
