

================================================================
== Vivado HLS Report for 'dense_array_ap_ufixed_3u_array_ap_fixed_41_22_5_3_0_16u_config10_s'
================================================================
* Date:           Sun Aug 31 17:42:07 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myhls_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.373 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       89|       89| 0.445 us | 0.445 us |   89|   89|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                                |                                                                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                    Instance                                    |                               Module                               |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521  |dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s  |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
        +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DataPrepare  |       81|       81|         2|          1|          1|    81|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       53|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        0|   2907|    39461|   163403|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      260|     -|
|Register             |        -|      -|     4572|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|   2907|    44033|   163716|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     94|        5|       37|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     23|        1|        9|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |                                    Instance                                    |                               Module                               | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |grp_dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s_fu_1521  |dense_wrapper_ap_ufixed_16_6_4_0_0_ap_fixed_41_22_5_3_0_config10_s  |        0|   2907|  39461|  163403|    0|
    +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+
    |Total                                                                           |                                                                    |        0|   2907|  39461|  163403|    0|
    +--------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |i_in_fu_1774_p2             |     +    |      0|  0|  15|           7|           1|
    |sub_ln356_fu_1796_p2        |     -    |      0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_11001   |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op1047  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op530   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln34_fu_1768_p2        |   icmp   |      0|  0|  11|           7|           7|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0               |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1     |    xor   |      0|  0|   2|           2|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  53|          29|          23|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  47|         10|    1|         10|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |  15|          3|    1|          3|
    |data_stream_V_data_0_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_1_V_blk_n  |   9|          2|    1|          2|
    |data_stream_V_data_2_V_blk_n  |   9|          2|    1|          2|
    |i_in_0_reg_1510               |   9|          2|    7|         14|
    |real_start                    |   9|          2|    1|          2|
    |res_stream_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |res_stream_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |res_stream_V_data_9_V_blk_n   |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 260|         57|   30|         69|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   9|   0|    9|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_in_0_reg_1510          |   7|   0|    7|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |sub_ln356_reg_5532       |   8|   0|    8|          0|
    |tmp_data_0_V85_reg_6751  |  41|   0|   41|          0|
    |tmp_data_0_V_10_fu_548   |  16|   0|   16|          0|
    |tmp_data_0_V_11_fu_560   |  16|   0|   16|          0|
    |tmp_data_0_V_12_fu_572   |  16|   0|   16|          0|
    |tmp_data_0_V_13_fu_584   |  16|   0|   16|          0|
    |tmp_data_0_V_14_fu_596   |  16|   0|   16|          0|
    |tmp_data_0_V_15_fu_608   |  16|   0|   16|          0|
    |tmp_data_0_V_16_fu_620   |  16|   0|   16|          0|
    |tmp_data_0_V_17_fu_632   |  16|   0|   16|          0|
    |tmp_data_0_V_18_fu_644   |  16|   0|   16|          0|
    |tmp_data_0_V_19_fu_656   |  16|   0|   16|          0|
    |tmp_data_0_V_20_fu_668   |  16|   0|   16|          0|
    |tmp_data_0_V_21_fu_680   |  16|   0|   16|          0|
    |tmp_data_0_V_22_fu_692   |  16|   0|   16|          0|
    |tmp_data_0_V_23_fu_704   |  16|   0|   16|          0|
    |tmp_data_0_V_24_fu_716   |  16|   0|   16|          0|
    |tmp_data_0_V_25_fu_728   |  16|   0|   16|          0|
    |tmp_data_0_V_26_fu_740   |  16|   0|   16|          0|
    |tmp_data_0_V_27_fu_752   |  16|   0|   16|          0|
    |tmp_data_0_V_28_fu_764   |  16|   0|   16|          0|
    |tmp_data_0_V_29_fu_776   |  16|   0|   16|          0|
    |tmp_data_0_V_30_fu_788   |  16|   0|   16|          0|
    |tmp_data_0_V_31_fu_800   |  16|   0|   16|          0|
    |tmp_data_0_V_32_fu_812   |  16|   0|   16|          0|
    |tmp_data_0_V_33_fu_824   |  16|   0|   16|          0|
    |tmp_data_0_V_34_fu_836   |  16|   0|   16|          0|
    |tmp_data_0_V_35_fu_848   |  16|   0|   16|          0|
    |tmp_data_0_V_36_fu_860   |  16|   0|   16|          0|
    |tmp_data_0_V_37_fu_872   |  16|   0|   16|          0|
    |tmp_data_0_V_38_fu_884   |  16|   0|   16|          0|
    |tmp_data_0_V_39_fu_896   |  16|   0|   16|          0|
    |tmp_data_0_V_40_fu_908   |  16|   0|   16|          0|
    |tmp_data_0_V_41_fu_920   |  16|   0|   16|          0|
    |tmp_data_0_V_42_fu_932   |  16|   0|   16|          0|
    |tmp_data_0_V_43_fu_944   |  16|   0|   16|          0|
    |tmp_data_0_V_44_fu_956   |  16|   0|   16|          0|
    |tmp_data_0_V_45_fu_968   |  16|   0|   16|          0|
    |tmp_data_0_V_46_fu_980   |  16|   0|   16|          0|
    |tmp_data_0_V_47_fu_992   |  16|   0|   16|          0|
    |tmp_data_0_V_48_fu_1004  |  16|   0|   16|          0|
    |tmp_data_0_V_49_fu_1016  |  16|   0|   16|          0|
    |tmp_data_0_V_50_fu_1028  |  16|   0|   16|          0|
    |tmp_data_0_V_51_fu_1040  |  16|   0|   16|          0|
    |tmp_data_0_V_52_fu_1052  |  16|   0|   16|          0|
    |tmp_data_0_V_53_fu_1064  |  16|   0|   16|          0|
    |tmp_data_0_V_54_fu_1076  |  16|   0|   16|          0|
    |tmp_data_0_V_55_fu_1088  |  16|   0|   16|          0|
    |tmp_data_0_V_56_fu_1100  |  16|   0|   16|          0|
    |tmp_data_0_V_57_fu_1112  |  16|   0|   16|          0|
    |tmp_data_0_V_58_fu_1124  |  16|   0|   16|          0|
    |tmp_data_0_V_59_fu_1136  |  16|   0|   16|          0|
    |tmp_data_0_V_5_fu_488    |  16|   0|   16|          0|
    |tmp_data_0_V_60_fu_1148  |  16|   0|   16|          0|
    |tmp_data_0_V_61_fu_1160  |  16|   0|   16|          0|
    |tmp_data_0_V_62_fu_1172  |  16|   0|   16|          0|
    |tmp_data_0_V_63_fu_1184  |  16|   0|   16|          0|
    |tmp_data_0_V_64_fu_1196  |  16|   0|   16|          0|
    |tmp_data_0_V_65_fu_1208  |  16|   0|   16|          0|
    |tmp_data_0_V_66_fu_1220  |  16|   0|   16|          0|
    |tmp_data_0_V_67_fu_1232  |  16|   0|   16|          0|
    |tmp_data_0_V_68_fu_1244  |  16|   0|   16|          0|
    |tmp_data_0_V_69_fu_1256  |  16|   0|   16|          0|
    |tmp_data_0_V_6_fu_500    |  16|   0|   16|          0|
    |tmp_data_0_V_70_fu_1268  |  16|   0|   16|          0|
    |tmp_data_0_V_71_fu_1280  |  16|   0|   16|          0|
    |tmp_data_0_V_72_fu_1292  |  16|   0|   16|          0|
    |tmp_data_0_V_73_fu_1304  |  16|   0|   16|          0|
    |tmp_data_0_V_74_fu_1316  |  16|   0|   16|          0|
    |tmp_data_0_V_75_fu_1328  |  16|   0|   16|          0|
    |tmp_data_0_V_76_fu_1340  |  16|   0|   16|          0|
    |tmp_data_0_V_77_fu_1352  |  16|   0|   16|          0|
    |tmp_data_0_V_78_fu_1364  |  16|   0|   16|          0|
    |tmp_data_0_V_79_fu_1376  |  16|   0|   16|          0|
    |tmp_data_0_V_7_fu_512    |  16|   0|   16|          0|
    |tmp_data_0_V_80_fu_1388  |  16|   0|   16|          0|
    |tmp_data_0_V_81_fu_1400  |  16|   0|   16|          0|
    |tmp_data_0_V_82_fu_1412  |  16|   0|   16|          0|
    |tmp_data_0_V_83_fu_1424  |  16|   0|   16|          0|
    |tmp_data_0_V_84_fu_1436  |  16|   0|   16|          0|
    |tmp_data_0_V_8_fu_524    |  16|   0|   16|          0|
    |tmp_data_0_V_9_fu_536    |  16|   0|   16|          0|
    |tmp_data_0_V_fu_476      |  16|   0|   16|          0|
    |tmp_data_10_V_reg_6801   |  41|   0|   41|          0|
    |tmp_data_11_V_reg_6806   |  41|   0|   41|          0|
    |tmp_data_12_V_reg_6811   |  41|   0|   41|          0|
    |tmp_data_13_V_reg_6816   |  41|   0|   41|          0|
    |tmp_data_14_V_reg_6821   |  41|   0|   41|          0|
    |tmp_data_15_V_reg_6826   |  41|   0|   41|          0|
    |tmp_data_1_V83_reg_6756  |  41|   0|   41|          0|
    |tmp_data_1_V_10_fu_576   |  16|   0|   16|          0|
    |tmp_data_1_V_11_fu_588   |  16|   0|   16|          0|
    |tmp_data_1_V_12_fu_600   |  16|   0|   16|          0|
    |tmp_data_1_V_13_fu_612   |  16|   0|   16|          0|
    |tmp_data_1_V_14_fu_624   |  16|   0|   16|          0|
    |tmp_data_1_V_15_fu_636   |  16|   0|   16|          0|
    |tmp_data_1_V_16_fu_648   |  16|   0|   16|          0|
    |tmp_data_1_V_17_fu_660   |  16|   0|   16|          0|
    |tmp_data_1_V_18_fu_672   |  16|   0|   16|          0|
    |tmp_data_1_V_19_fu_684   |  16|   0|   16|          0|
    |tmp_data_1_V_20_fu_696   |  16|   0|   16|          0|
    |tmp_data_1_V_21_fu_708   |  16|   0|   16|          0|
    |tmp_data_1_V_22_fu_720   |  16|   0|   16|          0|
    |tmp_data_1_V_23_fu_732   |  16|   0|   16|          0|
    |tmp_data_1_V_24_fu_744   |  16|   0|   16|          0|
    |tmp_data_1_V_25_fu_756   |  16|   0|   16|          0|
    |tmp_data_1_V_26_fu_768   |  16|   0|   16|          0|
    |tmp_data_1_V_27_fu_780   |  16|   0|   16|          0|
    |tmp_data_1_V_28_fu_792   |  16|   0|   16|          0|
    |tmp_data_1_V_29_fu_804   |  16|   0|   16|          0|
    |tmp_data_1_V_30_fu_816   |  16|   0|   16|          0|
    |tmp_data_1_V_31_fu_828   |  16|   0|   16|          0|
    |tmp_data_1_V_32_fu_840   |  16|   0|   16|          0|
    |tmp_data_1_V_33_fu_852   |  16|   0|   16|          0|
    |tmp_data_1_V_34_fu_864   |  16|   0|   16|          0|
    |tmp_data_1_V_35_fu_876   |  16|   0|   16|          0|
    |tmp_data_1_V_36_fu_888   |  16|   0|   16|          0|
    |tmp_data_1_V_37_fu_900   |  16|   0|   16|          0|
    |tmp_data_1_V_38_fu_912   |  16|   0|   16|          0|
    |tmp_data_1_V_39_fu_924   |  16|   0|   16|          0|
    |tmp_data_1_V_3_fu_492    |  16|   0|   16|          0|
    |tmp_data_1_V_40_fu_936   |  16|   0|   16|          0|
    |tmp_data_1_V_41_fu_948   |  16|   0|   16|          0|
    |tmp_data_1_V_42_fu_960   |  16|   0|   16|          0|
    |tmp_data_1_V_43_fu_972   |  16|   0|   16|          0|
    |tmp_data_1_V_44_fu_984   |  16|   0|   16|          0|
    |tmp_data_1_V_45_fu_996   |  16|   0|   16|          0|
    |tmp_data_1_V_46_fu_1008  |  16|   0|   16|          0|
    |tmp_data_1_V_47_fu_1020  |  16|   0|   16|          0|
    |tmp_data_1_V_48_fu_1032  |  16|   0|   16|          0|
    |tmp_data_1_V_49_fu_1044  |  16|   0|   16|          0|
    |tmp_data_1_V_4_fu_504    |  16|   0|   16|          0|
    |tmp_data_1_V_50_fu_1056  |  16|   0|   16|          0|
    |tmp_data_1_V_51_fu_1068  |  16|   0|   16|          0|
    |tmp_data_1_V_52_fu_1080  |  16|   0|   16|          0|
    |tmp_data_1_V_53_fu_1092  |  16|   0|   16|          0|
    |tmp_data_1_V_54_fu_1104  |  16|   0|   16|          0|
    |tmp_data_1_V_55_fu_1116  |  16|   0|   16|          0|
    |tmp_data_1_V_56_fu_1128  |  16|   0|   16|          0|
    |tmp_data_1_V_57_fu_1140  |  16|   0|   16|          0|
    |tmp_data_1_V_58_fu_1152  |  16|   0|   16|          0|
    |tmp_data_1_V_59_fu_1164  |  16|   0|   16|          0|
    |tmp_data_1_V_5_fu_516    |  16|   0|   16|          0|
    |tmp_data_1_V_60_fu_1176  |  16|   0|   16|          0|
    |tmp_data_1_V_61_fu_1188  |  16|   0|   16|          0|
    |tmp_data_1_V_62_fu_1200  |  16|   0|   16|          0|
    |tmp_data_1_V_63_fu_1212  |  16|   0|   16|          0|
    |tmp_data_1_V_64_fu_1224  |  16|   0|   16|          0|
    |tmp_data_1_V_65_fu_1236  |  16|   0|   16|          0|
    |tmp_data_1_V_66_fu_1248  |  16|   0|   16|          0|
    |tmp_data_1_V_67_fu_1260  |  16|   0|   16|          0|
    |tmp_data_1_V_68_fu_1272  |  16|   0|   16|          0|
    |tmp_data_1_V_69_fu_1284  |  16|   0|   16|          0|
    |tmp_data_1_V_6_fu_528    |  16|   0|   16|          0|
    |tmp_data_1_V_70_fu_1296  |  16|   0|   16|          0|
    |tmp_data_1_V_71_fu_1308  |  16|   0|   16|          0|
    |tmp_data_1_V_72_fu_1320  |  16|   0|   16|          0|
    |tmp_data_1_V_73_fu_1332  |  16|   0|   16|          0|
    |tmp_data_1_V_74_fu_1344  |  16|   0|   16|          0|
    |tmp_data_1_V_75_fu_1356  |  16|   0|   16|          0|
    |tmp_data_1_V_76_fu_1368  |  16|   0|   16|          0|
    |tmp_data_1_V_77_fu_1380  |  16|   0|   16|          0|
    |tmp_data_1_V_78_fu_1392  |  16|   0|   16|          0|
    |tmp_data_1_V_79_fu_1404  |  16|   0|   16|          0|
    |tmp_data_1_V_7_fu_540    |  16|   0|   16|          0|
    |tmp_data_1_V_80_fu_1416  |  16|   0|   16|          0|
    |tmp_data_1_V_81_fu_1428  |  16|   0|   16|          0|
    |tmp_data_1_V_82_fu_1440  |  16|   0|   16|          0|
    |tmp_data_1_V_8_fu_552    |  16|   0|   16|          0|
    |tmp_data_1_V_9_fu_564    |  16|   0|   16|          0|
    |tmp_data_1_V_fu_480      |  16|   0|   16|          0|
    |tmp_data_2_V83_reg_6761  |  41|   0|   41|          0|
    |tmp_data_2_V_10_fu_580   |  16|   0|   16|          0|
    |tmp_data_2_V_11_fu_592   |  16|   0|   16|          0|
    |tmp_data_2_V_12_fu_604   |  16|   0|   16|          0|
    |tmp_data_2_V_13_fu_616   |  16|   0|   16|          0|
    |tmp_data_2_V_14_fu_628   |  16|   0|   16|          0|
    |tmp_data_2_V_15_fu_640   |  16|   0|   16|          0|
    |tmp_data_2_V_16_fu_652   |  16|   0|   16|          0|
    |tmp_data_2_V_17_fu_664   |  16|   0|   16|          0|
    |tmp_data_2_V_18_fu_676   |  16|   0|   16|          0|
    |tmp_data_2_V_19_fu_688   |  16|   0|   16|          0|
    |tmp_data_2_V_20_fu_700   |  16|   0|   16|          0|
    |tmp_data_2_V_21_fu_712   |  16|   0|   16|          0|
    |tmp_data_2_V_22_fu_724   |  16|   0|   16|          0|
    |tmp_data_2_V_23_fu_736   |  16|   0|   16|          0|
    |tmp_data_2_V_24_fu_748   |  16|   0|   16|          0|
    |tmp_data_2_V_25_fu_760   |  16|   0|   16|          0|
    |tmp_data_2_V_26_fu_772   |  16|   0|   16|          0|
    |tmp_data_2_V_27_fu_784   |  16|   0|   16|          0|
    |tmp_data_2_V_28_fu_796   |  16|   0|   16|          0|
    |tmp_data_2_V_29_fu_808   |  16|   0|   16|          0|
    |tmp_data_2_V_30_fu_820   |  16|   0|   16|          0|
    |tmp_data_2_V_31_fu_832   |  16|   0|   16|          0|
    |tmp_data_2_V_32_fu_844   |  16|   0|   16|          0|
    |tmp_data_2_V_33_fu_856   |  16|   0|   16|          0|
    |tmp_data_2_V_34_fu_868   |  16|   0|   16|          0|
    |tmp_data_2_V_35_fu_880   |  16|   0|   16|          0|
    |tmp_data_2_V_36_fu_892   |  16|   0|   16|          0|
    |tmp_data_2_V_37_fu_904   |  16|   0|   16|          0|
    |tmp_data_2_V_38_fu_916   |  16|   0|   16|          0|
    |tmp_data_2_V_39_fu_928   |  16|   0|   16|          0|
    |tmp_data_2_V_3_fu_496    |  16|   0|   16|          0|
    |tmp_data_2_V_40_fu_940   |  16|   0|   16|          0|
    |tmp_data_2_V_41_fu_952   |  16|   0|   16|          0|
    |tmp_data_2_V_42_fu_964   |  16|   0|   16|          0|
    |tmp_data_2_V_43_fu_976   |  16|   0|   16|          0|
    |tmp_data_2_V_44_fu_988   |  16|   0|   16|          0|
    |tmp_data_2_V_45_fu_1000  |  16|   0|   16|          0|
    |tmp_data_2_V_46_fu_1012  |  16|   0|   16|          0|
    |tmp_data_2_V_47_fu_1024  |  16|   0|   16|          0|
    |tmp_data_2_V_48_fu_1036  |  16|   0|   16|          0|
    |tmp_data_2_V_49_fu_1048  |  16|   0|   16|          0|
    |tmp_data_2_V_4_fu_508    |  16|   0|   16|          0|
    |tmp_data_2_V_50_fu_1060  |  16|   0|   16|          0|
    |tmp_data_2_V_51_fu_1072  |  16|   0|   16|          0|
    |tmp_data_2_V_52_fu_1084  |  16|   0|   16|          0|
    |tmp_data_2_V_53_fu_1096  |  16|   0|   16|          0|
    |tmp_data_2_V_54_fu_1108  |  16|   0|   16|          0|
    |tmp_data_2_V_55_fu_1120  |  16|   0|   16|          0|
    |tmp_data_2_V_56_fu_1132  |  16|   0|   16|          0|
    |tmp_data_2_V_57_fu_1144  |  16|   0|   16|          0|
    |tmp_data_2_V_58_fu_1156  |  16|   0|   16|          0|
    |tmp_data_2_V_59_fu_1168  |  16|   0|   16|          0|
    |tmp_data_2_V_5_fu_520    |  16|   0|   16|          0|
    |tmp_data_2_V_60_fu_1180  |  16|   0|   16|          0|
    |tmp_data_2_V_61_fu_1192  |  16|   0|   16|          0|
    |tmp_data_2_V_62_fu_1204  |  16|   0|   16|          0|
    |tmp_data_2_V_63_fu_1216  |  16|   0|   16|          0|
    |tmp_data_2_V_64_fu_1228  |  16|   0|   16|          0|
    |tmp_data_2_V_65_fu_1240  |  16|   0|   16|          0|
    |tmp_data_2_V_66_fu_1252  |  16|   0|   16|          0|
    |tmp_data_2_V_67_fu_1264  |  16|   0|   16|          0|
    |tmp_data_2_V_68_fu_1276  |  16|   0|   16|          0|
    |tmp_data_2_V_69_fu_1288  |  16|   0|   16|          0|
    |tmp_data_2_V_6_fu_532    |  16|   0|   16|          0|
    |tmp_data_2_V_70_fu_1300  |  16|   0|   16|          0|
    |tmp_data_2_V_71_fu_1312  |  16|   0|   16|          0|
    |tmp_data_2_V_72_fu_1324  |  16|   0|   16|          0|
    |tmp_data_2_V_73_fu_1336  |  16|   0|   16|          0|
    |tmp_data_2_V_74_fu_1348  |  16|   0|   16|          0|
    |tmp_data_2_V_75_fu_1360  |  16|   0|   16|          0|
    |tmp_data_2_V_76_fu_1372  |  16|   0|   16|          0|
    |tmp_data_2_V_77_fu_1384  |  16|   0|   16|          0|
    |tmp_data_2_V_78_fu_1396  |  16|   0|   16|          0|
    |tmp_data_2_V_79_fu_1408  |  16|   0|   16|          0|
    |tmp_data_2_V_7_fu_544    |  16|   0|   16|          0|
    |tmp_data_2_V_80_fu_1420  |  16|   0|   16|          0|
    |tmp_data_2_V_81_fu_1432  |  16|   0|   16|          0|
    |tmp_data_2_V_82_fu_1444  |  16|   0|   16|          0|
    |tmp_data_2_V_8_fu_556    |  16|   0|   16|          0|
    |tmp_data_2_V_9_fu_568    |  16|   0|   16|          0|
    |tmp_data_2_V_fu_484      |  16|   0|   16|          0|
    |tmp_data_3_V_reg_6766    |  41|   0|   41|          0|
    |tmp_data_4_V_reg_6771    |  41|   0|   41|          0|
    |tmp_data_5_V_reg_6776    |  41|   0|   41|          0|
    |tmp_data_6_V_reg_6781    |  41|   0|   41|          0|
    |tmp_data_7_V_reg_6786    |  41|   0|   41|          0|
    |tmp_data_8_V_reg_6791    |  41|   0|   41|          0|
    |tmp_data_9_V_reg_6796    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |4572|   0| 4572|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<41,22,5,3,0>,16u>,config10> | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<41,22,5,3,0>,16u>,config10> | return value |
|ap_start                        |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<41,22,5,3,0>,16u>,config10> | return value |
|start_full_n                    |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<41,22,5,3,0>,16u>,config10> | return value |
|ap_done                         | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<41,22,5,3,0>,16u>,config10> | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<41,22,5,3,0>,16u>,config10> | return value |
|ap_idle                         | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<41,22,5,3,0>,16u>,config10> | return value |
|ap_ready                        | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<41,22,5,3,0>,16u>,config10> | return value |
|start_out                       | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<41,22,5,3,0>,16u>,config10> | return value |
|start_write                     | out |    1| ap_ctrl_hs | dense<array<ap_ufixed,3u>,array<ap_fixed<41,22,5,3,0>,16u>,config10> | return value |
|data_stream_V_data_0_V_dout     |  in |   16|   ap_fifo  |                        data_stream_V_data_0_V                        |    pointer   |
|data_stream_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_0_V                        |    pointer   |
|data_stream_V_data_0_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_0_V                        |    pointer   |
|data_stream_V_data_1_V_dout     |  in |   16|   ap_fifo  |                        data_stream_V_data_1_V                        |    pointer   |
|data_stream_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_1_V                        |    pointer   |
|data_stream_V_data_1_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_1_V                        |    pointer   |
|data_stream_V_data_2_V_dout     |  in |   16|   ap_fifo  |                        data_stream_V_data_2_V                        |    pointer   |
|data_stream_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                        data_stream_V_data_2_V                        |    pointer   |
|data_stream_V_data_2_V_read     | out |    1|   ap_fifo  |                        data_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_0_V_din       | out |   41|   ap_fifo  |                         res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_0_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_0_V                        |    pointer   |
|res_stream_V_data_1_V_din       | out |   41|   ap_fifo  |                         res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_1_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_1_V                        |    pointer   |
|res_stream_V_data_2_V_din       | out |   41|   ap_fifo  |                         res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_2_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_2_V                        |    pointer   |
|res_stream_V_data_3_V_din       | out |   41|   ap_fifo  |                         res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_3_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_3_V                        |    pointer   |
|res_stream_V_data_4_V_din       | out |   41|   ap_fifo  |                         res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_4_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_4_V                        |    pointer   |
|res_stream_V_data_5_V_din       | out |   41|   ap_fifo  |                         res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_5_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_5_V                        |    pointer   |
|res_stream_V_data_6_V_din       | out |   41|   ap_fifo  |                         res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_6_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_6_V                        |    pointer   |
|res_stream_V_data_7_V_din       | out |   41|   ap_fifo  |                         res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_7_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_7_V                        |    pointer   |
|res_stream_V_data_8_V_din       | out |   41|   ap_fifo  |                         res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_8_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_8_V                        |    pointer   |
|res_stream_V_data_9_V_din       | out |   41|   ap_fifo  |                         res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_full_n    |  in |    1|   ap_fifo  |                         res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_9_V_write     | out |    1|   ap_fifo  |                         res_stream_V_data_9_V                        |    pointer   |
|res_stream_V_data_10_V_din      | out |   41|   ap_fifo  |                        res_stream_V_data_10_V                        |    pointer   |
|res_stream_V_data_10_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_10_V                        |    pointer   |
|res_stream_V_data_10_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_10_V                        |    pointer   |
|res_stream_V_data_11_V_din      | out |   41|   ap_fifo  |                        res_stream_V_data_11_V                        |    pointer   |
|res_stream_V_data_11_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_11_V                        |    pointer   |
|res_stream_V_data_11_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_11_V                        |    pointer   |
|res_stream_V_data_12_V_din      | out |   41|   ap_fifo  |                        res_stream_V_data_12_V                        |    pointer   |
|res_stream_V_data_12_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_12_V                        |    pointer   |
|res_stream_V_data_12_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_12_V                        |    pointer   |
|res_stream_V_data_13_V_din      | out |   41|   ap_fifo  |                        res_stream_V_data_13_V                        |    pointer   |
|res_stream_V_data_13_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_13_V                        |    pointer   |
|res_stream_V_data_13_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_13_V                        |    pointer   |
|res_stream_V_data_14_V_din      | out |   41|   ap_fifo  |                        res_stream_V_data_14_V                        |    pointer   |
|res_stream_V_data_14_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_14_V                        |    pointer   |
|res_stream_V_data_14_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_14_V                        |    pointer   |
|res_stream_V_data_15_V_din      | out |   41|   ap_fifo  |                        res_stream_V_data_15_V                        |    pointer   |
|res_stream_V_data_15_V_full_n   |  in |    1|   ap_fifo  |                        res_stream_V_data_15_V                        |    pointer   |
|res_stream_V_data_15_V_write    | out |    1|   ap_fifo  |                        res_stream_V_data_15_V                        |    pointer   |
+--------------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

