Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto f0314a36ec034ca0a035eb88dff9bc85 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot display_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.display_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'din' [F:/Test/display/display.srcs/sources_1/new/display.sv:73]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'din' [F:/Test/display/display.srcs/sources_1/new/display.sv:74]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'din' [F:/Test/display/display.srcs/sources_1/new/display.sv:75]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'din' [F:/Test/display/display.srcs/sources_1/new/display.sv:76]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seg7
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_tb_time_impl
