INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/4bit_reg_asynch/4bit_reg_asynch.srcs/sources_1/new/fourBitRegAsync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitRegAsync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/ee.cooper.edu/user/a/ahmad.malik/Lab4/4bit_reg_asynch/4bit_reg_asynch.srcs/sim_1/new/fourBitRegAsync_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourBitRegAsync_testbench
