Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Aug 15 17:53:02 2021
| Host         : DESKTOP-0B5CPTC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z010
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   169 |
|    Minimum number of control sets                        |   169 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   212 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   169 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    87 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |    17 |
| >= 16              |    36 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             569 |          190 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             227 |           77 |
| Yes          | No                    | No                     |             930 |          285 |
| Yes          | No                    | Yes                    |               7 |            3 |
| Yes          | Yes                   | No                     |            1127 |          455 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                         Clock Signal                                        |                                                                          Enable Signal                                                                         |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/reg_data_out_reg[1]_i_2_n_0                |                                                                                                                                                                |                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                     |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/State[2]_i_1_n_0                                                                                    | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/epoch_num2                                                               |                1 |              3 |
|  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/done_all                     |                                                                                                                                                                |                                                                                                                                     |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State[3]_i_1_n_0                                                                                 | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/State0                                                                |                2 |              4 |
|  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/done_epoch                      |                                                                                                                                                                | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/all_rez[3]_i_1_n_0                                                       |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0 |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0     |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG_i_1__1_n_0                                                                          |                                                                                                                                     |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/sel_div[4]_i_1__0_n_0                                                                               |                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t[2]115_out                                                                                    | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_temp                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready0                                                                                                   | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/addr[4]_i_1_n_0                                                                                  |                                                                                                                                     |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ind_back_addr[4]_i_1_n_0                                                                         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_temp                                                         |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/E[0]                                                                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/current_example[4]_i_1_n_0                                               |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/current_addr0                                                                                       |                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ind_for_res0                                                                                     | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_temp                                                         |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ind_back_calc[4]_i_1_n_0                                                                         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_temp                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/sel_div                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_temp                                                         |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                            | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                            | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                            | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg21[15]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg21[31]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg22[31]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                            | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg20[23]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                            | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                            | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                            | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]       |                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_3[0]                      |                                                                                                                                     |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                            | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg20[15]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg20[7]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg21[23]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg21[7]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg22[15]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                8 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg22[7]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg20[31]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg22[23]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                            | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                           | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/p_0_in_0                                                      |                9 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/luts[1].luts/p_0_in                                           |                7 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_arready0                                                                                                   | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                |                3 |             10 |
|  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/reg_data_out_reg[11]_i_2_n_0               |                                                                                                                                                                |                                                                                                                                     |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/current_goals                                                                                       | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/total_error[15]_i_1_n_0                                                  |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                     |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                     |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_back_calc_reg_n_0                                                                         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/weights_update_temp[15]_i_1_n_0                              |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_back_calc_reg_n_0                                                                         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/delta_out[15]_i_1_n_0                                        |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_back_calc_reg_n_0                                                                         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/delta_out[31]_i_1_n_0                                        |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_back_calc_reg_n_0                                                                         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/weights_update_temp[95]_i_1_n_0                              |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_back_calc_reg_n_0                                                                         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/weights_update_temp[79]_i_1_n_0                              |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_back_calc_reg_n_0                                                                         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/weights_update_temp[63]_i_1_n_0                              |                8 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG_i_1__1_n_0                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/w_vector[0][15]_i_1_n_0                                      |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG_i_1__1_n_0                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/w_vector[3][15]_i_1_n_0                                      |                6 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG_i_1__1_n_0                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/w_vector[1][15]_i_1_n_0                                      |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/ARG_i_1__1_n_0                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/w_vector[4][15]_i_1_n_0                                      |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_back_calc_reg_n_0                                                                         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/weights_update_temp[47]_i_1_n_0                              |                7 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_back_calc_reg_n_0                                                                         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/weights_update_temp[31]_i_1_n_0                              |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_for_calc_reg_n_0                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/part_sum[0][15]_i_1_n_0                                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_for_calc_reg_n_0                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/part_sum[3][15]_i_1_n_0                                       |                5 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_for_calc_reg_n_0                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/part_sum[4][15]_i_1_n_0                                       |                4 |             15 |
|  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[63]_i_2_n_0 |                                                                                                                                                                |                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/total_error_temp0                                                                                   | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/total_error_temp[0]_i_1_n_0                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_for_calc_reg_n_0                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/part_sum[5][15]_i_1_n_0                                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_for_calc_reg_n_0                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/forward/part_sum[2][15]_i_1_n_0                                       |                8 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_back_calc_reg_n_0                                                                         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/inputs_before[0]_9                                           |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/napaka[15]_i_1_n_0                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_back_calc_reg_n_0                                                                         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/inputs_before[1]_8                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                     |                3 |             16 |
|  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[47]_i_2_n_0 |                                                                                                                                                                |                                                                                                                                     |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/y_out[24]_i_1_n_0                                                                                |                                                                                                                                     |               11 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[2]0                                                                                      | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t[2][24]_i_1_n_0                                                    |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t_reg[1]0                                                                                      | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t[1][24]_i_1_n_0                                                    |                5 |             18 |
|  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/reg_data_out_reg[31]_i_2_n_0               |                                                                                                                                                                |                                                                                                                                     |                7 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                     |                9 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                     |               11 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                     |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                     |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                     |                8 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/x_t[0][31]_i_1_n_0                                                                               |                                                                                                                                     |               10 |             32 |
|  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[95]_i_2_n_0 |                                                                                                                                                                |                                                                                                                                     |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_rvalid05_out                                                                                               | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                 |               10 |             32 |
|  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_pop_reg[31]_i_2_n_0 |                                                                                                                                                                |                                                                                                                                     |               11 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/epoch_num0                                                                                          | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/epoch_num[31]_i_1_n_0                                                    |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                     |                8 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                     |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/current_goals                                                            |               16 |             65 |
|  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/write_enable_reg_n_0         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ram/ram_reg[0]_15                                                                                |                                                                                                                                     |               28 |             96 |
|  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/write_enable_reg_n_0         | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/ram/ram_reg[1]_14                                                                                |                                                                                                                                     |               25 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/w_inputs_temp                                                         |               26 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/backward/if_end                                                                                  |                                                                                                                                     |               35 |             98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_back_calc_reg_n_0                                                                         |                                                                                                                                     |               41 |            106 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             |                                                                                                                                                                |                                                                                                                                     |               57 |            133 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                             | design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/nn_control/nn/enable_for_calc_reg_n_0                                                                          |                                                                                                                                     |               47 |            159 |
|  design_1_i/XOR_IP_0/U0/XOR_IP_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[1]                       |                                                                                                                                                                |                                                                                                                                     |               88 |            305 |
+---------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


