/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az447-960
+ date
Fri Aug  5 19:51:30 UTC 2022
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1659729090
+ CACTUS_STARTTIME=1659729090
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.12.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.12.0
Compile date:      Aug 05 2022 (19:44:18)
Run date:          Aug 05 2022 (19:51:31+0000)
Run host:          fv-az447-960.tnmeiuxxsqeu3byeydcnbj0j5d.dx.internal.cloudapp.net (pid=99499)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.1.0, API version 0x20100
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az447-960
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=7110360KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=c618ac5c-cf41-fc41-a941-383e6add6c54, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.15.0-1014-azure, OSVersion="#17~20.04.1-Ubuntu SMP Thu Jun 23 20:01:51 UTC 2022", HostName=fv-az447-960, Architecture=x86_64, hwlocVersion=2.1.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=7110360KB, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00284773 sec
      iterations=10000000... time=0.0268228 sec
      iterations=100000000... time=0.269644 sec
      iterations=400000000... time=1.07438 sec
      iterations=400000000... time=0.817329 sec
      result: 3.11216 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00298184 sec
      iterations=10000000... time=0.0287912 sec
      iterations=100000000... time=0.294958 sec
      iterations=400000000... time=1.17533 sec
      result: 10.8906 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00199019 sec
      iterations=10000000... time=0.0175222 sec
      iterations=100000000... time=0.184111 sec
      iterations=600000000... time=1.09996 sec
      result: 8.72758 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000144307 sec
      iterations=10000... time=0.00150457 sec
      iterations=100000... time=0.0147525 sec
      iterations=1000000... time=0.146437 sec
      iterations=8000000... time=1.09561 sec
      result: 1.36952 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000893042 sec
      iterations=10000... time=0.00498083 sec
      iterations=100000... time=0.0527976 sec
      iterations=1000000... time=0.509369 sec
      iterations=2000000... time=1.04012 sec
      result: 5.20058 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3.101e-06 sec
      iterations=100... time=2.7601e-05 sec
      iterations=1000... time=0.000273513 sec
      iterations=10000... time=0.00294854 sec
      iterations=100000... time=0.0267723 sec
      iterations=1000000... time=0.266353 sec
      iterations=4000000... time=1.09214 sec
      result: 90.0105 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.801e-06 sec
      iterations=10... time=5.4603e-05 sec
      iterations=100... time=0.000670631 sec
      iterations=1000... time=0.00563576 sec
      iterations=10000... time=0.0496302 sec
      iterations=100000... time=0.491794 sec
      iterations=200000... time=0.979765 sec
      iterations=400000... time=1.99593 sec
      result: 39.4018 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.5e-06 sec
      iterations=10000... time=2.6401e-05 sec
      iterations=100000... time=0.000258713 sec
      iterations=1000000... time=0.00259192 sec
      iterations=10000000... time=0.0269762 sec
      iterations=100000000... time=0.273078 sec
      iterations=400000000... time=1.09776 sec
      result: 0.343049 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.0801e-05 sec
      iterations=10000... time=0.00019541 sec
      iterations=100000... time=0.00196549 sec
      iterations=1000000... time=0.0302174 sec
      iterations=10000000... time=0.212122 sec
      iterations=50000000... time=1.04808 sec
      result: 2.62021 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=5e-07 sec
      iterations=10... time=3e-06 sec
      iterations=100... time=2.6801e-05 sec
      iterations=1000... time=0.000264512 sec
      iterations=10000... time=0.00265713 sec
      iterations=100000... time=0.0284517 sec
      iterations=1000000... time=0.27827 sec
      iterations=4000000... time=1.11464 sec
      result: 88.1937 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=7.8e-06 sec
      iterations=10... time=7.8404e-05 sec
      iterations=100... time=0.000784837 sec
      iterations=1000... time=0.00765036 sec
      iterations=10000... time=0.0764547 sec
      iterations=100000... time=0.782692 sec
      iterations=200000... time=1.5371 sec
      result: 25.5816 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.47e-05 sec
      iterations=10... time=0.00021391 sec
      iterations=100... time=0.0021456 sec
      iterations=1000... time=0.0223304 sec
      iterations=10000... time=0.22504 sec
      iterations=50000... time=1.11512 sec
      result: 0.0774803 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.8101e-05 sec
      iterations=10... time=0.000355717 sec
      iterations=100... time=0.00332546 sec
      iterations=1000... time=0.0336686 sec
      iterations=10000... time=0.334926 sec
      iterations=30000... time=1.0408 sec
      result: 0.350702 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00372957 sec
      iterations=10... time=0.0426441 sec
      iterations=100... time=0.407005 sec
      iterations=300... time=1.21814 sec
      result: 0.364871 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00267488 sec
      iterations=10000000... time=0.0267784 sec
      iterations=100000000... time=0.274121 sec
      iterations=400000000... time=1.13279 sec
      iterations=400000000... time=0.838591 sec
      result: 2.71924 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00302499 sec
      iterations=10000000... time=0.0299073 sec
      iterations=100000000... time=0.291427 sec
      iterations=400000000... time=1.21221 sec
      result: 10.5592 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00190079 sec
      iterations=10000000... time=0.0179089 sec
      iterations=100000000... time=0.197367 sec
      iterations=600000000... time=1.10458 sec
      result: 8.69111 Giop/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000129706 sec
      iterations=10000... time=0.00129231 sec
      iterations=100000... time=0.0135218 sec
      iterations=1000000... time=0.134169 sec
      iterations=8000000... time=1.10162 sec
      result: 1.37702 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000441971 sec
      iterations=10000... time=0.0043582 sec
      iterations=100000... time=0.0450751 sec
      iterations=1000000... time=0.455395 sec
      iterations=2000000... time=0.906544 sec
      iterations=4000000... time=1.87951 sec
      result: 4.69877 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.85e-06 sec
      iterations=100... time=2.5851e-05 sec
      iterations=1000... time=0.000255862 sec
      iterations=10000... time=0.00265803 sec
      iterations=100000... time=0.0263572 sec
      iterations=1000000... time=0.266792 sec
      iterations=4000000... time=1.07101 sec
      result: 91.7866 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.55e-06 sec
      iterations=10... time=4.5402e-05 sec
      iterations=100... time=0.00044612 sec
      iterations=1000... time=0.00447711 sec
      iterations=10000... time=0.0458354 sec
      iterations=100000... time=0.466604 sec
      iterations=200000... time=0.933414 sec
      iterations=400000... time=1.8989 sec
      result: 41.4151 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.6e-06 sec
      iterations=10000... time=2.7901e-05 sec
      iterations=100000... time=0.000276513 sec
      iterations=1000000... time=0.00276418 sec
      iterations=10000000... time=0.0409543 sec
      iterations=100000000... time=0.28586 sec
      iterations=400000000... time=1.13471 sec
      result: 0.354595 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=1.9801e-05 sec
      iterations=10000... time=0.000177558 sec
      iterations=100000... time=0.00191789 sec
      iterations=1000000... time=0.0184135 sec
      iterations=10000000... time=0.192375 sec
      iterations=60000000... time=1.12033 sec
      result: 2.33402 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=3.05e-06 sec
      iterations=100... time=2.6701e-05 sec
      iterations=1000... time=0.000264562 sec
      iterations=10000... time=0.00275548 sec
      iterations=100000... time=0.0278014 sec
      iterations=1000000... time=0.280205 sec
      iterations=4000000... time=1.14269 sec
      result: 86.0288 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=7.951e-06 sec
      iterations=10... time=8.1204e-05 sec
      iterations=100... time=0.000821389 sec
      iterations=1000... time=0.00937864 sec
      iterations=10000... time=0.08447 sec
      iterations=100000... time=0.759548 sec
      iterations=200000... time=1.55773 sec
      result: 25.2429 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.65e-06 sec
      iterations=10... time=2.4501e-05 sec
      iterations=100... time=0.000249212 sec
      iterations=1000... time=0.00246982 sec
      iterations=10000... time=0.0258623 sec
      iterations=100000... time=0.260621 sec
      iterations=400000... time=1.01073 sec
      result: 0.288504 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.18505e-05 sec
      iterations=10... time=0.000117505 sec
      iterations=100... time=0.00124446 sec
      iterations=1000... time=0.0140483 sec
      iterations=10000... time=0.129469 sec
      iterations=80000... time=1.00476 sec
      result: 0.464351 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00112825 sec
      iterations=10... time=0.0103003 sec
      iterations=100... time=0.10803 sec
      iterations=1000... time=1.03562 sec
      result: 1.43059 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Aug  5 19:52:23 UTC 2022
+ echo Done.
Done.
  Elapsed time: 53.4 s
