Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_5_1_new_behav xil_defaultlib.testbench_5_1_new xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sim_1/new/testbench_5_1_new.sv" Line 23. Module testbench_5_1_new has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/slc3_testtop.sv" Line 4. Module slc3_testtop_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/synchronizers.sv" Line 5. Module sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/synchronizers.sv" Line 5. Module sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/slc3.sv" Line 22. Module slc3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 1. Module HexDriver_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 1. Module HexDriver_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/MIOMux.sv" Line 23. Module MIOMux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/TSB_Mux.sv" Line 23. Module TSB_Mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/register.sv" Line 23. Module register has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/register.sv" Line 23. Module register has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/register.sv" Line 23. Module register has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/register.sv" Line 23. Module register has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/PC_mux.sv" Line 23. Module PC_mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/Mem2IO.sv" Line 17. Module Mem2IO has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/test_memory.sv" Line 29. Module test_memory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/memory_contents.sv" Line 19. Module memory_parser has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sim_1/new/testbench_5_1_new.sv" Line 23. Module testbench_5_1_new has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/slc3_testtop.sv" Line 4. Module slc3_testtop_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/synchronizers.sv" Line 5. Module sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/synchronizers.sv" Line 5. Module sync has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/slc3.sv" Line 22. Module slc3 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 1. Module HexDriver_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 1. Module HexDriver_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "//ad.uillinois.edu/engr-ews/navinr2/Downloads/Lab_3/Lab_3.srcs/sources_1/imports/design_source/hex.sv" Line 11. Module nibble_to_hex has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/MIOMux.sv" Line 23. Module MIOMux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/TSB_Mux.sv" Line 23. Module TSB_Mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/register.sv" Line 23. Module register has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/register.sv" Line 23. Module register has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/register.sv" Line 23. Module register has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/register.sv" Line 23. Module register has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/new/PC_mux.sv" Line 23. Module PC_mux has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/navinr2/Downloads/lab5_new/lab5_new.srcs/sources_1/Mem2IO.sv" Line 17. Module Mem2IO has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.SLC3_2
Compiling module xil_defaultlib.sync
Compiling module xil_defaultlib.nibble_to_hex
Compiling module xil_defaultlib.HexDriver_default
Compiling module xil_defaultlib.MIOMux
Compiling module xil_defaultlib.TSB_Mux
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.PC_mux
Compiling module xil_defaultlib.Mem2IO
Compiling module xil_defaultlib.ISDU
Compiling module xil_defaultlib.slc3
Compiling module xil_defaultlib.memory_parser
Compiling module xil_defaultlib.test_memory
Compiling module xil_defaultlib.slc3_testtop_default
Compiling module xil_defaultlib.testbench_5_1_new
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_5_1_new_behav
