axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_vip_pkg.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_vip_if.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
clk_vip_if.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
rst_vip_if.sv,systemverilog,xilinx_vip,E:/FPGA/2025.1/Vivado/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
xpm_cdc.sv,systemverilog,xpm,E:/FPGA/2025.1/Vivado/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
xpm_fifo.sv,systemverilog,xpm,E:/FPGA/2025.1/Vivado/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
xpm_memory.sv,systemverilog,xpm,E:/FPGA/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,E:/FPGA/2025.1/Vivado/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_datamover_v5_1_vh_rfs.vhd,vhdl,axi_datamover_v5_1_37,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d44a/hdl/axi_datamover_v5_1_vh_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_sg_v4_1_rfs.vhd,vhdl,axi_sg_v4_1_21,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/b193/hdl/axi_sg_v4_1_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_dma_v7_1_vh_rfs.vhd,vhdl,axi_dma_v7_1_36,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/cb19/hdl/axi_dma_v7_1_vh_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_dma_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_1/sim/design_1_axi_dma_0_1.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
mmcme2_drp.v,verilog,xil_defaultlib,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_dynclk_S00_AXI.vhd,vhdl,xil_defaultlib,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/9097/src/axi_dynclk_S00_AXI.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_dynclk.vhd,vhdl,xil_defaultlib,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/9097/src/axi_dynclk.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_dynclk_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dynclk_0_0/sim/design_1_axi_dynclk_0_0.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
fifo_generator_vlog_beh.v,verilog,fifo_generator_v13_2_13,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/dc46/simulation/fifo_generator_vlog_beh.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
fifo_generator_v13_2_rfs.vhd,vhdl,fifo_generator_v13_2_13,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/dc46/hdl/fifo_generator_v13_2_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
fifo_generator_v13_2_rfs.v,verilog,fifo_generator_v13_2_13,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/dc46/hdl/fifo_generator_v13_2_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_vdma_v6_3_rfs.v,verilog,axi_vdma_v6_3_23,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl/axi_vdma_v6_3_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_vdma_v6_3_rfs.vhd,vhdl,axi_vdma_v6_3_23,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl/axi_vdma_v6_3_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_vdma_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vdma_0_0/sim/design_1_axi_vdma_0_0.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
proc_sys_reset_v5_0_vh_rfs.vhd,vhdl,proc_sys_reset_v5_0_17,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/9438/hdl/proc_sys_reset_v5_0_vh_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_21,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f16f/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
processing_system7_vip_v1_0_vl_rfs.sv,systemverilog,processing_system7_vip_v1_0_23,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl/processing_system7_vip_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
ClockGen.vhd,vhdl,xil_defaultlib,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5c79/src/ClockGen.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
SyncAsync.vhd,vhdl,xil_defaultlib,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5c79/src/SyncAsync.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
SyncAsyncReset.vhd,vhdl,xil_defaultlib,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5c79/src/SyncAsyncReset.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
DVI_Constants.vhd,vhdl,xil_defaultlib,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5c79/src/DVI_Constants.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
OutputSERDES.vhd,vhdl,xil_defaultlib,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5c79/src/OutputSERDES.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
TMDS_Encoder.vhd,vhdl,xil_defaultlib,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5c79/src/TMDS_Encoder.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
rgb2dvi.vhd,vhdl,xil_defaultlib,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5c79/src/rgb2dvi.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_rgb2dvi_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rgb2dvi_0_0/sim/design_1_rgb2dvi_0_0.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_rst_ps7_0_100M_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_1/sim/design_1_rst_ps7_0_100M_1.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_rst_ps7_0_142M_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_142M_1/sim/design_1_rst_ps7_0_142M_1.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_lite_ipif_v3_0_vh_rfs.vhd,vhdl,axi_lite_ipif_v3_0_4,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
v_tc_v6_1_vh_rfs.vhd,vhdl,v_tc_v6_1_14,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/fd54/hdl/v_tc_v6_1_vh_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
v_vid_in_axi4s_v4_0_vl_rfs.v,verilog,v_vid_in_axi4s_v4_0_11,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4705/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
v_axi4s_vid_out_v4_0_vl_rfs.v,verilog,v_axi4s_vid_out_v4_0_20,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d1ca/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_v_axi4s_vid_out_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_1/sim/design_1_v_axi4s_vid_out_0_1.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
v_tc_v6_2_vh_rfs.vhd,vhdl,v_tc_v6_2_10,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/8632/hdl/v_tc_v6_2_vh_rfs.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_v_tc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_7,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/9c1a/hdl/xlconcat_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_xlconcat_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_2/sim/design_1_xlconcat_0_2.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_f60c.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_f60c_ila_lib_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
gigantic_mux_v1_0_cntr.v,verilog,gigantic_mux,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/b2b0/hdl/gigantic_mux_v1_0_cntr.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_f60c_g_inst_0_gigantic_mux.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/bd_f60c_g_inst_0_gigantic_mux.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_f60c_g_inst_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_1/sim/bd_f60c_g_inst_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_f60c_slot_1_aw_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_2/sim/bd_f60c_slot_1_aw_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_f60c_slot_1_w_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_3/sim/bd_f60c_slot_1_w_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_f60c_slot_1_b_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_4/sim/bd_f60c_slot_1_b_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_f60c_slot_1_ar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_5/sim/bd_f60c_slot_1_ar_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_f60c_slot_1_r_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_6/sim/bd_f60c_slot_1_r_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_system_ila_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/sim/bd_6f02.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_10,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a165/hdl/xlconstant_v1_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_one_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/sim/bd_6f02_one_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_psr_aclk_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_1/sim/bd_6f02_psr_aclk_0.vhd,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
sc_util_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/sc_util_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
sc_switchboard_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/3718/hdl/sc_switchboard_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_arinsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/sim/bd_6f02_arinsw_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_rinsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/sim/bd_6f02_rinsw_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_awinsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/sim/bd_6f02_awinsw_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_winsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/sim/bd_6f02_winsw_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_binsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/sim/bd_6f02_binsw_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_aroutsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_aroutsw_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_routsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_routsw_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_awoutsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_awoutsw_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_woutsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_woutsw_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_boutsw_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_boutsw_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
sc_node_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/sc_node_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_arni_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_12/sim/bd_6f02_arni_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_rni_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_13/sim/bd_6f02_rni_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_awni_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_14/sim/bd_6f02_awni_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_wni_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_15/sim/bd_6f02_wni_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_bni_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_16/sim/bd_6f02_bni_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
sc_mmu_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d800/hdl/sc_mmu_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_s00mmu_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_17/sim/bd_6f02_s00mmu_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
sc_transaction_regulator_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/2da8/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_s00tr_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_18/sim/bd_6f02_s00tr_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
sc_si_converter_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/dce3/hdl/sc_si_converter_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_s00sic_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_19/sim/bd_6f02_s00sic_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
sc_axi2sc_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/cef3/hdl/sc_axi2sc_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_s00a2s_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_20/sim/bd_6f02_s00a2s_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_sarn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_21/sim/bd_6f02_sarn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_srn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_22/sim/bd_6f02_srn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_sawn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_23/sim/bd_6f02_sawn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_swn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_24/sim/bd_6f02_swn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_sbn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_25/sim/bd_6f02_sbn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
sc_sc2axi_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/7f4f/hdl/sc_sc2axi_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m00s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_26/sim/bd_6f02_m00s2a_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m00arn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_27/sim/bd_6f02_m00arn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m00rn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_28/sim/bd_6f02_m00rn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m00awn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_29/sim/bd_6f02_m00awn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m00wn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_30/sim/bd_6f02_m00wn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m00bn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_31/sim/bd_6f02_m00bn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
sc_exit_v1_0_vl_rfs.sv,systemverilog,smartconnect_v1_0,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/0133/hdl/sc_exit_v1_0_vl_rfs.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m00e_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_32/sim/bd_6f02_m00e_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m01s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_33/sim/bd_6f02_m01s2a_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m01arn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_34/sim/bd_6f02_m01arn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m01rn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_35/sim/bd_6f02_m01rn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m01awn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_36/sim/bd_6f02_m01awn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m01wn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_37/sim/bd_6f02_m01wn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m01bn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_38/sim/bd_6f02_m01bn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m01e_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_39/sim/bd_6f02_m01e_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m02s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_40/sim/bd_6f02_m02s2a_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m02arn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_41/sim/bd_6f02_m02arn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m02rn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_42/sim/bd_6f02_m02rn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m02awn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_43/sim/bd_6f02_m02awn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m02wn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_44/sim/bd_6f02_m02wn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m02bn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_45/sim/bd_6f02_m02bn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m02e_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_46/sim/bd_6f02_m02e_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m03s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_47/sim/bd_6f02_m03s2a_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m03arn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_48/sim/bd_6f02_m03arn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m03rn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_49/sim/bd_6f02_m03rn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m03awn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_50/sim/bd_6f02_m03awn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m03wn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_51/sim/bd_6f02_m03wn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m03bn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_52/sim/bd_6f02_m03bn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m03e_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_53/sim/bd_6f02_m03e_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m04s2a_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_54/sim/bd_6f02_m04s2a_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m04arn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_55/sim/bd_6f02_m04arn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m04rn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_56/sim/bd_6f02_m04rn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m04awn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_57/sim/bd_6f02_m04awn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m04wn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_58/sim/bd_6f02_m04wn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m04bn_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_59/sim/bd_6f02_m04bn_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
bd_6f02_m04e_0.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_60/sim/bd_6f02_m04e_0.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_register_slice_v2_1_vl_rfs.v,verilog,axi_register_slice_v2_1_35,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/c5b7/hdl/axi_register_slice_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_smc_1.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_smc_1/sim/design_1_axi_smc_1.sv,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
generic_baseblocks_v2_1_vl_rfs.v,verilog,generic_baseblocks_v2_1_2,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/0c28/hdl/generic_baseblocks_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_data_fifo_v2_1_vl_rfs.v,verilog,axi_data_fifo_v2_1_35,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4846/hdl/axi_data_fifo_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_crossbar_v2_1_vl_rfs.v,verilog,axi_crossbar_v2_1_37,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a1a7/hdl/axi_crossbar_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_mem_intercon_imp_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_xbar_0/sim/design_1_axi_mem_intercon_imp_xbar_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
ad9280_scop_slave_lite_v2_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/78f0/hdl/ad9280_scop_slave_lite_v2_0_S00_AXI.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
ad9280_scop_master_stream_v2_0_M00_AXIS.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/78f0/hdl/ad9280_scop_master_stream_v2_0_M00_AXIS.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
ad9280_scop_adc_core.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/78f0/src/ad9280_scop_adc_core.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
ad9280_scop.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/78f0/hdl/ad9280_scop.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_ad9280_scop_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ad9280_scop_0_1/sim/design_1_ad9280_scop_0_1.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_protocol_converter_v2_1_vl_rfs.v,verilog,axi_protocol_converter_v2_1_36,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/axi_protocol_converter_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_clock_converter_v2_1_vl_rfs.v,verilog,axi_clock_converter_v2_1_34,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/9a28/hdl/axi_clock_converter_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_11,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a32c/simulation/blk_mem_gen_v8_4.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
axi_dwidth_converter_v2_1_vl_rfs.v,verilog,axi_dwidth_converter_v2_1_36,../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/db4c/hdl/axi_dwidth_converter_v2_1_vl_rfs.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_mem_intercon_imp_auto_us_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_us_0/sim/design_1_axi_mem_intercon_imp_auto_us_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
design_1_axi_mem_intercon_imp_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/sim/design_1_axi_mem_intercon_imp_auto_pc_0.v,incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"incdir="../../../../../../FPGA/2025.1/Vivado/data/rsb/busdef"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5fb3/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/6cfa/hdl"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/5431/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/4e08/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/537f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/d41f/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/f0b6/hdl/verilog"incdir="../../../../Zynq7010Oscilloscope2.gen/sources_1/bd/design_1/ipshared/a8e4/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
