--------------- Build Started: 04/10/2016 07:39:37 Project: SingleBoardDesign-046, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Tim\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p "D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\SingleBoardDesign-046.cyprj" -d CY8C4248BZI-L489 -s "D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\Generated_Source\PSoC4" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: Infrared_ADC. The actual sample rate (888888 SPS) differs from the desired sample rate (1000000 SPS) due to the clock configuration in the DWR.
 * D:\Documents\PSoC Creator\IdealArlobot\SingleBoardDesign-046.cydsn\TopDesign\TopDesign.cysch (Instance:Infrared_ADC)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Warning: mpr.M0021: Control signal "dsrff(clock)" driving signal "cydff_2" is always "low". (App=cydsfit)
Warning: mpr.M0021: Control signal "dsrff(clock)" driving signal "cydff_1" is always "low". (App=cydsfit)
ADD: pft.M0040: information: The following 57 pin(s) will be assigned a location by the fitter: \UARTCOMMS:tx(0)\, HCSR04_Echo_0(0), HCSR04_Echo_1(0), HCSR04_Echo_2(0), HCSR04_Echo_3(0), HCSR04_Echo_4(0), HCSR04_Echo_5(0), HCSR04_Echo_6(0), HCSR04_Echo_7(0), HCSR04_Echo_8(0), HCSR04_Echo_9(0), HCSR04_Echo_10(0), HCSR04_Echo_11(0), HCSR04_Echo_12(0), HCSR04_Echo_13(0), HCSR04_Echo_14(0), HCSR04_Echo_15(0), HCSR04_Trigger_0(0), HCSR04_Trigger_1(0), HCSR04_Trigger_2(0), HCSR04_Trigger_3(0), HCSR04_Trigger_4(0), HCSR04_Trigger_5(0), HCSR04_Trigger_6(0), HCSR04_Trigger_7(0), HCSR04_Trigger_8(0), HCSR04_Trigger_9(0), HCSR04_Trigger_10(0), HCSR04_Trigger_11(0), HCSR04_Trigger_12(0), HCSR04_Trigger_13(0), HCSR04_Trigger_14(0), HCSR04_Trigger_15(0), Infrared_Distance_Pin_0(0), Infrared_Distance_Pin_1(0), Infrared_Distance_Pin_2(0), Infrared_Distance_Pin_3(0), Infrared_Distance_Pin_4(0), Infrared_Distance_Pin_5(0), Infrared_Distance_Pin_6(0), Infrared_Distance_Pin_7(0), Infrared_Distance_Pin_8(0), Infrared_Distance_Pin_9(0), Infrared_Distance_Pin_10(0), Infrared_Distance_Pin_11(0), Infrared_Distance_Pin_12(0), Infrared_Distance_Pin_13(0), Infrared_Distance_Pin_14(0), Infrared_Distance_Pin_15(0), Left_Encoder_A(0), Left_Encoder_B(0), Left_HB25_Enable_Pin(0), Left_HB25_PWM_Pin(0), Right_Encoder_A(0), Right_Encoder_B(0), Right_HB25_Enable_Pin(0), Right_HB25_PWM_Pin(0)
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Error: plm.M0005: Fixed location constraints could not be satisfied during macrocell to LAB packing.  See report file for more information. (App=cydsfit)
Dependency Generation ...
Clean Temporary Files ...
Error: cdf.M0005: CyDsFit aborted due to errors, please address all errors and rerun CyDsFit. (App=cydsfit)
--------------- Build Failed: 04/10/2016 07:39:53 ---------------
