Array size: 14 x 14 logic blocks.

Routing:

Net 0 (net1_1)

SOURCE (9,0)  Pad: 1  
  OPIN (9,0)  Pad: 1  
 CHANX (9,0)  Track: 0  
 CHANX (10,0)  Track: 0  
 CHANY (10,1)  Track: 0  
 CHANX (11,1)  Track: 0  
  IPIN (11,1)  Pin: 8  
  SINK (11,1)  Class: 8  


Net 1 (net1_2)

SOURCE (11,0)  Pad: 1  
  OPIN (11,0)  Pad: 1  
 CHANX (11,0)  Track: 12  
 CHANY (11,1)  Track: 12  
 CHANX (11,1)  Track: 12  
  IPIN (11,1)  Pin: 9  
  SINK (11,1)  Class: 9  


Net 2 (net1_3)

SOURCE (12,0)  Pad: 1  
  OPIN (12,0)  Pad: 1  
 CHANX (12,0)  Track: 16  
 CHANX (11,0)  Track: 16  
  IPIN (11,1)  Pin: 11  
  SINK (11,1)  Class: 11  


Net 3 (net1_4)

SOURCE (12,0)  Pad: 10  
  OPIN (12,0)  Pad: 10  
 CHANX (12,0)  Track: 14  
 CHANX (11,0)  Track: 14  
  IPIN (11,1)  Pin: 12  
  SINK (11,1)  Class: 12  


Net 4 (net2_1)

SOURCE (11,1)  Class: 20  
  OPIN (11,1)  Pin: 20  
 CHANY (10,1)  Track: 15  
 CHANX (11,0)  Track: 15  
 CHANX (12,0)  Track: 15  
 CHANX (13,0)  Track: 15  
  IPIN (13,0)  Pad: 0  
  SINK (13,0)  Pad: 0  


Net 5 (net2_2)

SOURCE (11,1)  Class: 21  
  OPIN (11,1)  Pin: 21  
 CHANY (10,1)  Track: 13  
 CHANX (11,0)  Track: 13  
 CHANX (12,0)  Track: 13  
 CHANX (13,0)  Track: 13  
  IPIN (13,0)  Pad: 9  
  SINK (13,0)  Pad: 9  


Net 6 (net2_3)

SOURCE (11,1)  Class: 22  
  OPIN (11,1)  Pin: 22  
 CHANY (11,1)  Track: 9  
 CHANX (12,0)  Track: 9  
 CHANX (13,0)  Track: 9  
 CHANX (14,0)  Track: 9  
  IPIN (14,0)  Pad: 0  
  SINK (14,0)  Pad: 0  


Net 7 (net2_4)

SOURCE (11,1)  Class: 23  
  OPIN (11,1)  Pin: 23  
 CHANY (11,1)  Track: 1  
 CHANX (12,0)  Track: 1  
 CHANX (13,0)  Track: 1  
 CHANX (14,0)  Track: 1  
  IPIN (14,0)  Pad: 9  
  SINK (14,0)  Pad: 9  
