#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Apr  1 22:27:22 2020
# Process ID: 14948
# Current directory: D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent84 D:\GitHub_local_repos\USTC-ComputerArchitecture-2020S\Lab2\Lab2\Lab2.xpr
# Log file: D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/vivado.log
# Journal file: D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.xpr
update_compile_order -fileset sources_1
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
set_property -name {xsim.simulate.runtime} -value {500000ns} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
close_sim
launch_simulation
source testBench.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source testBench.tcl
close_sim
synth_design -rtl -name rtl_1
close_design
launch_simulation
source testBench.tcl
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/NPC_Generator1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/PC_IF1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/PC_ID1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/IR_ID1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/RegisterFile1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/ControllerDecoder1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/ImmExtend1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/PC_EX1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/BR_Target_EX1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/Op1_EX1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/Imm_EX1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/Reg2_EX1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/Addr_EX1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/Ctrl_EX1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/ALU1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/BranchDecision1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/Result_MEM1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/Reg2_MEM1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/Addr_MEM1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/Ctrl_MEM1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/WB_Data_WB1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/Addr_WB1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/Ctrl_WB1}} 
current_wave_config {Untitled 5}
add_wave {{/testBench/RV32ICore1/HarzardUnit1}} 
close_sim
launch_simulation
source testBench.tcl
set_property -name {xsim.simulate.runtime} -value {700000ns} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
close_sim
launch_simulation
source testBench.tcl
close_sim
update_ip_catalog
launch_simulation
source testBench.tcl
close_sim
set_property -name {xsim.simulate.runtime} -value {800000ns} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
launch_simulation
source testBench.tcl
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
close_sim
close_project
open_project D:/GitHub_local_repos/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.xpr
update_compile_order -fileset sources_1
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
close_sim
