# ğŸ§ª RV32I B-type Instruction Verification Framework

## ğŸ” Project Overview

> ì´ í”„ë¡œì íŠ¸ëŠ” **SystemVerilog ê¸°ë°˜ RV32I RISC-V í”„ë¡œì„¸ì„œì˜ B-type ë¶„ê¸° ëª…ë ¹ì–´ ê²€ì¦** í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤. ê³ ê¸‰ ê²€ì¦ ê¸°ë²•ì¸ **SystemVerilog Assertions (SVA)**, **Coverage-Driven Verification (CDV)**, **Constrained Random Verification (CRV)**ì„ í™œìš©í•˜ì—¬ í¬ê´„ì ì¸ ê²€ì¦ì„ ìˆ˜í–‰í•©ë‹ˆë‹¤.

## ğŸ—ï¸ Verification Architecture

### **Verification Environment Structure**
```
ğŸ“ RV32I_B-type_Verification/
â”œâ”€â”€ ğŸ“‚ DUT (Design Under Test)
â”‚   â”œâ”€â”€ cpu_with_data_memory_dut.sv    # DUT ë˜í¼ (CPU + Data Memory)
â”‚   â”œâ”€â”€ cpu_core.sv                    # CPU ì½”ì–´ (ì œì–´+ë°ì´í„°íŒ¨ìŠ¤)
â”‚   â”œâ”€â”€ datapath.sv                    # ë°ì´í„°íŒ¨ìŠ¤ ëª¨ë“ˆ
â”‚   â”œâ”€â”€ control_unit.sv                # ì œì–´ ìœ ë‹›
â”‚   â”œâ”€â”€ ALU.sv                         # ì‚°ìˆ  ë…¼ë¦¬ ì—°ì‚° ì¥ì¹˜
â”‚   â”œâ”€â”€ register_file.sv               # 32bit x 32ê°œ ë ˆì§€ìŠ¤í„° íŒŒì¼
â”‚   â”œâ”€â”€ data_memory.sv                 # ë°ì´í„° ë©”ëª¨ë¦¬ ì»¨íŠ¸ë¡¤ëŸ¬
â”‚   â””â”€â”€ ê¸°íƒ€ ì§€ì› ëª¨ë“ˆë“¤ (mux, adder, extend ë“±)
â”‚
â”œâ”€â”€ ğŸ“‚ Testbench Components
â”‚   â”œâ”€â”€ tb_B_type.sv                   # ë©”ì¸ í…ŒìŠ¤íŠ¸ë²¤ì¹˜
â”‚   â”œâ”€â”€ Interface (rv32i_intf)         # DUT-TB ì¸í„°í˜ì´ìŠ¤
â”‚   â”œâ”€â”€ Transaction Class              # B-type íŠ¸ëœì­ì…˜ ëª¨ë¸
â”‚   â”œâ”€â”€ Generator                      # ì œì•½ ëœë¤ íŒ¨í„´ ìƒì„±
â”‚   â”œâ”€â”€ Driver                         # DUT ìê·¹ ì¸ê°€
â”‚   â”œâ”€â”€ Monitor                        # DUT ì‘ë‹µ ê´€ì°°
â”‚   â”œâ”€â”€ Scoreboard                     # ê²°ê³¼ ê²€ì¦ ë° ì±„ì 
â”‚   â””â”€â”€ Coverage Model                 # ì»¤ë²„ë¦¬ì§€ ìˆ˜ì§‘
â”‚
â”œâ”€â”€ ğŸ“‚ Verification Features
â”‚   â”œâ”€â”€ SVA Properties                 # ì‹¤ì‹œê°„ ì–´ì„œì…˜ ê²€ì¦
â”‚   â”œâ”€â”€ Functional Coverage            # ê¸°ëŠ¥ì  ì»¤ë²„ë¦¬ì§€ ì¸¡ì •
â”‚   â””â”€â”€ Constraint Randomization       # ì§€ëŠ¥í˜• ëœë¤ í…ŒìŠ¤íŠ¸
â”‚
â””â”€â”€ ğŸ“‚ Memory Components
    â”œâ”€â”€ blk_mem_gen_0.xci              # Xilinx BRAM IP
    â””â”€â”€ BRAM Interface                 # ë©”ëª¨ë¦¬ ì¸í„°í˜ì´ìŠ¤ ë¡œì§
```

## ğŸ¯ Verification Scope

### **Target Instructions (B-type)**
| **Instruction** | **Encoding** | **Operation** | **Verification Focus** |
|-----------------|--------------|---------------|------------------------|
| **BEQ** | `funct3=000` | `if (rs1 == rs2) PC += imm` | Equal ì¡°ê±´ ê²€ì¦ |
| **BNE** | `funct3=001` | `if (rs1 != rs2) PC += imm` | Not Equal ì¡°ê±´ ê²€ì¦ |
| **BLT** | `funct3=100` | `if (rs1 < rs2) PC += imm` | Signed ë¹„êµ ê²€ì¦ |
| **BGE** | `funct3=101` | `if (rs1 >= rs2) PC += imm` | Signed í¬ê±°ë‚˜ê°™ìŒ ê²€ì¦ |
| **BLTU** | `funct3=110` | `if (rs1 < rs2) PC += imm` | Unsigned ë¹„êµ ê²€ì¦ |
| **BGEU** | `funct3=111` | `if (rs1 >= rs2) PC += imm` | Unsigned í¬ê±°ë‚˜ê°™ìŒ ê²€ì¦ |

### **Verification Targets**
- âœ… **PC Update Logic**: ë¶„ê¸° ì„±ê³µ/ì‹¤íŒ¨ ì‹œ ì˜¬ë°”ë¥¸ PC ê³„ì‚°
- âœ… **Branch Condition Evaluation**: ê° ì¡°ê±´ë³„ ì •í™•í•œ ë¶„ê¸° íŒë‹¨
- âœ… **Immediate Extension**: 13ë¹„íŠ¸ ì¦‰ì‹œê°’ì˜ ì˜¬ë°”ë¥¸ ë¶€í˜¸ í™•ì¥
- âœ… **Register Access**: x0 ë ˆì§€ìŠ¤í„° íŠ¹ìˆ˜ ì²˜ë¦¬ ë° ì¼ë°˜ ë ˆì§€ìŠ¤í„° ì ‘ê·¼
- âœ… **Address Alignment**: ë¶„ê¸° íƒ€ê²Ÿ ì£¼ì†Œì˜ ì›Œë“œ ì •ë ¬ í™•ì¸
- âœ… **ALU Functionality**: ë¶„ê¸° ì¡°ê±´ ê³„ì‚° ë° taken ì‹ í˜¸ ìƒì„±

## ğŸ§° Advanced Verification Techniques

### **1. SystemVerilog Assertions (SVA)**
```systemverilog
// PC ì—…ë°ì´íŠ¸ ê·œì¹™ ê²€ì¦
property branch_taken_pc_update;
    @(posedge clk) disable iff (rst)
    (is_branch_instr && branch_taken) |=> 
    (pc_next == (pc_current + {{19{imm[12]}}, imm[12:0]}));
endproperty

// x0 ë ˆì§€ìŠ¤í„° ë¶ˆë³€ì„± ê²€ì¦  
property x0_register_value;
    @(posedge clk) disable iff (rst)
    (is_branch_instr && (instruction[19:15] == 5'b00000)) |-> 
    (rs1_value == 32'h00000000);
endproperty

// ë¶„ê¸° íƒ€ê²Ÿ ì£¼ì†Œ ì •ë ¬ ê²€ì¦
property branch_target_alignment;
    @(posedge clk) disable iff (rst)
    (is_branch_instr && branch_taken) |=> (pc_next[1:0] == 2'b00);
endproperty
```

### **2. Coverage-Driven Verification (CDV)**
```systemverilog
// ë¶„ê¸° ê²°ì • ì»¤ë²„ë¦¬ì§€
covergroup branch_decision_cg;
    cp_branch_taken: coverpoint taken {
        bins taken = {1};
        bins not_taken = {0};
    }
    cp_funct3: coverpoint funct3 {
        bins beq  = {3'b000};  bins bne  = {3'b001};
        bins blt  = {3'b100};  bins bge  = {3'b101};
        bins bltu = {3'b110};  bins bgeu = {3'b111};
    }
    // êµì°¨ ì»¤ë²„ë¦¬ì§€: ëª¨ë“  ëª…ë ¹ì–´ Ã— taken/not_taken
    cross_funct3_taken: cross cp_funct3, cp_branch_taken;
endgroup

// ì¦‰ì‹œê°’ íŠ¹ì„± ì»¤ë²„ë¦¬ì§€
covergroup immediate_cg;
    cp_imm_sign: coverpoint imm {
        bins negative = {[-2048:-1]};
        bins zero = {0};
        bins positive = {[1:2047]};
    }
    cp_imm_magnitude: coverpoint imm {
        bins small_neg = {[-100:-1]};
        bins large_neg = {[-2048:-101]};
        bins small_pos = {[1:100]};
        bins large_pos = {[101:2047]};
    }
endgroup
```

### **3. Constrained Random Verification (CRV)**
```systemverilog
class b_type_transaction;
    rand logic [4:0] rs1, rs2;              // ë ˆì§€ìŠ¤í„° ì£¼ì†Œ
    rand logic [2:0] funct3;                 // ë¶„ê¸° ëª…ë ¹ì–´ íƒ€ì…
    rand logic signed [12:0] imm;            // ë¶„ê¸° ì˜¤í”„ì…‹
    rand logic signed [31:0] rs1_value, rs2_value; // ë ˆì§€ìŠ¤í„° ê°’
    
    // ì œì•½ ì¡°ê±´: ìœ íš¨í•œ funct3 ê°’ë§Œ ìƒì„±
    constraint valid_funct3 {
        funct3 inside {3'b000, 3'b001, 3'b100, 3'b101, 3'b110, 3'b111};
    }
    
    // ì œì•½ ì¡°ê±´: ì›Œë“œ ì •ë ¬ëœ ë¶„ê¸° íƒ€ê²Ÿ
    constraint immediate_constraints {
        imm[0] == 1'b0;  // 2ì˜ ë°°ìˆ˜ ì˜¤í”„ì…‹
        imm dist {
            [-1023:-4]    := 1,    // í›„ì§„ ë¶„ê¸°
            [4:1023]      := 5,    // ì „ì§„ ë¶„ê¸° (ì£¼ìš”)
            [1024:2047]   := 4     // ì¥ê±°ë¦¬ ë¶„ê¸°
        };
    }
    
    // ì œì•½ ì¡°ê±´: ë‹¤ì–‘í•œ ë ˆì§€ìŠ¤í„° ê°’ ë¶„í¬
    constraint register_value_constraints {
        rs1_value dist {
            32'h00000000 := 5,           // Zero
            [32'h00000001:32'h000000FF] := 3,  // Small positive
            [32'h80000000:32'hFFFFFFFF] := 3,  // Negative
            [32'h7FFFFFFF:32'h7FFFFF00] := 3   // Large positive
        };
    }
endclass
```

## ğŸ›ï¸ Verification Features

### **ğŸ”§ Environment Configuration**
- **Test Architecture**: UVM-like ê²€ì¦ í™˜ê²½ (Native SystemVerilog)
- **Clock-based Execution**: ë‹¨ì¼ í´ëŸ­ ê¸°ë°˜ ì´ë²¤íŠ¸ ì²˜ë¦¬
- **Backdoor Access**: ë ˆì§€ìŠ¤í„° íŒŒì¼ ì§ì ‘ ì ‘ê·¼ìœ¼ë¡œ ë¹ ë¥¸ ì„¤ì •
- **Interface-based Communication**: ëª¨ë“ˆí™”ëœ ì‹ í˜¸ ì¸í„°í˜ì´ìŠ¤
- **Hierarchical Observability**: DUT ë‚´ë¶€ ì‹ í˜¸ ì™„ì „ ê´€ì°°

### **ğŸ¯ Advanced Test Controls**
```systemverilog
// ì»´íŒŒì¼ íƒ€ì„ ì„¤ì •
`define USE_BACKDOOR_ACCESS   // ë ˆì§€ìŠ¤í„° ì§ì ‘ ì ‘ê·¼ í™œì„±í™”
`define DEBUG_MODE           // ë””ë²„ê·¸ ëª¨ë“œ (ì œí•œëœ í…ŒìŠ¤íŠ¸)

// ëŸ°íƒ€ì„ ì„¤ì •
int num_tests = 20;          // ê¸°ë³¸ í…ŒìŠ¤íŠ¸ ìˆ˜ (DEBUG_MODEì—ì„œ 5ê°œ)
timeout = 5000000;           // 5ms íƒ€ì„ì•„ì›ƒ
```

### **ğŸ“Š Observability Features**
- **Register File Monitoring**: 32ê°œ ë ˆì§€ìŠ¤í„° ì‹¤ì‹œê°„ ê´€ì°°
- **ALU Result Tracking**: ì—°ì‚° ê²°ê³¼ ë° ë¶„ê¸° ì¡°ê±´ ì‹ í˜¸ ì¶”ì 
- **PC Flow Analysis**: í”„ë¡œê·¸ë¨ ì¹´ìš´í„° íë¦„ ìƒì„¸ ë¶„ì„
- **Memory Access Logging**: ë°ì´í„° ë©”ëª¨ë¦¬ ì ‘ê·¼ íŒ¨í„´ ê¸°ë¡
- **Control Signal Monitoring**: ì œì–´ ì‹ í˜¸ ìƒíƒœ ì¶”ì 

## ğŸ“ˆ Verification Metrics

### **ğŸ¯ Coverage Goals**
| **Coverage Type** | **Target** | **Description** |
|------------------|------------|-----------------|
| **Functional Coverage** | >95% | ëª¨ë“  B-type ëª…ë ¹ì–´ Ã— taken/not_taken |
| **Code Coverage** | >90% | DUT ë‚´ë¶€ ë¡œì§ ê²½ë¡œ ì»¤ë²„ë¦¬ì§€ |
| **Assertion Coverage** | 100% | ëª¨ë“  SVA ì†ì„± ì‹¤í–‰ í™•ì¸ |
| **Cross Coverage** | >90% | ë ˆì§€ìŠ¤í„° ì¡°í•© Ã— ë¶„ê¸° ì¡°ê±´ |
| **Edge Case Coverage** | >85% | x0 ë ˆì§€ìŠ¤í„° ì‚¬ìš©, ê·¹ê°’ ì²˜ë¦¬ |

### **ğŸ” Quality Metrics**
- **Pass Rate**: í†µê³¼í•œ í…ŒìŠ¤íŠ¸ ë¹„ìœ¨ (ëª©í‘œ: 100%)
- **Assertion Violations**: SVA ìœ„ë°˜ ì‚¬í•­ ìˆ˜ (ëª©í‘œ: 0)
- **Coverage Holes**: ë¯¸ê²€ì¦ ê¸°ëŠ¥ ì˜ì—­ ì‹ë³„
- **Bug Detection Rate**: ë°œê²¬ëœ ì„¤ê³„ ì˜¤ë¥˜ ìˆ˜

## ğŸš¨ Verification Challenges & Solutions

### **âš ï¸ Key Challenges**
1. **Timing Synchronization**: í´ëŸ­ ê¸°ë°˜ ì´ë²¤íŠ¸ ë™ê¸°í™”
   - **Solution**: Clock-edge ê¸°ë°˜ ì´ë²¤íŠ¸ ìŠ¤ì¼€ì¤„ë§
   
2. **Register File Access**: ë‚´ë¶€ ë ˆì§€ìŠ¤í„° ìƒíƒœ ê´€ì°°
   - **Solution**: Backdoor access ë° hierarchical referencing
   
3. **PC Flow Verification**: ë³µì¡í•œ ë¶„ê¸° íë¦„ ì¶”ì 
   - **Solution**: Transaction-based PC tracking

4. **Coverage Convergence**: ëª¨ë“  ì½”ë„ˆ ì¼€ì´ìŠ¤ ë‹¬ì„±
   - **Solution**: Constrained randomization + directed tests

### **ğŸ”§ Advanced Debugging Features**
```systemverilog
// ë””ë²„ê¹…ì„ ìœ„í•œ ìƒì„¸ ë¡œê¹…
$display("=== SCOREBOARD ANALYSIS [Test %0d] ===", total_tests);
$display("Current PC: 0x%08x -> Next PC: 0x%08x", pc_current, pc_next);
$display("Branch Condition: %s, Expected: %b, Actual: %b", 
         funct3_name, expected_taken, actual_taken);
$display("PC Increment: +%0d (0x%h)", $signed(actual_pc_next - tr.pc_current), 
         actual_pc_next - tr.pc_current);
```

## ğŸ§ª Test Execution & Results

### **ğŸ“‹ Test Execution**
```bash
# ê¸°ë³¸ ê²€ì¦ ì‹¤í–‰ (Vivado/ModelSim)
vsim -do "run -all" tb_B_type

# ë””ë²„ê·¸ ëª¨ë“œ ì‹¤í–‰ (ì œí•œëœ í…ŒìŠ¤íŠ¸)
vsim +define+DEBUG_MODE -do "run -all" tb_B_type

# ì»¤ë²„ë¦¬ì§€ í¬í•¨ ì‹¤í–‰
vsim -coverage -do "run -all" tb_B_type
```

### **ğŸ“Š Sample Test Results**
```
ğŸš€ Starting B-type Instruction Verification Environment
Target: 20 test transactions
Verification Features: Randomization + SVA + Coverage

==================== FINAL TEST REPORT ====================
Total Tests:        20
Passed Tests:       20
Failed Tests:       0
Pass Rate:          100.00%
Assertion Errors:   0
============================================================

=== COVERAGE REPORT ===
Branch Decision Coverage: 98.50%
Immediate Coverage: 95.20%
Register Relation Coverage: 92.80%
Edge Cases Coverage: 89.70%
=======================

ğŸ‰ ALL TESTS PASSED! B-type instruction verification successful.
```

## ğŸ›ï¸ DUT Architecture

### **CPU Core Components**
- **Datapath**: ë°ì´í„° íë¦„ ë° ì—°ì‚° ê²½ë¡œ ì œì–´
- **Control Unit**: ëª…ë ¹ì–´ ë””ì½”ë”© ë° ì œì–´ ì‹ í˜¸ ìƒì„±
- **ALU**: 32ë¹„íŠ¸ ì‚°ìˆ  ë…¼ë¦¬ ì—°ì‚° ì¥ì¹˜ (ë¶„ê¸° ì¡°ê±´ ê³„ì‚°)
- **Register File**: 32ê°œì˜ 32ë¹„íŠ¸ ë²”ìš© ë ˆì§€ìŠ¤í„° (x0-x31)
- **Program Counter**: ëª…ë ¹ì–´ ì£¼ì†Œ ê´€ë¦¬
- **Immediate Extension**: ì¦‰ì‹œê°’ ë¶€í˜¸ í™•ì¥ ë° í˜•íƒœ ë³€í™˜

### **Memory System**
- **Data Memory Controller**: BRAM IP ì¸í„°í˜ì´ìŠ¤ ì œì–´
- **Xilinx BRAM IP**: 16-bit Ã— 32 words ë©”ëª¨ë¦¬
- **Address Translation**: ë°”ì´íŠ¸ ì£¼ì†Œ â†’ ì›Œë“œ ì£¼ì†Œ ë³€í™˜

### **Verification-Specific Features**
- **Observability Ports**: ëª¨ë“  ë‚´ë¶€ ì‹ í˜¸ ì™¸ë¶€ ì ‘ê·¼ ê°€ëŠ¥
- **Backdoor Access**: ë ˆì§€ìŠ¤í„° íŒŒì¼ ì§ì ‘ ì“°ê¸° ì§€ì›
- **Instruction Interface**: TBì—ì„œ ì§ì ‘ ëª…ë ¹ì–´ ì œê³µ

## ğŸ”§ Configuration & Setup

### **âš™ï¸ Simulation Parameters**
- **Clock Period**: 10ns (100MHz)
- **Reset Duration**: 3 í´ëŸ­ ì‚¬ì´í´
- **Test Timeout**: 5ms (ì•ˆì „ ë§ˆì§„)
- **Random Seed**: ìë™ ìƒì„± (ì¬í˜„ ê°€ëŠ¥)

### **ğŸ›ï¸ Compile-time Options**
```systemverilog
// ë°±ë„ì–´ ì ‘ê·¼ í™œì„±í™”
`define USE_BACKDOOR_ACCESS

// ë””ë²„ê·¸ ëª¨ë“œ (ìƒì„¸ ë¡œê·¸)
`define DEBUG_MODE

// B-type ëª…ë ¹ì–´ ìƒìˆ˜
`define BEQ  3'b000
`define BNE  3'b001
`define BLT  3'b100
`define BGE  3'b101
`define BLTU 3'b110
`define BGEU 3'b111
```

### **ğŸ“ Runtime Configuration**
- **Test Count**: ê¸°ë³¸ 20ê°œ (DEBUG_MODEì—ì„œ 5ê°œ)
- **Coverage Threshold**: 95% ëª©í‘œ
- **Debug Level**: INFO/DEBUG/TRACE ì„ íƒ ê°€ëŠ¥
- **Assertion Monitoring**: ì‹¤ì‹œê°„ SVA ê²€ì¦

## ğŸš€ Key Features

### **ğŸ”§ Verification Framework Features**
- **OOP-based Testbench**: ê°ì²´ì§€í–¥ ê²€ì¦ í™˜ê²½
- **Event-driven Architecture**: í´ëŸ­ ê¸°ë°˜ ë™ê¸°í™”
- **Modular Design**: ì¬ì‚¬ìš© ê°€ëŠ¥í•œ ì»´í¬ë„ŒíŠ¸ êµ¬ì¡°
- **Real-time Monitoring**: ì‹¤ì‹œê°„ ì‹ í˜¸ ì¶”ì  ë° ë¶„ì„

### **ğŸ’¾ Advanced Testing Capabilities**
- **Constraint Randomization**: ì§€ëŠ¥í˜• í…ŒìŠ¤íŠ¸ íŒ¨í„´ ìƒì„±
- **Functional Coverage**: í¬ê´„ì  ê¸°ëŠ¥ ì»¤ë²„ë¦¬ì§€ ì¸¡ì •
- **Assertion-based Verification**: ì‹¤ì‹œê°„ ì •í™•ì„± ê²€ì¦
- **Transaction-level Modeling**: ê³ ìˆ˜ì¤€ ê²€ì¦ ì¶”ìƒí™”

### **ğŸ¯ RISC-V Specific Features**
- **ISA Compliance**: RISC-V B-type ëª…ë ¹ì–´ ì™„ì „ ì§€ì›
- **Register Model**: x0 íŠ¹ìˆ˜ ì²˜ë¦¬ ë° 32ê°œ ë²”ìš© ë ˆì§€ìŠ¤í„°
- **PC Management**: ë¶„ê¸° ë° ìˆœì°¨ ì‹¤í–‰ PC ì—…ë°ì´íŠ¸
- **Immediate Handling**: 13ë¹„íŠ¸ ë¶€í˜¸ í™•ì¥ ì¦‰ì‹œê°’ ì²˜ë¦¬

## ğŸ”¬ Testing Methodology

### **ğŸ“‹ Test Strategy**
1. **Directed Tests**: íŠ¹ì • ì‹œë‚˜ë¦¬ì˜¤ ê²€ì¦
2. **Random Tests**: ì œì•½ ëœë¤ íŒ¨í„´ì„ í†µí•œ ê´‘ë²”ìœ„ ê²€ì¦
3. **Edge Case Tests**: ê²½ê³„ ì¡°ê±´ ë° ì½”ë„ˆ ì¼€ì´ìŠ¤
4. **Regression Tests**: ê¸°ëŠ¥ ë³€ê²½ ì‹œ ê¸°ì¡´ ê¸°ëŠ¥ ê²€ì¦

### **ğŸ” Verification Phases**
1. **Unit Testing**: ê°œë³„ ëª¨ë“ˆ ê²€ì¦
2. **Integration Testing**: ëª¨ë“ˆ ê°„ ì¸í„°í˜ì´ìŠ¤ ê²€ì¦
3. **System Testing**: ì „ì²´ ì‹œìŠ¤í…œ ê²€ì¦
4. **Coverage Analysis**: ê²€ì¦ ì™„ì„±ë„ í‰ê°€

## ğŸ“Š Performance Specifications

- **âš¡ Clock Frequency**: ìµœëŒ€ 100MHz (ì‹œë®¬ë ˆì´ì…˜)
- **ğŸ“ˆ Test Throughput**: í…ŒìŠ¤íŠ¸ë‹¹ ì•½ 250ns (25 í´ëŸ­)
- **ğŸšï¸ Instruction Coverage**: 6ê°œ B-type ëª…ë ¹ì–´ ì™„ì „ ì§€ì›
- **ğŸ—ºï¸ Execution Model**: ë‹¨ì¼ ì‚¬ì´í´ ë¶„ê¸° ì‹¤í–‰
- **ğŸ“Š Memory Model**: Little-endian ë°”ì´íŠ¸ ìˆœì„œ
- **ğŸ”— Interface Latency**: í´ëŸ­ ê¸°ë°˜ ë™ê¸° ì¸í„°í˜ì´ìŠ¤

## ğŸš€ Future Enhancements

### **ğŸ”§ Planned Improvements**
- **UVM Migration**: í‘œì¤€ UVM í™˜ê²½ìœ¼ë¡œ ì—…ê·¸ë ˆì´ë“œ
- **Formal Verification**: Model checking ì¶”ê°€
- **Multi-cycle Support**: íŒŒì´í”„ë¼ì¸ í”„ë¡œì„¸ì„œ ëŒ€ì‘
- **Performance Analysis**: íƒ€ì´ë° ë° ì „ë ¥ ê²€ì¦

### **ğŸ“ˆ Advanced Features**
- **Mutation Testing**: ì„¤ê³„ ë³€ì´ë¥¼ í†µí•œ í…ŒìŠ¤íŠ¸ í’ˆì§ˆ ê²€ì¦
- **Regression Automation**: CI/CD íŒŒì´í”„ë¼ì¸ í†µí•©
- **Coverage-driven Test Generation**: ìë™ í…ŒìŠ¤íŠ¸ ìƒì„±
- **FPGA Validation**: ì‹¤ì œ í•˜ë“œì›¨ì–´ ê²€ì¦

## ğŸ“‹ Verification Checklist

### **âœ… Completed Verification Items**
- [x] All B-type instructions (BEQ, BNE, BLT, BGE, BLTU, BGEU)
- [x] PC update logic for taken/not-taken branches
- [x] Immediate value sign extension (13-bit â†’ 32-bit)
- [x] x0 register special handling (always zero)
- [x] Word-aligned branch targets
- [x] Constraint randomization testing
- [x] SystemVerilog assertions (5ê°œ ì†ì„±)
- [x] Functional coverage collection (4ê°œ ê·¸ë£¹)
- [x] Backdoor register access
- [x] Real-time signal monitoring

### **ğŸ”„ Ongoing Verification**
- [ ] Corner case stress testing
- [ ] Performance regression analysis
- [ ] Cross-platform compatibility
- [ ] Documentation completion
- [ ] Formal verification integration

## ğŸ› ï¸ Tools & Environment

### **ğŸ“‹ Required Tools**
- **Simulator**: Vivado/ModelSim/QuestaSim
- **Language**: SystemVerilog (IEEE 1800-2017)
- **IP Cores**: Xilinx BRAM IP (blk_mem_gen_0)
- **Platform**: Windows/Linux í˜¸í™˜

### **ğŸ“ File Dependencies**
- **DUT Files**: cpu_with_data_memory_dut.sv ë° í•˜ìœ„ ëª¨ë“ˆ
- **TB Files**: tb_B_type.sv (ë©”ì¸ í…ŒìŠ¤íŠ¸ë²¤ì¹˜)
- **IP Files**: blk_mem_gen_0.xci (ë©”ëª¨ë¦¬ IP)
- **Define Files**: define.sv (ëª…ë ¹ì–´ ìƒìˆ˜ ì •ì˜)

---

**ğŸ¯ Verification Objectives**: ì´ ê²€ì¦ í”„ë ˆì„ì›Œí¬ëŠ” RV32I B-type ë¶„ê¸° ëª…ë ¹ì–´ì˜ **ê¸°ëŠ¥ì  ì •í™•ì„±**ê³¼ **ì„¤ê³„ ì¤€ìˆ˜ì„±**ì„ ë³´ì¥í•˜ë©°, **ì—…ê³„ í‘œì¤€ ê²€ì¦ ë°©ë²•ë¡ **ì„ ì ìš©í•˜ì—¬ **ë†’ì€ í’ˆì§ˆì˜ ê²€ì¦ ê²°ê³¼**ë¥¼ ì œê³µí•©ë‹ˆë‹¤.
