git clone --depth 1 --no-tags https://github.com/xiaoqiAAAA/IC_home.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554486187
git clone --depth 1 --no-tags https://github.com/abhirathsujith/JKFF-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554374630
git clone --depth 1 --no-tags https://github.com/abhirathsujith/Mul-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554367330
git clone --depth 1 --no-tags https://github.com/NeoLou/ECE-253-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555126564
git clone --depth 1 --no-tags https://github.com/jahnavipande/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555188856
git clone --depth 1 --no-tags https://github.com/koletavi/final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554905279
git clone --depth 1 --no-tags https://github.com/subhradip096/SR-Flip-Flop-To-JK-Flip-Flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545986976
git clone --depth 1 --no-tags https://github.com/AndreyPaiva/LASD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545775791
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ex-arithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545770798
git clone --depth 1 --no-tags https://github.com/kingyeonsu/gates.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545919550
git clone --depth 1 --no-tags https://github.com/an3ol/Basic_Digital_Circuits_using_Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545954422
git clone --depth 1 --no-tags https://github.com/Rupesh5011/Moore-machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550044943
git clone --depth 1 --no-tags https://github.com/MichaelKeyser/Matrix-Processing-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546917273
git clone --depth 1 --no-tags https://github.com/chirag-ghosh/RISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550907448
git clone --depth 1 --no-tags https://github.com/MMeiiii/CCU_Computer_Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551314258
git clone --depth 1 --no-tags https://github.com/ChrisZonghaoLi/sky130_template.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551627409
git clone --depth 1 --no-tags https://github.com/tomsunhc/EC311-Lab-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551593416
git clone --depth 1 --no-tags https://github.com/zacyangs/common_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551946335
git clone --depth 1 --no-tags https://github.com/minooeghtesadi/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551926192
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_PWM_Moter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551351488
git clone --depth 1 --no-tags https://github.com/11chens/IIC_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552229527
git clone --depth 1 --no-tags https://github.com/huanglingfeng/ysyx_210760.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552852039
git clone --depth 1 --no-tags https://github.com/termi2018/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453232
git clone --depth 1 --no-tags https://github.com/KangSY96/BCDtoFND_Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546501819
git clone --depth 1 --no-tags https://github.com/karthdjd/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546475935
git clone --depth 1 --no-tags https://github.com/iamleeleo/integrated-circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546655758
git clone --depth 1 --no-tags https://github.com/whoni159789/Top_Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549387764
git clone --depth 1 --no-tags https://github.com/fangzhou2000/buaa_co.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548969632
git clone --depth 1 --no-tags https://github.com/connorgre/EC551_lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548616122
git clone --depth 1 --no-tags https://github.com/MariamFarouk26/UART_RX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549208121
git clone --depth 1 --no-tags https://github.com/linuxjbl/DE2_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548107036
git clone --depth 1 --no-tags https://github.com/pratyushachowdarich/2DFIR_FILTER.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547747281
git clone --depth 1 --no-tags https://github.com/surya422k/3-Bit-Flash-ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547787393
git clone --depth 1 --no-tags https://github.com/316415/Counter_FND_onOff.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550140433
git clone --depth 1 --no-tags https://github.com/chien1214/Edge-Based-Line-Average-Interpolation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550322465
git clone --depth 1 --no-tags https://github.com/jasteve4/MicroMotorSequencer180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548186680
git clone --depth 1 --no-tags https://github.com/aswaniar/ann1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553494003
git clone --depth 1 --no-tags https://github.com/AsaadDadoush/Verilog-Projects_EE460.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554998456
git clone --depth 1 --no-tags https://github.com/mahmedadawy2013/TRIAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548085674
git clone --depth 1 --no-tags https://github.com/GAO-777/CMD3_KIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549528423
git clone --depth 1 --no-tags https://github.com/LEVALEXEEV/OVT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548534297
git clone --depth 1 --no-tags https://github.com/RanaElGahawy/FSM-Sequence-Detector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549473265
git clone --depth 1 --no-tags https://github.com/raylee0703/2022_IC_Design_Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549991076
git clone --depth 1 --no-tags https://github.com/sushmakakarla98/4-bit-SISO-Shift-Register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552776943
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_IP_Upcount.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552783102
git clone --depth 1 --no-tags https://github.com/illiaGxx/Labs_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548499629
git clone --depth 1 --no-tags https://github.com/Chigook/FSM_LightStand.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550694699
git clone --depth 1 --no-tags https://github.com/BeopGyu/OV7670_camera_module.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/551206244
git clone --depth 1 --no-tags https://github.com/ashwini0921/Design-of-4-bit-Servo-Tracking-type-ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545876550
git clone --depth 1 --no-tags https://github.com/rhoblackEdu/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546453076
git clone --depth 1 --no-tags https://github.com/ena-log/BCDtoFND.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546457110
git clone --depth 1 --no-tags https://github.com/kyw6416/FPGA_AdderSub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/545934224
git clone --depth 1 --no-tags https://github.com/LuisVC02/RISC_V_Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552150175
git clone --depth 1 --no-tags https://github.com/HimanshuPandey09/Parameterized-Carry-Look-Ahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552242799
git clone --depth 1 --no-tags https://github.com/JosueC07183/Tarea3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/552584673
git clone --depth 1 --no-tags https://github.com/jaebak/ku105_gtwiz_outdated.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554378644
git clone --depth 1 --no-tags https://github.com/yerenmao/ic_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/553875449
git clone --depth 1 --no-tags https://github.com/Tom-McDermott/TSDR-Dev.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555959720
git clone --depth 1 --no-tags https://github.com/NikolayMiladinov/Hardware-Verification-Coursework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555995326
git clone --depth 1 --no-tags https://github.com/bytetriper/RISCV-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554025277
git clone --depth 1 --no-tags https://github.com/kegedy/UWEE476.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554597786
git clone --depth 1 --no-tags https://github.com/OnurCelebiii/Read-FFT_from_mif_file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554659050
git clone --depth 1 --no-tags https://github.com/JAZMYNW/ALU-Module-and-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554902341
git clone --depth 1 --no-tags https://github.com/JAZMYNW/Adder-Subtractor-Modules-and-Testbenches.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/554905993
git clone --depth 1 --no-tags https://github.com/noemiabril/EpochGalaxyII_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555820213
git clone --depth 1 --no-tags https://github.com/mdsudara/4-input-npn-exact.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555235009
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec08-mem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555506555
git clone --depth 1 --no-tags https://github.com/Chigook/IP_Buzzer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555215084
git clone --depth 1 --no-tags https://github.com/ianafp/RV32I_PIPELINE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548988044
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Distance-Transform.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549642947
git clone --depth 1 --no-tags https://github.com/nananapo/sample_led.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549622161
git clone --depth 1 --no-tags https://github.com/HaogeL/MyRocketchip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550509434
git clone --depth 1 --no-tags https://github.com/AryAryAry/Packet-transfer-UART-protocol.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550242802
git clone --depth 1 --no-tags https://github.com/316415/FSM_LightStand_PWM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550737217
git clone --depth 1 --no-tags https://github.com/Rupesh5011/Sequence_detector-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550065022
git clone --depth 1 --no-tags https://github.com/Stolprog/project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547204745
git clone --depth 1 --no-tags https://github.com/matthew-setiawan/Medusa_IO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547209873
git clone --depth 1 --no-tags https://github.com/saranicoly/dj-table-py.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547430906
git clone --depth 1 --no-tags https://github.com/Kyle-Venegas/FPGA-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547616635
git clone --depth 1 --no-tags https://github.com/nqminh201/test_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547249639
git clone --depth 1 --no-tags https://github.com/kingyeonsu/calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546516569
git clone --depth 1 --no-tags https://github.com/anthony7586/Advanced-Design-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547031864
git clone --depth 1 --no-tags https://github.com/horiaradu1/Processor-Microarchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547854272
git clone --depth 1 --no-tags https://github.com/sergioge99/Verilog-32-bit-RISC-V-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555874717
git clone --depth 1 --no-tags https://github.com/kasunch/vlc-sync.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/555846089
git clone --depth 1 --no-tags https://github.com/parnianf/Pipelined-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546121795
git clone --depth 1 --no-tags https://github.com/yeodowon/adder_subtractor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546366020
git clone --depth 1 --no-tags https://github.com/QuantamHD/fancy-chip-inc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/546329263
git clone --depth 1 --no-tags https://github.com/secretagent989/8bit_DualSlope_ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547703715
git clone --depth 1 --no-tags https://github.com/GohJW/EE2026-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/548442317
git clone --depth 1 --no-tags https://github.com/aparveen8/8_bit_SRAM_using_mixed_signal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547882615
git clone --depth 1 --no-tags https://github.com/shiang-hdu/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549586717
git clone --depth 1 --no-tags https://github.com/316415/FND_display_used_INT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549497714
git clone --depth 1 --no-tags https://github.com/AdamHsu7086/Adaptive-Threshold-Engine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549627510
git clone --depth 1 --no-tags https://github.com/sadikoglutaner/UART_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549462920
git clone --depth 1 --no-tags https://github.com/maizhouzi/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/549462167
git clone --depth 1 --no-tags https://github.com/StellaVesperi/USTC_22fa_Digital-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/550737516
git clone --depth 1 --no-tags https://github.com/AlessioMuzi/Progetto-RL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547278804
git clone --depth 1 --no-tags https://github.com/Ananth-Ram123/ECEA_HDLTP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/547381085
