{"branch": {"common": ["inherit_task_group.isra.0", "event_sched_in", "psi_group_change", "x86_setup_perfctr", "kmem_cache_alloc_node_trace", "merge_sched_in", "__schedule", "kmem_cache_alloc_trace", "timerqueue_add", "rb_next", "visit_groups_merge.constprop.0.is"], "exclusive": ["ctx_sched_in", "kmem_cache_alloc_node", "arch_perf_update_userpage", "update_rq_clock", "perf_event_update_time", "perf_event_groups_insert", "should_failslab", "exit_to_user_mode_prepare", "copy_process", "_raw_spin_lock_irqsave", "perf_swevent_add", "memcg_slab_free_hook", "fpregs_assert_state_consistent", "intel_cpuc_prepare", "__mutex_init", "x86_reserve_hardware", "perf_event_alloc", "obj_cgroup_charge_pages", "__srcu_read_lock", "perf_event_update_userpage", "update_curr", "x86_pmu_event_init", "get_partial_node.part.0", "rb_insert_color", "x86_get_event_constraints", "_raw_spin_lock", "kfree", "__update_load_avg_se", "hash_futex", "update_sg_wakeup_stats", "__memcg_kmem_charge_page", "cyc2ns_read_begin", "intel_pmu_event_map", "mutex_unlock", "futex_wake", "__srcu_read_unlock", "perf_event_task_output", "update_min_vruntime", "memset_erms", "perf_pmu_nop_int", "local_clock", "psi_task_switch", "perf_log_itrace_start", "reweight_entity", "perf_event_groups_first", "perf_event__id_header_size", "slab_free_freelist_hook.constprop", "intel_put_event_constraints", "inherit_event.constprop.0", "hsw_get_event_constraints", "perf_iterate_ctx", "account_event", "__mod_memcg_lruvec_state", "___slab_alloc", "perf_init_event", "enqueue_entity", "dequeue_entity", "hsw_hw_config", "native_sched_clock", "list_add_event", "security_perf_event_alloc", "__perf_event_header__init_id"], "all": ["inherit_task_group.isra.0", "event_sched_in", "psi_group_change", "x86_setup_perfctr", "kmem_cache_alloc_node_trace", "merge_sched_in", "__schedule", "kmem_cache_alloc_trace", "timerqueue_add", "rb_next", "visit_groups_merge.constprop.0.is", "ctx_sched_in", "kmem_cache_alloc_node", "arch_perf_update_userpage", "update_rq_clock", "perf_event_update_time", "perf_event_groups_insert", "should_failslab", "exit_to_user_mode_prepare", "copy_process", "_raw_spin_lock_irqsave", "perf_swevent_add", "memcg_slab_free_hook", "fpregs_assert_state_consistent", "intel_cpuc_prepare", "__mutex_init", "x86_reserve_hardware", "perf_event_alloc", "obj_cgroup_charge_pages", "__srcu_read_lock", "perf_event_update_userpage", "update_curr", "x86_pmu_event_init", "get_partial_node.part.0", "rb_insert_color", "x86_get_event_constraints", "_raw_spin_lock", "kfree", "__update_load_avg_se", "hash_futex", "update_sg_wakeup_stats", "__memcg_kmem_charge_page", "cyc2ns_read_begin", "intel_pmu_event_map", "mutex_unlock", "futex_wake", "__srcu_read_unlock", "perf_event_task_output", "update_min_vruntime", "memset_erms", "perf_pmu_nop_int", "local_clock", "psi_task_switch", "perf_log_itrace_start", "reweight_entity", "perf_event_groups_first", "perf_event__id_header_size", "slab_free_freelist_hook.constprop", "intel_put_event_constraints", "inherit_event.constprop.0", "hsw_get_event_constraints", "perf_iterate_ctx", "account_event", "__mod_memcg_lruvec_state", "___slab_alloc", "perf_init_event", "enqueue_entity", "dequeue_entity", "hsw_hw_config", "native_sched_clock", "list_add_event", "security_perf_event_alloc", "__perf_event_header__init_id"]}, "cycles": {"common": ["entry_SYSCALL_64_after_hwframe", "dequeue_task_fair", "memcg_slab_post_alloc_hook", "merge_sched_in", "memset_erms", "perf_event_groups_insert", "syscall_exit_to_user_mode", "perf_pmu_nop_int", "rb_next", "event_sched_in", "psi_group_change", "inherit_event.constprop.0", "visit_groups_merge.constprop.0.is", "__get_user_8", "native_write_msr", "syscall_return_via_sysret", "x86_get_event_constraints", "kfree", "perf_event_update_userpage"], "exclusive": ["intel_pmu_bts_config", "kmem_cache_alloc_node", "security_task_alloc", "__schedule", "perf_event_task_output", "kmem_cache_alloc_trace", "___perf_sw_event", "cgroup_post_fork", "__mod_lruvec_page_state", "alloc_vmap_area", "__cond_resched", "perf_event__id_header_size", "inherit_task_group.isra.0", "copy_process", "__check_object_size", "x86_setup_perfctr", "kmem_cache_alloc_node_trace", "iterate_groups", "memcg_slab_free_hook", "intel_cpuc_prepare", "change_pte_range", "pick_next_task_fair", "__mutex_init", "hsw_get_event_constraints", "perf_iterate_ctx", "clear_page_erms", "update_cfs_group", "__update_load_avg_cfs_rq", "mutex_lock", "intel_get_event_constraints", "pids_can_fork", "perf_event_alloc", "do_syscall_64", "try_to_wake_up", "perf_output_begin", "restore_fpregs_from_fpstate", "x86_pmu_hw_config", "__srcu_read_lock", "__mod_memcg_lruvec_state", "___slab_alloc", "update_curr", "perf_init_event", "memcpy_erms", "__irqentry_text_end", "x86_pmu_event_init", "find_vma", "intel_cpuc_finish", "rb_insert_color", "_raw_spin_lock", "list_add_event", "psi_flags_change", "update_load_avg", "__perf_event_task_sched_in", "allocate_fake_cpuc", "try_charge_memcg", "idr_get_free", "perf_swevent_add", "perf_log_itrace_start"], "all": ["entry_SYSCALL_64_after_hwframe", "dequeue_task_fair", "memcg_slab_post_alloc_hook", "merge_sched_in", "memset_erms", "perf_event_groups_insert", "syscall_exit_to_user_mode", "perf_pmu_nop_int", "rb_next", "event_sched_in", "psi_group_change", "inherit_event.constprop.0", "visit_groups_merge.constprop.0.is", "__get_user_8", "native_write_msr", "syscall_return_via_sysret", "x86_get_event_constraints", "kfree", "perf_event_update_userpage", "intel_pmu_bts_config", "kmem_cache_alloc_node", "security_task_alloc", "__schedule", "perf_event_task_output", "kmem_cache_alloc_trace", "___perf_sw_event", "cgroup_post_fork", "__mod_lruvec_page_state", "alloc_vmap_area", "__cond_resched", "perf_event__id_header_size", "inherit_task_group.isra.0", "copy_process", "__check_object_size", "x86_setup_perfctr", "kmem_cache_alloc_node_trace", "iterate_groups", "memcg_slab_free_hook", "intel_cpuc_prepare", "change_pte_range", "pick_next_task_fair", "__mutex_init", "hsw_get_event_constraints", "perf_iterate_ctx", "clear_page_erms", "update_cfs_group", "__update_load_avg_cfs_rq", "mutex_lock", "intel_get_event_constraints", "pids_can_fork", "perf_event_alloc", "do_syscall_64", "try_to_wake_up", "perf_output_begin", "restore_fpregs_from_fpstate", "x86_pmu_hw_config", "__srcu_read_lock", "__mod_memcg_lruvec_state", "___slab_alloc", "update_curr", "perf_init_event", "memcpy_erms", "__irqentry_text_end", "x86_pmu_event_init", "find_vma", "intel_cpuc_finish", "rb_insert_color", "_raw_spin_lock", "list_add_event", "psi_flags_change", "update_load_avg", "__perf_event_task_sched_in", "allocate_fake_cpuc", "try_charge_memcg", "idr_get_free", "perf_swevent_add", "perf_log_itrace_start"]}, "instructions": {"common": ["x86_get_event_constraints", "kmem_cache_alloc_node", "perf_pmu_nop_txn", "psi_group_change", "perf_event_alloc", "merge_sched_in", "intel_cpuc_prepare", "kfree", "kmem_cache_alloc_trace", "__srcu_read_lock", "visit_groups_merge.constprop.0.is"], "exclusive": ["arch_perf_update_userpage", "perf_output_end", "security_task_alloc", "prepare_task_switch", "memcg_slab_post_alloc_hook", "perf_event_update_time", "perf_event_groups_insert", "do_futex", "should_failslab", "__cond_resched", "inherit_task_group.isra.0", "_raw_spin_lock_irqsave", "kmem_cache_alloc_node_trace", "perf_swevent_add", "memcg_slab_free_hook", "__mutex_init", "perf_event_mmap_output", "perf_try_init_event", "rcu_all_qs", "x86_reserve_hardware", "chacha_permute", "x86_pmu_event_init", "rb_insert_color", "_raw_spin_lock", "update_load_avg", "__update_load_avg_se", "hash_futex", "update_sg_wakeup_stats", "cyc2ns_read_begin", "try_charge_memcg", "rcu_read_unlock_strict", "mutex_unlock", "kernel_init_free_pages.part.0", "__srcu_read_unlock", "dequeue_task_fair", "perf_event_task_output", "__schedule", "sched_clock_cpu", "___perf_sw_event", "memset_erms", "syscall_exit_to_user_mode", "rb_next", "perf_event_groups_first", "perf_event__id_header_size", "calc_timer_values", "event_sched_in", "slab_free_freelist_hook.constprop", "x86_setup_perfctr", "intel_put_event_constraints", "pick_next_task_fair", "inherit_event.constprop.0", "__lock_text_start", "hsw_get_event_constraints", "perf_iterate_ctx", "rmqueue", "__update_load_avg_cfs_rq", "mutex_lock", "perf_event_init_task", "account_event", "x86_pmu_hw_config", "__get_user_8", "__mod_memcg_lruvec_state", "___slab_alloc", "intel_cpuc_finish", "hsw_hw_config", "native_sched_clock", "list_add_event", "__intel_pmu_enable_all.constprop.", "security_perf_event_alloc", "perf_event_update_userpage", "idr_get_free", "update_min_vruntime", "copy_process", "reweight_entity"], "all": ["x86_get_event_constraints", "kmem_cache_alloc_node", "perf_pmu_nop_txn", "psi_group_change", "perf_event_alloc", "merge_sched_in", "intel_cpuc_prepare", "kfree", "kmem_cache_alloc_trace", "__srcu_read_lock", "visit_groups_merge.constprop.0.is", "arch_perf_update_userpage", "perf_output_end", "security_task_alloc", "prepare_task_switch", "memcg_slab_post_alloc_hook", "perf_event_update_time", "perf_event_groups_insert", "do_futex", "should_failslab", "__cond_resched", "inherit_task_group.isra.0", "_raw_spin_lock_irqsave", "kmem_cache_alloc_node_trace", "perf_swevent_add", "memcg_slab_free_hook", "__mutex_init", "perf_event_mmap_output", "perf_try_init_event", "rcu_all_qs", "x86_reserve_hardware", "chacha_permute", "x86_pmu_event_init", "rb_insert_color", "_raw_spin_lock", "update_load_avg", "__update_load_avg_se", "hash_futex", "update_sg_wakeup_stats", "cyc2ns_read_begin", "try_charge_memcg", "rcu_read_unlock_strict", "mutex_unlock", "kernel_init_free_pages.part.0", "__srcu_read_unlock", "dequeue_task_fair", "perf_event_task_output", "__schedule", "sched_clock_cpu", "___perf_sw_event", "memset_erms", "syscall_exit_to_user_mode", "rb_next", "perf_event_groups_first", "perf_event__id_header_size", "calc_timer_values", "event_sched_in", "slab_free_freelist_hook.constprop", "x86_setup_perfctr", "intel_put_event_constraints", "pick_next_task_fair", "inherit_event.constprop.0", "__lock_text_start", "hsw_get_event_constraints", "perf_iterate_ctx", "rmqueue", "__update_load_avg_cfs_rq", "mutex_lock", "perf_event_init_task", "account_event", "x86_pmu_hw_config", "__get_user_8", "__mod_memcg_lruvec_state", "___slab_alloc", "intel_cpuc_finish", "hsw_hw_config", "native_sched_clock", "list_add_event", "__intel_pmu_enable_all.constprop.", "security_perf_event_alloc", "perf_event_update_userpage", "idr_get_free", "update_min_vruntime", "copy_process", "reweight_entity"]}}