<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>GTS PCIe Hard IP</title>

    <link rel="stylesheet" href="/css/mv_product/intellectual_property_GTS_PCIe_hard_IP.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Intel® Products</a></li>
                    <li><a href="">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="">Altera® FPGA Intellectual Property</a></li>
                    <li><a href="">Interface Protocols IP Cores</a></li>
                    <li><p class="mb-0">GTS PCIe Hard IP</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-12 col-md-12"">
                        <h1>GTS PCIe Hard IP</h1>
                        <p>Agilex™ 5 FPGAs and SoC FPGAs are monolithic designs with integrated high-speed transceivers (GTS) and hardened PCIe controller IP supporting up to PCIe 4.0 x8 configurations for Root Port (RP), Endpoint (EP), and Transaction Layer (TL) bypass modes.</p>
                    </div>
                </div>
            </div>  
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- GTS PCIe ----------------------------->
    <section>
        <div style="padding-top: 2rem; padding-bottom: 2rem;" class="mv_learn_more_padd">
            <div class="container">
                <div class="row dk_continued_leading_sub justify-content-center">
                    <div class="col-md-5">
                        <div class="mv_silder_flex" id="test1">
                            <div class="item">
                                <div class="mv_industry_download" data-bs-toggle="modal" data-bs-target="#mv_developer_usability_1">
                                    <i class="fa-solid fa-up-right-and-down-left-from-center"></i>
                                    <a href=""></a>
                                </div>
                                <img class="w-100" src="/img/mv_image/gts-pci-express-fpga-ip-diagram.png.rendition.intel.web.720.405.png" alt="">
                            </div>
                        </div>
                    </div>
                    <div class="col-md-7 align-content-center">
                        <h2 style="font-weight: 350;">GTS PCIe Hard IP for PCI Express* Greatly Simplifies Design Integration for a Broad Range of Applications</h2>
                        <ul> 
                            <li>Hardened IP blocks reduce logic resourcing allowing for higher user logic integration</li> 
                            <li>Hardened IP blocks (complete protocol stack)
                                <ul> 
                                    <li>Transaction Layer / Data Link Layer / PHY Layer (MAC), and PHY (PCS and PMA)</li> 
                                    <li>SR-IOV (4 PFs, 256 VFs) enabling multiple applications on a single server - reducing Total Cost of Ownership (TCO)</li> 
                                </ul>
                            </li> 
                            <li>Faster timing closure decreases time-to-market design cycles</li> 
                            <li>Easy-to-use Design Tool Kit (DTK) for diagnostic and debug testing of PCIe design</li> 
                        </ul>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Ordering Information ------------------------------->
    <section>
        <div class="mv_deploy_nav_tab">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills pt-4" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">Ordering Information</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">Documentation</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-video-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-video" type="button" role="tab" aria-controls="pills-video"
                            aria-selected="false">Key Features</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-app-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-app" type="button" role="tab" aria-controls="pills-app"
                            aria-selected="false">Applications</button>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <section>
        <div>
            <div>
                <div class="tab-content" id="pills-tabContent">
                    <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                        aria-labelledby="pills-home-tab" tabindex="0">
                        <!-- Ordering table -->
                        <div style="padding: 2em 0;">
                            <div class="container">
                                <table class="mv_product_table w-100">
                                    <thead>
                                        <tr>
                                            <th>
                                                <p class="mb-2">&nbsp;</p>
                                                <p class="mb-2">IP</p>
                                            </th>
                                            <th>
                                                <p class="mb-2">Included with the purchase of Quartus® Prime Design Software</p>
                                            </th>
                                            <th>
                                                <p class="mb-2">Ordering Codes</p>
                                            </th>
                                        </tr>
                                    </thead>
                                    <tbody>
                                        <tr>
                                            <td><p class="mb-2">GTS AXI Streaming Intel FPGA IP for PCI Express</p></td>
                                            <td><p class="mb-2">Yes</p></td>
                                            <td><p class="mb-2">No ordering code required</p></td>
                                        </tr>
                                    </tbody>
                                </table>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                        tabindex="0">
                        <!-- Documentation -->
                        <div style="padding: 2em 0;">
                            <div class="container">
                                <div class="row mv_intel_tiber_content">
                                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                                        <div class="mv_intel_card">
                                            <div style="align-content: center;">
                                                <a href="" class="dk_issue">GTS AXI Streaming Intel® FPGA IP for PCIe User Guide</a>
                                            </div>
                                        </div>
                                    </div>
                                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                                        <div class="mv_intel_card">
                                            <div style="align-content: center;">
                                                <a href="" class="dk_issue">GTS AXI Streaming Intel® FPGA IP for PCIe Design Example User Guide</a>
                                            </div>
                                        </div>
                                    </div>
                                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                                        <div class="mv_intel_card">
                                            <div style="align-content: center;">
                                                <a href="" class="dk_issue">Intel FPGA IP Release Notes</a>
                                            </div>
                                        </div>
                                    </div>
                                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                                        <div class="mv_intel_card">
                                            <div style="align-content: center;">
                                                <a href="" class="dk_issue">PCIe IP Support Center</a>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-video" role="tabpanel" aria-labelledby="pills-video-tab"
                        tabindex="0">
                        <!-- Key Features -->
                        <div class="mv_coman_padd">
                            <div class="container">
                                <div class="row">
                                    <div class="col-md-6 col-sm-6">
                                        <ul> 
                                            <li>Full protocol stack including the Transaction, Data Link, and Physical Layers implemented as Hard IP
                                                <ul> 
                                                    <li>Up to 4.0 x8 support: (Root Port (RP), Endpoint (EP), and&nbsp;Transaction Layer (TL) bypass modes)</li> 
                                                </ul>
                                            </li> 
                                            <li>PCIe* 3.0/4.0 (x8/x4/x2/x1) configurations with 1.0/2.0 configurations support via link down-training support</li> 
                                            <li>Separate reference clock with independent spread spectrum clocking (SRIS)
                                                <ul> 
                                                    <li>Separate reference clock with no spread spectrum clocking (SRNS)</li> 
                                                </ul>
                                            </li> 
                                            <li>Independent PERST#</li> 
                                            <li>Single Virtual Channel (VC)</li> 
                                            <li>Capability Registers</li> 
                                            <li>512-byte Maximum Payload Size (MPS)</li> 
                                            <li>4096-byte (4 KB) Maximum Read Request Size (MRRS)</li> 
                                            <li>32/64-bit BAR support (Prefetchable/Non-Prefetchable)</li> 
                                        </ul>
                                    </div>
                                    <div class="col-md-6 col-sm-6">
                                        <ul> 
                                            <li>Expansion ROM BAR support</li> 
                                            <li>Number of tags for x8 controller: 32/64/128/256</li> 
                                            <li>MSI-X Table (maximum 4096 across)</li> 
                                            <li>Atomic operations (Fetch/Add/Swap/CAS)</li> 
                                            <li>TL Bypass mode allows for optional 3rd party PCIe switch IP integration</li> 
                                            <li>Precision Time Measurement (PTM)</li> 
                                            <li>SR-IOV support (4 PFs, 256 VFs)
                                                <ul> 
                                                    <li>Function Level Reset (FLR)</li> 
                                                </ul> 
                                            </li> 
                                            <li>VirtIO support for software-based virtualization</li> 
                                            <li>SpyGlass CDC analysis tool</li> 
                                            <li>AXI4-Stream for application data path
                                                <ul> 
                                                    <li>AXI4-Stream Source/Sink</li> 
                                                </ul>
                                            </li> 
                                            <li>AXI-Lite for control and status register responder interface</li> 
                                        </ul>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-app" role="tabpanel" aria-labelledby="pills-app-tab"
                        tabindex="0">
                        <!-- Applications -->
                        <div class="mv_coman_padd">
                            <div class="container">
                                <p class="mb-0">&nbsp;</p>
                                <ul> 
                                    <li>Hardware acceleration</li> 
                                    <li>Artificial Intelligence (AI) / Machine Learning (ML)</li> 
                                    <li>Networking</li> 
                                    <li>Virtualization</li>
                                    <li>Compute and Storage</li>
                                    <li>Embedded</li>
                                </ul>
                                <p class="mb-0">&nbsp;</p>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------------------- -->
    
    <!---------------------------- Agilex™ 5 ------------------------------------------>
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-5">
                        <video class="w-100" controls loop>
                            <source src="/img/mv_video/video.mp4" type="video/mp4">
                        </video>
                    </div>
                    <div class="col-md-7 align-content-center">
                        <h1 style="font-weight: 350;">Agilex™ 5 FPGAs In-Action PCI Express IP Demo Video</h1>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------------------- -->

    <!---------------------------- Boards and Kits ------------------------------------------>
    <section>
        <div class="mv_coman_padd">
            <div class="container">
                <h1 style="font-weight: 350;" class="mb-4">Boards and Kits</h1>
                <p class="mb-2">Altera – <a class="b_special_a1" href="/vaidikhtml/mv_product/agilex_5_FPGA_E_series_065B_development_kit_modular.html">Agilex™ 5 FPGA E-Series Development Kit (Modular)</a></p>
                <p class="mb-2">Altera – <a class="b_special_a1" href="/vaidikhtml/mv_product/agilex_5_FPGA_E_series_065B_development_kit_premium.html">Agilex™ 5 FPGA E-Series Development Kit (Premium)</a></p>
            </div>
        </div>
    </section>
    <!-- -------------------------------------------------------------------------- -->

    <!--------------------------- Additional Resources --------------------------->
    <section>
        <div style="padding-top: 2.5rem; padding-bottom: 2.5rem; background-color: #F7F7F7;">
            <div class="container">
                <h1 style="font-weight: 350;">Additional Resources</h1>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Find IP</a></h4>
                        <p>Find the right Altera® FPGA Intellectual Property core for your needs.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Technical Support</a></h4>
                        <p>For technical support on this IP core, please visit <a class="b_special_a1" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a> or <a class="b_special_a1" href="">Intel® Premier Support</a>. You may also search for related topics on this function in the <a class="b_special_a1" href="">Knowledge Center</a> and <a class="b_special_a1" href="">Communities</a>.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/intellectual_property_IP_evaluation_and_purchase.html">IP Evaluation and Purchase</a></h4>
                        <p>Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/intellectual_property_IP_base_suite.html">IP Base Suite</a></h4>
                        <p>Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro Edition Software.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Design Examples</a></h4>
                        <p>Download design examples and reference designs for Altera® FPGA devices.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Contact Sales</a></h4>
                        <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-------------------------------------------------------------------------------->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

    <!------------------------------------ Model ----------------------------------->
    <!-- GTS PCIe 1 -->
    <div class="modal" id="mv_developer_usability_1" tabindex="-1">
        <div class="modal-dialog mv_industry_dialog">
            <div class="modal-content mv_industry_model_content">
                <div class="modal-body mv_industry_body">
                    <button type="button" data-bs-dismiss="modal" aria-label="Close">
                        <span><i class="fa-solid fa-xmark"></i></span>
                    </button>
                    <div class="mv_enlarged-image">
                        <img src="/img/mv_image/gts-pci-express-fpga-ip-diagram.png.rendition.intel.web.1920.1080.png" alt="">
                    </div>
                </div>
            </div>
        </div>
    </div>
    <!-- ---------------------------------------------------------------------------- -->

</body>

    <script src="/js/jquery-3.7.1.js"></script>
    <script src="/js/owl.carousel.min.js"></script>
    <script src="/js/mv_slider.js"></script>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>