// Seed: 3193576375
module module_0 (
    output uwire id_0,
    output tri id_1,
    output tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri1 id_5,
    input tri id_6,
    input tri1 id_7,
    output wor id_8,
    input tri id_9,
    input wor id_10,
    input tri1 id_11,
    input uwire id_12,
    input wor id_13,
    output wire id_14
    , id_25,
    input wor id_15,
    output wor id_16,
    input supply0 id_17,
    output wand id_18,
    output wor id_19,
    output tri1 id_20,
    output tri1 id_21,
    input wand id_22,
    output tri0 id_23
);
  wire id_26;
  initial id_14 = 1;
  assign id_23 = (id_6);
  assign id_14 = id_12;
  id_27(
      .id_0(id_25),
      .id_1(1 == 1),
      .id_2(""),
      .id_3(id_1),
      .id_4(id_12),
      .id_5(id_25),
      .id_6(id_10),
      .id_7(^id_4)
  );
  tri0 id_28 = 1;
endmodule
module module_1 (
    output uwire id_0,
    input  tri0  id_1,
    output tri   id_2,
    output tri1  id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_3,
      id_1,
      id_3,
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1,
      id_3
  );
  assign modCall_1.type_38 = 0;
endmodule
