{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 01 00:52:46 2018 " "Info: Processing started: Mon Oct 01 00:52:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-a " "Info: Found design unit 1: counter-a" {  } { { "counter.vhd" "" { Text "E:/VHDL-LAB/counter.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.vhd" "" { Text "E:/VHDL-LAB/counter.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file encoder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder4-a_encoder4 " "Info: Found design unit 1: encoder4-a_encoder4" {  } { { "encoder4.vhd" "" { Text "E:/VHDL-LAB/encoder4.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 encoder4 " "Info: Found entity 1: encoder4" {  } { { "encoder4.vhd" "" { Text "E:/VHDL-LAB/encoder4.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder4 " "Info: Elaborating entity \"encoder4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "encoder4.vhd" "Mux0" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "encoder4.vhd" "Mux1" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "encoder4.vhd" "Mux2" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "encoder4.vhd" "" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Info: Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Info: Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Info: Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "encoder4.vhd" "" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux0\|altshift:external_latency_ffs lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } } { "encoder4.vhd" "" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux0\|muxlut:\$00009 lpm_mux:Mux0 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux0\|muxlut:\$00009\", which is child of megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "encoder4.vhd" "" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux2\"" {  } { { "encoder4.vhd" "" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux2 " "Info: Instantiated megafunction \"lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "encoder4.vhd" "" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux2\|bypassff:sel_latency_ff\[0\] lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux2\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"lpm_mux:Mux2\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } } { "encoder4.vhd" "" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux2\|muxlut:\$00010 lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux2\|muxlut:\$00010\", which is child of megafunction instantiation \"lpm_mux:Mux2\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "encoder4.vhd" "" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux2\|muxlut:\$00010\|muxlut:\$00012 lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux2\|muxlut:\$00010\|muxlut:\$00012\", which is child of megafunction instantiation \"lpm_mux:Mux2\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "encoder4.vhd" "" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux2\|muxlut:\$00010\|muxlut:\$00020 lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux2\|muxlut:\$00010\|muxlut:\$00020\", which is child of megafunction instantiation \"lpm_mux:Mux2\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "encoder4.vhd" "" { Text "E:/VHDL-LAB/encoder4.vhd" 22 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 01 00:52:51 2018 " "Info: Processing ended: Mon Oct 01 00:52:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
