{:input (genetic.crossover/dumb-crossover 222350652 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")) (genetic.mutation/change-constant-value 1366718134 (genetic.mutation/change-names-remove-clause 380262913 (genetic.mutation/change-constant-value 1400037141 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire1_:missing , wire2_23, wire3_23, \\wire5_15_:missing , \\wire6_16_17_:missing , \\wire7_:missing );\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire10_17;\n  wire wire11_19;\n  wire wire11_23;\n  wire wire13_23;\n  wire \\wire13_:missing ;\n  wire wire14_22_30;\n  wire wire14_29;\n  wire wire15_16;\n  wire \\wire16_:missing ;\n  wire wire18_19;\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  wire \\wire20_:missing ;\n  wire \\wire20_:missing_21_14 ;\n  wire wire21_22;\n  wire wire22;\n  wire \\wire22_15_:missing_17 ;\n  wire \\wire22_24_26_:missing ;\n  wire wire22_25;\n  wire \\wire22_:missing_28 ;\n  wire wire26;\n  wire wire29;\n  output wire2_23;\n  wire wire2_23;\n  output wire3_23;\n  wire wire3_23;\n  input \\wire5_15_:missing ;\n  wire \\wire5_15_:missing ;\n  input \\wire6_16_17_:missing ;\n  wire \\wire6_16_17_:missing ;\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  wire wire9_23;\n  wire \\wire:missing_22_25 ;\n  wire \\wire:missing_27 ;\n  wire \\wire:missing_30 ;\n  wire \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire9_23;\n  assign wire18_19 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire11_19, wire18_19 };\n  assign \\wire20_:missing  = 4'h6 >> { \\wire20_:missing_21_14 , \\wire20_:missing_21_14  };\n  assign wire21_22 = 4'h8 >> { \\wire20_:missing_21_14 , \\wire20_:missing_21_14  };\n  assign wire22 = 4'h8 >> { \\wire:missing_22_25 , wire21_22 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire22_24_26_:missing ;\n  assign \\wire:missing_edge  = 2'h1 >> wire10_17;\n  assign wire11_19 = 2'h1 >> wire11_23;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire13_:missing  = 2'h1 >> wire13_23;\n  assign \\wire20_:missing_21_14  = 2'h1 >> wire14_22_30;\n  assign wire15_16 = 4'h6 >> { \\wire5_15_:missing , \\wire22_15_:missing_17  };\n  assign \\wire16_:missing  = 4'h6 >> { \\wire6_16_17_:missing , wire15_16 };\n  assign wire10_17 = 4'h8 >> { \\wire6_16_17_:missing , \\wire22_15_:missing_17  };\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = \\wire:missing_edge ;\n  assign \\wire:missing_30  = wire14_22_30;\n  assign wire29 = wire14_29;\n  assign \\wire:missing_edge  = \\wire22_:missing_28 ;\n  assign \\wire:missing_27  = \\wire:missing_edge ;\n  assign wire26 = \\wire22_24_26_:missing ;\n  assign \\wire:missing_22_25  = wire22_25;\n  assign wire2_23 = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:3.1-70.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire1_:missing , wire2_23, wire3_23, \\wire5_15_:missing , \\wire6_16_17_:missing , \\wire7_:missing );\n  (* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:16.8-16.17\" *)\n  wire wire18_19;\n  (* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:17.9-17.24\" *)\n  input \\wire1_:missing ;\n  wire \\wire1_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:26.8-26.27\" *)\n  wire \\wire22_:missing_28 ;\n  (* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:29.10-29.18\" *)\n  output wire2_23;\n  wire wire2_23;\n  (* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:31.10-31.18\" *)\n  output wire3_23;\n  wire wire3_23;\n  (* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:33.9-33.27\" *)\n  input \\wire5_15_:missing ;\n  wire \\wire5_15_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:35.9-35.30\" *)\n  input \\wire6_16_17_:missing ;\n  wire \\wire6_16_17_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:37.9-37.24\" *)\n  input \\wire7_:missing ;\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:41.8-41.24\" *)\n  wire \\wire:missing_27 ;\n  (* src = \"/tmp/fuzzmount6020635C/D2A6D1AC.v:43.8-43.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire18_19 = 1'h0;\n  assign \\wire22_:missing_28  = 1'h0;\n  assign wire2_23 = 1'h0;\n  assign wire3_23 = 1'hx;\n  assign \\wire:missing_27  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 12:54:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2/src/top.v'.\nSBY 12:54:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] Copy '/tmp/fuzzmount6020635C/D2A6D1AC.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2/src/D2A6D1AC.v'.\nSBY 12:54:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] Copy '/tmp/fuzzmount6020635C/D2A6D1AC.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2/src/D2A6D1AC.post.v'.\nSBY 12:54:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] engine_0: abc pdr\nSBY 12:54:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:54:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] base: /tmp/fuzzmount6020635C/top.v:13: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:54:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/D2A6D1AC.v:51$23_Y [0] between cell $shr$/tmp/fuzzmount6020635C/D2A6D1AC.v:51$23.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 12:54:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/D2A6D1AC.v:50$22_Y [0] between cell $shr$/tmp/fuzzmount6020635C/D2A6D1AC.v:50$22.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 12:54:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/D2A6D1AC.v:46$18_Y [0] between cell $shr$/tmp/fuzzmount6020635C/D2A6D1AC.v:46$18.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 12:54:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount6020635C/D2A6D1AC.v:44$16_Y [0] between cell $shr$/tmp/fuzzmount6020635C/D2A6D1AC.v:44$16.Y and constant 1'0 in presynth: Resolved using constant.\nSBY 12:54:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] base: Warning: Wire presynth.\\wire3_23 is used but has no driver.\nSBY 12:54:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:54:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] base: finished (returncode=0)\nSBY 12:54:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:54:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] aig: Warning: Wire presynth.\\wire3_23 is used but has no driver.\nSBY 12:54:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:54:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] aig: finished (returncode=0)\nSBY 12:54:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:54:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:54:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] engine_0: Warning: The network has no constraints.\nSBY 12:54:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:54:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] engine_0: finished (returncode=0)\nSBY 12:54:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] engine_0: Status returned by engine: FAIL\nSBY 12:54:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:54:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)\nSBY 12:54:51 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:54:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2'.\nSBY 12:54:52 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp7g6py1p2] DONE (FAIL, rc=2)\n", :err ""}}}