// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module test_hmac_sha256_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        blk_strm_dout,
        blk_strm_empty_n,
        blk_strm_read,
        blk_strm_num_data_valid,
        blk_strm_fifo_cap,
        h,
        g,
        f,
        e_s,
        a,
        b,
        c,
        d,
        add_ln65225_out,
        add_ln65225_out_ap_vld,
        add_ln652_124_out,
        add_ln652_124_out_ap_vld,
        add_ln652_223_out,
        add_ln652_223_out_ap_vld,
        add_ln652_322_out,
        add_ln652_322_out_ap_vld,
        add_ln65321_out,
        add_ln65321_out_ap_vld,
        add_ln653_120_out,
        add_ln653_120_out_ap_vld,
        add_ln653_219_out,
        add_ln653_219_out_ap_vld,
        add_ln653_318_out,
        add_ln653_318_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 2'd1;
parameter    ap_ST_fsm_pp0_stage1 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] blk_strm_dout;
input   blk_strm_empty_n;
output   blk_strm_read;
input  [5:0] blk_strm_num_data_valid;
input  [5:0] blk_strm_fifo_cap;
input  [31:0] h;
input  [31:0] g;
input  [31:0] f;
input  [31:0] e_s;
input  [31:0] a;
input  [31:0] b;
input  [31:0] c;
input  [31:0] d;
output  [31:0] add_ln65225_out;
output   add_ln65225_out_ap_vld;
output  [31:0] add_ln652_124_out;
output   add_ln652_124_out_ap_vld;
output  [31:0] add_ln652_223_out;
output   add_ln652_223_out_ap_vld;
output  [31:0] add_ln652_322_out;
output   add_ln652_322_out_ap_vld;
output  [31:0] add_ln65321_out;
output   add_ln65321_out_ap_vld;
output  [31:0] add_ln653_120_out;
output   add_ln653_120_out_ap_vld;
output  [31:0] add_ln653_219_out;
output   add_ln653_219_out_ap_vld;
output  [31:0] add_ln653_318_out;
output   add_ln653_318_out_ap_vld;

reg ap_idle;
reg blk_strm_read;
reg add_ln65225_out_ap_vld;
reg add_ln652_124_out_ap_vld;
reg add_ln652_223_out_ap_vld;
reg add_ln652_322_out_ap_vld;
reg add_ln65321_out_ap_vld;
reg add_ln653_120_out_ap_vld;
reg add_ln653_219_out_ap_vld;
reg add_ln653_318_out_ap_vld;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage1;
reg   [0:0] icmp_ln636_reg_3685;
reg   [0:0] first_iter_0_reg_3689;
reg    ap_predicate_op68_read_state2;
reg    ap_block_state2_pp0_stage1_iter0_grp1;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage1_subdone;
reg    ap_condition_exit_pp0_iter0_stage1;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    blk_strm_blk_n;
wire    ap_block_pp0_stage1_grp1;
reg   [31:0] W17_reg_766;
reg   [31:0] W_116_reg_776;
reg   [31:0] W_214_reg_786;
reg   [31:0] W_313_reg_796;
reg   [31:0] W_412_reg_806;
reg   [31:0] W_511_reg_816;
reg   [31:0] W_610_reg_826;
reg   [31:0] W_79_reg_836;
reg   [31:0] W_88_reg_846;
reg   [31:0] W_97_reg_856;
reg   [31:0] W_106_reg_866;
reg   [31:0] W_115_reg_876;
reg   [31:0] W_124_reg_886;
reg   [31:0] W_133_reg_896;
reg   [31:0] W_142_reg_906;
reg   [31:0] W_151_reg_916;
reg   [31:0] W_48_reg_926;
reg   [31:0] W_47_reg_982;
reg   [31:0] W_46_reg_1038;
reg   [31:0] W_45_reg_1094;
reg   [31:0] W_44_reg_1150;
reg   [31:0] W_43_reg_1206;
reg   [31:0] W_42_reg_1262;
reg   [31:0] W_41_reg_1318;
reg   [31:0] W_40_reg_1374;
reg   [31:0] W_39_reg_1430;
reg   [31:0] W_38_reg_1486;
reg   [31:0] W_37_reg_1542;
reg   [31:0] W_36_reg_1598;
reg   [31:0] W_35_reg_1654;
reg   [31:0] W_34_reg_1710;
reg   [31:0] W_33_reg_1766;
wire    ap_block_pp0_stage0_11001;
reg   [6:0] tt_1_reg_3677;
wire   [0:0] icmp_ln636_fu_1870_p2;
reg   [0:0] icmp_ln636_reg_3685_pp0_iter1_reg;
reg   [0:0] icmp_ln636_reg_3685_pp0_iter2_reg;
wire   [0:0] first_iter_0_fu_1876_p2;
wire   [31:0] W_31_fu_1887_p1;
reg    ap_block_pp0_stage1_11001_grp1;
wire   [5:0] trunc_ln636_fu_2110_p1;
reg   [5:0] trunc_ln636_reg_3773;
wire   [3:0] idx_fu_2113_p1;
reg   [3:0] idx_reg_3778;
wire   [0:0] icmp_ln641_fu_2125_p2;
reg   [0:0] icmp_ln641_reg_3783;
wire   [31:0] w0_fu_2131_p35;
reg   [31:0] w0_reg_3787;
wire   [31:0] xor_ln530_3_fu_2571_p2;
reg   [31:0] xor_ln530_3_reg_3792;
wire   [31:0] add_ln530_1_fu_2577_p2;
reg   [31:0] add_ln530_1_reg_3797;
wire   [31:0] add_ln546_2_fu_2874_p2;
reg   [31:0] add_ln546_2_reg_3802;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
reg   [31:0] f_2_reg_3807;
reg   [31:0] h_3_reg_3813;
wire   [31:0] add_ln546_1_fu_3120_p2;
reg   [31:0] add_ln546_1_reg_3819;
wire   [31:0] a_2_fu_3300_p2;
reg   [31:0] a_2_reg_3824;
reg    ap_condition_exit_pp0_iter2_stage1;
wire    ap_block_pp0_stage0_subdone;
reg   [31:0] ap_phi_mux_W17_phi_fu_769_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W17_reg_766;
wire   [31:0] ap_phi_reg_pp0_iter0_W17_reg_766;
reg   [31:0] ap_phi_mux_W_116_phi_fu_779_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_116_reg_776;
wire   [31:0] ap_phi_reg_pp0_iter0_W_116_reg_776;
reg   [31:0] ap_phi_mux_W_214_phi_fu_789_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_214_reg_786;
wire   [31:0] ap_phi_reg_pp0_iter0_W_214_reg_786;
reg   [31:0] ap_phi_mux_W_313_phi_fu_799_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_313_reg_796;
wire   [31:0] ap_phi_reg_pp0_iter0_W_313_reg_796;
reg   [31:0] ap_phi_mux_W_412_phi_fu_809_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_412_reg_806;
wire   [31:0] ap_phi_reg_pp0_iter0_W_412_reg_806;
reg   [31:0] ap_phi_mux_W_511_phi_fu_819_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_511_reg_816;
wire   [31:0] ap_phi_reg_pp0_iter0_W_511_reg_816;
reg   [31:0] ap_phi_mux_W_610_phi_fu_829_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_610_reg_826;
wire   [31:0] ap_phi_reg_pp0_iter0_W_610_reg_826;
reg   [31:0] ap_phi_mux_W_79_phi_fu_839_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_79_reg_836;
wire   [31:0] ap_phi_reg_pp0_iter0_W_79_reg_836;
reg   [31:0] ap_phi_mux_W_88_phi_fu_849_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_88_reg_846;
wire   [31:0] ap_phi_reg_pp0_iter0_W_88_reg_846;
reg   [31:0] ap_phi_mux_W_97_phi_fu_859_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_97_reg_856;
wire   [31:0] ap_phi_reg_pp0_iter0_W_97_reg_856;
reg   [31:0] ap_phi_mux_W_106_phi_fu_869_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_106_reg_866;
wire   [31:0] ap_phi_reg_pp0_iter0_W_106_reg_866;
reg   [31:0] ap_phi_mux_W_115_phi_fu_879_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_115_reg_876;
wire   [31:0] ap_phi_reg_pp0_iter0_W_115_reg_876;
reg   [31:0] ap_phi_mux_W_124_phi_fu_889_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_124_reg_886;
wire   [31:0] ap_phi_reg_pp0_iter0_W_124_reg_886;
reg   [31:0] ap_phi_mux_W_133_phi_fu_899_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_133_reg_896;
wire   [31:0] ap_phi_reg_pp0_iter0_W_133_reg_896;
reg   [31:0] ap_phi_mux_W_142_phi_fu_909_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_142_reg_906;
wire   [31:0] ap_phi_reg_pp0_iter0_W_142_reg_906;
reg   [31:0] ap_phi_mux_W_151_phi_fu_919_p4;
reg   [31:0] ap_phi_reg_pp0_iter1_W_151_reg_916;
wire   [31:0] ap_phi_reg_pp0_iter0_W_151_reg_916;
reg   [31:0] ap_phi_mux_W_48_phi_fu_929_p34;
wire   [31:0] W_71_fu_2587_p2;
reg   [31:0] ap_phi_reg_pp0_iter1_W_48_reg_926;
wire   [31:0] ap_phi_reg_pp0_iter0_W_48_reg_926;
reg   [31:0] ap_phi_mux_W_47_phi_fu_985_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_47_reg_982;
wire   [31:0] ap_phi_reg_pp0_iter0_W_47_reg_982;
reg   [31:0] ap_phi_mux_W_46_phi_fu_1041_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_46_reg_1038;
wire   [31:0] ap_phi_reg_pp0_iter0_W_46_reg_1038;
reg   [31:0] ap_phi_mux_W_45_phi_fu_1097_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_45_reg_1094;
wire   [31:0] ap_phi_reg_pp0_iter0_W_45_reg_1094;
reg   [31:0] ap_phi_mux_W_44_phi_fu_1153_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_44_reg_1150;
wire   [31:0] ap_phi_reg_pp0_iter0_W_44_reg_1150;
reg   [31:0] ap_phi_mux_W_43_phi_fu_1209_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_43_reg_1206;
wire   [31:0] ap_phi_reg_pp0_iter0_W_43_reg_1206;
reg   [31:0] ap_phi_mux_W_42_phi_fu_1265_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_42_reg_1262;
wire   [31:0] ap_phi_reg_pp0_iter0_W_42_reg_1262;
reg   [31:0] ap_phi_mux_W_41_phi_fu_1321_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_41_reg_1318;
wire   [31:0] ap_phi_reg_pp0_iter0_W_41_reg_1318;
reg   [31:0] ap_phi_mux_W_40_phi_fu_1377_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_40_reg_1374;
wire   [31:0] ap_phi_reg_pp0_iter0_W_40_reg_1374;
reg   [31:0] ap_phi_mux_W_39_phi_fu_1433_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_39_reg_1430;
wire   [31:0] ap_phi_reg_pp0_iter0_W_39_reg_1430;
reg   [31:0] ap_phi_mux_W_38_phi_fu_1489_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_38_reg_1486;
wire   [31:0] ap_phi_reg_pp0_iter0_W_38_reg_1486;
reg   [31:0] ap_phi_mux_W_37_phi_fu_1545_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_37_reg_1542;
wire   [31:0] ap_phi_reg_pp0_iter0_W_37_reg_1542;
reg   [31:0] ap_phi_mux_W_36_phi_fu_1601_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_36_reg_1598;
wire   [31:0] ap_phi_reg_pp0_iter0_W_36_reg_1598;
reg   [31:0] ap_phi_mux_W_35_phi_fu_1657_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_35_reg_1654;
wire   [31:0] ap_phi_reg_pp0_iter0_W_35_reg_1654;
reg   [31:0] ap_phi_mux_W_34_phi_fu_1713_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_34_reg_1710;
wire   [31:0] ap_phi_reg_pp0_iter0_W_34_reg_1710;
reg   [31:0] ap_phi_mux_W_33_phi_fu_1769_p34;
reg   [31:0] ap_phi_reg_pp0_iter1_W_33_reg_1766;
wire   [31:0] ap_phi_reg_pp0_iter0_W_33_reg_1766;
reg   [31:0] d_1_fu_524;
wire    ap_loop_init;
wire    ap_block_pp0_stage1_grp0;
reg   [31:0] g_1_fu_528;
reg   [31:0] h_1_fu_532;
reg   [6:0] tt_fu_536;
wire   [6:0] add_ln636_fu_1882_p2;
reg   [6:0] ap_sig_allocacmp_tt_1;
wire    ap_block_pp0_stage0;
reg   [31:0] add_ln653_318_fu_540;
wire   [31:0] add_ln653_3_fu_3131_p2;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_block_pp0_stage1_11001;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [31:0] add_ln653_219_fu_544;
wire   [31:0] add_ln653_2_fu_3326_p2;
reg   [31:0] add_ln653_120_fu_548;
wire   [31:0] add_ln653_1_fu_3126_p2;
reg   [31:0] add_ln65321_fu_552;
wire   [31:0] add_ln653_fu_3321_p2;
reg   [31:0] add_ln652_322_fu_556;
wire   [31:0] add_ln652_3_fu_3316_p2;
reg   [31:0] add_ln652_223_fu_560;
wire   [31:0] add_ln652_2_fu_3311_p2;
reg   [31:0] add_ln652_124_fu_564;
wire   [31:0] add_ln652_1_fu_3306_p2;
reg   [31:0] add_ln65225_fu_568;
wire   [31:0] add_ln652_fu_3385_p2;
reg   [31:0] d_2_fu_572;
reg   [31:0] c_1_fu_576;
reg   [31:0] b_1_fu_580;
reg   [31:0] f_1_fu_584;
wire   [31:0] e_2_fu_3228_p2;
reg   [31:0] h_2_fu_588;
reg   [31:0] W_fu_592;
reg   [31:0] W_16_fu_596;
reg   [31:0] W_17_fu_600;
reg   [31:0] W_18_fu_604;
reg   [31:0] W_19_fu_608;
reg   [31:0] W_20_fu_612;
reg   [31:0] W_21_fu_616;
reg   [31:0] W_22_fu_620;
reg   [31:0] W_23_fu_624;
reg   [31:0] W_24_fu_628;
reg   [31:0] W_25_fu_632;
reg   [31:0] W_26_fu_636;
reg   [31:0] W_27_fu_640;
reg   [31:0] W_28_fu_644;
reg   [31:0] W_29_fu_648;
reg   [31:0] W_30_fu_652;
wire    ap_block_pp0_stage1_01001_grp0;
wire   [1:0] tmp_fu_2116_p4;
wire   [31:0] w0_fu_2131_p33;
wire   [31:0] w1_fu_2209_p33;
wire   [3:0] w1_fu_2209_p34;
wire   [31:0] w9_fu_2287_p33;
wire   [3:0] w9_fu_2287_p34;
wire   [31:0] w14_fu_2365_p33;
wire   [3:0] w14_fu_2365_p34;
wire   [31:0] w14_fu_2365_p35;
wire   [21:0] lshr_ln530_2_fu_2465_p4;
wire   [31:0] w1_fu_2209_p35;
wire   [28:0] lshr_ln530_5_fu_2507_p4;
wire   [16:0] trunc_ln530_fu_2447_p1;
wire   [14:0] lshr_ln_fu_2437_p4;
wire   [18:0] trunc_ln530_1_fu_2461_p1;
wire   [12:0] lshr_ln530_1_fu_2451_p4;
wire   [6:0] trunc_ln530_2_fu_2489_p1;
wire   [24:0] lshr_ln530_3_fu_2479_p4;
wire   [17:0] trunc_ln530_3_fu_2503_p1;
wire   [13:0] lshr_ln530_4_fu_2493_p4;
wire   [31:0] or_ln_fu_2521_p3;
wire   [31:0] zext_ln530_fu_2475_p1;
wire   [31:0] xor_ln530_fu_2553_p2;
wire   [31:0] or_ln530_1_fu_2529_p3;
wire   [31:0] or_ln530_2_fu_2537_p3;
wire   [31:0] zext_ln530_1_fu_2517_p1;
wire   [31:0] xor_ln530_2_fu_2565_p2;
wire   [31:0] or_ln530_3_fu_2545_p3;
wire   [31:0] xor_ln530_1_fu_2559_p2;
wire   [31:0] w9_fu_2287_p35;
wire   [31:0] add_ln530_fu_2583_p2;
wire   [31:0] tmp_1_fu_2611_p129;
wire   [31:0] tmp_1_fu_2611_p131;
wire   [31:0] tmp_s_fu_2966_p33;
wire   [31:0] tmp_s_fu_2966_p35;
wire   [5:0] trunc_ln540_fu_3047_p1;
wire   [25:0] lshr_ln1_fu_3037_p4;
wire   [10:0] trunc_ln540_1_fu_3061_p1;
wire   [20:0] lshr_ln540_1_fu_3051_p4;
wire   [24:0] trunc_ln540_2_fu_3075_p1;
wire   [6:0] lshr_ln540_2_fu_3065_p4;
wire   [31:0] or_ln546_1_fu_3092_p3;
wire   [31:0] or_ln546_2_fu_3100_p3;
wire   [31:0] xor_ln546_fu_3108_p2;
wire   [31:0] or_ln1_fu_3084_p3;
wire   [31:0] add_ln546_fu_3079_p2;
wire   [31:0] xor_ln546_1_fu_3114_p2;
wire   [31:0] xor_ln546_2_fu_3208_p2;
wire   [31:0] and_ln546_fu_3213_p2;
wire   [31:0] xor_ln546_3_fu_3218_p2;
wire   [31:0] T1_fu_3223_p2;
wire   [31:0] xor_ln557_fu_3234_p2;
wire   [1:0] trunc_ln541_fu_3176_p1;
wire   [29:0] lshr_ln2_fu_3166_p4;
wire   [12:0] trunc_ln541_1_fu_3190_p1;
wire   [18:0] lshr_ln541_1_fu_3180_p4;
wire   [31:0] and_ln557_fu_3240_p2;
wire   [31:0] and_ln557_1_fu_3246_p2;
wire   [21:0] trunc_ln541_2_fu_3204_p1;
wire   [9:0] lshr_ln541_2_fu_3194_p4;
wire   [31:0] or_ln557_1_fu_3260_p3;
wire   [31:0] or_ln557_2_fu_3274_p3;
wire   [31:0] xor_ln557_2_fu_3282_p2;
wire   [31:0] or_ln2_fu_3252_p3;
wire   [31:0] xor_ln557_3_fu_3288_p2;
wire   [31:0] add_ln557_fu_3294_p2;
wire   [31:0] xor_ln557_1_fu_3268_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_1to3;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_425;
reg    ap_condition_1940;
wire   [3:0] w0_fu_2131_p1;
wire   [3:0] w0_fu_2131_p3;
wire   [3:0] w0_fu_2131_p5;
wire   [3:0] w0_fu_2131_p7;
wire   [3:0] w0_fu_2131_p9;
wire   [3:0] w0_fu_2131_p11;
wire   [3:0] w0_fu_2131_p13;
wire   [3:0] w0_fu_2131_p15;
wire  signed [3:0] w0_fu_2131_p17;
wire  signed [3:0] w0_fu_2131_p19;
wire  signed [3:0] w0_fu_2131_p21;
wire  signed [3:0] w0_fu_2131_p23;
wire  signed [3:0] w0_fu_2131_p25;
wire  signed [3:0] w0_fu_2131_p27;
wire  signed [3:0] w0_fu_2131_p29;
wire  signed [3:0] w0_fu_2131_p31;
wire   [3:0] w1_fu_2209_p1;
wire   [3:0] w1_fu_2209_p3;
wire   [3:0] w1_fu_2209_p5;
wire   [3:0] w1_fu_2209_p7;
wire   [3:0] w1_fu_2209_p9;
wire   [3:0] w1_fu_2209_p11;
wire   [3:0] w1_fu_2209_p13;
wire   [3:0] w1_fu_2209_p15;
wire  signed [3:0] w1_fu_2209_p17;
wire  signed [3:0] w1_fu_2209_p19;
wire  signed [3:0] w1_fu_2209_p21;
wire  signed [3:0] w1_fu_2209_p23;
wire  signed [3:0] w1_fu_2209_p25;
wire  signed [3:0] w1_fu_2209_p27;
wire  signed [3:0] w1_fu_2209_p29;
wire  signed [3:0] w1_fu_2209_p31;
wire   [3:0] w9_fu_2287_p1;
wire   [3:0] w9_fu_2287_p3;
wire   [3:0] w9_fu_2287_p5;
wire   [3:0] w9_fu_2287_p7;
wire   [3:0] w9_fu_2287_p9;
wire   [3:0] w9_fu_2287_p11;
wire   [3:0] w9_fu_2287_p13;
wire   [3:0] w9_fu_2287_p15;
wire  signed [3:0] w9_fu_2287_p17;
wire  signed [3:0] w9_fu_2287_p19;
wire  signed [3:0] w9_fu_2287_p21;
wire  signed [3:0] w9_fu_2287_p23;
wire  signed [3:0] w9_fu_2287_p25;
wire  signed [3:0] w9_fu_2287_p27;
wire  signed [3:0] w9_fu_2287_p29;
wire  signed [3:0] w9_fu_2287_p31;
wire   [3:0] w14_fu_2365_p1;
wire   [3:0] w14_fu_2365_p3;
wire   [3:0] w14_fu_2365_p5;
wire   [3:0] w14_fu_2365_p7;
wire   [3:0] w14_fu_2365_p9;
wire   [3:0] w14_fu_2365_p11;
wire   [3:0] w14_fu_2365_p13;
wire   [3:0] w14_fu_2365_p15;
wire  signed [3:0] w14_fu_2365_p17;
wire  signed [3:0] w14_fu_2365_p19;
wire  signed [3:0] w14_fu_2365_p21;
wire  signed [3:0] w14_fu_2365_p23;
wire  signed [3:0] w14_fu_2365_p25;
wire  signed [3:0] w14_fu_2365_p27;
wire  signed [3:0] w14_fu_2365_p29;
wire  signed [3:0] w14_fu_2365_p31;
wire   [5:0] tmp_1_fu_2611_p1;
wire   [5:0] tmp_1_fu_2611_p3;
wire   [5:0] tmp_1_fu_2611_p5;
wire   [5:0] tmp_1_fu_2611_p7;
wire   [5:0] tmp_1_fu_2611_p9;
wire   [5:0] tmp_1_fu_2611_p11;
wire   [5:0] tmp_1_fu_2611_p13;
wire   [5:0] tmp_1_fu_2611_p15;
wire   [5:0] tmp_1_fu_2611_p17;
wire   [5:0] tmp_1_fu_2611_p19;
wire   [5:0] tmp_1_fu_2611_p21;
wire   [5:0] tmp_1_fu_2611_p23;
wire   [5:0] tmp_1_fu_2611_p25;
wire   [5:0] tmp_1_fu_2611_p27;
wire   [5:0] tmp_1_fu_2611_p29;
wire   [5:0] tmp_1_fu_2611_p31;
wire   [5:0] tmp_1_fu_2611_p33;
wire   [5:0] tmp_1_fu_2611_p35;
wire   [5:0] tmp_1_fu_2611_p37;
wire   [5:0] tmp_1_fu_2611_p39;
wire   [5:0] tmp_1_fu_2611_p41;
wire   [5:0] tmp_1_fu_2611_p43;
wire   [5:0] tmp_1_fu_2611_p45;
wire   [5:0] tmp_1_fu_2611_p47;
wire   [5:0] tmp_1_fu_2611_p49;
wire   [5:0] tmp_1_fu_2611_p51;
wire   [5:0] tmp_1_fu_2611_p53;
wire   [5:0] tmp_1_fu_2611_p55;
wire   [5:0] tmp_1_fu_2611_p57;
wire   [5:0] tmp_1_fu_2611_p59;
wire   [5:0] tmp_1_fu_2611_p61;
wire   [5:0] tmp_1_fu_2611_p63;
wire  signed [5:0] tmp_1_fu_2611_p65;
wire  signed [5:0] tmp_1_fu_2611_p67;
wire  signed [5:0] tmp_1_fu_2611_p69;
wire  signed [5:0] tmp_1_fu_2611_p71;
wire  signed [5:0] tmp_1_fu_2611_p73;
wire  signed [5:0] tmp_1_fu_2611_p75;
wire  signed [5:0] tmp_1_fu_2611_p77;
wire  signed [5:0] tmp_1_fu_2611_p79;
wire  signed [5:0] tmp_1_fu_2611_p81;
wire  signed [5:0] tmp_1_fu_2611_p83;
wire  signed [5:0] tmp_1_fu_2611_p85;
wire  signed [5:0] tmp_1_fu_2611_p87;
wire  signed [5:0] tmp_1_fu_2611_p89;
wire  signed [5:0] tmp_1_fu_2611_p91;
wire  signed [5:0] tmp_1_fu_2611_p93;
wire  signed [5:0] tmp_1_fu_2611_p95;
wire  signed [5:0] tmp_1_fu_2611_p97;
wire  signed [5:0] tmp_1_fu_2611_p99;
wire  signed [5:0] tmp_1_fu_2611_p101;
wire  signed [5:0] tmp_1_fu_2611_p103;
wire  signed [5:0] tmp_1_fu_2611_p105;
wire  signed [5:0] tmp_1_fu_2611_p107;
wire  signed [5:0] tmp_1_fu_2611_p109;
wire  signed [5:0] tmp_1_fu_2611_p111;
wire  signed [5:0] tmp_1_fu_2611_p113;
wire  signed [5:0] tmp_1_fu_2611_p115;
wire  signed [5:0] tmp_1_fu_2611_p117;
wire  signed [5:0] tmp_1_fu_2611_p119;
wire  signed [5:0] tmp_1_fu_2611_p121;
wire  signed [5:0] tmp_1_fu_2611_p123;
wire  signed [5:0] tmp_1_fu_2611_p125;
wire  signed [5:0] tmp_1_fu_2611_p127;
wire   [3:0] tmp_s_fu_2966_p1;
wire   [3:0] tmp_s_fu_2966_p3;
wire   [3:0] tmp_s_fu_2966_p5;
wire   [3:0] tmp_s_fu_2966_p7;
wire   [3:0] tmp_s_fu_2966_p9;
wire   [3:0] tmp_s_fu_2966_p11;
wire   [3:0] tmp_s_fu_2966_p13;
wire   [3:0] tmp_s_fu_2966_p15;
wire  signed [3:0] tmp_s_fu_2966_p17;
wire  signed [3:0] tmp_s_fu_2966_p19;
wire  signed [3:0] tmp_s_fu_2966_p21;
wire  signed [3:0] tmp_s_fu_2966_p23;
wire  signed [3:0] tmp_s_fu_2966_p25;
wire  signed [3:0] tmp_s_fu_2966_p27;
wire  signed [3:0] tmp_s_fu_2966_p29;
wire  signed [3:0] tmp_s_fu_2966_p31;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 d_1_fu_524 = 32'd0;
#0 g_1_fu_528 = 32'd0;
#0 h_1_fu_532 = 32'd0;
#0 tt_fu_536 = 7'd0;
#0 add_ln653_318_fu_540 = 32'd0;
#0 add_ln653_219_fu_544 = 32'd0;
#0 add_ln653_120_fu_548 = 32'd0;
#0 add_ln65321_fu_552 = 32'd0;
#0 add_ln652_322_fu_556 = 32'd0;
#0 add_ln652_223_fu_560 = 32'd0;
#0 add_ln652_124_fu_564 = 32'd0;
#0 add_ln65225_fu_568 = 32'd0;
#0 d_2_fu_572 = 32'd0;
#0 c_1_fu_576 = 32'd0;
#0 b_1_fu_580 = 32'd0;
#0 f_1_fu_584 = 32'd0;
#0 h_2_fu_588 = 32'd0;
#0 W_fu_592 = 32'd0;
#0 W_16_fu_596 = 32'd0;
#0 W_17_fu_600 = 32'd0;
#0 W_18_fu_604 = 32'd0;
#0 W_19_fu_608 = 32'd0;
#0 W_20_fu_612 = 32'd0;
#0 W_21_fu_616 = 32'd0;
#0 W_22_fu_620 = 32'd0;
#0 W_23_fu_624 = 32'd0;
#0 W_24_fu_628 = 32'd0;
#0 W_25_fu_632 = 32'd0;
#0 W_26_fu_636 = 32'd0;
#0 W_27_fu_640 = 32'd0;
#0 W_28_fu_644 = 32'd0;
#0 W_29_fu_648 = 32'd0;
#0 W_30_fu_652 = 32'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) test_hmac_sha256_sparsemux_33_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_33_4_32_1_1_U48(
    .din0(ap_phi_mux_W17_phi_fu_769_p4),
    .din1(ap_phi_mux_W_116_phi_fu_779_p4),
    .din2(ap_phi_mux_W_214_phi_fu_789_p4),
    .din3(ap_phi_mux_W_313_phi_fu_799_p4),
    .din4(ap_phi_mux_W_412_phi_fu_809_p4),
    .din5(ap_phi_mux_W_511_phi_fu_819_p4),
    .din6(ap_phi_mux_W_610_phi_fu_829_p4),
    .din7(ap_phi_mux_W_79_phi_fu_839_p4),
    .din8(ap_phi_mux_W_88_phi_fu_849_p4),
    .din9(ap_phi_mux_W_97_phi_fu_859_p4),
    .din10(ap_phi_mux_W_106_phi_fu_869_p4),
    .din11(ap_phi_mux_W_115_phi_fu_879_p4),
    .din12(ap_phi_mux_W_124_phi_fu_889_p4),
    .din13(ap_phi_mux_W_133_phi_fu_899_p4),
    .din14(ap_phi_mux_W_142_phi_fu_909_p4),
    .din15(ap_phi_mux_W_151_phi_fu_919_p4),
    .def(w0_fu_2131_p33),
    .sel(idx_fu_2113_p1),
    .dout(w0_fu_2131_p35)
);

(* dissolve_hierarchy = "yes" *) test_hmac_sha256_sparsemux_33_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_33_4_32_1_1_U49(
    .din0(ap_phi_mux_W17_phi_fu_769_p4),
    .din1(ap_phi_mux_W_116_phi_fu_779_p4),
    .din2(ap_phi_mux_W_214_phi_fu_789_p4),
    .din3(ap_phi_mux_W_313_phi_fu_799_p4),
    .din4(ap_phi_mux_W_412_phi_fu_809_p4),
    .din5(ap_phi_mux_W_511_phi_fu_819_p4),
    .din6(ap_phi_mux_W_610_phi_fu_829_p4),
    .din7(ap_phi_mux_W_79_phi_fu_839_p4),
    .din8(ap_phi_mux_W_88_phi_fu_849_p4),
    .din9(ap_phi_mux_W_97_phi_fu_859_p4),
    .din10(ap_phi_mux_W_106_phi_fu_869_p4),
    .din11(ap_phi_mux_W_115_phi_fu_879_p4),
    .din12(ap_phi_mux_W_124_phi_fu_889_p4),
    .din13(ap_phi_mux_W_133_phi_fu_899_p4),
    .din14(ap_phi_mux_W_142_phi_fu_909_p4),
    .din15(ap_phi_mux_W_151_phi_fu_919_p4),
    .def(w1_fu_2209_p33),
    .sel(w1_fu_2209_p34),
    .dout(w1_fu_2209_p35)
);

(* dissolve_hierarchy = "yes" *) test_hmac_sha256_sparsemux_33_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_33_4_32_1_1_U50(
    .din0(ap_phi_mux_W17_phi_fu_769_p4),
    .din1(ap_phi_mux_W_116_phi_fu_779_p4),
    .din2(ap_phi_mux_W_214_phi_fu_789_p4),
    .din3(ap_phi_mux_W_313_phi_fu_799_p4),
    .din4(ap_phi_mux_W_412_phi_fu_809_p4),
    .din5(ap_phi_mux_W_511_phi_fu_819_p4),
    .din6(ap_phi_mux_W_610_phi_fu_829_p4),
    .din7(ap_phi_mux_W_79_phi_fu_839_p4),
    .din8(ap_phi_mux_W_88_phi_fu_849_p4),
    .din9(ap_phi_mux_W_97_phi_fu_859_p4),
    .din10(ap_phi_mux_W_106_phi_fu_869_p4),
    .din11(ap_phi_mux_W_115_phi_fu_879_p4),
    .din12(ap_phi_mux_W_124_phi_fu_889_p4),
    .din13(ap_phi_mux_W_133_phi_fu_899_p4),
    .din14(ap_phi_mux_W_142_phi_fu_909_p4),
    .din15(ap_phi_mux_W_151_phi_fu_919_p4),
    .def(w9_fu_2287_p33),
    .sel(w9_fu_2287_p34),
    .dout(w9_fu_2287_p35)
);

(* dissolve_hierarchy = "yes" *) test_hmac_sha256_sparsemux_33_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_33_4_32_1_1_U51(
    .din0(ap_phi_mux_W17_phi_fu_769_p4),
    .din1(ap_phi_mux_W_116_phi_fu_779_p4),
    .din2(ap_phi_mux_W_214_phi_fu_789_p4),
    .din3(ap_phi_mux_W_313_phi_fu_799_p4),
    .din4(ap_phi_mux_W_412_phi_fu_809_p4),
    .din5(ap_phi_mux_W_511_phi_fu_819_p4),
    .din6(ap_phi_mux_W_610_phi_fu_829_p4),
    .din7(ap_phi_mux_W_79_phi_fu_839_p4),
    .din8(ap_phi_mux_W_88_phi_fu_849_p4),
    .din9(ap_phi_mux_W_97_phi_fu_859_p4),
    .din10(ap_phi_mux_W_106_phi_fu_869_p4),
    .din11(ap_phi_mux_W_115_phi_fu_879_p4),
    .din12(ap_phi_mux_W_124_phi_fu_889_p4),
    .din13(ap_phi_mux_W_133_phi_fu_899_p4),
    .din14(ap_phi_mux_W_142_phi_fu_909_p4),
    .din15(ap_phi_mux_W_151_phi_fu_919_p4),
    .def(w14_fu_2365_p33),
    .sel(w14_fu_2365_p34),
    .dout(w14_fu_2365_p35)
);

(* dissolve_hierarchy = "yes" *) test_hmac_sha256_sparsemux_129_6_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 32 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 32 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 32 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 32 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 32 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 32 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 32 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 32 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 32 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 32 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 32 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 32 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 32 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 32 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 32 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 32 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 32 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 32 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 32 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 32 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 32 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 32 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 32 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 32 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 32 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 32 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 32 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 32 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 32 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 32 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 32 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 32 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 32 ),
    .CASE48( 6'h30 ),
    .din48_WIDTH( 32 ),
    .CASE49( 6'h31 ),
    .din49_WIDTH( 32 ),
    .CASE50( 6'h32 ),
    .din50_WIDTH( 32 ),
    .CASE51( 6'h33 ),
    .din51_WIDTH( 32 ),
    .CASE52( 6'h34 ),
    .din52_WIDTH( 32 ),
    .CASE53( 6'h35 ),
    .din53_WIDTH( 32 ),
    .CASE54( 6'h36 ),
    .din54_WIDTH( 32 ),
    .CASE55( 6'h37 ),
    .din55_WIDTH( 32 ),
    .CASE56( 6'h38 ),
    .din56_WIDTH( 32 ),
    .CASE57( 6'h39 ),
    .din57_WIDTH( 32 ),
    .CASE58( 6'h3A ),
    .din58_WIDTH( 32 ),
    .CASE59( 6'h3B ),
    .din59_WIDTH( 32 ),
    .CASE60( 6'h3C ),
    .din60_WIDTH( 32 ),
    .CASE61( 6'h3D ),
    .din61_WIDTH( 32 ),
    .CASE62( 6'h3E ),
    .din62_WIDTH( 32 ),
    .CASE63( 6'h3F ),
    .din63_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
sparsemux_129_6_32_1_1_U52(
    .din0(32'd1116352408),
    .din1(32'd1899447441),
    .din2(32'd3049323471),
    .din3(32'd3921009573),
    .din4(32'd961987163),
    .din5(32'd1508970993),
    .din6(32'd2453635748),
    .din7(32'd2870763221),
    .din8(32'd3624381080),
    .din9(32'd310598401),
    .din10(32'd607225278),
    .din11(32'd1426881987),
    .din12(32'd1925078388),
    .din13(32'd2162078206),
    .din14(32'd2614888103),
    .din15(32'd3248222580),
    .din16(32'd3835390401),
    .din17(32'd4022224774),
    .din18(32'd264347078),
    .din19(32'd604807628),
    .din20(32'd770255983),
    .din21(32'd1249150122),
    .din22(32'd1555081692),
    .din23(32'd1996064986),
    .din24(32'd2554220882),
    .din25(32'd2821834349),
    .din26(32'd2952996808),
    .din27(32'd3210313671),
    .din28(32'd3336571891),
    .din29(32'd3584528711),
    .din30(32'd113926993),
    .din31(32'd338241895),
    .din32(32'd666307205),
    .din33(32'd773529912),
    .din34(32'd1294757372),
    .din35(32'd1396182291),
    .din36(32'd1695183700),
    .din37(32'd1986661051),
    .din38(32'd2177026350),
    .din39(32'd2456956037),
    .din40(32'd2730485921),
    .din41(32'd2820302411),
    .din42(32'd3259730800),
    .din43(32'd3345764771),
    .din44(32'd3516065817),
    .din45(32'd3600352804),
    .din46(32'd4094571909),
    .din47(32'd275423344),
    .din48(32'd430227734),
    .din49(32'd506948616),
    .din50(32'd659060556),
    .din51(32'd883997877),
    .din52(32'd958139571),
    .din53(32'd1322822218),
    .din54(32'd1537002063),
    .din55(32'd1747873779),
    .din56(32'd1955562222),
    .din57(32'd2024104815),
    .din58(32'd2227730452),
    .din59(32'd2361852424),
    .din60(32'd2428436474),
    .din61(32'd2756734187),
    .din62(32'd3204031479),
    .din63(32'd3329325298),
    .def(tmp_1_fu_2611_p129),
    .sel(trunc_ln636_reg_3773),
    .dout(tmp_1_fu_2611_p131)
);

(* dissolve_hierarchy = "yes" *) test_hmac_sha256_sparsemux_33_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h7 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h8 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'h9 ),
    .din9_WIDTH( 32 ),
    .CASE10( 4'hA ),
    .din10_WIDTH( 32 ),
    .CASE11( 4'hB ),
    .din11_WIDTH( 32 ),
    .CASE12( 4'hC ),
    .din12_WIDTH( 32 ),
    .CASE13( 4'hD ),
    .din13_WIDTH( 32 ),
    .CASE14( 4'hE ),
    .din14_WIDTH( 32 ),
    .CASE15( 4'hF ),
    .din15_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_33_4_32_1_1_U53(
    .din0(W_33_reg_1766),
    .din1(W_34_reg_1710),
    .din2(W_35_reg_1654),
    .din3(W_36_reg_1598),
    .din4(W_37_reg_1542),
    .din5(W_38_reg_1486),
    .din6(W_39_reg_1430),
    .din7(W_40_reg_1374),
    .din8(W_41_reg_1318),
    .din9(W_42_reg_1262),
    .din10(W_43_reg_1206),
    .din11(W_44_reg_1150),
    .din12(W_45_reg_1094),
    .din13(W_46_reg_1038),
    .din14(W_47_reg_982),
    .din15(W_48_reg_926),
    .def(tmp_s_fu_2966_p33),
    .sel(idx_reg_3778),
    .dout(tmp_s_fu_2966_p35)
);

test_hmac_sha256_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage1),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_exit_pp0_iter2_stage1) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W17_reg_766 <= W_fu_592;
        end else if ((1'b1 == 1'b1)) begin
            W17_reg_766 <= ap_phi_reg_pp0_iter1_W17_reg_766;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_106_reg_866 <= W_25_fu_632;
        end else if ((1'b1 == 1'b1)) begin
            W_106_reg_866 <= ap_phi_reg_pp0_iter1_W_106_reg_866;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_115_reg_876 <= W_26_fu_636;
        end else if ((1'b1 == 1'b1)) begin
            W_115_reg_876 <= ap_phi_reg_pp0_iter1_W_115_reg_876;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_116_reg_776 <= W_16_fu_596;
        end else if ((1'b1 == 1'b1)) begin
            W_116_reg_776 <= ap_phi_reg_pp0_iter1_W_116_reg_776;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_124_reg_886 <= W_27_fu_640;
        end else if ((1'b1 == 1'b1)) begin
            W_124_reg_886 <= ap_phi_reg_pp0_iter1_W_124_reg_886;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_133_reg_896 <= W_28_fu_644;
        end else if ((1'b1 == 1'b1)) begin
            W_133_reg_896 <= ap_phi_reg_pp0_iter1_W_133_reg_896;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_142_reg_906 <= W_29_fu_648;
        end else if ((1'b1 == 1'b1)) begin
            W_142_reg_906 <= ap_phi_reg_pp0_iter1_W_142_reg_906;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_151_reg_916 <= W_30_fu_652;
        end else if ((1'b1 == 1'b1)) begin
            W_151_reg_916 <= ap_phi_reg_pp0_iter1_W_151_reg_916;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_214_reg_786 <= W_17_fu_600;
        end else if ((1'b1 == 1'b1)) begin
            W_214_reg_786 <= ap_phi_reg_pp0_iter1_W_214_reg_786;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_313_reg_796 <= W_18_fu_604;
        end else if ((1'b1 == 1'b1)) begin
            W_313_reg_796 <= ap_phi_reg_pp0_iter1_W_313_reg_796;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_33_reg_1766 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & 
    (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_33_reg_1766 <= W17_reg_766;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_33_reg_1766 <= ap_phi_reg_pp0_iter1_W_33_reg_1766;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_34_reg_1710 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & 
    (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_34_reg_1710 <= W_116_reg_776;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_34_reg_1710 <= ap_phi_reg_pp0_iter1_W_34_reg_1710;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_35_reg_1654 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & 
    (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_35_reg_1654 <= W_214_reg_786;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_35_reg_1654 <= ap_phi_reg_pp0_iter1_W_35_reg_1654;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_36_reg_1598 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & 
    (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_36_reg_1598 <= W_313_reg_796;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_36_reg_1598 <= ap_phi_reg_pp0_iter1_W_36_reg_1598;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_37_reg_1542 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & 
    (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_37_reg_1542 <= W_412_reg_806;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_37_reg_1542 <= ap_phi_reg_pp0_iter1_W_37_reg_1542;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_38_reg_1486 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & 
    (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_38_reg_1486 <= W_511_reg_816;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_38_reg_1486 <= ap_phi_reg_pp0_iter1_W_38_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_39_reg_1430 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & 
    (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_39_reg_1430 <= W_610_reg_826;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_39_reg_1430 <= ap_phi_reg_pp0_iter1_W_39_reg_1430;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_40_reg_1374 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & 
    (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_40_reg_1374 <= W_79_reg_836;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_40_reg_1374 <= ap_phi_reg_pp0_iter1_W_40_reg_1374;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_412_reg_806 <= W_19_fu_608;
        end else if ((1'b1 == 1'b1)) begin
            W_412_reg_806 <= ap_phi_reg_pp0_iter1_W_412_reg_806;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_41_reg_1318 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & 
    (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_41_reg_1318 <= W_88_reg_846;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_41_reg_1318 <= ap_phi_reg_pp0_iter1_W_41_reg_1318;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_42_reg_1262 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & 
    (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_42_reg_1262 <= W_97_reg_856;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_42_reg_1262 <= ap_phi_reg_pp0_iter1_W_42_reg_1262;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_43_reg_1206 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 
    == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_43_reg_1206 <= W_106_reg_866;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_43_reg_1206 <= ap_phi_reg_pp0_iter1_W_43_reg_1206;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_44_reg_1150 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 
    == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_44_reg_1150 <= W_115_reg_876;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_44_reg_1150 <= ap_phi_reg_pp0_iter1_W_44_reg_1150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_45_reg_1094 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 
    == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_45_reg_1094 <= W_124_reg_886;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_45_reg_1094 <= ap_phi_reg_pp0_iter1_W_45_reg_1094;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_46_reg_1038 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 
    == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_46_reg_1038 <= W_133_reg_896;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_46_reg_1038 <= ap_phi_reg_pp0_iter1_W_46_reg_1038;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_47_reg_982 <= W_71_fu_2587_p2;
    end else if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & 
    (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_47_reg_982 <= W_142_reg_906;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_47_reg_982 <= ap_phi_reg_pp0_iter1_W_47_reg_982;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 
    == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_48_reg_926 <= W_151_reg_916;
    end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_48_reg_926 <= W_71_fu_2587_p2;
    end else if (((~(icmp_ln636_reg_3685_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        W_48_reg_926 <= ap_phi_reg_pp0_iter1_W_48_reg_926;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_511_reg_816 <= W_20_fu_612;
        end else if ((1'b1 == 1'b1)) begin
            W_511_reg_816 <= ap_phi_reg_pp0_iter1_W_511_reg_816;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_610_reg_826 <= W_21_fu_616;
        end else if ((1'b1 == 1'b1)) begin
            W_610_reg_826 <= ap_phi_reg_pp0_iter1_W_610_reg_826;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_79_reg_836 <= W_22_fu_620;
        end else if ((1'b1 == 1'b1)) begin
            W_79_reg_836 <= ap_phi_reg_pp0_iter1_W_79_reg_836;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_88_reg_846 <= W_23_fu_624;
        end else if ((1'b1 == 1'b1)) begin
            W_88_reg_846 <= ap_phi_reg_pp0_iter1_W_88_reg_846;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_425)) begin
        if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
            W_97_reg_856 <= W_24_fu_628;
        end else if ((1'b1 == 1'b1)) begin
            W_97_reg_856 <= ap_phi_reg_pp0_iter1_W_97_reg_856;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W17_reg_766 <= W_31_fu_1887_p1;
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W17_reg_766 <= ap_phi_reg_pp0_iter0_W17_reg_766;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_106_reg_866 <= {{blk_strm_dout[351:320]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_106_reg_866 <= ap_phi_reg_pp0_iter0_W_106_reg_866;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_115_reg_876 <= {{blk_strm_dout[383:352]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_115_reg_876 <= ap_phi_reg_pp0_iter0_W_115_reg_876;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_116_reg_776 <= {{blk_strm_dout[63:32]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_116_reg_776 <= ap_phi_reg_pp0_iter0_W_116_reg_776;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_124_reg_886 <= {{blk_strm_dout[415:384]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_124_reg_886 <= ap_phi_reg_pp0_iter0_W_124_reg_886;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_133_reg_896 <= {{blk_strm_dout[447:416]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_133_reg_896 <= ap_phi_reg_pp0_iter0_W_133_reg_896;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_142_reg_906 <= {{blk_strm_dout[479:448]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_142_reg_906 <= ap_phi_reg_pp0_iter0_W_142_reg_906;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_151_reg_916 <= {{blk_strm_dout[511:480]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_151_reg_916 <= ap_phi_reg_pp0_iter0_W_151_reg_916;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_214_reg_786 <= {{blk_strm_dout[95:64]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_214_reg_786 <= ap_phi_reg_pp0_iter0_W_214_reg_786;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_313_reg_796 <= {{blk_strm_dout[127:96]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_313_reg_796 <= ap_phi_reg_pp0_iter0_W_313_reg_796;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_33_reg_1766 <= ap_phi_mux_W17_phi_fu_769_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_33_reg_1766 <= ap_phi_reg_pp0_iter0_W_33_reg_1766;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_34_reg_1710 <= ap_phi_mux_W_116_phi_fu_779_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_34_reg_1710 <= ap_phi_reg_pp0_iter0_W_34_reg_1710;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_35_reg_1654 <= ap_phi_mux_W_214_phi_fu_789_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_35_reg_1654 <= ap_phi_reg_pp0_iter0_W_35_reg_1654;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_36_reg_1598 <= ap_phi_mux_W_313_phi_fu_799_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_36_reg_1598 <= ap_phi_reg_pp0_iter0_W_36_reg_1598;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_37_reg_1542 <= ap_phi_mux_W_412_phi_fu_809_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_37_reg_1542 <= ap_phi_reg_pp0_iter0_W_37_reg_1542;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_38_reg_1486 <= ap_phi_mux_W_511_phi_fu_819_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_38_reg_1486 <= ap_phi_reg_pp0_iter0_W_38_reg_1486;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_39_reg_1430 <= ap_phi_mux_W_610_phi_fu_829_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_39_reg_1430 <= ap_phi_reg_pp0_iter0_W_39_reg_1430;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_40_reg_1374 <= ap_phi_mux_W_79_phi_fu_839_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_40_reg_1374 <= ap_phi_reg_pp0_iter0_W_40_reg_1374;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_412_reg_806 <= {{blk_strm_dout[159:128]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_412_reg_806 <= ap_phi_reg_pp0_iter0_W_412_reg_806;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_41_reg_1318 <= ap_phi_mux_W_88_phi_fu_849_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_41_reg_1318 <= ap_phi_reg_pp0_iter0_W_41_reg_1318;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_42_reg_1262 <= ap_phi_mux_W_97_phi_fu_859_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_42_reg_1262 <= ap_phi_reg_pp0_iter0_W_42_reg_1262;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_43_reg_1206 <= ap_phi_mux_W_106_phi_fu_869_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_43_reg_1206 <= ap_phi_reg_pp0_iter0_W_43_reg_1206;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_44_reg_1150 <= ap_phi_mux_W_115_phi_fu_879_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_44_reg_1150 <= ap_phi_reg_pp0_iter0_W_44_reg_1150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_45_reg_1094 <= ap_phi_mux_W_124_phi_fu_889_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_45_reg_1094 <= ap_phi_reg_pp0_iter0_W_45_reg_1094;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_46_reg_1038 <= ap_phi_mux_W_133_phi_fu_899_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_46_reg_1038 <= ap_phi_reg_pp0_iter0_W_46_reg_1038;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_47_reg_982 <= ap_phi_mux_W_142_phi_fu_909_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_47_reg_982 <= ap_phi_reg_pp0_iter0_W_47_reg_982;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685 == 1'd0) & (icmp_ln641_fu_2125_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_W_48_reg_926 <= ap_phi_mux_W_151_phi_fu_919_p4;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_phi_reg_pp0_iter1_W_48_reg_926 <= ap_phi_reg_pp0_iter0_W_48_reg_926;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_511_reg_816 <= {{blk_strm_dout[191:160]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_511_reg_816 <= ap_phi_reg_pp0_iter0_W_511_reg_816;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_610_reg_826 <= {{blk_strm_dout[223:192]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_610_reg_826 <= ap_phi_reg_pp0_iter0_W_610_reg_826;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_79_reg_836 <= {{blk_strm_dout[255:224]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_79_reg_836 <= ap_phi_reg_pp0_iter0_W_79_reg_836;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_88_reg_846 <= {{blk_strm_dout[287:256]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_88_reg_846 <= ap_phi_reg_pp0_iter0_W_88_reg_846;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        if ((1'b1 == ap_condition_1940)) begin
            ap_phi_reg_pp0_iter1_W_97_reg_856 <= {{blk_strm_dout[319:288]}};
        end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0))) begin
            ap_phi_reg_pp0_iter1_W_97_reg_856 <= ap_phi_reg_pp0_iter0_W_97_reg_856;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            b_1_fu_580 <= a;
        end else if ((ap_enable_reg_pp0_iter3 == 1'b1)) begin
            b_1_fu_580 <= a_2_reg_3824;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_1_fu_576 <= b;
    end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        c_1_fu_576 <= b_1_fu_580;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_1_fu_524 <= d;
    end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d_1_fu_524 <= d_2_fu_572;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_2_fu_572 <= c;
    end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        d_2_fu_572 <= c_1_fu_576;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        f_1_fu_584 <= e_s;
    end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        f_1_fu_584 <= e_2_fu_3228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        g_1_fu_528 <= f;
    end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        g_1_fu_528 <= f_2_reg_3807;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            h_1_fu_532 <= h;
        end else if (((icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            h_1_fu_532 <= h_2_fu_588;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        h_2_fu_588 <= g;
    end else if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        h_2_fu_588 <= g_1_fu_528;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tt_fu_536 <= 7'd0;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tt_fu_536 <= add_ln636_fu_1882_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        W_16_fu_596 <= ap_phi_mux_W_34_phi_fu_1713_p34;
        W_17_fu_600 <= ap_phi_mux_W_35_phi_fu_1657_p34;
        W_18_fu_604 <= ap_phi_mux_W_36_phi_fu_1601_p34;
        W_19_fu_608 <= ap_phi_mux_W_37_phi_fu_1545_p34;
        W_20_fu_612 <= ap_phi_mux_W_38_phi_fu_1489_p34;
        W_21_fu_616 <= ap_phi_mux_W_39_phi_fu_1433_p34;
        W_22_fu_620 <= ap_phi_mux_W_40_phi_fu_1377_p34;
        W_23_fu_624 <= ap_phi_mux_W_41_phi_fu_1321_p34;
        W_24_fu_628 <= ap_phi_mux_W_42_phi_fu_1265_p34;
        W_25_fu_632 <= ap_phi_mux_W_43_phi_fu_1209_p34;
        W_26_fu_636 <= ap_phi_mux_W_44_phi_fu_1153_p34;
        W_27_fu_640 <= ap_phi_mux_W_45_phi_fu_1097_p34;
        W_28_fu_644 <= ap_phi_mux_W_46_phi_fu_1041_p34;
        W_29_fu_648 <= ap_phi_mux_W_47_phi_fu_985_p34;
        W_30_fu_652 <= ap_phi_mux_W_48_phi_fu_929_p34;
        W_fu_592 <= ap_phi_mux_W_33_phi_fu_1769_p34;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        a_2_reg_3824 <= a_2_fu_3300_p2;
        add_ln546_2_reg_3802 <= add_ln546_2_fu_2874_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln530_1_reg_3797 <= add_ln530_1_fu_2577_p2;
        add_ln546_1_reg_3819 <= add_ln546_1_fu_3120_p2;
        f_2_reg_3807 <= f_1_fu_584;
        first_iter_0_reg_3689 <= first_iter_0_fu_1876_p2;
        h_3_reg_3813 <= h_2_fu_588;
        icmp_ln636_reg_3685 <= icmp_ln636_fu_1870_p2;
        icmp_ln636_reg_3685_pp0_iter1_reg <= icmp_ln636_reg_3685;
        icmp_ln636_reg_3685_pp0_iter2_reg <= icmp_ln636_reg_3685_pp0_iter1_reg;
        icmp_ln641_reg_3783 <= icmp_ln641_fu_2125_p2;
        idx_reg_3778 <= idx_fu_2113_p1;
        trunc_ln636_reg_3773 <= trunc_ln636_fu_2110_p1;
        tt_1_reg_3677 <= ap_sig_allocacmp_tt_1;
        w0_reg_3787 <= w0_fu_2131_p35;
        xor_ln530_3_reg_3792 <= xor_ln530_3_fu_2571_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln65225_fu_568 <= add_ln652_fu_3385_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln652_124_fu_564 <= add_ln652_1_fu_3306_p2;
        add_ln652_223_fu_560 <= add_ln652_2_fu_3311_p2;
        add_ln652_322_fu_556 <= add_ln652_3_fu_3316_p2;
        add_ln65321_fu_552 <= add_ln653_fu_3321_p2;
        add_ln653_219_fu_544 <= add_ln653_2_fu_3326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln653_120_fu_548 <= add_ln653_1_fu_3126_p2;
        add_ln653_318_fu_540 <= add_ln653_3_fu_3131_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln65225_out_ap_vld = 1'b1;
    end else begin
        add_ln65225_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln652_124_out_ap_vld = 1'b1;
    end else begin
        add_ln652_124_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln652_223_out_ap_vld = 1'b1;
    end else begin
        add_ln652_223_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln652_322_out_ap_vld = 1'b1;
    end else begin
        add_ln652_322_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln65321_out_ap_vld = 1'b1;
    end else begin
        add_ln65321_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln653_120_out_ap_vld = 1'b1;
    end else begin
        add_ln653_120_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln653_219_out_ap_vld = 1'b1;
    end else begin
        add_ln653_219_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln653_318_out_ap_vld = 1'b1;
    end else begin
        add_ln653_318_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln636_reg_3685 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone) & (icmp_ln636_reg_3685_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_condition_exit_pp0_iter2_stage1 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter2_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to3 = 1'b1;
    end else begin
        ap_idle_pp0_1to3 = 1'b0;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W17_phi_fu_769_p4 = W_fu_592;
    end else begin
        ap_phi_mux_W17_phi_fu_769_p4 = ap_phi_reg_pp0_iter1_W17_reg_766;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_106_phi_fu_869_p4 = W_25_fu_632;
    end else begin
        ap_phi_mux_W_106_phi_fu_869_p4 = ap_phi_reg_pp0_iter1_W_106_reg_866;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_115_phi_fu_879_p4 = W_26_fu_636;
    end else begin
        ap_phi_mux_W_115_phi_fu_879_p4 = ap_phi_reg_pp0_iter1_W_115_reg_876;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_116_phi_fu_779_p4 = W_16_fu_596;
    end else begin
        ap_phi_mux_W_116_phi_fu_779_p4 = ap_phi_reg_pp0_iter1_W_116_reg_776;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_124_phi_fu_889_p4 = W_27_fu_640;
    end else begin
        ap_phi_mux_W_124_phi_fu_889_p4 = ap_phi_reg_pp0_iter1_W_124_reg_886;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_133_phi_fu_899_p4 = W_28_fu_644;
    end else begin
        ap_phi_mux_W_133_phi_fu_899_p4 = ap_phi_reg_pp0_iter1_W_133_reg_896;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_142_phi_fu_909_p4 = W_29_fu_648;
    end else begin
        ap_phi_mux_W_142_phi_fu_909_p4 = ap_phi_reg_pp0_iter1_W_142_reg_906;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_151_phi_fu_919_p4 = W_30_fu_652;
    end else begin
        ap_phi_mux_W_151_phi_fu_919_p4 = ap_phi_reg_pp0_iter1_W_151_reg_916;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_214_phi_fu_789_p4 = W_17_fu_600;
    end else begin
        ap_phi_mux_W_214_phi_fu_789_p4 = ap_phi_reg_pp0_iter1_W_214_reg_786;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_313_phi_fu_799_p4 = W_18_fu_604;
    end else begin
        ap_phi_mux_W_313_phi_fu_799_p4 = ap_phi_reg_pp0_iter1_W_313_reg_796;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_33_phi_fu_1769_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_33_phi_fu_1769_p34 = W17_reg_766;
    end else begin
        ap_phi_mux_W_33_phi_fu_1769_p34 = ap_phi_reg_pp0_iter1_W_33_reg_1766;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_34_phi_fu_1713_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_34_phi_fu_1713_p34 = W_116_reg_776;
    end else begin
        ap_phi_mux_W_34_phi_fu_1713_p34 = ap_phi_reg_pp0_iter1_W_34_reg_1710;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_35_phi_fu_1657_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_35_phi_fu_1657_p34 = W_214_reg_786;
    end else begin
        ap_phi_mux_W_35_phi_fu_1657_p34 = ap_phi_reg_pp0_iter1_W_35_reg_1654;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_36_phi_fu_1601_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_36_phi_fu_1601_p34 = W_313_reg_796;
    end else begin
        ap_phi_mux_W_36_phi_fu_1601_p34 = ap_phi_reg_pp0_iter1_W_36_reg_1598;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_37_phi_fu_1545_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_37_phi_fu_1545_p34 = W_412_reg_806;
    end else begin
        ap_phi_mux_W_37_phi_fu_1545_p34 = ap_phi_reg_pp0_iter1_W_37_reg_1542;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_38_phi_fu_1489_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_38_phi_fu_1489_p34 = W_511_reg_816;
    end else begin
        ap_phi_mux_W_38_phi_fu_1489_p34 = ap_phi_reg_pp0_iter1_W_38_reg_1486;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_39_phi_fu_1433_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_39_phi_fu_1433_p34 = W_610_reg_826;
    end else begin
        ap_phi_mux_W_39_phi_fu_1433_p34 = ap_phi_reg_pp0_iter1_W_39_reg_1430;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_40_phi_fu_1377_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_40_phi_fu_1377_p34 = W_79_reg_836;
    end else begin
        ap_phi_mux_W_40_phi_fu_1377_p34 = ap_phi_reg_pp0_iter1_W_40_reg_1374;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_412_phi_fu_809_p4 = W_19_fu_608;
    end else begin
        ap_phi_mux_W_412_phi_fu_809_p4 = ap_phi_reg_pp0_iter1_W_412_reg_806;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_41_phi_fu_1321_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_41_phi_fu_1321_p34 = W_88_reg_846;
    end else begin
        ap_phi_mux_W_41_phi_fu_1321_p34 = ap_phi_reg_pp0_iter1_W_41_reg_1318;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_42_phi_fu_1265_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_42_phi_fu_1265_p34 = W_97_reg_856;
    end else begin
        ap_phi_mux_W_42_phi_fu_1265_p34 = ap_phi_reg_pp0_iter1_W_42_reg_1262;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_43_phi_fu_1209_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_43_phi_fu_1209_p34 = W_106_reg_866;
    end else begin
        ap_phi_mux_W_43_phi_fu_1209_p34 = ap_phi_reg_pp0_iter1_W_43_reg_1206;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_44_phi_fu_1153_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_44_phi_fu_1153_p34 = W_115_reg_876;
    end else begin
        ap_phi_mux_W_44_phi_fu_1153_p34 = ap_phi_reg_pp0_iter1_W_44_reg_1150;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_45_phi_fu_1097_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_45_phi_fu_1097_p34 = W_124_reg_886;
    end else begin
        ap_phi_mux_W_45_phi_fu_1097_p34 = ap_phi_reg_pp0_iter1_W_45_reg_1094;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_46_phi_fu_1041_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_46_phi_fu_1041_p34 = W_133_reg_896;
    end else begin
        ap_phi_mux_W_46_phi_fu_1041_p34 = ap_phi_reg_pp0_iter1_W_46_reg_1038;
    end
end

always @ (*) begin
    if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_47_phi_fu_985_p34 = W_71_fu_2587_p2;
    end else if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_47_phi_fu_985_p34 = W_142_reg_906;
    end else begin
        ap_phi_mux_W_47_phi_fu_985_p34 = ap_phi_reg_pp0_iter1_W_47_reg_982;
    end
end

always @ (*) begin
    if ((((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd14) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd0) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd1) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd2) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd3) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd4) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd5) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd6) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd7) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd8) & (icmp_ln636_reg_3685_pp0_iter1_reg 
    == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd9) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd10) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd11) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd12) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)) | ((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd13) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0)))) begin
        ap_phi_mux_W_48_phi_fu_929_p34 = W_151_reg_916;
    end else if (((icmp_ln641_reg_3783 == 1'd0) & (idx_reg_3778 == 4'd15) & (icmp_ln636_reg_3685_pp0_iter1_reg == 1'd0))) begin
        ap_phi_mux_W_48_phi_fu_929_p34 = W_71_fu_2587_p2;
    end else begin
        ap_phi_mux_W_48_phi_fu_929_p34 = ap_phi_reg_pp0_iter1_W_48_reg_926;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_511_phi_fu_819_p4 = W_20_fu_612;
    end else begin
        ap_phi_mux_W_511_phi_fu_819_p4 = ap_phi_reg_pp0_iter1_W_511_reg_816;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_610_phi_fu_829_p4 = W_21_fu_616;
    end else begin
        ap_phi_mux_W_610_phi_fu_829_p4 = ap_phi_reg_pp0_iter1_W_610_reg_826;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_79_phi_fu_839_p4 = W_22_fu_620;
    end else begin
        ap_phi_mux_W_79_phi_fu_839_p4 = ap_phi_reg_pp0_iter1_W_79_reg_836;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_88_phi_fu_849_p4 = W_23_fu_624;
    end else begin
        ap_phi_mux_W_88_phi_fu_849_p4 = ap_phi_reg_pp0_iter1_W_88_reg_846;
    end
end

always @ (*) begin
    if (((first_iter_0_reg_3689 == 1'd0) & (icmp_ln636_reg_3685 == 1'd0))) begin
        ap_phi_mux_W_97_phi_fu_859_p4 = W_24_fu_628;
    end else begin
        ap_phi_mux_W_97_phi_fu_859_p4 = ap_phi_reg_pp0_iter1_W_97_reg_856;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_subdone) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_tt_1 = 7'd0;
    end else begin
        ap_sig_allocacmp_tt_1 = tt_fu_536;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (ap_predicate_op68_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        blk_strm_blk_n = blk_strm_empty_n;
    end else begin
        blk_strm_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_predicate_op68_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        blk_strm_read = 1'b1;
    end else begin
        blk_strm_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to3 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign T1_fu_3223_p2 = (add_ln546_1_reg_3819 + xor_ln546_3_fu_3218_p2);

assign W_31_fu_1887_p1 = blk_strm_dout[31:0];

assign W_71_fu_2587_p2 = (add_ln530_fu_2583_p2 + xor_ln530_3_reg_3792);

assign a_2_fu_3300_p2 = (add_ln557_fu_3294_p2 + xor_ln557_1_fu_3268_p2);

assign add_ln530_1_fu_2577_p2 = (xor_ln530_1_fu_2559_p2 + w9_fu_2287_p35);

assign add_ln530_fu_2583_p2 = (add_ln530_1_reg_3797 + w0_reg_3787);

assign add_ln546_1_fu_3120_p2 = (add_ln546_fu_3079_p2 + xor_ln546_1_fu_3114_p2);

assign add_ln546_2_fu_2874_p2 = (h_1_fu_532 + tmp_1_fu_2611_p131);

assign add_ln546_fu_3079_p2 = (add_ln546_2_reg_3802 + tmp_s_fu_2966_p35);

assign add_ln557_fu_3294_p2 = (xor_ln557_3_fu_3288_p2 + T1_fu_3223_p2);

assign add_ln636_fu_1882_p2 = (tt_1_reg_3677 + 7'd1);

assign add_ln65225_out = add_ln65225_fu_568;

assign add_ln652_124_out = add_ln652_124_fu_564;

assign add_ln652_1_fu_3306_p2 = (b_1_fu_580 + b);

assign add_ln652_223_out = add_ln652_223_fu_560;

assign add_ln652_2_fu_3311_p2 = (c_1_fu_576 + c);

assign add_ln652_322_out = add_ln652_322_fu_556;

assign add_ln652_3_fu_3316_p2 = (d_2_fu_572 + d);

assign add_ln652_fu_3385_p2 = (a_2_reg_3824 + a);

assign add_ln65321_out = add_ln65321_fu_552;

assign add_ln653_120_out = add_ln653_120_fu_548;

assign add_ln653_1_fu_3126_p2 = (f_1_fu_584 + f);

assign add_ln653_219_out = add_ln653_219_fu_544;

assign add_ln653_2_fu_3326_p2 = (g_1_fu_528 + g);

assign add_ln653_318_out = add_ln653_318_fu_540;

assign add_ln653_3_fu_3131_p2 = (h_2_fu_588 + h);

assign add_ln653_fu_3321_p2 = (e_2_fu_3228_p2 + e_s);

assign and_ln546_fu_3213_p2 = (xor_ln546_2_fu_3208_p2 & f_2_reg_3807);

assign and_ln557_1_fu_3246_p2 = (d_2_fu_572 & c_1_fu_576);

assign and_ln557_fu_3240_p2 = (xor_ln557_fu_3234_p2 & b_1_fu_580);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_01001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_grp1 = ((ap_predicate_op68_read_state2 == 1'b1) & (blk_strm_empty_n == 1'b0));
end

always @ (*) begin
    ap_condition_1940 = ((1'b0 == ap_block_pp0_stage1_11001_grp1) & (first_iter_0_reg_3689 == 1'd1) & (icmp_ln636_reg_3685 == 1'd0));
end

always @ (*) begin
    ap_condition_425 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage1;

assign ap_phi_reg_pp0_iter0_W17_reg_766 = 'bx;

assign ap_phi_reg_pp0_iter0_W_106_reg_866 = 'bx;

assign ap_phi_reg_pp0_iter0_W_115_reg_876 = 'bx;

assign ap_phi_reg_pp0_iter0_W_116_reg_776 = 'bx;

assign ap_phi_reg_pp0_iter0_W_124_reg_886 = 'bx;

assign ap_phi_reg_pp0_iter0_W_133_reg_896 = 'bx;

assign ap_phi_reg_pp0_iter0_W_142_reg_906 = 'bx;

assign ap_phi_reg_pp0_iter0_W_151_reg_916 = 'bx;

assign ap_phi_reg_pp0_iter0_W_214_reg_786 = 'bx;

assign ap_phi_reg_pp0_iter0_W_313_reg_796 = 'bx;

assign ap_phi_reg_pp0_iter0_W_33_reg_1766 = 'bx;

assign ap_phi_reg_pp0_iter0_W_34_reg_1710 = 'bx;

assign ap_phi_reg_pp0_iter0_W_35_reg_1654 = 'bx;

assign ap_phi_reg_pp0_iter0_W_36_reg_1598 = 'bx;

assign ap_phi_reg_pp0_iter0_W_37_reg_1542 = 'bx;

assign ap_phi_reg_pp0_iter0_W_38_reg_1486 = 'bx;

assign ap_phi_reg_pp0_iter0_W_39_reg_1430 = 'bx;

assign ap_phi_reg_pp0_iter0_W_40_reg_1374 = 'bx;

assign ap_phi_reg_pp0_iter0_W_412_reg_806 = 'bx;

assign ap_phi_reg_pp0_iter0_W_41_reg_1318 = 'bx;

assign ap_phi_reg_pp0_iter0_W_42_reg_1262 = 'bx;

assign ap_phi_reg_pp0_iter0_W_43_reg_1206 = 'bx;

assign ap_phi_reg_pp0_iter0_W_44_reg_1150 = 'bx;

assign ap_phi_reg_pp0_iter0_W_45_reg_1094 = 'bx;

assign ap_phi_reg_pp0_iter0_W_46_reg_1038 = 'bx;

assign ap_phi_reg_pp0_iter0_W_47_reg_982 = 'bx;

assign ap_phi_reg_pp0_iter0_W_48_reg_926 = 'bx;

assign ap_phi_reg_pp0_iter0_W_511_reg_816 = 'bx;

assign ap_phi_reg_pp0_iter0_W_610_reg_826 = 'bx;

assign ap_phi_reg_pp0_iter0_W_79_reg_836 = 'bx;

assign ap_phi_reg_pp0_iter0_W_88_reg_846 = 'bx;

assign ap_phi_reg_pp0_iter0_W_97_reg_856 = 'bx;

always @ (*) begin
    ap_predicate_op68_read_state2 = ((first_iter_0_reg_3689 == 1'd1) & (icmp_ln636_reg_3685 == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign e_2_fu_3228_p2 = (T1_fu_3223_p2 + d_1_fu_524);

assign first_iter_0_fu_1876_p2 = ((ap_sig_allocacmp_tt_1 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln636_fu_1870_p2 = ((ap_sig_allocacmp_tt_1 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln641_fu_2125_p2 = ((tmp_fu_2116_p4 == 2'd0) ? 1'b1 : 1'b0);

assign idx_fu_2113_p1 = tt_1_reg_3677[3:0];

assign lshr_ln1_fu_3037_p4 = {{f_1_fu_584[31:6]}};

assign lshr_ln2_fu_3166_p4 = {{b_1_fu_580[31:2]}};

assign lshr_ln530_1_fu_2451_p4 = {{w14_fu_2365_p35[31:19]}};

assign lshr_ln530_2_fu_2465_p4 = {{w14_fu_2365_p35[31:10]}};

assign lshr_ln530_3_fu_2479_p4 = {{w1_fu_2209_p35[31:7]}};

assign lshr_ln530_4_fu_2493_p4 = {{w1_fu_2209_p35[31:18]}};

assign lshr_ln530_5_fu_2507_p4 = {{w1_fu_2209_p35[31:3]}};

assign lshr_ln540_1_fu_3051_p4 = {{f_1_fu_584[31:11]}};

assign lshr_ln540_2_fu_3065_p4 = {{f_1_fu_584[31:25]}};

assign lshr_ln541_1_fu_3180_p4 = {{b_1_fu_580[31:13]}};

assign lshr_ln541_2_fu_3194_p4 = {{b_1_fu_580[31:22]}};

assign lshr_ln_fu_2437_p4 = {{w14_fu_2365_p35[31:17]}};

assign or_ln1_fu_3084_p3 = {{trunc_ln540_fu_3047_p1}, {lshr_ln1_fu_3037_p4}};

assign or_ln2_fu_3252_p3 = {{trunc_ln541_fu_3176_p1}, {lshr_ln2_fu_3166_p4}};

assign or_ln530_1_fu_2529_p3 = {{trunc_ln530_1_fu_2461_p1}, {lshr_ln530_1_fu_2451_p4}};

assign or_ln530_2_fu_2537_p3 = {{trunc_ln530_2_fu_2489_p1}, {lshr_ln530_3_fu_2479_p4}};

assign or_ln530_3_fu_2545_p3 = {{trunc_ln530_3_fu_2503_p1}, {lshr_ln530_4_fu_2493_p4}};

assign or_ln546_1_fu_3092_p3 = {{trunc_ln540_1_fu_3061_p1}, {lshr_ln540_1_fu_3051_p4}};

assign or_ln546_2_fu_3100_p3 = {{trunc_ln540_2_fu_3075_p1}, {lshr_ln540_2_fu_3065_p4}};

assign or_ln557_1_fu_3260_p3 = {{trunc_ln541_1_fu_3190_p1}, {lshr_ln541_1_fu_3180_p4}};

assign or_ln557_2_fu_3274_p3 = {{trunc_ln541_2_fu_3204_p1}, {lshr_ln541_2_fu_3194_p4}};

assign or_ln_fu_2521_p3 = {{trunc_ln530_fu_2447_p1}, {lshr_ln_fu_2437_p4}};

assign tmp_1_fu_2611_p129 = 'bx;

assign tmp_fu_2116_p4 = {{tt_1_reg_3677[5:4]}};

assign tmp_s_fu_2966_p33 = 'bx;

assign trunc_ln530_1_fu_2461_p1 = w14_fu_2365_p35[18:0];

assign trunc_ln530_2_fu_2489_p1 = w1_fu_2209_p35[6:0];

assign trunc_ln530_3_fu_2503_p1 = w1_fu_2209_p35[17:0];

assign trunc_ln530_fu_2447_p1 = w14_fu_2365_p35[16:0];

assign trunc_ln540_1_fu_3061_p1 = f_1_fu_584[10:0];

assign trunc_ln540_2_fu_3075_p1 = f_1_fu_584[24:0];

assign trunc_ln540_fu_3047_p1 = f_1_fu_584[5:0];

assign trunc_ln541_1_fu_3190_p1 = b_1_fu_580[12:0];

assign trunc_ln541_2_fu_3204_p1 = b_1_fu_580[21:0];

assign trunc_ln541_fu_3176_p1 = b_1_fu_580[1:0];

assign trunc_ln636_fu_2110_p1 = tt_1_reg_3677[5:0];

assign w0_fu_2131_p33 = 'bx;

assign w14_fu_2365_p33 = 'bx;

assign w14_fu_2365_p34 = (idx_fu_2113_p1 + 4'd14);

assign w1_fu_2209_p33 = 'bx;

assign w1_fu_2209_p34 = (idx_fu_2113_p1 + 4'd1);

assign w9_fu_2287_p33 = 'bx;

assign w9_fu_2287_p34 = (idx_fu_2113_p1 + 4'd9);

assign xor_ln530_1_fu_2559_p2 = (xor_ln530_fu_2553_p2 ^ or_ln530_1_fu_2529_p3);

assign xor_ln530_2_fu_2565_p2 = (zext_ln530_1_fu_2517_p1 ^ or_ln530_2_fu_2537_p3);

assign xor_ln530_3_fu_2571_p2 = (xor_ln530_2_fu_2565_p2 ^ or_ln530_3_fu_2545_p3);

assign xor_ln530_fu_2553_p2 = (zext_ln530_fu_2475_p1 ^ or_ln_fu_2521_p3);

assign xor_ln546_1_fu_3114_p2 = (xor_ln546_fu_3108_p2 ^ or_ln1_fu_3084_p3);

assign xor_ln546_2_fu_3208_p2 = (h_3_reg_3813 ^ g_1_fu_528);

assign xor_ln546_3_fu_3218_p2 = (h_3_reg_3813 ^ and_ln546_fu_3213_p2);

assign xor_ln546_fu_3108_p2 = (or_ln546_2_fu_3100_p3 ^ or_ln546_1_fu_3092_p3);

assign xor_ln557_1_fu_3268_p2 = (and_ln557_fu_3240_p2 ^ and_ln557_1_fu_3246_p2);

assign xor_ln557_2_fu_3282_p2 = (or_ln557_2_fu_3274_p3 ^ or_ln557_1_fu_3260_p3);

assign xor_ln557_3_fu_3288_p2 = (xor_ln557_2_fu_3282_p2 ^ or_ln2_fu_3252_p3);

assign xor_ln557_fu_3234_p2 = (d_2_fu_572 ^ c_1_fu_576);

assign zext_ln530_1_fu_2517_p1 = lshr_ln530_5_fu_2507_p4;

assign zext_ln530_fu_2475_p1 = lshr_ln530_2_fu_2465_p4;

endmodule //test_hmac_sha256_sha256Digest_unroll2_256_Pipeline_VITIS_LOOP_636_10
