// Seed: 3572694713
module module_0;
  always id_1 <= id_1;
  wor id_2;
  logic [7:0] id_3, id_4;
  assign module_1.id_3 = 0;
  assign id_2 = 1'b0;
  final id_1 = id_3[1];
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  assign id_2 = 1;
  tri0 id_3;
  assign id_3 = 1'b0;
  tri0 id_4;
  supply1 id_5;
  module_0 modCall_1 ();
  tri0 id_6;
  always $display(1, 1, id_6);
  wire id_7;
  always id_3 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  always id_2 = 1;
endmodule
