Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/micah/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e85d564cdc5b424cabd566c9c949d7e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Wrapper_intr_lab_TB_behav xil_defaultlib.Wrapper_intr_lab_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port D6 [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v:33]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 32 for port D7 [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v:34]
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 32 for port b [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v:41]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port cin [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v:42]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port up [C:/Users/micah/Documents/GitHub/CPE233/CPE233 Labs/project_1/project_1.srcs/sources_1/new/ProgramCounter.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CSR
Compiling module xil_defaultlib.mux_8t1_nb(n=32)
Compiling module xil_defaultlib.rca_nb(n=32)
Compiling module xil_defaultlib.cntr_up_clr_nb(n=32)
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.mux_4t1_nb(n=32)
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.mux_2t1_nb(n=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.CU_FSM
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.Wrapper_intr_lab_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot Wrapper_intr_lab_TB_behav
