

================================================================
== Vivado HLS Report for 'ZeroPadding'
================================================================
* Date:           Fri May 26 21:01:39 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cannyRectangle
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  11.00|     8.516|        1.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2076841|  2076841|  2076841|  2076841|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2076840|  2076840|      1923|          -|          -|  1080|    no    |
        | + Loop 1.1  |     1920|     1920|         2|          1|          1|  1920|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    128|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     87|    -|
|Register         |        -|      -|      44|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      44|    215|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |xi_fu_147_p2                      |     +    |      0|  0|  13|          11|           1|
    |yi_fu_117_p2                      |     +    |      0|  0|  13|          11|           1|
    |and_ln484_1_fu_135_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln484_2_fu_169_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln484_fu_165_p2               |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln477_fu_111_p2              |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln478_fu_141_p2              |   icmp   |      0|  0|  13|          11|           9|
    |icmp_ln484_1_fu_129_p2            |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln484_2_fu_153_p2            |   icmp   |      0|  0|  13|          11|           3|
    |icmp_ln484_3_fu_159_p2            |   icmp   |      0|  0|  13|          11|           9|
    |icmp_ln484_fu_123_p2              |   icmp   |      0|  0|  13|          11|           3|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |fifo5_din                         |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 128|          98|          65|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |fifo4_blk_n              |   9|          2|    1|          2|
    |fifo5_blk_n              |   9|          2|    1|          2|
    |xi_0_i_reg_100           |   9|          2|   11|         22|
    |yi_0_i_reg_89            |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|   27|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |and_ln484_1_reg_192      |   1|   0|    1|          0|
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln478_reg_197       |   1|   0|    1|          0|
    |icmp_ln484_2_reg_206     |   1|   0|    1|          0|
    |icmp_ln484_3_reg_211     |   1|   0|    1|          0|
    |xi_0_i_reg_100           |  11|   0|   11|          0|
    |yi_0_i_reg_89            |  11|   0|   11|          0|
    |yi_reg_187               |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  44|   0|   44|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_done        | out |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_continue    |  in |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  ZeroPadding | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  ZeroPadding | return value |
|fifo4_dout     |  in |    8|   ap_fifo  |     fifo4    |    pointer   |
|fifo4_empty_n  |  in |    1|   ap_fifo  |     fifo4    |    pointer   |
|fifo4_read     | out |    1|   ap_fifo  |     fifo4    |    pointer   |
|fifo5_din      | out |    8|   ap_fifo  |     fifo5    |    pointer   |
|fifo5_full_n   |  in |    1|   ap_fifo  |     fifo5    |    pointer   |
|fifo5_write    | out |    1|   ap_fifo  |     fifo5    |    pointer   |
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str159, i32 0, i32 0, [1 x i8]* @p_str160, [1 x i8]* @p_str161, [1 x i8]* @p_str162, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str163, [1 x i8]* @p_str164)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* @fifo4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str168, i32 0, i32 0, [1 x i8]* @p_str169, [1 x i8]* @p_str170, [1 x i8]* @p_str171, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str172, [1 x i8]* @p_str173)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.loopexit" [cannyRectangle/HlsImProc.hpp:477]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.85>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%yi_0_i = phi i11 [ 0, %entry ], [ %yi, %.loopexit.loopexit ]"   --->   Operation 9 'phi' 'yi_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.88ns)   --->   "%icmp_ln477 = icmp eq i11 %yi_0_i, -968" [cannyRectangle/HlsImProc.hpp:477]   --->   Operation 10 'icmp' 'icmp_ln477' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.63ns)   --->   "%yi = add i11 %yi_0_i, 1" [cannyRectangle/HlsImProc.hpp:477]   --->   Operation 12 'add' 'yi' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln477, label %"ZeroPadding<1920u, 1080u>.exit", label %.preheader.preheader.i" [cannyRectangle/HlsImProc.hpp:477]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.88ns)   --->   "%icmp_ln484 = icmp ugt i11 %yi_0_i, 5" [cannyRectangle/HlsImProc.hpp:484]   --->   Operation 14 'icmp' 'icmp_ln484' <Predicate = (!icmp_ln477)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.88ns)   --->   "%icmp_ln484_1 = icmp ult i11 %yi_0_i, -973" [cannyRectangle/HlsImProc.hpp:484]   --->   Operation 15 'icmp' 'icmp_ln484_1' <Predicate = (!icmp_ln477)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.97ns)   --->   "%and_ln484_1 = and i1 %icmp_ln484, %icmp_ln484_1" [cannyRectangle/HlsImProc.hpp:484]   --->   Operation 16 'and' 'and_ln484_1' <Predicate = (!icmp_ln477)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader.i" [cannyRectangle/HlsImProc.hpp:478]   --->   Operation 17 'br' <Predicate = (!icmp_ln477)> <Delay = 1.76>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [cannyRectangle/HlsImProc.hpp:475]   --->   Operation 18 'ret' <Predicate = (icmp_ln477)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%xi_0_i = phi i11 [ %xi, %hls_label_4 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 19 'phi' 'xi_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.88ns)   --->   "%icmp_ln478 = icmp eq i11 %xi_0_i, -128" [cannyRectangle/HlsImProc.hpp:478]   --->   Operation 20 'icmp' 'icmp_ln478' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)"   --->   Operation 21 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.63ns)   --->   "%xi = add i11 %xi_0_i, 1" [cannyRectangle/HlsImProc.hpp:478]   --->   Operation 22 'add' 'xi' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln478, label %.loopexit.loopexit, label %hls_label_4" [cannyRectangle/HlsImProc.hpp:478]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.88ns)   --->   "%icmp_ln484_2 = icmp ugt i11 %xi_0_i, 5" [cannyRectangle/HlsImProc.hpp:484]   --->   Operation 24 'icmp' 'icmp_ln484_2' <Predicate = (!icmp_ln478)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (1.88ns)   --->   "%icmp_ln484_3 = icmp ult i11 %xi_0_i, -133" [cannyRectangle/HlsImProc.hpp:484]   --->   Operation 25 'icmp' 'icmp_ln484_3' <Predicate = (!icmp_ln478)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8)" [cannyRectangle/HlsImProc.hpp:478]   --->   Operation 26 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [cannyRectangle/HlsImProc.hpp:479]   --->   Operation 27 'specpipeline' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (3.63ns)   --->   "%pix = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* @fifo4)" [cannyRectangle/HlsImProc.hpp:483]   --->   Operation 28 'read' 'pix' <Predicate = (!icmp_ln478)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node pix_1)   --->   "%and_ln484 = and i1 %icmp_ln484_2, %icmp_ln484_3" [cannyRectangle/HlsImProc.hpp:484]   --->   Operation 29 'and' 'and_ln484' <Predicate = (!icmp_ln478)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node pix_1)   --->   "%and_ln484_2 = and i1 %and_ln484_1, %and_ln484" [cannyRectangle/HlsImProc.hpp:484]   --->   Operation 30 'and' 'and_ln484_2' <Predicate = (!icmp_ln478)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (1.24ns) (out node of the LUT)   --->   "%pix_1 = select i1 %and_ln484_2, i8 %pix, i8 0" [cannyRectangle/HlsImProc.hpp:484]   --->   Operation 31 'select' 'pix_1' <Predicate = (!icmp_ln478)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* @fifo5, i8 %pix_1)" [cannyRectangle/HlsImProc.hpp:486]   --->   Operation 32 'write' <Predicate = (!icmp_ln478)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_i)" [cannyRectangle/HlsImProc.hpp:491]   --->   Operation 33 'specregionend' 'empty_97' <Predicate = (!icmp_ln478)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader.i" [cannyRectangle/HlsImProc.hpp:478]   --->   Operation 34 'br' <Predicate = (!icmp_ln478)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
Port [ fifo5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 000000]
specinterface_ln0  (specinterface    ) [ 000000]
br_ln477           (br               ) [ 011111]
yi_0_i             (phi              ) [ 001000]
icmp_ln477         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
yi                 (add              ) [ 011111]
br_ln477           (br               ) [ 000000]
icmp_ln484         (icmp             ) [ 000000]
icmp_ln484_1       (icmp             ) [ 000000]
and_ln484_1        (and              ) [ 000110]
br_ln478           (br               ) [ 001111]
ret_ln475          (ret              ) [ 000000]
xi_0_i             (phi              ) [ 000100]
icmp_ln478         (icmp             ) [ 001111]
empty_96           (speclooptripcount) [ 000000]
xi                 (add              ) [ 001111]
br_ln478           (br               ) [ 000000]
icmp_ln484_2       (icmp             ) [ 000110]
icmp_ln484_3       (icmp             ) [ 000110]
tmp_i              (specregionbegin  ) [ 000000]
specpipeline_ln479 (specpipeline     ) [ 000000]
pix                (read             ) [ 000000]
and_ln484          (and              ) [ 000000]
and_ln484_2        (and              ) [ 000000]
pix_1              (select           ) [ 000000]
write_ln486        (write            ) [ 000000]
empty_97           (specregionend    ) [ 000000]
br_ln478           (br               ) [ 001111]
br_ln0             (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo5">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo5"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str159"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str160"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str161"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str162"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str163"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str170"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="pix_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pix/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln486_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln486/4 "/>
</bind>
</comp>

<comp id="89" class="1005" name="yi_0_i_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="11" slack="1"/>
<pin id="91" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="yi_0_i (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="yi_0_i_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="11" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi_0_i/2 "/>
</bind>
</comp>

<comp id="100" class="1005" name="xi_0_i_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="1"/>
<pin id="102" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="xi_0_i (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="xi_0_i_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="1" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi_0_i/3 "/>
</bind>
</comp>

<comp id="111" class="1004" name="icmp_ln477_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="11" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln477/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="yi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yi/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln484_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="icmp_ln484_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="0" index="1" bw="11" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484_1/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="and_ln484_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln484_1/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln478_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="11" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln478/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="xi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xi/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln484_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="11" slack="0"/>
<pin id="155" dir="0" index="1" bw="11" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484_2/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln484_3_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="0"/>
<pin id="161" dir="0" index="1" bw="11" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln484_3/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="and_ln484_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="1" slack="1"/>
<pin id="168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln484/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="and_ln484_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="2"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln484_2/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="pix_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="8" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="0"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="pix_1/4 "/>
</bind>
</comp>

<comp id="183" class="1005" name="icmp_ln477_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln477 "/>
</bind>
</comp>

<comp id="187" class="1005" name="yi_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="11" slack="0"/>
<pin id="189" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="yi "/>
</bind>
</comp>

<comp id="192" class="1005" name="and_ln484_1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="2"/>
<pin id="194" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln484_1 "/>
</bind>
</comp>

<comp id="197" class="1005" name="icmp_ln478_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln478 "/>
</bind>
</comp>

<comp id="201" class="1005" name="xi_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="xi "/>
</bind>
</comp>

<comp id="206" class="1005" name="icmp_ln484_2_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln484_2 "/>
</bind>
</comp>

<comp id="211" class="1005" name="icmp_ln484_3_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln484_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="68" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="72" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="38" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="38" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="93" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="93" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="46" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="93" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="48" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="93" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="50" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="123" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="129" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="104" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="52" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="104" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="46" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="104" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="104" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="56" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="173"><net_src comp="165" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="169" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="76" pin="2"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="182"><net_src comp="174" pin="3"/><net_sink comp="82" pin=2"/></net>

<net id="186"><net_src comp="111" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="117" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="195"><net_src comp="135" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="200"><net_src comp="141" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="147" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="209"><net_src comp="153" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="214"><net_src comp="159" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="165" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo4 | {}
	Port: fifo5 | {4 }
 - Input state : 
	Port: ZeroPadding : fifo4 | {4 }
	Port: ZeroPadding : fifo5 | {}
  - Chain level:
	State 1
	State 2
		icmp_ln477 : 1
		yi : 1
		br_ln477 : 2
		icmp_ln484 : 1
		icmp_ln484_1 : 1
		and_ln484_1 : 2
	State 3
		icmp_ln478 : 1
		xi : 1
		br_ln478 : 2
		icmp_ln484_2 : 1
		icmp_ln484_3 : 1
	State 4
		write_ln486 : 1
		empty_97 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln477_fu_111    |    0    |    13   |
|          |    icmp_ln484_fu_123    |    0    |    13   |
|   icmp   |   icmp_ln484_1_fu_129   |    0    |    13   |
|          |    icmp_ln478_fu_141    |    0    |    13   |
|          |   icmp_ln484_2_fu_153   |    0    |    13   |
|          |   icmp_ln484_3_fu_159   |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |        yi_fu_117        |    0    |    13   |
|          |        xi_fu_147        |    0    |    13   |
|----------|-------------------------|---------|---------|
|  select  |       pix_1_fu_174      |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |    and_ln484_1_fu_135   |    0    |    2    |
|    and   |     and_ln484_fu_165    |    0    |    2    |
|          |    and_ln484_2_fu_169   |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |      pix_read_fu_76     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln486_write_fu_82 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   118   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| and_ln484_1_reg_192|    1   |
| icmp_ln477_reg_183 |    1   |
| icmp_ln478_reg_197 |    1   |
|icmp_ln484_2_reg_206|    1   |
|icmp_ln484_3_reg_211|    1   |
|   xi_0_i_reg_100   |   11   |
|     xi_reg_201     |   11   |
|    yi_0_i_reg_89   |   11   |
|     yi_reg_187     |   11   |
+--------------------+--------+
|        Total       |   49   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   118  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   49   |    -   |
+-----------+--------+--------+
|   Total   |   49   |   118  |
+-----------+--------+--------+
