{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "de2i_150_qsys_pcie.v " "Source file: de2i_150_qsys_pcie.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1443304077344 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1443304077344 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "de2i_150_qsys_pcie.v " "Source file: de2i_150_qsys_pcie.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1443304077480 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1443304077480 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "de2i_150_qsys_pcie.v " "Source file: de2i_150_qsys_pcie.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1443304077618 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1443304077618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443304081836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443304081837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 23:48:01 2015 " "Processing started: Sat Sep 26 23:48:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443304081837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443304081837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie " "Command: quartus_map --read_settings_files=on --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443304081838 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443304082673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/HEX_MODULE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/HEX_MODULE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HEX_MODULE-HEX_MODULE_ARCH " "Found design unit 1: HEX_MODULE-HEX_MODULE_ARCH" {  } { { "src/HEX_MODULE.vhd" "" { Text "/home/luisardila/ProjectB/DCC/src/HEX_MODULE.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083222 ""} { "Info" "ISGN_ENTITY_NAME" "1 HEX_MODULE " "Found entity 1: HEX_MODULE" {  } { { "src/HEX_MODULE.vhd" "" { Text "/home/luisardila/ProjectB/DCC/src/HEX_MODULE.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/HDIG_HEX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/HDIG_HEX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDIG_HEX-HDIG_HEX_ARCH " "Found design unit 1: HDIG_HEX-HDIG_HEX_ARCH" {  } { { "src/HDIG_HEX.vhd" "" { Text "/home/luisardila/ProjectB/DCC/src/HDIG_HEX.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083223 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDIG_HEX " "Found entity 1: HDIG_HEX" {  } { { "src/HDIG_HEX.vhd" "" { Text "/home/luisardila/ProjectB/DCC/src/HDIG_HEX.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/heart_beat.v 1 1 " "Found 1 design units, including 1 entities, in source file src/heart_beat.v" { { "Info" "ISGN_ENTITY_NAME" "1 heart_beat " "Found entity 1: heart_beat" {  } { { "src/heart_beat.v" "" { Text "/home/luisardila/ProjectB/DCC/src/heart_beat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083226 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "de2i_150_qsys_pcie de2i_150_qsys_pcie.v(243) " "Verilog Module Declaration warning at de2i_150_qsys_pcie.v(243): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"de2i_150_qsys_pcie\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 243 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304083227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/de2i_150_qsys_pcie.v 1 1 " "Found 1 design units, including 1 entities, in source file src/de2i_150_qsys_pcie.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie " "Found entity 1: de2i_150_qsys_pcie" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/de2i_150_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/de2i_150_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys " "Found entity 1: de2i_150_qsys" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "de2i_150_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_irq_mapper_001 " "Found entity 1: de2i_150_qsys_irq_mapper_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_irq_mapper " "Found entity 1: de2i_150_qsys_irq_mapper" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083258 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_rsp_xbar_mux_007 " "Found entity 1: de2i_150_qsys_rsp_xbar_mux_007" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_007.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_007.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_rsp_xbar_demux_009 " "Found entity 1: de2i_150_qsys_rsp_xbar_demux_009" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_demux_009.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_cmd_xbar_demux_007 " "Found entity 1: de2i_150_qsys_cmd_xbar_demux_007" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_007.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_rsp_xbar_mux_003 " "Found entity 1: de2i_150_qsys_rsp_xbar_mux_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_rsp_xbar_mux_002 " "Found entity 1: de2i_150_qsys_rsp_xbar_mux_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_rsp_xbar_demux_008 " "Found entity 1: de2i_150_qsys_rsp_xbar_demux_008" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_demux_008.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_demux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_demux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_rsp_xbar_demux_006 " "Found entity 1: de2i_150_qsys_rsp_xbar_demux_006" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_demux_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_demux_006.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_cmd_xbar_mux_008 " "Found entity 1: de2i_150_qsys_cmd_xbar_mux_008" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_008.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_008.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_cmd_xbar_mux_006 " "Found entity 1: de2i_150_qsys_cmd_xbar_mux_006" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_cmd_xbar_mux_002 " "Found entity 1: de2i_150_qsys_cmd_xbar_mux_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_cmd_xbar_demux_005 " "Found entity 1: de2i_150_qsys_cmd_xbar_demux_005" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_005.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_cmd_xbar_demux_004 " "Found entity 1: de2i_150_qsys_cmd_xbar_demux_004" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_004.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_cmd_xbar_demux_003 " "Found entity 1: de2i_150_qsys_cmd_xbar_demux_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_cmd_xbar_demux_002 " "Found entity 1: de2i_150_qsys_cmd_xbar_demux_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_rsp_xbar_mux " "Found entity 1: de2i_150_qsys_rsp_xbar_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_cmd_xbar_mux " "Found entity 1: de2i_150_qsys_cmd_xbar_mux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_cmd_xbar_demux " "Found entity 1: de2i_150_qsys_cmd_xbar_demux" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083293 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083293 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083293 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083293 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083293 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083293 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_id_router_009_default_decode " "Found entity 1: de2i_150_qsys_id_router_009_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_009.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_009.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083298 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_id_router_009 " "Found entity 2: de2i_150_qsys_id_router_009" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_009.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_009.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_addr_router_007_default_decode " "Found entity 1: de2i_150_qsys_addr_router_007_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_007.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_007.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083300 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_addr_router_007 " "Found entity 2: de2i_150_qsys_addr_router_007" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_007.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_007.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_id_router_008_default_decode " "Found entity 1: de2i_150_qsys_id_router_008_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_008.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_008.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083301 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_id_router_008 " "Found entity 2: de2i_150_qsys_id_router_008" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_008.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_008.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_id_router_007_default_decode " "Found entity 1: de2i_150_qsys_id_router_007_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_007.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_007.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083303 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_id_router_007 " "Found entity 2: de2i_150_qsys_id_router_007" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_007.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_007.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_id_router_006_default_decode " "Found entity 1: de2i_150_qsys_id_router_006_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_006.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083304 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_id_router_006 " "Found entity 2: de2i_150_qsys_id_router_006" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_006.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_006.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_id_router_003_default_decode " "Found entity 1: de2i_150_qsys_id_router_003_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083306 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_id_router_003 " "Found entity 2: de2i_150_qsys_id_router_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_id_router_002_default_decode " "Found entity 1: de2i_150_qsys_id_router_002_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083308 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_id_router_002 " "Found entity 2: de2i_150_qsys_id_router_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_addr_router_005_default_decode " "Found entity 1: de2i_150_qsys_addr_router_005_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_005.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_005.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083310 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_addr_router_005 " "Found entity 2: de2i_150_qsys_addr_router_005" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_005.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_005.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_addr_router_004_default_decode " "Found entity 1: de2i_150_qsys_addr_router_004_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_004.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_004.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083312 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_addr_router_004 " "Found entity 2: de2i_150_qsys_addr_router_004" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_004.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_004.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_addr_router_003_default_decode " "Found entity 1: de2i_150_qsys_addr_router_003_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083315 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_addr_router_003 " "Found entity 2: de2i_150_qsys_addr_router_003" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_003.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_003.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_addr_router_002_default_decode " "Found entity 1: de2i_150_qsys_addr_router_002_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083317 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_addr_router_002 " "Found entity 2: de2i_150_qsys_addr_router_002" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_002.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_002.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_id_router_001_default_decode " "Found entity 1: de2i_150_qsys_id_router_001_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083318 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_id_router_001 " "Found entity 2: de2i_150_qsys_id_router_001" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_001.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_001.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_id_router_default_decode " "Found entity 1: de2i_150_qsys_id_router_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083320 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_id_router " "Found entity 2: de2i_150_qsys_id_router" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_addr_router_default_decode " "Found entity 1: de2i_150_qsys_addr_router_default_decode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083321 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_addr_router " "Found entity 2: de2i_150_qsys_addr_router" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v 3 3 " "Found 3 design units, including 3 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_fifo_memory_single_clock_fifo " "Found entity 1: de2i_150_qsys_fifo_memory_single_clock_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083334 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_fifo_memory_scfifo_with_controls " "Found entity 2: de2i_150_qsys_fifo_memory_scfifo_with_controls" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083334 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2i_150_qsys_fifo_memory " "Found entity 3: de2i_150_qsys_fifo_memory" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 461 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_button " "Found entity 1: de2i_150_qsys_button" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_led " "Found entity 1: de2i_150_qsys_led" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v 22 22 " "Found 22 design units, including 22 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_nios2_register_bank_a_module " "Found entity 1: de2i_150_qsys_nios2_register_bank_a_module" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_nios2_register_bank_b_module " "Found entity 2: de2i_150_qsys_nios2_register_bank_b_module" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "3 de2i_150_qsys_nios2_nios2_oci_debug " "Found entity 3: de2i_150_qsys_nios2_nios2_oci_debug" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "4 de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module " "Found entity 4: de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2i_150_qsys_nios2_nios2_ocimem " "Found entity 5: de2i_150_qsys_nios2_nios2_ocimem" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "6 de2i_150_qsys_nios2_nios2_avalon_reg " "Found entity 6: de2i_150_qsys_nios2_nios2_avalon_reg" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 514 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "7 de2i_150_qsys_nios2_nios2_oci_break " "Found entity 7: de2i_150_qsys_nios2_nios2_oci_break" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "8 de2i_150_qsys_nios2_nios2_oci_xbrk " "Found entity 8: de2i_150_qsys_nios2_nios2_oci_xbrk" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 902 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "9 de2i_150_qsys_nios2_nios2_oci_dbrk " "Found entity 9: de2i_150_qsys_nios2_nios2_oci_dbrk" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 1108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "10 de2i_150_qsys_nios2_nios2_oci_itrace " "Found entity 10: de2i_150_qsys_nios2_nios2_oci_itrace" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 1294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "11 de2i_150_qsys_nios2_nios2_oci_td_mode " "Found entity 11: de2i_150_qsys_nios2_nios2_oci_td_mode" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 1591 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "12 de2i_150_qsys_nios2_nios2_oci_dtrace " "Found entity 12: de2i_150_qsys_nios2_nios2_oci_dtrace" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 1658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "13 de2i_150_qsys_nios2_nios2_oci_compute_tm_count " "Found entity 13: de2i_150_qsys_nios2_nios2_oci_compute_tm_count" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 1752 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "14 de2i_150_qsys_nios2_nios2_oci_fifowp_inc " "Found entity 14: de2i_150_qsys_nios2_nios2_oci_fifowp_inc" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 1823 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "15 de2i_150_qsys_nios2_nios2_oci_fifocount_inc " "Found entity 15: de2i_150_qsys_nios2_nios2_oci_fifocount_inc" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 1865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "16 de2i_150_qsys_nios2_nios2_oci_fifo " "Found entity 16: de2i_150_qsys_nios2_nios2_oci_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "17 de2i_150_qsys_nios2_nios2_oci_pib " "Found entity 17: de2i_150_qsys_nios2_nios2_oci_pib" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "18 de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module " "Found entity 18: de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2484 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "19 de2i_150_qsys_nios2_nios2_oci_im " "Found entity 19: de2i_150_qsys_nios2_nios2_oci_im" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "20 de2i_150_qsys_nios2_nios2_performance_monitors " "Found entity 20: de2i_150_qsys_nios2_nios2_performance_monitors" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "21 de2i_150_qsys_nios2_nios2_oci " "Found entity 21: de2i_150_qsys_nios2_nios2_oci" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2726 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""} { "Info" "ISGN_ENTITY_NAME" "22 de2i_150_qsys_nios2 " "Found entity 22: de2i_150_qsys_nios2" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_nios2_jtag_debug_module_sysclk " "Found entity 1: de2i_150_qsys_nios2_jtag_debug_module_sysclk" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_sysclk.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_nios2_jtag_debug_module_tck " "Found entity 1: de2i_150_qsys_nios2_jtag_debug_module_tck" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_tck.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_nios2_jtag_debug_module_wrapper " "Found entity 1: de2i_150_qsys_nios2_jtag_debug_module_wrapper" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_nios2_oci_test_bench " "Found entity 1: de2i_150_qsys_nios2_oci_test_bench" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_oci_test_bench.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_nios2_test_bench " "Found entity 1: de2i_150_qsys_nios2_test_bench" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_test_bench.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_onchip_memory " "Found entity 1: de2i_150_qsys_onchip_memory" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v 19 19 " "Found 19 design units, including 19 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_de2i_150_qsys_sgdma " "Found entity 1: control_status_slave_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_de2i_150_qsys_sgdma " "Found entity 3: descriptor_read_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_de2i_150_qsys_sgdma " "Found entity 4: descriptor_write_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "5 de2i_150_qsys_sgdma_chain " "Found entity 5: de2i_150_qsys_sgdma_chain" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "6 de2i_150_qsys_sgdma_command_grabber " "Found entity 6: de2i_150_qsys_sgdma_command_grabber" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "7 de2i_150_qsys_sgdma_m_read " "Found entity 7: de2i_150_qsys_sgdma_m_read" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1276 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "8 de2i_150_qsys_sgdma_m_readfifo_m_readfifo " "Found entity 8: de2i_150_qsys_sgdma_m_readfifo_m_readfifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1556 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "9 de2i_150_qsys_sgdma_m_readfifo " "Found entity 9: de2i_150_qsys_sgdma_m_readfifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "10 sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma " "Found entity 10: sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "11 thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma " "Found entity 11: thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "12 sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma " "Found entity 12: sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "13 byteenable_gen_which_resides_within_de2i_150_qsys_sgdma " "Found entity 13: byteenable_gen_which_resides_within_de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2040 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "14 de2i_150_qsys_sgdma_m_write " "Found entity 14: de2i_150_qsys_sgdma_m_write" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2088 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "15 de2i_150_qsys_sgdma_command_fifo " "Found entity 15: de2i_150_qsys_sgdma_command_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "16 de2i_150_qsys_sgdma_desc_address_fifo " "Found entity 16: de2i_150_qsys_sgdma_desc_address_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "17 de2i_150_qsys_sgdma_status_token_fifo " "Found entity 17: de2i_150_qsys_sgdma_status_token_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "18 de2i_150_qsys_sgdma_stream_fifo " "Found entity 18: de2i_150_qsys_sgdma_stream_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2622 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""} { "Info" "ISGN_ENTITY_NAME" "19 de2i_150_qsys_sgdma " "Found entity 19: de2i_150_qsys_sgdma" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie_ip " "Found entity 1: de2i_150_qsys_pcie_ip" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pipe_interface " "Found entity 1: altpcie_pipe_interface" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083388 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altpcie_pcie_reconfig_bridge.v(253) " "Verilog HDL information at altpcie_pcie_reconfig_bridge.v(253): always construct contains both blocking and non-blocking assignments" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 253 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1443304083390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pcie_reconfig_bridge " "Found entity 1: altpcie_pcie_reconfig_bridge" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083391 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(79) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(79): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 79 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1443304083392 ""}
{ "Warning" "WVRFX_VERI_MISPLACED_ATTRIBUTE" "ALTERA_ATTRIBUTE \"SUPPRESS_DA_RULE_INTERNAL=R102\" altera_pcie_hard_ip_reset_controller.v(80) " "Verilog HDL Attribute warning at altera_pcie_hard_ip_reset_controller.v(80): synthesis attribute \"ALTERA_ATTRIBUTE\" with value \"\"SUPPRESS_DA_RULE_INTERNAL=R102\"\" has no object and is ignored" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 80 0 0 } }  } 0 10885 "Verilog HDL Attribute warning at %3!s!: synthesis attribute \"%1!s!\" with value \"%2!s!\" has no object and is ignored" 0 0 "Quartus II" 0 -1 1443304083392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pcie_hard_ip_reset_controller " "Found entity 1: altera_pcie_hard_ip_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_100_250 " "Found entity 1: altpcie_pll_100_250" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pll_100_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_pll_125_250 " "Found entity 1: altpcie_pll_125_250" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pll_125_250.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v 2 2 " "Found 2 design units, including 2 entities, in source file de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" { { "Info" "ISGN_ENTITY_NAME" "1 de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8 " "Found entity 1: de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083459 ""} { "Info" "ISGN_ENTITY_NAME" "2 de2i_150_qsys_pcie_ip_altgx_internal " "Found entity 2: de2i_150_qsys_pcie_ip_altgx_internal" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 994 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v 4 4 " "Found 4 design units, including 4 entities, in source file de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_pipen1b_qsys " "Found entity 1: altpcie_hip_pipen1b_qsys" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083470 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt4gxb_reset_controller " "Found entity 2: alt4gxb_reset_controller" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3488 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083470 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_txcred_patch " "Found entity 3: altpcie_txcred_patch" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3732 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083470 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_tl_cfg_pipe " "Found entity 4: altpcie_tl_cfg_pipe" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 4136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_addrtrans " "Found entity 1: altpciexpav_stif_a2p_addrtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_fixtrans " "Found entity 1: altpciexpav_stif_a2p_fixtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_fixtrans.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_a2p_vartrans " "Found entity 1: altpciexpav_stif_a2p_vartrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_vartrans.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_app " "Found entity 1: altpciexpav_stif_app" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_control_register " "Found entity 1: altpciexpav_stif_control_register" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_avalon " "Found entity 1: altpciexpav_stif_cr_avalon" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_avalon.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_interrupt " "Found entity 1: altpciexpav_stif_cr_interrupt" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_cr_mailbox " "Found entity 1: altpciexpav_stif_cr_mailbox" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_p2a_addrtrans " "Found entity 1: altpciexpav_stif_p2a_addrtrans" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_p2a_addrtrans.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_reg_fifo " "Found entity 1: altpciexpav_stif_reg_fifo" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_reg_fifo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx " "Found entity 1: altpciexpav_stif_rx" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_cntrl " "Found entity 1: altpciexpav_stif_rx_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_rx_resp " "Found entity 1: altpciexpav_stif_rx_resp" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_resp.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx " "Found entity 1: altpciexpav_stif_tx" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304083974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304083974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_tx_cntrl " "Found entity 1: altpciexpav_stif_tx_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304084056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304084056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txavl_cntrl " "Found entity 1: altpciexpav_stif_txavl_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304084113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304084113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_stif_txresp_cntrl " "Found entity 1: altpciexpav_stif_txresp_cntrl" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txresp_cntrl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304084160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304084160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_clksync " "Found entity 1: altpciexpav_clksync" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_clksync.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304084178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304084178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v 1 1 " "Found 1 design units, including 1 entities, in source file de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpciexpav_lite_app " "Found entity 1: altpciexpav_lite_app" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_lite_app.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304084246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304084246 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DATE de2i_150_qsys_pcie.v(473) " "Verilog HDL Implicit Net warning at de2i_150_qsys_pcie.v(473): created implicit net for \"DATE\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 473 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304084247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL Implicit Net warning at altera_pcie_hard_ip_reset_controller.v(262): created implicit net for \"pipe_mode_int\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304084248 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_fifo_rdreq altpciexpav_stif_app.v(652) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(652): created implicit net for \"txrp_fifo_rdreq\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 652 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304084248 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_tlp_ready altpciexpav_stif_app.v(654) " "Verilog HDL Implicit Net warning at altpciexpav_stif_app.v(654): created implicit net for \"txrp_tlp_ready\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 654 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304084248 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RpRuptReq altpciexpav_stif_control_register.v(297) " "Verilog HDL Implicit Net warning at altpciexpav_stif_control_register.v(297): created implicit net for \"RpRuptReq\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 297 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304084248 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "txrp_hi_dat_sel altpciexpav_stif_tx_cntrl.v(855) " "Verilog HDL Implicit Net warning at altpciexpav_stif_tx_cntrl.v(855): created implicit net for \"txrp_hi_dat_sel\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 855 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304084248 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_sgdma.v(1463) " "Verilog HDL or VHDL warning at de2i_150_qsys_sgdma.v(1463): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1463 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1443304084323 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_nios2.v(1559) " "Verilog HDL or VHDL warning at de2i_150_qsys_nios2.v(1559): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 1559 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1443304084338 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_nios2.v(1561) " "Verilog HDL or VHDL warning at de2i_150_qsys_nios2.v(1561): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 1561 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1443304084338 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_nios2.v(1717) " "Verilog HDL or VHDL warning at de2i_150_qsys_nios2.v(1717): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 1717 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1443304084338 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "de2i_150_qsys_nios2.v(2636) " "Verilog HDL or VHDL warning at de2i_150_qsys_nios2.v(2636): conditional expression evaluates to a constant" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2636 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1443304084342 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de2i_150_qsys_pcie " "Elaborating entity \"de2i_150_qsys_pcie\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443304084538 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR de2i_150_qsys_pcie.v(260) " "Output port \"DRAM_ADDR\" at de2i_150_qsys_pcie.v(260) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084541 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA de2i_150_qsys_pcie.v(261) " "Output port \"DRAM_BA\" at de2i_150_qsys_pcie.v(261) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 261 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084541 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_DQM de2i_150_qsys_pcie.v(267) " "Output port \"DRAM_DQM\" at de2i_150_qsys_pcie.v(267) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084541 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_DATA de2i_150_qsys_pcie.v(289) " "Output port \"ENET_TX_DATA\" at de2i_150_qsys_pcie.v(289) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 289 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084541 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FS_ADDR de2i_150_qsys_pcie.v(305) " "Output port \"FS_ADDR\" at de2i_150_qsys_pcie.v(305) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084541 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_DA de2i_150_qsys_pcie.v(348) " "Output port \"HSMC_DA\" at de2i_150_qsys_pcie.v(348) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084541 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_DB de2i_150_qsys_pcie.v(349) " "Output port \"HSMC_DB\" at de2i_150_qsys_pcie.v(349) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] de2i_150_qsys_pcie.v(376) " "Output port \"LEDG\[8\]\" at de2i_150_qsys_pcie.v(376) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 376 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..1\] de2i_150_qsys_pcie.v(379) " "Output port \"LEDR\[17..1\]\" at de2i_150_qsys_pcie.v(379) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_BE de2i_150_qsys_pcie.v(403) " "Output port \"SSRAM_BE\" at de2i_150_qsys_pcie.v(403) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 403 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B de2i_150_qsys_pcie.v(428) " "Output port \"VGA_B\" at de2i_150_qsys_pcie.v(428) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G de2i_150_qsys_pcie.v(431) " "Output port \"VGA_G\" at de2i_150_qsys_pcie.v(431) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R de2i_150_qsys_pcie.v(433) " "Output port \"VGA_R\" at de2i_150_qsys_pcie.v(433) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N de2i_150_qsys_pcie.v(262) " "Output port \"DRAM_CAS_N\" at de2i_150_qsys_pcie.v(262) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 262 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE de2i_150_qsys_pcie.v(263) " "Output port \"DRAM_CKE\" at de2i_150_qsys_pcie.v(263) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK de2i_150_qsys_pcie.v(264) " "Output port \"DRAM_CLK\" at de2i_150_qsys_pcie.v(264) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 264 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N de2i_150_qsys_pcie.v(265) " "Output port \"DRAM_CS_N\" at de2i_150_qsys_pcie.v(265) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 265 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N de2i_150_qsys_pcie.v(268) " "Output port \"DRAM_RAS_N\" at de2i_150_qsys_pcie.v(268) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N de2i_150_qsys_pcie.v(269) " "Output port \"DRAM_WE_N\" at de2i_150_qsys_pcie.v(269) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "EEP_I2C_SCLK de2i_150_qsys_pcie.v(272) " "Output port \"EEP_I2C_SCLK\" at de2i_150_qsys_pcie.v(272) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_GTX_CLK de2i_150_qsys_pcie.v(276) " "Output port \"ENET_GTX_CLK\" at de2i_150_qsys_pcie.v(276) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_MDC de2i_150_qsys_pcie.v(279) " "Output port \"ENET_MDC\" at de2i_150_qsys_pcie.v(279) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 279 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N de2i_150_qsys_pcie.v(281) " "Output port \"ENET_RST_N\" at de2i_150_qsys_pcie.v(281) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 281 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_EN de2i_150_qsys_pcie.v(290) " "Output port \"ENET_TX_EN\" at de2i_150_qsys_pcie.v(290) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 290 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_TX_ER de2i_150_qsys_pcie.v(291) " "Output port \"ENET_TX_ER\" at de2i_150_qsys_pcie.v(291) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 291 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N de2i_150_qsys_pcie.v(297) " "Output port \"FL_CE_N\" at de2i_150_qsys_pcie.v(297) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 297 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N de2i_150_qsys_pcie.v(298) " "Output port \"FL_OE_N\" at de2i_150_qsys_pcie.v(298) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N de2i_150_qsys_pcie.v(300) " "Output port \"FL_WE_N\" at de2i_150_qsys_pcie.v(300) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 300 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WP_N de2i_150_qsys_pcie.v(301) " "Output port \"FL_WP_N\" at de2i_150_qsys_pcie.v(301) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 301 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RESET_N de2i_150_qsys_pcie.v(302) " "Output port \"FL_RESET_N\" at de2i_150_qsys_pcie.v(302) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 302 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "G_SENSOR_SCLK de2i_150_qsys_pcie.v(311) " "Output port \"G_SENSOR_SCLK\" at de2i_150_qsys_pcie.v(311) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 311 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_SCL de2i_150_qsys_pcie.v(325) " "Output port \"HSMC_SCL\" at de2i_150_qsys_pcie.v(325) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 325 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADA_OE de2i_150_qsys_pcie.v(331) " "Output port \"HSMC_ADA_OE\" at de2i_150_qsys_pcie.v(331) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 331 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADA_SPI_CS de2i_150_qsys_pcie.v(333) " "Output port \"HSMC_ADA_SPI_CS\" at de2i_150_qsys_pcie.v(333) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 333 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADB_OE de2i_150_qsys_pcie.v(336) " "Output port \"HSMC_ADB_OE\" at de2i_150_qsys_pcie.v(336) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 336 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_ADB_SPI_CS de2i_150_qsys_pcie.v(338) " "Output port \"HSMC_ADB_SPI_CS\" at de2i_150_qsys_pcie.v(338) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 338 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_AIC_DIN de2i_150_qsys_pcie.v(340) " "Output port \"HSMC_AIC_DIN\" at de2i_150_qsys_pcie.v(340) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 340 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_AIC_SPI_CS de2i_150_qsys_pcie.v(344) " "Output port \"HSMC_AIC_SPI_CS\" at de2i_150_qsys_pcie.v(344) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 344 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_AIC_XCLK de2i_150_qsys_pcie.v(345) " "Output port \"HSMC_AIC_XCLK\" at de2i_150_qsys_pcie.v(345) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 345 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_CLKOUT0 de2i_150_qsys_pcie.v(347) " "Output port \"HSMC_CLKOUT0\" at de2i_150_qsys_pcie.v(347) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 347 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_FPGA_CLK_A_N de2i_150_qsys_pcie.v(350) " "Output port \"HSMC_FPGA_CLK_A_N\" at de2i_150_qsys_pcie.v(350) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 350 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_FPGA_CLK_A_P de2i_150_qsys_pcie.v(351) " "Output port \"HSMC_FPGA_CLK_A_P\" at de2i_150_qsys_pcie.v(351) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 351 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084542 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_FPGA_CLK_B_N de2i_150_qsys_pcie.v(352) " "Output port \"HSMC_FPGA_CLK_B_N\" at de2i_150_qsys_pcie.v(352) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 352 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HSMC_FPGA_CLK_B_P de2i_150_qsys_pcie.v(353) " "Output port \"HSMC_FPGA_CLK_B_P\" at de2i_150_qsys_pcie.v(353) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 353 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK de2i_150_qsys_pcie.v(359) " "Output port \"I2C_SCLK\" at de2i_150_qsys_pcie.v(359) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 359 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN de2i_150_qsys_pcie.v(370) " "Output port \"LCD_EN\" at de2i_150_qsys_pcie.v(370) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 370 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_ON de2i_150_qsys_pcie.v(371) " "Output port \"LCD_ON\" at de2i_150_qsys_pcie.v(371) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 371 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS de2i_150_qsys_pcie.v(372) " "Output port \"LCD_RS\" at de2i_150_qsys_pcie.v(372) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 372 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW de2i_150_qsys_pcie.v(373) " "Output port \"LCD_RW\" at de2i_150_qsys_pcie.v(373) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 373 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK de2i_150_qsys_pcie.v(390) " "Output port \"SD_CLK\" at de2i_150_qsys_pcie.v(390) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 390 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SMA_CLKOUT de2i_150_qsys_pcie.v(397) " "Output port \"SMA_CLKOUT\" at de2i_150_qsys_pcie.v(397) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 397 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSC_N de2i_150_qsys_pcie.v(400) " "Output port \"SSRAM_ADSC_N\" at de2i_150_qsys_pcie.v(400) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 400 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADSP_N de2i_150_qsys_pcie.v(401) " "Output port \"SSRAM_ADSP_N\" at de2i_150_qsys_pcie.v(401) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 401 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_ADV_N de2i_150_qsys_pcie.v(402) " "Output port \"SSRAM_ADV_N\" at de2i_150_qsys_pcie.v(402) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 402 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_CLK de2i_150_qsys_pcie.v(404) " "Output port \"SSRAM_CLK\" at de2i_150_qsys_pcie.v(404) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 404 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_GW_N de2i_150_qsys_pcie.v(405) " "Output port \"SSRAM_GW_N\" at de2i_150_qsys_pcie.v(405) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 405 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_OE_N de2i_150_qsys_pcie.v(406) " "Output port \"SSRAM_OE_N\" at de2i_150_qsys_pcie.v(406) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 406 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM_WE_N de2i_150_qsys_pcie.v(407) " "Output port \"SSRAM_WE_N\" at de2i_150_qsys_pcie.v(407) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 407 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM0_CE_N de2i_150_qsys_pcie.v(408) " "Output port \"SSRAM0_CE_N\" at de2i_150_qsys_pcie.v(408) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 408 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SSRAM1_CE_N de2i_150_qsys_pcie.v(409) " "Output port \"SSRAM1_CE_N\" at de2i_150_qsys_pcie.v(409) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 409 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de2i_150_qsys_pcie.v(418) " "Output port \"TD_RESET_N\" at de2i_150_qsys_pcie.v(418) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 418 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RTS de2i_150_qsys_pcie.v(423) " "Output port \"UART_RTS\" at de2i_150_qsys_pcie.v(423) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 423 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD de2i_150_qsys_pcie.v(425) " "Output port \"UART_TXD\" at de2i_150_qsys_pcie.v(425) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 425 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N de2i_150_qsys_pcie.v(429) " "Output port \"VGA_BLANK_N\" at de2i_150_qsys_pcie.v(429) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 429 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK de2i_150_qsys_pcie.v(430) " "Output port \"VGA_CLK\" at de2i_150_qsys_pcie.v(430) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 430 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS de2i_150_qsys_pcie.v(432) " "Output port \"VGA_HS\" at de2i_150_qsys_pcie.v(432) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 432 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N de2i_150_qsys_pcie.v(434) " "Output port \"VGA_SYNC_N\" at de2i_150_qsys_pcie.v(434) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 434 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS de2i_150_qsys_pcie.v(435) " "Output port \"VGA_VS\" at de2i_150_qsys_pcie.v(435) has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 435 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304084543 "|de2i_150_qsys_pcie"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys de2i_150_qsys:u0 " "Elaborating entity \"de2i_150_qsys\" for hierarchy \"de2i_150_qsys:u0\"" {  } { { "src/de2i_150_qsys_pcie.v" "u0" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_pcie_ip de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip " "Elaborating entity \"de2i_150_qsys_pcie_ip\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "pcie_ip" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_pipen1b_qsys de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip " "Elaborating entity \"altpcie_hip_pipen1b_qsys\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "pcie_internal_hip" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084641 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pm_event_sopc altpcie_hip_pipen1b_qsys.v(802) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(802): object pm_event_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 802 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pme_to_cr_sopc altpcie_hip_pipen1b_qsys.v(804) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(804): object pme_to_cr_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 804 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlctrllink2 altpcie_hip_pipen1b_qsys.v(818) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(818): object sopc_dlctrllink2 used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 818 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dldataupfc altpcie_hip_pipen1b_qsys.v(819) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(819): object sopc_dldataupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 819 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlhdrupfc altpcie_hip_pipen1b_qsys.v(820) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(820): object sopc_dlhdrupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 820 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlinhdllp altpcie_hip_pipen1b_qsys.v(821) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(821): object sopc_dlinhdllp used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 821 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphycfg altpcie_hip_pipen1b_qsys.v(822) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(822): object sopc_dlreqphycfg used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 822 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqphypm altpcie_hip_pipen1b_qsys.v(823) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(823): object sopc_dlreqphypm used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 823 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrequpfc altpcie_hip_pipen1b_qsys.v(824) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(824): object sopc_dlrequpfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 824 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlreqwake altpcie_hip_pipen1b_qsys.v(825) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(825): object sopc_dlreqwake used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 825 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlrxecrcchk altpcie_hip_pipen1b_qsys.v(826) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(826): object sopc_dlrxecrcchk used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 826 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlsndupfc altpcie_hip_pipen1b_qsys.v(827) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(827): object sopc_dlsndupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 827 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxcfgextsy altpcie_hip_pipen1b_qsys.v(828) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(828): object sopc_dltxcfgextsy used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 828 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxreqpm altpcie_hip_pipen1b_qsys.v(829) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(829): object sopc_dltxreqpm used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 829 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltxtyppm altpcie_hip_pipen1b_qsys.v(830) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(830): object sopc_dltxtyppm used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 830 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dltypupfc altpcie_hip_pipen1b_qsys.v(831) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(831): object sopc_dltypupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 831 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidmap altpcie_hip_pipen1b_qsys.v(832) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(832): object sopc_dlvcidmap used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 832 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sopc_dlvcidupfc altpcie_hip_pipen1b_qsys.v(833) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(833): object sopc_dlvcidupfc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 833 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swdn_in_sopc altpcie_hip_pipen1b_qsys.v(839) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(839): object swdn_in_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 839 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "swup_in_sopc altpcie_hip_pipen1b_qsys.v(841) " "Verilog HDL warning at altpcie_hip_pipen1b_qsys.v(841): object swup_in_sopc used but never assigned" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 841 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1443304084655 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt4gxb_reset_controller de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0 " "Elaborating entity \"alt4gxb_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "g_reset_controller.alt4gxb_reset_controller0" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pcie_reconfig_bridge de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0 " "Elaborating entity \"altpcie_pcie_reconfig_bridge\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_pcie_reconfig_bridge0" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084661 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(236) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(236): truncated value with size 32 to match size of target (7)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304084663 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altpcie_pcie_reconfig_bridge.v(242) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(242): truncated value with size 32 to match size of target (7)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304084663 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(368) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(368): truncated value with size 32 to match size of target (5)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304084664 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altpcie_pcie_reconfig_bridge.v(369) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(369): truncated value with size 32 to match size of target (5)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304084664 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pcie_reconfig_bridge.v(381) " "Verilog HDL assignment warning at altpcie_pcie_reconfig_bridge.v(381): truncated value with size 32 to match size of target (8)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pcie_reconfig_bridge.v" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304084664 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_app de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge " "Elaborating entity \"altpciexpav_stif_app\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "avalon_stream_hip_qsys.avalon_bridge" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084667 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_st_ready_reg altpciexpav_stif_app.v(273) " "Verilog HDL or VHDL warning at altpciexpav_stif_app.v(273): object \"tx_st_ready_reg\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443304084677 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpciexpav_stif_app.v(259) " "Verilog HDL assignment warning at altpciexpav_stif_app.v(259): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304084677 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altpciexpav_stif_app.v(397) " "Verilog HDL Case Statement information at altpciexpav_stif_app.v(397): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 397 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1443304084677 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx " "Elaborating entity \"altpciexpav_stif_rx\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "rx" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl " "Elaborating entity \"altpciexpav_stif_rx_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "rx_input_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 383 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304084852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 12 " "Parameter \"lpm_numwords\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 82 " "Parameter \"lpm_width\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084853 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 383 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304084853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9j31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9j31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9j31 " "Found entity 1: scfifo_9j31" {  } { { "db/scfifo_9j31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_9j31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304084899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304084899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9j31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated " "Elaborating entity \"scfifo_9j31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gp31 " "Found entity 1: a_dpfifo_gp31" {  } { { "db/a_dpfifo_gp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304084906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304084906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gp31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo " "Elaborating entity \"a_dpfifo_gp31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\"" {  } { { "db/scfifo_9j31.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_9j31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n2e1 " "Found entity 1: altsyncram_n2e1" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_n2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304084975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304084975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n2e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram " "Elaborating entity \"altsyncram_n2e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\"" {  } { { "db/a_dpfifo_gp31.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304084976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b09 " "Found entity 1: cmpr_b09" {  } { { "db/cmpr_b09.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_b09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_gp31.tdf" "almost_full_comparer" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison " "Elaborating entity \"cmpr_b09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cmpr_b09:two_comparison\"" {  } { { "db/a_dpfifo_gp31.tdf" "two_comparison" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_orb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_orb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_orb " "Found entity 1: cntr_orb" {  } { { "db/cntr_orb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_orb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_orb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb " "Elaborating entity \"cntr_orb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_orb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_gp31.tdf" "rd_ptr_msb" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5s7 " "Found entity 1: cntr_5s7" {  } { { "db/cntr_5s7.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_5s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5s7 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter " "Elaborating entity \"cntr_5s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_5s7:usedw_counter\"" {  } { { "db/a_dpfifo_gp31.tdf" "usedw_counter" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_prb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_prb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_prb " "Found entity 1: cntr_prb" {  } { { "db/cntr_prb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_prb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_prb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr " "Elaborating entity \"cntr_prb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|cntr_prb:wr_ptr\"" {  } { { "db/a_dpfifo_gp31.tdf" "wr_ptr" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_p2a_addrtrans de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans " "Elaborating entity \"altpciexpav_stif_p2a_addrtrans\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|altpciexpav_stif_p2a_addrtrans:p2a_addr_trans\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "p2a_addr_trans" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "pndgtxrd_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085215 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304085217 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 57 " "Parameter \"lpm_width\" = \"57\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085217 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085217 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304085217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_fj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_fj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_fj31 " "Found entity 1: scfifo_fj31" {  } { { "db/scfifo_fj31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_fj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_fj31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated " "Elaborating entity \"scfifo_fj31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mp31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mp31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mp31 " "Found entity 1: a_dpfifo_mp31" {  } { { "db/a_dpfifo_mp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_mp31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mp31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo " "Elaborating entity \"a_dpfifo_mp31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\"" {  } { { "db/scfifo_fj31.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_fj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2e1 " "Found entity 1: altsyncram_r2e1" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_r2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram " "Elaborating entity \"altsyncram_r2e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\"" {  } { { "db/a_dpfifo_mp31.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_mp31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer " "Elaborating entity \"cmpr_b09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|cmpr_b09:almost_full_comparer\"" {  } { { "db/a_dpfifo_mp31.tdf" "almost_full_comparer" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_mp31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_rx_resp de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp " "Elaborating entity \"altpciexpav_stif_rx_resp\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_resp:rxavl_resp\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 441 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304085387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 66 " "Parameter \"width_a\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 66 " "Parameter \"width_b\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085388 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 441 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304085388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tl1 " "Found entity 1: altsyncram_5tl1" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_5tl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tl1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated " "Elaborating entity \"altsyncram_5tl1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx " "Elaborating entity \"altpciexpav_stif_tx\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "tx" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txavl_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl " "Elaborating entity \"altpciexpav_stif_txavl_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txavl" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "pendingrd_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085515 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 687 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304085517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085517 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 687 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304085517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s031.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s031.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s031 " "Found entity 1: scfifo_s031" {  } { { "db/scfifo_s031.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_s031.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s031 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated " "Elaborating entity \"scfifo_s031\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3731 " "Found entity 1: a_dpfifo_3731" {  } { { "db/a_dpfifo_3731.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_3731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3731 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo " "Elaborating entity \"a_dpfifo_3731\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\"" {  } { { "db/scfifo_s031.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_s031.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52e1 " "Found entity 1: altsyncram_52e1" {  } { { "db/altsyncram_52e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_52e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram " "Elaborating entity \"altsyncram_52e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txavl_cntrl:txavl\|scfifo:pendingrd_fifo\|scfifo_s031:auto_generated\|a_dpfifo_3731:dpfifo\|altsyncram_52e1:FIFOram\"" {  } { { "db/a_dpfifo_3731.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_3731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_addrtrans de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans " "Elaborating entity \"altpciexpav_stif_a2p_addrtrans\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "a2p_addr_trans" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_a2p_fixtrans de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans " "Elaborating entity \"altpciexpav_stif_a2p_fixtrans\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_a2p_addrtrans:a2p_addr_trans\|altpciexpav_stif_a2p_fixtrans:fixtrans\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" "fixtrans" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_a2p_addrtrans.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_txresp_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp " "Elaborating entity \"altpciexpav_stif_txresp_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_txresp_cntrl:txresp\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txcmd_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304085720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085720 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304085720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8241 " "Found entity 1: scfifo_8241" {  } { { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8241 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated " "Elaborating entity \"scfifo_8241\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_f841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_f841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_f841 " "Found entity 1: a_dpfifo_f841" {  } { { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_f841 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo " "Elaborating entity \"a_dpfifo_f841\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\"" {  } { { "db/scfifo_8241.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_73e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_73e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_73e1 " "Found entity 1: altsyncram_73e1" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_73e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram " "Elaborating entity \"altsyncram_73e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\"" {  } { { "db/a_dpfifo_f841.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "wrdat_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085909 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 409 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304085912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085912 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 409 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304085912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3131 " "Found entity 1: scfifo_3131" {  } { { "db/scfifo_3131.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_3131.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3131 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated " "Elaborating entity \"scfifo_3131\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a731.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a731.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a731 " "Found entity 1: a_dpfifo_a731" {  } { { "db/a_dpfifo_a731.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304085967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304085967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a731 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo " "Elaborating entity \"a_dpfifo_a731\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\"" {  } { { "db/scfifo_3131.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_3131.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304085969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13e1 " "Found entity 1: altsyncram_13e1" {  } { { "db/altsyncram_13e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_13e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_13e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram " "Elaborating entity \"altsyncram_13e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|altsyncram_13e1:FIFOram\"" {  } { { "db/a_dpfifo_a731.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d09 " "Found entity 1: cmpr_d09" {  } { { "db/cmpr_d09.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_d09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer " "Elaborating entity \"cmpr_d09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:almost_full_comparer\"" {  } { { "db/a_dpfifo_a731.tdf" "almost_full_comparer" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d09 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison " "Elaborating entity \"cmpr_d09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cmpr_d09:two_comparison\"" {  } { { "db/a_dpfifo_a731.tdf" "two_comparison" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qrb " "Found entity 1: cntr_qrb" {  } { { "db/cntr_qrb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_qrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qrb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb " "Elaborating entity \"cntr_qrb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_qrb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_a731.tdf" "rd_ptr_msb" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7s7 " "Found entity 1: cntr_7s7" {  } { { "db/cntr_7s7.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_7s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7s7 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter " "Elaborating entity \"cntr_7s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_7s7:usedw_counter\"" {  } { { "db/a_dpfifo_a731.tdf" "usedw_counter" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rrb " "Found entity 1: cntr_rrb" {  } { { "db/cntr_rrb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_rrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rrb de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr " "Elaborating entity \"cntr_rrb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:wrdat_fifo\|scfifo_3131:auto_generated\|a_dpfifo_a731:dpfifo\|cntr_rrb:wr_ptr\"" {  } { { "db/a_dpfifo_a731.tdf" "wr_ptr" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_a731.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304086291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 99 " "Parameter \"lpm_width\" = \"99\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086291 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304086291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d241.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d241.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d241 " "Found entity 1: scfifo_d241" {  } { { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d241 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated " "Elaborating entity \"scfifo_d241\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k841.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k841.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k841 " "Found entity 1: a_dpfifo_k841" {  } { { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k841 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo " "Elaborating entity \"a_dpfifo_k841\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\"" {  } { { "db/scfifo_d241.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h3e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h3e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h3e1 " "Found entity 1: altsyncram_h3e1" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h3e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram " "Elaborating entity \"altsyncram_h3e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\"" {  } { { "db/a_dpfifo_k841.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 520 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086458 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 520 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304086458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ish1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ish1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ish1 " "Found entity 1: altsyncram_ish1" {  } { { "db/altsyncram_ish1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_ish1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ish1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated " "Elaborating entity \"altsyncram_ish1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altsyncram:tx_cpl_buff\|altsyncram_ish1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_tx_cntrl de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl " "Elaborating entity \"altpciexpav_stif_tx_cntrl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "tx_output_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 413 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304086586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 66 " "Parameter \"lpm_width\" = \"66\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086586 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 413 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304086586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gj31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_gj31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gj31 " "Found entity 1: scfifo_gj31" {  } { { "db/scfifo_gj31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_gj31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gj31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated " "Elaborating entity \"scfifo_gj31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_np31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_np31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_np31 " "Found entity 1: a_dpfifo_np31" {  } { { "db/a_dpfifo_np31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_np31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_np31 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo " "Elaborating entity \"a_dpfifo_np31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\"" {  } { { "db/scfifo_gj31.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_gj31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2e1 " "Found entity 1: altsyncram_s2e1" {  } { { "db/altsyncram_s2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_s2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s2e1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram " "Elaborating entity \"altsyncram_s2e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|altpciexpav_stif_tx_cntrl:tx_cntrl\|scfifo:tx_output_fifo\|scfifo_gj31:auto_generated\|a_dpfifo_np31:dpfifo\|altsyncram_s2e1:FIFOram\"" {  } { { "db/a_dpfifo_np31.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_np31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_control_register de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg " "Elaborating entity \"altpciexpav_stif_control_register\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "cntrl_reg" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_avalon de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon " "Elaborating entity \"altpciexpav_stif_cr_avalon\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_avalon:i_avalon\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_avalon" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_mailbox de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb " "Elaborating entity \"altpciexpav_stif_cr_mailbox\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "altsyncram_component" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 240 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304086801 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a CLEAR0 " "Parameter \"indata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a CLEAR0 " "Parameter \"wrcontrol_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b CLEAR0 " "Parameter \"byteena_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086802 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_mailbox.v" 240 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304086802 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter INDATA_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_1sc1.tdf" 789 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1443304086865 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter WRCONTROL_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_1sc1.tdf" 792 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1443304086865 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals " "Assertion warning: Ignoring parameter ADDRESS_ACLR_A that uses input register with clear signal -- RAM block for device family Cyclone IV GX of altsyncram megafunction cannot use input registers with clear signals" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_1sc1.tdf" 795 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1443304086865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1sc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1sc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1sc1 " "Found entity 1: altsyncram_1sc1" {  } { { "db/altsyncram_1sc1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_1sc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304086866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304086866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1sc1 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated " "Elaborating entity \"altsyncram_1sc1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_mailbox:i_a2p_mb\|altsyncram:altsyncram_component\|altsyncram_1sc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_stif_cr_interrupt de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt " "Elaborating entity \"altpciexpav_stif_cr_interrupt\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpciexpav_clksync de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync " "Elaborating entity \"altpciexpav_clksync\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_control_register:cntrl_reg\|altpciexpav_stif_cr_interrupt:i_interrupt\|altpciexpav_clksync:datadiscard_sync\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "datadiscard_sync" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_txcred_patch de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0 " "Elaborating entity \"altpcie_txcred_patch\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_txcred_patch:txcred_patch0\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "txcred_patch0" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tl_cfg_pipe de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst " "Elaborating entity \"altpcie_tl_cfg_pipe\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "altpcie_tl_cfg_pipe_inst" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_pcie_ip_altgx_internal de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal " "Elaborating entity \"de2i_150_qsys_pcie_ip_altgx_internal\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "altgx_internal" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component " "Elaborating entity \"de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304086943 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_patterndetect\[0\] de2i_150_qsys_pcie_ip_altgx_internal.v(105) " "Output port \"rx_patterndetect\[0\]\" at de2i_150_qsys_pcie_ip_altgx_internal.v(105) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304086953 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rx_syncstatus\[0\] de2i_150_qsys_pcie_ip_altgx_internal.v(106) " "Output port \"rx_syncstatus\[0\]\" at de2i_150_qsys_pcie_ip_altgx_internal.v(106) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304086953 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0 " "Elaborating entity \"altpll\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "pll0" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0 " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 25 " "Parameter \"clk0_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 10 " "Parameter \"clk1_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 10 " "Parameter \"clk2_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 20 " "Parameter \"clk2_duty_cycle\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 25 " "Parameter \"clk2_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_divide_by 2 " "Parameter \"dpa_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dpa_multiply_by 25 " "Parameter \"dpa_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode no_compensation " "Parameter \"operation_mode\" = \"no_compensation\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV GX " "Parameter \"intended_device_family\" = \"Cyclone IV GX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087017 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304087017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_nn81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_nn81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_nn81 " "Found entity 1: altpll_nn81" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altpll_nn81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304087074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304087074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_nn81 de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated " "Elaborating entity \"altpll_nn81\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pcie_hard_ip_reset_controller de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal " "Elaborating entity \"altera_pcie_hard_ip_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "reset_controller_internal" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087080 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipe_mode_int altera_pcie_hard_ip_reset_controller.v(262) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(262): object \"pipe_mode_int\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443304087081 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sim altera_pcie_hard_ip_reset_controller.v(90) " "Verilog HDL or VHDL warning at altera_pcie_hard_ip_reset_controller.v(90): object \"test_sim\" assigned a value but never read" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1443304087081 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 altera_pcie_hard_ip_reset_controller.v(153) " "Verilog HDL assignment warning at altera_pcie_hard_ip_reset_controller.v(153): truncated value with size 32 to match size of target (11)" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304087081 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk250_out 0 altera_pcie_hard_ip_reset_controller.v(67) " "Net \"clk250_out\" at altera_pcie_hard_ip_reset_controller.v(67) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1443304087081 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "clk500_out 0 altera_pcie_hard_ip_reset_controller.v(68) " "Net \"clk500_out\" at altera_pcie_hard_ip_reset_controller.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1443304087081 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk125_export altera_pcie_hard_ip_reset_controller.v(72) " "Output port \"clk125_export\" at altera_pcie_hard_ip_reset_controller.v(72) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087081 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altera_pcie_hard_ip_reset_controller:reset_controller_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|altpcie_rs_serdes:altgx_reset\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "altgx_reset" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_pipe_interface de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal " "Elaborating entity \"altpcie_pipe_interface\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_pipe_interface:pipe_interface_internal\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "pipe_interface_internal" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 altpcie_pipe_interface.v(291) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(291): truncated value with size 32 to match size of target (8)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(292) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(292): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(293) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(293): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(294) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(294): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(295) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(295): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(296) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(296): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altpcie_pipe_interface.v(297) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(297): truncated value with size 32 to match size of target (2)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altpcie_pipe_interface.v(466) " "Verilog HDL assignment warning at altpcie_pipe_interface.v(466): truncated value with size 32 to match size of target (1)" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata1_ext altpcie_pipe_interface.v(85) " "Output port \"txdata1_ext\" at altpcie_pipe_interface.v(85) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 85 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata2_ext altpcie_pipe_interface.v(86) " "Output port \"txdata2_ext\" at altpcie_pipe_interface.v(86) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata3_ext altpcie_pipe_interface.v(87) " "Output port \"txdata3_ext\" at altpcie_pipe_interface.v(87) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata4_ext altpcie_pipe_interface.v(88) " "Output port \"txdata4_ext\" at altpcie_pipe_interface.v(88) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata5_ext altpcie_pipe_interface.v(89) " "Output port \"txdata5_ext\" at altpcie_pipe_interface.v(89) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata6_ext altpcie_pipe_interface.v(90) " "Output port \"txdata6_ext\" at altpcie_pipe_interface.v(90) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdata7_ext altpcie_pipe_interface.v(91) " "Output port \"txdata7_ext\" at altpcie_pipe_interface.v(91) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity1_ext altpcie_pipe_interface.v(138) " "Output port \"rxpolarity1_ext\" at altpcie_pipe_interface.v(138) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity2_ext altpcie_pipe_interface.v(139) " "Output port \"rxpolarity2_ext\" at altpcie_pipe_interface.v(139) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087090 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity3_ext altpcie_pipe_interface.v(140) " "Output port \"rxpolarity3_ext\" at altpcie_pipe_interface.v(140) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 140 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity4_ext altpcie_pipe_interface.v(141) " "Output port \"rxpolarity4_ext\" at altpcie_pipe_interface.v(141) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 141 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity5_ext altpcie_pipe_interface.v(142) " "Output port \"rxpolarity5_ext\" at altpcie_pipe_interface.v(142) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity6_ext altpcie_pipe_interface.v(143) " "Output port \"rxpolarity6_ext\" at altpcie_pipe_interface.v(143) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 143 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpolarity7_ext altpcie_pipe_interface.v(144) " "Output port \"rxpolarity7_ext\" at altpcie_pipe_interface.v(144) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl1_ext altpcie_pipe_interface.v(158) " "Output port \"txcompl1_ext\" at altpcie_pipe_interface.v(158) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl2_ext altpcie_pipe_interface.v(159) " "Output port \"txcompl2_ext\" at altpcie_pipe_interface.v(159) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl3_ext altpcie_pipe_interface.v(160) " "Output port \"txcompl3_ext\" at altpcie_pipe_interface.v(160) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl4_ext altpcie_pipe_interface.v(161) " "Output port \"txcompl4_ext\" at altpcie_pipe_interface.v(161) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 161 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl5_ext altpcie_pipe_interface.v(162) " "Output port \"txcompl5_ext\" at altpcie_pipe_interface.v(162) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl6_ext altpcie_pipe_interface.v(163) " "Output port \"txcompl6_ext\" at altpcie_pipe_interface.v(163) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txcompl7_ext altpcie_pipe_interface.v(164) " "Output port \"txcompl7_ext\" at altpcie_pipe_interface.v(164) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak1_ext altpcie_pipe_interface.v(178) " "Output port \"txdatak1_ext\" at altpcie_pipe_interface.v(178) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 178 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak2_ext altpcie_pipe_interface.v(179) " "Output port \"txdatak2_ext\" at altpcie_pipe_interface.v(179) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak3_ext altpcie_pipe_interface.v(180) " "Output port \"txdatak3_ext\" at altpcie_pipe_interface.v(180) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak4_ext altpcie_pipe_interface.v(181) " "Output port \"txdatak4_ext\" at altpcie_pipe_interface.v(181) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak5_ext altpcie_pipe_interface.v(182) " "Output port \"txdatak5_ext\" at altpcie_pipe_interface.v(182) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak6_ext altpcie_pipe_interface.v(183) " "Output port \"txdatak6_ext\" at altpcie_pipe_interface.v(183) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txdatak7_ext altpcie_pipe_interface.v(184) " "Output port \"txdatak7_ext\" at altpcie_pipe_interface.v(184) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle1_ext altpcie_pipe_interface.v(210) " "Output port \"txelecidle1_ext\" at altpcie_pipe_interface.v(210) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle2_ext altpcie_pipe_interface.v(211) " "Output port \"txelecidle2_ext\" at altpcie_pipe_interface.v(211) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 211 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle3_ext altpcie_pipe_interface.v(212) " "Output port \"txelecidle3_ext\" at altpcie_pipe_interface.v(212) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle4_ext altpcie_pipe_interface.v(213) " "Output port \"txelecidle4_ext\" at altpcie_pipe_interface.v(213) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle5_ext altpcie_pipe_interface.v(214) " "Output port \"txelecidle5_ext\" at altpcie_pipe_interface.v(214) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle6_ext altpcie_pipe_interface.v(215) " "Output port \"txelecidle6_ext\" at altpcie_pipe_interface.v(215) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "txelecidle7_ext altpcie_pipe_interface.v(216) " "Output port \"txelecidle7_ext\" at altpcie_pipe_interface.v(216) has no driver" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_pipe_interface.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1443304087091 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_pipe_interface:pipe_interface_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "rst_controller" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma " "Elaborating entity \"de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_chain de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain " "Elaborating entity \"de2i_150_qsys_sgdma_chain\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_chain" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|control_status_slave_which_resides_within_de2i_150_qsys_sgdma:the_control_status_slave_which_resides_within_de2i_150_qsys_sgdma " "Elaborating entity \"control_status_slave_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|control_status_slave_which_resides_within_de2i_150_qsys_sgdma:the_control_status_slave_which_resides_within_de2i_150_qsys_sgdma\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_control_status_slave_which_resides_within_de2i_150_qsys_sgdma" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma " "Elaborating entity \"descriptor_read_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 472 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304087156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STINGRAY " "Parameter \"intended_device_family\" = \"STINGRAY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087156 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 472 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304087156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087169 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087199 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7vc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7vc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7vc " "Found entity 1: mux_7vc" {  } { { "db/mux_7vc.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/mux_7vc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304087251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304087251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7vc de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated " "Elaborating entity \"mux_7vc\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_7vc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087280 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qef " "Found entity 1: cntr_qef" {  } { { "db/cntr_qef.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_qef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304087335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304087335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qef de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated " "Elaborating entity \"cntr_qef\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_qef:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_0jg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_0jg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_0jg " "Found entity 1: cmpr_0jg" {  } { { "db/cmpr_0jg.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_0jg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304087418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304087418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_0jg de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated " "Elaborating entity \"cmpr_0jg\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_0jg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_de2i_150_qsys_sgdma_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 472 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_write_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_write_which_resides_within_de2i_150_qsys_sgdma " "Elaborating entity \"descriptor_write_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_write_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_write_which_resides_within_de2i_150_qsys_sgdma\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_descriptor_write_which_resides_within_de2i_150_qsys_sgdma" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_command_grabber de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_grabber:the_de2i_150_qsys_sgdma_command_grabber " "Elaborating entity \"de2i_150_qsys_sgdma_command_grabber\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_grabber:the_de2i_150_qsys_sgdma_command_grabber\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_command_grabber" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_m_read de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_read:the_de2i_150_qsys_sgdma_m_read " "Elaborating entity \"de2i_150_qsys_sgdma_m_read\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_read:the_de2i_150_qsys_sgdma_m_read\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_m_read" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087449 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "de2i_150_qsys_sgdma.v(1464) " "Verilog HDL Case Statement information at de2i_150_qsys_sgdma.v(1464): all case item expressions in this case statement are onehot" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1464 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1443304087452 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_read:the_de2i_150_qsys_sgdma_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_m_readfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo " "Elaborating entity \"de2i_150_qsys_sgdma_m_readfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_m_readfifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_m_readfifo_m_readfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo " "Elaborating entity \"de2i_150_qsys_sgdma_m_readfifo_m_readfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087492 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1597 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304087494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STINGRAY " "Parameter \"intended_device_family\" = \"STINGRAY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087494 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1597 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304087494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7t31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7t31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7t31 " "Found entity 1: scfifo_7t31" {  } { { "db/scfifo_7t31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_7t31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304087543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304087543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7t31 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated " "Elaborating entity \"scfifo_7t31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e341 " "Found entity 1: a_dpfifo_e341" {  } { { "db/a_dpfifo_e341.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_e341.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304087550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304087550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e341 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\|a_dpfifo_e341:dpfifo " "Elaborating entity \"a_dpfifo_e341\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\|a_dpfifo_e341:dpfifo\"" {  } { { "db/scfifo_7t31.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_7t31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v2e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v2e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v2e1 " "Found entity 1: altsyncram_v2e1" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_v2e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304087623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304087623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v2e1 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\|a_dpfifo_e341:dpfifo\|altsyncram_v2e1:FIFOram " "Elaborating entity \"altsyncram_v2e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\|a_dpfifo_e341:dpfifo\|altsyncram_v2e1:FIFOram\"" {  } { { "db/a_dpfifo_e341.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_e341.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c09.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c09.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c09 " "Found entity 1: cmpr_c09" {  } { { "db/cmpr_c09.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_c09.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304087677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304087677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\|a_dpfifo_e341:dpfifo\|cmpr_c09:almost_full_comparer " "Elaborating entity \"cmpr_c09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\|a_dpfifo_e341:dpfifo\|cmpr_c09:almost_full_comparer\"" {  } { { "db/a_dpfifo_e341.tdf" "almost_full_comparer" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_e341.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_c09 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\|a_dpfifo_e341:dpfifo\|cmpr_c09:two_comparison " "Elaborating entity \"cmpr_c09\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\|a_dpfifo_e341:dpfifo\|cmpr_c09:two_comparison\"" {  } { { "db/a_dpfifo_e341.tdf" "two_comparison" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_e341.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6s7 " "Found entity 1: cntr_6s7" {  } { { "db/cntr_6s7.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_6s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304087736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304087736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6s7 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_6s7:usedw_counter " "Elaborating entity \"cntr_6s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\|a_dpfifo_e341:dpfifo\|cntr_6s7:usedw_counter\"" {  } { { "db/a_dpfifo_e341.tdf" "usedw_counter" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_e341.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_m_write de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write " "Elaborating entity \"de2i_150_qsys_sgdma_m_write\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_m_write" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma " "Elaborating entity \"byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:the_sixty_four_bit_byteenable_FSM " "Elaborating entity \"sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_sixty_four_bit_byteenable_FSM" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "lower_thirty_two_bit_byteenable_FSM" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_write:the_de2i_150_qsys_sgdma_m_write\|byteenable_gen_which_resides_within_de2i_150_qsys_sgdma:the_byteenable_gen_which_resides_within_de2i_150_qsys_sgdma\|sixty_four_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:the_sixty_four_bit_byteenable_FSM\|thirty_two_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:lower_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_de2i_150_qsys_sgdma:lower_sixteen_bit_byteenable_FSM\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "lower_sixteen_bit_byteenable_FSM" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_command_fifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo " "Elaborating entity \"de2i_150_qsys_sgdma_command_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_command_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "de2i_150_qsys_sgdma_command_fifo_command_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304087809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STINGRAY " "Parameter \"intended_device_family\" = \"STINGRAY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087809 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304087809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ea31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ea31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ea31 " "Found entity 1: scfifo_ea31" {  } { { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304087859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304087859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ea31 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated " "Elaborating entity \"scfifo_ea31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lg31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lg31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lg31 " "Found entity 1: a_dpfifo_lg31" {  } { { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304087873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304087873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lg31 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo " "Elaborating entity \"a_dpfifo_lg31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\"" {  } { { "db/scfifo_ea31.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t1e1 " "Found entity 1: altsyncram_t1e1" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304087958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304087958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t1e1 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram " "Elaborating entity \"altsyncram_t1e1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\"" {  } { { "db/a_dpfifo_lg31.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304087959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_809.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_809.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_809 " "Found entity 1: cmpr_809" {  } { { "db/cmpr_809.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_809.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_809 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|cmpr_809:almost_full_comparer " "Elaborating entity \"cmpr_809\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|cmpr_809:almost_full_comparer\"" {  } { { "db/a_dpfifo_lg31.tdf" "almost_full_comparer" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2s7 " "Found entity 1: cntr_2s7" {  } { { "db/cntr_2s7.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_2s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2s7 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|cntr_2s7:usedw_counter " "Elaborating entity \"cntr_2s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|cntr_2s7:usedw_counter\"" {  } { { "db/a_dpfifo_lg31.tdf" "usedw_counter" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mrb " "Found entity 1: cntr_mrb" {  } { { "db/cntr_mrb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_mrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mrb de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|cntr_mrb:wr_ptr " "Elaborating entity \"cntr_mrb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|cntr_mrb:wr_ptr\"" {  } { { "db/a_dpfifo_lg31.tdf" "wr_ptr" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_desc_address_fifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo " "Elaborating entity \"de2i_150_qsys_sgdma_desc_address_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_desc_address_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 3007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2535 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304088161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STINGRAY " "Parameter \"intended_device_family\" = \"STINGRAY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088161 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2535 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304088161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088164 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 276 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2535 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088168 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2535 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2535 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l0d " "Found entity 1: mux_l0d" {  } { { "db/mux_l0d.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/mux_l0d.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l0d de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated " "Elaborating entity \"mux_l0d\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_desc_address_fifo:the_de2i_150_qsys_sgdma_desc_address_fifo\|scfifo:de2i_150_qsys_sgdma_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_l0d:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_status_token_fifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo " "Elaborating entity \"de2i_150_qsys_sgdma_status_token_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_status_token_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 3020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088311 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2597 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304088313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STINGRAY " "Parameter \"intended_device_family\" = \"STINGRAY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088313 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2597 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304088313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_v831.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_v831.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_v831 " "Found entity 1: scfifo_v831" {  } { { "db/scfifo_v831.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_v831.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_v831 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_v831:auto_generated " "Elaborating entity \"scfifo_v831\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_v831:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6f31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6f31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6f31 " "Found entity 1: a_dpfifo_6f31" {  } { { "db/a_dpfifo_6f31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_6f31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6f31 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_v831:auto_generated\|a_dpfifo_6f31:dpfifo " "Elaborating entity \"a_dpfifo_6f31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_v831:auto_generated\|a_dpfifo_6f31:dpfifo\"" {  } { { "db/scfifo_v831.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_v831.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vud1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vud1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vud1 " "Found entity 1: altsyncram_vud1" {  } { { "db/altsyncram_vud1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_vud1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vud1 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_v831:auto_generated\|a_dpfifo_6f31:dpfifo\|altsyncram_vud1:FIFOram " "Elaborating entity \"altsyncram_vud1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_status_token_fifo:the_de2i_150_qsys_sgdma_status_token_fifo\|scfifo:de2i_150_qsys_sgdma_status_token_fifo_status_token_fifo\|scfifo_v831:auto_generated\|a_dpfifo_6f31:dpfifo\|altsyncram_vud1:FIFOram\"" {  } { { "db/a_dpfifo_6f31.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_6f31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_sgdma_stream_fifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo " "Elaborating entity \"de2i_150_qsys_sgdma_stream_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "the_de2i_150_qsys_sgdma_stream_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 3038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "de2i_150_qsys_sgdma_stream_fifo_stream_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2659 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304088468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STINGRAY " "Parameter \"intended_device_family\" = \"STINGRAY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 69 " "Parameter \"lpm_width\" = \"69\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088468 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2659 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304088468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_b931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_b931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_b931 " "Found entity 1: scfifo_b931" {  } { { "db/scfifo_b931.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_b931.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_b931 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated " "Elaborating entity \"scfifo_b931\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_if31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_if31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_if31 " "Found entity 1: a_dpfifo_if31" {  } { { "db/a_dpfifo_if31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_if31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_if31 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo " "Elaborating entity \"a_dpfifo_if31\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\"" {  } { { "db/scfifo_b931.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_b931.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nvd1 " "Found entity 1: altsyncram_nvd1" {  } { { "db/altsyncram_nvd1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_nvd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nvd1 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\|altsyncram_nvd1:FIFOram " "Elaborating entity \"altsyncram_nvd1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\|altsyncram_nvd1:FIFOram\"" {  } { { "db/a_dpfifo_if31.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_if31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_909.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_909.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_909 " "Found entity 1: cmpr_909" {  } { { "db/cmpr_909.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cmpr_909.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\|cmpr_909:almost_full_comparer " "Elaborating entity \"cmpr_909\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\|cmpr_909:almost_full_comparer\"" {  } { { "db/a_dpfifo_if31.tdf" "almost_full_comparer" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_if31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_909 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\|cmpr_909:two_comparison " "Elaborating entity \"cmpr_909\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\|cmpr_909:two_comparison\"" {  } { { "db/a_dpfifo_if31.tdf" "two_comparison" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_if31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3s7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3s7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3s7 " "Found entity 1: cntr_3s7" {  } { { "db/cntr_3s7.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_3s7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3s7 de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\|cntr_3s7:usedw_counter " "Elaborating entity \"cntr_3s7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\|cntr_3s7:usedw_counter\"" {  } { { "db/a_dpfifo_if31.tdf" "usedw_counter" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_if31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nrb " "Found entity 1: cntr_nrb" {  } { { "db/cntr_nrb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_nrb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nrb de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\|cntr_nrb:wr_ptr " "Elaborating entity \"cntr_nrb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\|cntr_nrb:wr_ptr\"" {  } { { "db/a_dpfifo_if31.tdf" "wr_ptr" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_if31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_onchip_memory de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory " "Elaborating entity \"de2i_150_qsys_onchip_memory\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "onchip_memory" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.v" "the_altsyncram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304088748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2i_150_qsys_onchip_memory.hex " "Parameter \"init_file\" = \"de2i_150_qsys_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 8 " "Parameter \"width_byteena_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088749 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_onchip_memory.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304088749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pv32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pv32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pv32 " "Found entity 1: altsyncram_pv32" {  } { { "db/altsyncram_pv32.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_pv32.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pv32 de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_pv32:auto_generated " "Elaborating entity \"altsyncram_pv32\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_pv32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_d0b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_d0b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_d0b " "Found entity 1: decode_d0b" {  } { { "db/decode_d0b.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/decode_d0b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_d0b de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_pv32:auto_generated\|decode_d0b:decode2 " "Elaborating entity \"decode_d0b\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_pv32:auto_generated\|decode_d0b:decode2\"" {  } { { "db/altsyncram_pv32.tdf" "decode2" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_pv32.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fsb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_fsb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fsb " "Found entity 1: mux_fsb" {  } { { "db/mux_fsb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/mux_fsb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304088940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304088940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fsb de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_pv32:auto_generated\|mux_fsb:mux4 " "Elaborating entity \"mux_fsb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_pv32:auto_generated\|mux_fsb:mux4\"" {  } { { "db/altsyncram_pv32.tdf" "mux4" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_pv32.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2 de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2 " "Elaborating entity \"de2i_150_qsys_nios2\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "nios2" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_test_bench de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_test_bench:the_de2i_150_qsys_nios2_test_bench " "Elaborating entity \"de2i_150_qsys_nios2_test_bench\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_test_bench:the_de2i_150_qsys_nios2_test_bench\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_test_bench" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304088999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_register_bank_a_module de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_a_module:de2i_150_qsys_nios2_register_bank_a " "Elaborating entity \"de2i_150_qsys_nios2_register_bank_a_module\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_a_module:de2i_150_qsys_nios2_register_bank_a\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "de2i_150_qsys_nios2_register_bank_a" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_a_module:de2i_150_qsys_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_a_module:de2i_150_qsys_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_altsyncram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_a_module:de2i_150_qsys_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_a_module:de2i_150_qsys_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_a_module:de2i_150_qsys_nios2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_a_module:de2i_150_qsys_nios2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2i_150_qsys_nios2_rf_ram_a.mif " "Parameter \"init_file\" = \"de2i_150_qsys_nios2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089011 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304089011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6rg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6rg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6rg1 " "Found entity 1: altsyncram_6rg1" {  } { { "db/altsyncram_6rg1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_6rg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304089066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304089066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6rg1 de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_a_module:de2i_150_qsys_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6rg1:auto_generated " "Elaborating entity \"altsyncram_6rg1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_a_module:de2i_150_qsys_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6rg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_register_bank_b_module de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_b_module:de2i_150_qsys_nios2_register_bank_b " "Elaborating entity \"de2i_150_qsys_nios2_register_bank_b_module\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_b_module:de2i_150_qsys_nios2_register_bank_b\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "de2i_150_qsys_nios2_register_bank_b" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_b_module:de2i_150_qsys_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_b_module:de2i_150_qsys_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_altsyncram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_b_module:de2i_150_qsys_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_b_module:de2i_150_qsys_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_b_module:de2i_150_qsys_nios2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_b_module:de2i_150_qsys_nios2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2i_150_qsys_nios2_rf_ram_b.mif " "Parameter \"init_file\" = \"de2i_150_qsys_nios2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089094 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304089094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7rg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7rg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7rg1 " "Found entity 1: altsyncram_7rg1" {  } { { "db/altsyncram_7rg1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_7rg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304089151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304089151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7rg1 de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_b_module:de2i_150_qsys_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7rg1:auto_generated " "Elaborating entity \"altsyncram_7rg1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_register_bank_b_module:de2i_150_qsys_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_7rg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_nios2_oci" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_debug de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_debug:the_de2i_150_qsys_nios2_nios2_oci_debug " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_debug\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_debug:the_de2i_150_qsys_nios2_nios2_oci_debug\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_nios2_oci_debug" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_ocimem de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_ocimem:the_de2i_150_qsys_nios2_nios2_ocimem " "Elaborating entity \"de2i_150_qsys_nios2_nios2_ocimem\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_ocimem:the_de2i_150_qsys_nios2_nios2_ocimem\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_nios2_ocimem" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_ocimem:the_de2i_150_qsys_nios2_nios2_ocimem\|de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component " "Elaborating entity \"de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_ocimem:the_de2i_150_qsys_nios2_nios2_ocimem\|de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_ocimem:the_de2i_150_qsys_nios2_nios2_ocimem\|de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_ocimem:the_de2i_150_qsys_nios2_nios2_ocimem\|de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_altsyncram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089187 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_ocimem:the_de2i_150_qsys_nios2_nios2_ocimem\|de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_ocimem:the_de2i_150_qsys_nios2_nios2_ocimem\|de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 329 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_ocimem:the_de2i_150_qsys_nios2_nios2_ocimem\|de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_ocimem:the_de2i_150_qsys_nios2_nios2_ocimem\|de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file de2i_150_qsys_nios2_ociram_default_contents.mif " "Parameter \"init_file\" = \"de2i_150_qsys_nios2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089190 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 329 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304089190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jl82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jl82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jl82 " "Found entity 1: altsyncram_jl82" {  } { { "db/altsyncram_jl82.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_jl82.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304089249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304089249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jl82 de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_ocimem:the_de2i_150_qsys_nios2_nios2_ocimem\|de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_jl82:auto_generated " "Elaborating entity \"altsyncram_jl82\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_ocimem:the_de2i_150_qsys_nios2_nios2_ocimem\|de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_jl82:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_avalon_reg de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_avalon_reg:the_de2i_150_qsys_nios2_nios2_avalon_reg " "Elaborating entity \"de2i_150_qsys_nios2_nios2_avalon_reg\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_avalon_reg:the_de2i_150_qsys_nios2_nios2_avalon_reg\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_nios2_avalon_reg" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_break de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_break:the_de2i_150_qsys_nios2_nios2_oci_break " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_break\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_break:the_de2i_150_qsys_nios2_nios2_oci_break\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_nios2_oci_break" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_xbrk de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_xbrk:the_de2i_150_qsys_nios2_nios2_oci_xbrk " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_xbrk\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_xbrk:the_de2i_150_qsys_nios2_nios2_oci_xbrk\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_nios2_oci_xbrk" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_dbrk de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_dbrk:the_de2i_150_qsys_nios2_nios2_oci_dbrk " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_dbrk\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_dbrk:the_de2i_150_qsys_nios2_nios2_oci_dbrk\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_nios2_oci_dbrk" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_itrace de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_itrace:the_de2i_150_qsys_nios2_nios2_oci_itrace " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_itrace\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_itrace:the_de2i_150_qsys_nios2_nios2_oci_itrace\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_nios2_oci_itrace" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_dtrace de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_dtrace:the_de2i_150_qsys_nios2_nios2_oci_dtrace " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_dtrace\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_dtrace:the_de2i_150_qsys_nios2_nios2_oci_dtrace\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_nios2_oci_dtrace" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_td_mode de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_dtrace:the_de2i_150_qsys_nios2_nios2_oci_dtrace\|de2i_150_qsys_nios2_nios2_oci_td_mode:de2i_150_qsys_nios2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_td_mode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_dtrace:the_de2i_150_qsys_nios2_nios2_oci_dtrace\|de2i_150_qsys_nios2_nios2_oci_td_mode:de2i_150_qsys_nios2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "de2i_150_qsys_nios2_nios2_oci_trc_ctrl_td_mode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 1706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_fifo de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_fifo:the_de2i_150_qsys_nios2_nios2_oci_fifo " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_fifo:the_de2i_150_qsys_nios2_nios2_oci_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_nios2_oci_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_compute_tm_count de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_fifo:the_de2i_150_qsys_nios2_nios2_oci_fifo\|de2i_150_qsys_nios2_nios2_oci_compute_tm_count:de2i_150_qsys_nios2_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_compute_tm_count\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_fifo:the_de2i_150_qsys_nios2_nios2_oci_fifo\|de2i_150_qsys_nios2_nios2_oci_compute_tm_count:de2i_150_qsys_nios2_nios2_oci_compute_tm_count_tm_count\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "de2i_150_qsys_nios2_nios2_oci_compute_tm_count_tm_count" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_fifowp_inc de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_fifo:the_de2i_150_qsys_nios2_nios2_oci_fifo\|de2i_150_qsys_nios2_nios2_oci_fifowp_inc:de2i_150_qsys_nios2_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_fifowp_inc\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_fifo:the_de2i_150_qsys_nios2_nios2_oci_fifo\|de2i_150_qsys_nios2_nios2_oci_fifowp_inc:de2i_150_qsys_nios2_nios2_oci_fifowp_inc_fifowp\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "de2i_150_qsys_nios2_nios2_oci_fifowp_inc_fifowp" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_fifocount_inc de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_fifo:the_de2i_150_qsys_nios2_nios2_oci_fifo\|de2i_150_qsys_nios2_nios2_oci_fifocount_inc:de2i_150_qsys_nios2_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_fifocount_inc\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_fifo:the_de2i_150_qsys_nios2_nios2_oci_fifo\|de2i_150_qsys_nios2_nios2_oci_fifocount_inc:de2i_150_qsys_nios2_nios2_oci_fifocount_inc_fifocount\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "de2i_150_qsys_nios2_nios2_oci_fifocount_inc_fifocount" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_oci_test_bench de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_fifo:the_de2i_150_qsys_nios2_nios2_oci_fifo\|de2i_150_qsys_nios2_oci_test_bench:the_de2i_150_qsys_nios2_oci_test_bench " "Elaborating entity \"de2i_150_qsys_nios2_oci_test_bench\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_fifo:the_de2i_150_qsys_nios2_nios2_oci_fifo\|de2i_150_qsys_nios2_oci_test_bench:the_de2i_150_qsys_nios2_oci_test_bench\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_oci_test_bench" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_pib de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_pib:the_de2i_150_qsys_nios2_nios2_oci_pib " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_pib\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_pib:the_de2i_150_qsys_nios2_nios2_oci_pib\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_nios2_oci_pib" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_nios2_oci_im de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im " "Elaborating entity \"de2i_150_qsys_nios2_nios2_oci_im\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_nios2_oci_im" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component " "Elaborating entity \"de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_altsyncram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVGX " "Parameter \"intended_device_family\" = \"CYCLONEIVGX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089316 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304089316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd02 " "Found entity 1: altsyncram_qd02" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304089374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304089374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qd02 de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated " "Elaborating entity \"altsyncram_qd02\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_jtag_debug_module_wrapper de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper " "Elaborating entity \"de2i_150_qsys_nios2_jtag_debug_module_wrapper\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "the_de2i_150_qsys_nios2_jtag_debug_module_wrapper" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_jtag_debug_module_tck de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|de2i_150_qsys_nios2_jtag_debug_module_tck:the_de2i_150_qsys_nios2_jtag_debug_module_tck " "Elaborating entity \"de2i_150_qsys_nios2_jtag_debug_module_tck\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|de2i_150_qsys_nios2_jtag_debug_module_tck:the_de2i_150_qsys_nios2_jtag_debug_module_tck\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" "the_de2i_150_qsys_nios2_jtag_debug_module_tck" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|de2i_150_qsys_nios2_jtag_debug_module_tck:the_de2i_150_qsys_nios2_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|de2i_150_qsys_nios2_jtag_debug_module_tck:the_de2i_150_qsys_nios2_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|de2i_150_qsys_nios2_jtag_debug_module_tck:the_de2i_150_qsys_nios2_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|de2i_150_qsys_nios2_jtag_debug_module_tck:the_de2i_150_qsys_nios2_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_tck.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304089393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|de2i_150_qsys_nios2_jtag_debug_module_tck:the_de2i_150_qsys_nios2_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|de2i_150_qsys_nios2_jtag_debug_module_tck:the_de2i_150_qsys_nios2_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089393 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_tck.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304089393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_nios2_jtag_debug_module_sysclk de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|de2i_150_qsys_nios2_jtag_debug_module_sysclk:the_de2i_150_qsys_nios2_jtag_debug_module_sysclk " "Elaborating entity \"de2i_150_qsys_nios2_jtag_debug_module_sysclk\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|de2i_150_qsys_nios2_jtag_debug_module_sysclk:the_de2i_150_qsys_nios2_jtag_debug_module_sysclk\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" "the_de2i_150_qsys_nios2_jtag_debug_module_sysclk" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2i_150_qsys_nios2_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2i_150_qsys_nios2_jtag_debug_module_phy\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" "de2i_150_qsys_nios2_jtag_debug_module_phy" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089410 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2i_150_qsys_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2i_150_qsys_nios2_jtag_debug_module_phy\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304089411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2i_150_qsys_nios2_jtag_debug_module_phy " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2i_150_qsys_nios2_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089411 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304089411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2i_150_qsys_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2i_150_qsys_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2i_150_qsys_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2i_150_qsys_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2i_150_qsys_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_jtag_debug_module_wrapper:the_de2i_150_qsys_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:de2i_150_qsys_nios2_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_led de2i_150_qsys:u0\|de2i_150_qsys_led:led " "Elaborating entity \"de2i_150_qsys_led\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_led:led\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "led" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_button de2i_150_qsys:u0\|de2i_150_qsys_button:button " "Elaborating entity \"de2i_150_qsys_button\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_button:button\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "button" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_fifo_memory de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory " "Elaborating entity \"de2i_150_qsys_fifo_memory\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "fifo_memory" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_fifo_memory_scfifo_with_controls de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls " "Elaborating entity \"de2i_150_qsys_fifo_memory_scfifo_with_controls\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "the_scfifo_with_controls" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_fifo_memory_single_clock_fifo de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo " "Elaborating entity \"de2i_150_qsys_fifo_memory_single_clock_fifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "the_scfifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborating entity \"scfifo\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "single_clock_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304089462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STINGRAY " "Parameter \"intended_device_family\" = \"STINGRAY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089462 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304089462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_m441.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_m441.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_m441 " "Found entity 1: scfifo_m441" {  } { { "db/scfifo_m441.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_m441.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304089510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304089510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_m441 de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated " "Elaborating entity \"scfifo_m441\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ta41.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ta41.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ta41 " "Found entity 1: a_dpfifo_ta41" {  } { { "db/a_dpfifo_ta41.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_ta41.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304089546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304089546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ta41 de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\|a_dpfifo_ta41:dpfifo " "Elaborating entity \"a_dpfifo_ta41\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\|a_dpfifo_ta41:dpfifo\"" {  } { { "db/scfifo_m441.tdf" "dpfifo" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_m441.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_fefifo_raf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304089556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304089556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\|a_dpfifo_ta41:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\|a_dpfifo_ta41:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_ta41.tdf" "fifo_state" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_ta41.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jt7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jt7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jt7 " "Found entity 1: cntr_jt7" {  } { { "db/cntr_jt7.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_jt7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304089606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304089606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jt7 de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\|a_dpfifo_ta41:dpfifo\|a_fefifo_raf:fifo_state\|cntr_jt7:count_usedw " "Elaborating entity \"cntr_jt7\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\|a_dpfifo_ta41:dpfifo\|a_fefifo_raf:fifo_state\|cntr_jt7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "/home/luisardila/ProjectB/DCC/db/a_fefifo_raf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_q511.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_q511.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_q511 " "Found entity 1: dpram_q511" {  } { { "db/dpram_q511.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/dpram_q511.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304089657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304089657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_q511 de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\|a_dpfifo_ta41:dpfifo\|dpram_q511:FIFOram " "Elaborating entity \"dpram_q511\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\|a_dpfifo_ta41:dpfifo\|dpram_q511:FIFOram\"" {  } { { "db/a_dpfifo_ta41.tdf" "FIFOram" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_ta41.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qak1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qak1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qak1 " "Found entity 1: altsyncram_qak1" {  } { { "db/altsyncram_qak1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qak1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304089723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304089723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qak1 de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\|a_dpfifo_ta41:dpfifo\|dpram_q511:FIFOram\|altsyncram_qak1:altsyncram1 " "Elaborating entity \"altsyncram_qak1\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\|a_dpfifo_ta41:dpfifo\|dpram_q511:FIFOram\|altsyncram_qak1:altsyncram1\"" {  } { { "db/dpram_q511.tdf" "altsyncram1" { Text "/home/luisardila/ProjectB/DCC/db/dpram_q511.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7tb " "Found entity 1: cntr_7tb" {  } { { "db/cntr_7tb.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_7tb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304089774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304089774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7tb de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\|a_dpfifo_ta41:dpfifo\|cntr_7tb:rd_ptr_count " "Elaborating entity \"cntr_7tb\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_fifo_memory:fifo_memory\|de2i_150_qsys_fifo_memory_scfifo_with_controls:the_scfifo_with_controls\|de2i_150_qsys_fifo_memory_single_clock_fifo:the_scfifo\|scfifo:single_clock_fifo\|scfifo_m441:auto_generated\|a_dpfifo_ta41:dpfifo\|cntr_7tb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ta41.tdf" "rd_ptr_count" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_ta41.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "nios2_instruction_master_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "nios2_data_master_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "nios2_jtag_debug_module_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1731 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|altera_merlin_slave_translator:onchip_memory_s2_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_translator:onchip_memory_s2_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "onchip_memory_s2_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1789 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|altera_merlin_master_translator:pcie_ip_bar1_0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_translator:pcie_ip_bar1_0_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "pcie_ip_bar1_0_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|altera_merlin_master_translator:sgdma_m_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_translator:sgdma_m_read_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma_m_read_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|altera_merlin_master_translator:sgdma_m_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_translator:sgdma_m_write_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma_m_write_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|altera_merlin_master_translator:sgdma_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_translator:sgdma_descriptor_read_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma_descriptor_read_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator de2i_150_qsys:u0\|altera_merlin_master_translator:sgdma_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_translator:sgdma_descriptor_write_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma_descriptor_write_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "onchip_memory_s1_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "led_s1_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|altera_merlin_slave_translator:fifo_memory_in_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_translator:fifo_memory_in_csr_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "fifo_memory_in_csr_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|altera_merlin_slave_translator:fifo_memory_in_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_translator:fifo_memory_in_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "fifo_memory_in_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|altera_merlin_slave_translator:fifo_memory_out_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_translator:fifo_memory_out_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "fifo_memory_out_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|altera_merlin_slave_translator:pcie_ip_txs_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_translator:pcie_ip_txs_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "pcie_ip_txs_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|altera_merlin_slave_translator:sgdma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_translator:sgdma_csr_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma_csr_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator de2i_150_qsys:u0\|altera_merlin_slave_translator:pcie_ip_cra_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_translator:pcie_ip_cra_translator\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "pcie_ip_cra_translator" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|altera_merlin_master_agent:nios2_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_agent:nios2_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "nios2_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|altera_merlin_master_agent:nios2_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_agent:nios2_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "nios2_data_master_translator_avalon_universal_master_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_agent:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|altera_merlin_slave_agent:onchip_memory_s2_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_agent:onchip_memory_s2_translator_avalon_universal_slave_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "onchip_memory_s2_translator_avalon_universal_slave_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 2972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|altera_merlin_slave_agent:onchip_memory_s2_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_agent:onchip_memory_s2_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|altera_avalon_sc_fifo:onchip_memory_s2_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:onchip_memory_s2_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "onchip_memory_s2_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 3013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|altera_merlin_master_agent:pcie_ip_bar1_0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_agent:pcie_ip_bar1_0_translator_avalon_universal_master_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "pcie_ip_bar1_0_translator_avalon_universal_master_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 3085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|altera_merlin_master_agent:sgdma_m_read_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_agent:sgdma_m_read_translator_avalon_universal_master_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma_m_read_translator_avalon_universal_master_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_agent:sgdma_m_write_translator_avalon_universal_master_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma_m_write_translator_avalon_universal_master_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 3229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|altera_merlin_master_agent:sgdma_descriptor_read_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_agent:sgdma_descriptor_read_translator_avalon_universal_master_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma_descriptor_read_translator_avalon_universal_master_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 3301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|altera_merlin_master_agent:sgdma_descriptor_write_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_agent:sgdma_descriptor_write_translator_avalon_universal_master_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma_descriptor_write_translator_avalon_universal_master_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 3373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "onchip_memory_s1_translator_avalon_universal_slave_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 3490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "led_s1_translator_avalon_universal_slave_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 3566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor de2i_150_qsys:u0\|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 3607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|altera_merlin_slave_agent:pcie_ip_txs_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_agent:pcie_ip_txs_translator_avalon_universal_slave_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "pcie_ip_txs_translator_avalon_universal_slave_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "pcie_ip_txs_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent de2i_150_qsys:u0\|altera_merlin_master_agent:pcie_ip_bar2_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_master_agent:pcie_ip_bar2_translator_avalon_universal_master_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "pcie_ip_bar2_translator_avalon_universal_master_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304089999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent de2i_150_qsys:u0\|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_slave_agent:sgdma_csr_translator_avalon_universal_slave_0_agent\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma_csr_translator_avalon_universal_slave_0_agent" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo de2i_150_qsys:u0\|altera_avalon_sc_fifo:sgdma_csr_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"de2i_150_qsys:u0\|altera_avalon_sc_fifo:sgdma_csr_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "sgdma_csr_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_addr_router de2i_150_qsys:u0\|de2i_150_qsys_addr_router:addr_router " "Elaborating entity \"de2i_150_qsys_addr_router\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_addr_router:addr_router\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "addr_router" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_addr_router_default_decode de2i_150_qsys:u0\|de2i_150_qsys_addr_router:addr_router\|de2i_150_qsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_addr_router_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_addr_router:addr_router\|de2i_150_qsys_addr_router_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router de2i_150_qsys:u0\|de2i_150_qsys_id_router:id_router " "Elaborating entity \"de2i_150_qsys_id_router\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router:id_router\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "id_router" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_default_decode de2i_150_qsys:u0\|de2i_150_qsys_id_router:id_router\|de2i_150_qsys_id_router_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_id_router_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router:id_router\|de2i_150_qsys_id_router_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_001 de2i_150_qsys:u0\|de2i_150_qsys_id_router_001:id_router_001 " "Elaborating entity \"de2i_150_qsys_id_router_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_001:id_router_001\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "id_router_001" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_001_default_decode de2i_150_qsys:u0\|de2i_150_qsys_id_router_001:id_router_001\|de2i_150_qsys_id_router_001_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_id_router_001_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_001:id_router_001\|de2i_150_qsys_id_router_001_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_001.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_001.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_addr_router_002 de2i_150_qsys:u0\|de2i_150_qsys_addr_router_002:addr_router_002 " "Elaborating entity \"de2i_150_qsys_addr_router_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_addr_router_002:addr_router_002\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "addr_router_002" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_addr_router_002_default_decode de2i_150_qsys:u0\|de2i_150_qsys_addr_router_002:addr_router_002\|de2i_150_qsys_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_addr_router_002_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_addr_router_002:addr_router_002\|de2i_150_qsys_addr_router_002_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_002.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_002.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_addr_router_003 de2i_150_qsys:u0\|de2i_150_qsys_addr_router_003:addr_router_003 " "Elaborating entity \"de2i_150_qsys_addr_router_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_addr_router_003:addr_router_003\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "addr_router_003" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_addr_router_003_default_decode de2i_150_qsys:u0\|de2i_150_qsys_addr_router_003:addr_router_003\|de2i_150_qsys_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_addr_router_003_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_addr_router_003:addr_router_003\|de2i_150_qsys_addr_router_003_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_003.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_003.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_addr_router_004 de2i_150_qsys:u0\|de2i_150_qsys_addr_router_004:addr_router_004 " "Elaborating entity \"de2i_150_qsys_addr_router_004\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_addr_router_004:addr_router_004\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "addr_router_004" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_addr_router_004_default_decode de2i_150_qsys:u0\|de2i_150_qsys_addr_router_004:addr_router_004\|de2i_150_qsys_addr_router_004_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_addr_router_004_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_addr_router_004:addr_router_004\|de2i_150_qsys_addr_router_004_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_004.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_004.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_addr_router_005 de2i_150_qsys:u0\|de2i_150_qsys_addr_router_005:addr_router_005 " "Elaborating entity \"de2i_150_qsys_addr_router_005\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_addr_router_005:addr_router_005\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "addr_router_005" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_addr_router_005_default_decode de2i_150_qsys:u0\|de2i_150_qsys_addr_router_005:addr_router_005\|de2i_150_qsys_addr_router_005_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_addr_router_005_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_addr_router_005:addr_router_005\|de2i_150_qsys_addr_router_005_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_005.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_005.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_002 de2i_150_qsys:u0\|de2i_150_qsys_id_router_002:id_router_002 " "Elaborating entity \"de2i_150_qsys_id_router_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_002:id_router_002\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "id_router_002" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_002_default_decode de2i_150_qsys:u0\|de2i_150_qsys_id_router_002:id_router_002\|de2i_150_qsys_id_router_002_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_id_router_002_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_002:id_router_002\|de2i_150_qsys_id_router_002_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_002.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_003 de2i_150_qsys:u0\|de2i_150_qsys_id_router_003:id_router_003 " "Elaborating entity \"de2i_150_qsys_id_router_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_003:id_router_003\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "id_router_003" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_003_default_decode de2i_150_qsys:u0\|de2i_150_qsys_id_router_003:id_router_003\|de2i_150_qsys_id_router_003_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_id_router_003_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_003:id_router_003\|de2i_150_qsys_id_router_003_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_003.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_003.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_006 de2i_150_qsys:u0\|de2i_150_qsys_id_router_006:id_router_006 " "Elaborating entity \"de2i_150_qsys_id_router_006\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_006:id_router_006\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "id_router_006" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_006_default_decode de2i_150_qsys:u0\|de2i_150_qsys_id_router_006:id_router_006\|de2i_150_qsys_id_router_006_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_id_router_006_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_006:id_router_006\|de2i_150_qsys_id_router_006_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_006.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_006.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_007 de2i_150_qsys:u0\|de2i_150_qsys_id_router_007:id_router_007 " "Elaborating entity \"de2i_150_qsys_id_router_007\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_007:id_router_007\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "id_router_007" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_007_default_decode de2i_150_qsys:u0\|de2i_150_qsys_id_router_007:id_router_007\|de2i_150_qsys_id_router_007_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_id_router_007_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_007:id_router_007\|de2i_150_qsys_id_router_007_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_007.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_007.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_008 de2i_150_qsys:u0\|de2i_150_qsys_id_router_008:id_router_008 " "Elaborating entity \"de2i_150_qsys_id_router_008\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_008:id_router_008\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "id_router_008" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_008_default_decode de2i_150_qsys:u0\|de2i_150_qsys_id_router_008:id_router_008\|de2i_150_qsys_id_router_008_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_id_router_008_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_008:id_router_008\|de2i_150_qsys_id_router_008_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_008.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_008.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_addr_router_007 de2i_150_qsys:u0\|de2i_150_qsys_addr_router_007:addr_router_007 " "Elaborating entity \"de2i_150_qsys_addr_router_007\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_addr_router_007:addr_router_007\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "addr_router_007" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_addr_router_007_default_decode de2i_150_qsys:u0\|de2i_150_qsys_addr_router_007:addr_router_007\|de2i_150_qsys_addr_router_007_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_addr_router_007_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_addr_router_007:addr_router_007\|de2i_150_qsys_addr_router_007_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_007.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_addr_router_007.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_009 de2i_150_qsys:u0\|de2i_150_qsys_id_router_009:id_router_009 " "Elaborating entity \"de2i_150_qsys_id_router_009\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_009:id_router_009\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "id_router_009" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_id_router_009_default_decode de2i_150_qsys:u0\|de2i_150_qsys_id_router_009:id_router_009\|de2i_150_qsys_id_router_009_default_decode:the_default_decode " "Elaborating entity \"de2i_150_qsys_id_router_009_default_decode\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_id_router_009:id_router_009\|de2i_150_qsys_id_router_009_default_decode:the_default_decode\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_009.sv" "the_default_decode" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_id_router_009.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2i_150_qsys:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "limiter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2i_150_qsys:u0\|altera_merlin_traffic_limiter:limiter_001 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_traffic_limiter:limiter_001\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "limiter_001" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter de2i_150_qsys:u0\|altera_merlin_traffic_limiter:limiter_002 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_traffic_limiter:limiter_002\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "limiter_002" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "burst_adapter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 4985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "burst_adapter_001" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter_006 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter_006\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "burst_adapter_006" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter_006\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_burst_adapter:burst_adapter_006\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2i_150_qsys:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|altera_reset_controller:rst_controller\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rst_controller" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller de2i_150_qsys:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"de2i_150_qsys:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rst_controller_001" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_cmd_xbar_demux de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"de2i_150_qsys_cmd_xbar_demux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "cmd_xbar_demux" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_cmd_xbar_mux de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"de2i_150_qsys_cmd_xbar_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "cmd_xbar_mux" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux.sv" "arb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_rsp_xbar_mux de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"de2i_150_qsys_rsp_xbar_mux\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rsp_xbar_mux" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux.sv" "arb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_cmd_xbar_demux_002 de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"de2i_150_qsys_cmd_xbar_demux_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "cmd_xbar_demux_002" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_cmd_xbar_demux_003 de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"de2i_150_qsys_cmd_xbar_demux_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "cmd_xbar_demux_003" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_cmd_xbar_demux_004 de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_demux_004:cmd_xbar_demux_004 " "Elaborating entity \"de2i_150_qsys_cmd_xbar_demux_004\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_demux_004:cmd_xbar_demux_004\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "cmd_xbar_demux_004" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_cmd_xbar_demux_005 de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_demux_005:cmd_xbar_demux_005 " "Elaborating entity \"de2i_150_qsys_cmd_xbar_demux_005\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_demux_005:cmd_xbar_demux_005\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "cmd_xbar_demux_005" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5677 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_cmd_xbar_mux_002 de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"de2i_150_qsys_cmd_xbar_mux_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "cmd_xbar_mux_002" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_002.sv" "arb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_002:cmd_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_cmd_xbar_mux_006 de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_006:cmd_xbar_mux_006 " "Elaborating entity \"de2i_150_qsys_cmd_xbar_mux_006\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_006:cmd_xbar_mux_006\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "cmd_xbar_mux_006" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_cmd_xbar_mux_008 de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_008:cmd_xbar_mux_008 " "Elaborating entity \"de2i_150_qsys_cmd_xbar_mux_008\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_008:cmd_xbar_mux_008\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "cmd_xbar_mux_008" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_008:cmd_xbar_mux_008\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_008:cmd_xbar_mux_008\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_008.sv" "arb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_cmd_xbar_mux_008.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_008:cmd_xbar_mux_008\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_mux_008:cmd_xbar_mux_008\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_rsp_xbar_demux_006 de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_demux_006:rsp_xbar_demux_006 " "Elaborating entity \"de2i_150_qsys_rsp_xbar_demux_006\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_demux_006:rsp_xbar_demux_006\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rsp_xbar_demux_006" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_rsp_xbar_demux_008 de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_demux_008:rsp_xbar_demux_008 " "Elaborating entity \"de2i_150_qsys_rsp_xbar_demux_008\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_demux_008:rsp_xbar_demux_008\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rsp_xbar_demux_008" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 5965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_rsp_xbar_mux_002 de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"de2i_150_qsys_rsp_xbar_mux_002\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rsp_xbar_mux_002" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_002.sv" "arb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_002.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux_002:rsp_xbar_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_rsp_xbar_mux_003 de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux_003:rsp_xbar_mux_003 " "Elaborating entity \"de2i_150_qsys_rsp_xbar_mux_003\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux_003:rsp_xbar_mux_003\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rsp_xbar_mux_003" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_003.sv" "arb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_rsp_xbar_mux_003.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_cmd_xbar_demux_007 de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_demux_007:cmd_xbar_demux_007 " "Elaborating entity \"de2i_150_qsys_cmd_xbar_demux_007\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_cmd_xbar_demux_007:cmd_xbar_demux_007\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "cmd_xbar_demux_007" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_rsp_xbar_demux_009 de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_demux_009:rsp_xbar_demux_009 " "Elaborating entity \"de2i_150_qsys_rsp_xbar_demux_009\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_demux_009:rsp_xbar_demux_009\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rsp_xbar_demux_009" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_rsp_xbar_mux_007 de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux_007:rsp_xbar_mux_007 " "Elaborating entity \"de2i_150_qsys_rsp_xbar_mux_007\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_rsp_xbar_mux_007:rsp_xbar_mux_007\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "rsp_xbar_mux_007" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "width_adapter" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "width_adapter_001" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "width_adapter_002" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter_005 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter_005\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "width_adapter_005" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter_010 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter_010\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "width_adapter_010" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter_012 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter_012\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "width_adapter_012" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter_013 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"de2i_150_qsys:u0\|altera_merlin_width_adapter:width_adapter_013\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "width_adapter_013" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 6948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_irq_mapper de2i_150_qsys:u0\|de2i_150_qsys_irq_mapper:irq_mapper " "Elaborating entity \"de2i_150_qsys_irq_mapper\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_irq_mapper:irq_mapper\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "irq_mapper" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 7071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2i_150_qsys_irq_mapper_001 de2i_150_qsys:u0\|de2i_150_qsys_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"de2i_150_qsys_irq_mapper_001\" for hierarchy \"de2i_150_qsys:u0\|de2i_150_qsys_irq_mapper_001:irq_mapper_001\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "irq_mapper_001" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 7078 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "irq_synchronizer" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 7089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "de2i_150_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304090558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090558 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304090558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090559 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"de2i_150_qsys:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "de2i_150_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "heart_beat heart_beat:heart_beat_clk50 " "Elaborating entity \"heart_beat\" for hierarchy \"heart_beat:heart_beat_clk50\"" {  } { { "src/de2i_150_qsys_pcie.v" "heart_beat_clk50" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 heart_beat.v(18) " "Verilog HDL assignment warning at heart_beat.v(18): truncated value with size 32 to match size of target (26)" {  } { { "src/heart_beat.v" "" { Text "/home/luisardila/ProjectB/DCC/src/heart_beat.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1443304090581 "|de2i_150_qsys_pcie|heart_beat:heart_beat_clk50"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEX_MODULE HEX_MODULE:hex_module_inst " "Elaborating entity \"HEX_MODULE\" for hierarchy \"HEX_MODULE:hex_module_inst\"" {  } { { "src/de2i_150_qsys_pcie.v" "hex_module_inst" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDIG_HEX HEX_MODULE:hex_module_inst\|HDIG_HEX:HEX0_Inst " "Elaborating entity \"HDIG_HEX\" for hierarchy \"HEX_MODULE:hex_module_inst\|HDIG_HEX:HEX0_Inst\"" {  } { { "src/HEX_MODULE.vhd" "HEX0_Inst" { Text "/home/luisardila/ProjectB/DCC/src/HEX_MODULE.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304090583 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cg_num_a2p_mailbox_i i_interrupt 32 4 " "Port \"cg_num_a2p_mailbox_i\" on the entity instantiation of \"i_interrupt\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 281 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1443304094950 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cg_num_p2a_mailbox_i i_interrupt 32 4 " "Port \"cg_num_p2a_mailbox_i\" on the entity instantiation of \"i_interrupt\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_interrupt" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 281 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1443304094950 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_interrupt:i_interrupt"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cg_num_mailbox_i i_p2a_mb 32 4 " "Port \"cg_num_mailbox_i\" on the entity instantiation of \"i_p2a_mb\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_p2a_mb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 233 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1443304094952 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_p2a_mb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "cg_num_mailbox_i i_a2p_mb 32 4 " "Port \"cg_num_mailbox_i\" on the entity instantiation of \"i_a2p_mb\" is connected to a signal of width 32. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" "i_a2p_mb" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_control_register.v" 213 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1443304094954 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_control_register:cntrl_reg|altpciexpav_stif_cr_mailbox:i_a2p_mb"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "CmdFifoDat_i tx_cntrl 99 98 " "Port \"CmdFifoDat_i\" on the entity instantiation of \"tx_cntrl\" is connected to a signal of width 99. The formal width of the signal in the module is 98.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 622 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1443304094966 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "RdBypassFifoDat_i tx_cntrl 99 98 " "Port \"RdBypassFifoDat_i\" on the entity instantiation of \"tx_cntrl\" is connected to a signal of width 99. The formal width of the signal in the module is 98.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cntrl" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 622 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1443304094968 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_tx_cntrl:tx_cntrl"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_a tx_cpl_buff 9 7 " "Port \"address_a\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 520 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1443304094972 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b tx_cpl_buff 9 7 " "Port \"address_b\" on the entity instantiation of \"tx_cpl_buff\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "tx_cpl_buff" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 520 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1443304094972 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altsyncram:tx_cpl_buff"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "usedw rd_bypass_fifo 7 6 " "Port \"usedw\" on the entity instantiation of \"rd_bypass_fifo\" is connected to a signal of width 7. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bypass_fifo" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1443304094977 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "CplRamWrAddr_o txresp 9 7 " "Port \"CplRamWrAddr_o\" on the entity instantiation of \"txresp\" is connected to a signal of width 9. The formal width of the signal in the module is 7.  The extra bits will be left dangling without any fan-out logic." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "txresp" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 332 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1443304094984 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|altpciexpav_stif_txresp_cntrl:txresp"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[8\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[8\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 181 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095003 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|cplbuff_wraddr\[7\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "cplbuff_wraddr\[7\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 181 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095003 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|rd_bpfifo_usedw\[6\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "rd_bpfifo_usedw\[6\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 200 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095003 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095003 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b cpl_ram 74 66 " "Port \"q_b\" on the entity instantiation of \"cpl_ram\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be left dangling without any fan-out logic." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cpl_ram" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 441 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1443304095006 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "CplBufData_i rxavl_resp 74 66 " "Port \"CplBufData_i\" on the entity instantiation of \"rxavl_resp\" is connected to a signal of width 74. The formal width of the signal in the module is 66.  The extra bits will be ignored." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rxavl_resp" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 388 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1443304095007 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_resp:rxavl_resp"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "RxStErr_i rx_pcie_cntrl 1 4 " "Port \"RxStErr_i\" on the entity instantiation of \"rx_pcie_cntrl\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "rx_pcie_cntrl" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 288 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1443304095019 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[73\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[73\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[72\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[72\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[71\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[71\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[70\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[70\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[69\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[69\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[68\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[68\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[67\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[67\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095059 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\] " "Net \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|cplram_data_out\[66\]\" is missing source, defaulting to GND" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "cplram_data_out\[66\]" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 159 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095059 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1443304095059 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[0\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 44 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[1\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[2\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 112 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[3\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[4\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[5\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[6\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 248 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[7\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 282 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[8\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 316 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[9\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[10\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[11\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 418 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[12\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[13\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[14\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 520 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[15\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[16\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[17\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[18\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 656 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[19\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 690 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[20\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 724 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[21\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 758 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[22\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 792 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[23\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 826 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[24\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[25\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 894 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[26\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 928 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[27\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 962 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[28\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 996 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[29\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[30\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 1064 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[31\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 1098 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 1132 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 1166 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 1200 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im\|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_qd02:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_qd02.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_qd02.tdf" 1234 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2535 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 2696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3099 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 4804 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1525 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_im:the_de2i_150_qsys_nios2_nios2_oci_im|de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component_module:de2i_150_qsys_nios2_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_qd02:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\|altsyncram_nvd1:FIFOram\|q_b\[68\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo\|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo\|scfifo_b931:auto_generated\|a_dpfifo_if31:dpfifo\|altsyncram_nvd1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_nvd1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_nvd1.tdf" 2216 2 0 } } { "db/a_dpfifo_if31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_if31.tdf" 46 2 0 } } { "db/scfifo_b931.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_b931.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2659 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 3038 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_stream_fifo:the_de2i_150_qsys_sgdma_stream_fifo|scfifo:de2i_150_qsys_sgdma_stream_fifo_stream_fifo|scfifo_b931:auto_generated|a_dpfifo_if31:dpfifo|altsyncram_nvd1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[0\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 40 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[1\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 72 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[2\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 104 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 1064 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 1096 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 1128 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[80\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2600 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[81\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2632 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[82\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2664 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[83\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2696 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[84\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2728 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[85\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2760 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[86\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2792 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[87\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2824 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[88\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2856 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[89\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2888 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[90\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2920 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[91\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2952 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[92\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 2984 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[93\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3016 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[94\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3048 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[95\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3080 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[96\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3112 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[99\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3208 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[100\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3240 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[101\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3272 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[102\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3304 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[103\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo\|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo\|scfifo_ea31:auto_generated\|a_dpfifo_lg31:dpfifo\|altsyncram_t1e1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t1e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_t1e1.tdf" 3336 2 0 } } { "db/a_dpfifo_lg31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_lg31.tdf" 44 2 0 } } { "db/scfifo_ea31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_ea31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2473 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2994 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_command_fifo:the_de2i_150_qsys_sgdma_command_fifo|scfifo:de2i_150_qsys_sgdma_command_fifo_command_fifo|scfifo_ea31:auto_generated|a_dpfifo_lg31:dpfifo|altsyncram_t1e1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\|a_dpfifo_e341:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[68\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo\|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo\|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo\|scfifo_7t31:auto_generated\|a_dpfifo_e341:dpfifo\|altsyncram_v2e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_v2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_v2e1.tdf" 2216 2 0 } } { "db/a_dpfifo_e341.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_e341.tdf" 47 2 0 } } { "db/scfifo_7t31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_7t31.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1597 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1696 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2949 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1476 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|de2i_150_qsys_sgdma_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo|de2i_150_qsys_sgdma_m_readfifo_m_readfifo:the_de2i_150_qsys_sgdma_m_readfifo_m_readfifo|scfifo:de2i_150_qsys_sgdma_m_readfifo_m_readfifo_m_readfifo|scfifo_7t31:auto_generated|a_dpfifo_e341:dpfifo|altsyncram_v2e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1064 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1096 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1128 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1160 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1192 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1224 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1256 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1288 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1320 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1352 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1384 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1416 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1448 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1480 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1512 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1544 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1576 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1608 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1640 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1672 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1704 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1736 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1768 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1800 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1832 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1864 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1896 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1928 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1960 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 1992 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 2024 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 2056 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 2216 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:rd_bypass_fifo\|scfifo_d241:auto_generated\|a_dpfifo_k841:dpfifo\|altsyncram_h3e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_h3e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_h3e1.tdf" 3176 2 0 } } { "db/a_dpfifo_k841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_k841.tdf" 47 2 0 } } { "db/scfifo_d241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_d241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 451 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:rd_bypass_fifo|scfifo_d241:auto_generated|a_dpfifo_k841:dpfifo|altsyncram_h3e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1064 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1096 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1128 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1160 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1192 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1224 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1256 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1288 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1320 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1352 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1384 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1416 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1448 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1480 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1512 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1544 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1576 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1608 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1640 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1672 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1704 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1736 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1768 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1800 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1832 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1864 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1896 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1928 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1960 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 1992 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 2024 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 2056 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_tx:tx\|scfifo:txcmd_fifo\|scfifo_8241:auto_generated\|a_dpfifo_f841:dpfifo\|altsyncram_73e1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_73e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_73e1.tdf" 3176 2 0 } } { "db/a_dpfifo_f841.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_f841.tdf" 47 2 0 } } { "db/scfifo_8241.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_8241.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx.v" 349 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 658 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_tx:tx|scfifo:txcmd_fifo|scfifo_8241:auto_generated|a_dpfifo_f841:dpfifo|altsyncram_73e1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altsyncram:cpl_ram\|altsyncram_5tl1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_5tl1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_5tl1.tdf" 2022 2 0 } } { "altsyncram.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 441 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 556 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altsyncram:cpl_ram|altsyncram_5tl1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_r2e1.tdf" 296 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 308 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 556 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|scfifo:pndgtxrd_fifo\|scfifo_fj31:auto_generated\|a_dpfifo_mp31:dpfifo\|altsyncram_r2e1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_r2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_r2e1.tdf" 328 2 0 } } { "db/a_dpfifo_mp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_mp31.tdf" 46 2 0 } } { "db/scfifo_fj31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_fj31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 308 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 556 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|scfifo:pndgtxrd_fifo|scfifo_fj31:auto_generated|a_dpfifo_mp31:dpfifo|altsyncram_r2e1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_n2e1.tdf" 2344 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 383 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 288 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 556 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\] " "Synthesized away node \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|scfifo:rx_input_fifo\|scfifo_9j31:auto_generated\|a_dpfifo_gp31:dpfifo\|altsyncram_n2e1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_n2e1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_n2e1.tdf" 2632 2 0 } } { "db/a_dpfifo_gp31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/a_dpfifo_gp31.tdf" 46 2 0 } } { "db/scfifo_9j31.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/scfifo_9j31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/home/luisardila/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 383 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx.v" 288 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 556 0 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3251 0 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip.v" 2160 0 0 } } { "de2i_150_qsys/synthesis/de2i_150_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/de2i_150_qsys.v" 1445 0 0 } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 461 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304097178 "|de2i_150_qsys_pcie|de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|altpciexpav_stif_rx:rx|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl|scfifo:rx_input_fifo|scfifo_9j31:auto_generated|a_dpfifo_gp31:dpfifo|altsyncram_n2e1:FIFOram|ram_block1a81"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1443304097178 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1443304097178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304104979 ""}
{ "Warning" "WSMP_SMP_FLIPPED_BIT" "1 \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm " "Flipped 1 bits in user-encoded state machine \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|alt4gxb_reset_controller:g_reset_controller.alt4gxb_reset_controller0\|rst_ctrl_sm" {  } {  } 0 284006 "Flipped %1!d! bits in user-encoded state machine %2!s!" 0 0 "Quartus II" 0 -1 1443304112067 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1443304114693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1443304114693 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1443304114693 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304114693 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1443304114693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304114740 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|de2i_150_qsys_sgdma_chain:the_de2i_150_qsys_sgdma_chain\|descriptor_read_which_resides_within_de2i_150_qsys_sgdma:the_descriptor_read_which_resides_within_de2i_150_qsys_sgdma\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304114740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304114740 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304114740 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443304114740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_78n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_78n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_78n " "Found entity 1: shift_taps_78n" {  } { { "db/shift_taps_78n.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/shift_taps_78n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304114787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304114787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o2b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o2b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o2b1 " "Found entity 1: altsyncram_o2b1" {  } { { "db/altsyncram_o2b1.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altsyncram_o2b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304114838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304114838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_usf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_usf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_usf " "Found entity 1: cntr_usf" {  } { { "db/cntr_usf.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_usf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304114886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304114886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lch " "Found entity 1: cntr_lch" {  } { { "db/cntr_lch.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/cntr_lch.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443304114936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443304114936 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1443304116234 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "Bidir \"DRAM_DQ\[0\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "Bidir \"DRAM_DQ\[1\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "Bidir \"DRAM_DQ\[2\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "Bidir \"DRAM_DQ\[3\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "Bidir \"DRAM_DQ\[4\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "Bidir \"DRAM_DQ\[5\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "Bidir \"DRAM_DQ\[6\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "Bidir \"DRAM_DQ\[7\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "Bidir \"DRAM_DQ\[8\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "Bidir \"DRAM_DQ\[9\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "Bidir \"DRAM_DQ\[10\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "Bidir \"DRAM_DQ\[11\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "Bidir \"DRAM_DQ\[12\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "Bidir \"DRAM_DQ\[13\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "Bidir \"DRAM_DQ\[14\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "Bidir \"DRAM_DQ\[15\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[16\] " "Bidir \"DRAM_DQ\[16\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[17\] " "Bidir \"DRAM_DQ\[17\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[18\] " "Bidir \"DRAM_DQ\[18\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[19\] " "Bidir \"DRAM_DQ\[19\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[20\] " "Bidir \"DRAM_DQ\[20\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[21\] " "Bidir \"DRAM_DQ\[21\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[22\] " "Bidir \"DRAM_DQ\[22\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[23\] " "Bidir \"DRAM_DQ\[23\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[24\] " "Bidir \"DRAM_DQ\[24\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[25\] " "Bidir \"DRAM_DQ\[25\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[26\] " "Bidir \"DRAM_DQ\[26\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[27\] " "Bidir \"DRAM_DQ\[27\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[28\] " "Bidir \"DRAM_DQ\[28\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[29\] " "Bidir \"DRAM_DQ\[29\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[30\] " "Bidir \"DRAM_DQ\[30\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[31\] " "Bidir \"DRAM_DQ\[31\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EEP_I2C_SDAT " "Bidir \"EEP_I2C_SDAT\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 273 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_MDIO " "Bidir \"ENET_MDIO\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 280 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FAN_CTRL " "Bidir \"FAN_CTRL\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 294 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[0\] " "Bidir \"FS_DQ\[0\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[1\] " "Bidir \"FS_DQ\[1\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[2\] " "Bidir \"FS_DQ\[2\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[3\] " "Bidir \"FS_DQ\[3\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[4\] " "Bidir \"FS_DQ\[4\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[5\] " "Bidir \"FS_DQ\[5\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[6\] " "Bidir \"FS_DQ\[6\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[7\] " "Bidir \"FS_DQ\[7\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[8\] " "Bidir \"FS_DQ\[8\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[9\] " "Bidir \"FS_DQ\[9\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[10\] " "Bidir \"FS_DQ\[10\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[11\] " "Bidir \"FS_DQ\[11\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[12\] " "Bidir \"FS_DQ\[12\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[13\] " "Bidir \"FS_DQ\[13\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[14\] " "Bidir \"FS_DQ\[14\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[15\] " "Bidir \"FS_DQ\[15\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[16\] " "Bidir \"FS_DQ\[16\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[17\] " "Bidir \"FS_DQ\[17\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[18\] " "Bidir \"FS_DQ\[18\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[19\] " "Bidir \"FS_DQ\[19\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[20\] " "Bidir \"FS_DQ\[20\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[21\] " "Bidir \"FS_DQ\[21\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[22\] " "Bidir \"FS_DQ\[22\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[23\] " "Bidir \"FS_DQ\[23\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[24\] " "Bidir \"FS_DQ\[24\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[25\] " "Bidir \"FS_DQ\[25\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[26\] " "Bidir \"FS_DQ\[26\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[27\] " "Bidir \"FS_DQ\[27\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[28\] " "Bidir \"FS_DQ\[28\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[29\] " "Bidir \"FS_DQ\[29\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[30\] " "Bidir \"FS_DQ\[30\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FS_DQ\[31\] " "Bidir \"FS_DQ\[31\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "Bidir \"GPIO\[0\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "Bidir \"GPIO\[1\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "Bidir \"GPIO\[2\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "Bidir \"GPIO\[3\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "Bidir \"GPIO\[4\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "Bidir \"GPIO\[5\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "Bidir \"GPIO\[6\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "Bidir \"GPIO\[7\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "Bidir \"GPIO\[8\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "Bidir \"GPIO\[9\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "Bidir \"GPIO\[10\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "Bidir \"GPIO\[11\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "Bidir \"GPIO\[12\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "Bidir \"GPIO\[13\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "Bidir \"GPIO\[14\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "Bidir \"GPIO\[15\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "Bidir \"GPIO\[16\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "Bidir \"GPIO\[17\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "Bidir \"GPIO\[18\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "Bidir \"GPIO\[19\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "Bidir \"GPIO\[20\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "Bidir \"GPIO\[21\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "Bidir \"GPIO\[22\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "Bidir \"GPIO\[23\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "Bidir \"GPIO\[24\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "Bidir \"GPIO\[25\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "Bidir \"GPIO\[26\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "Bidir \"GPIO\[27\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "Bidir \"GPIO\[28\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "Bidir \"GPIO\[29\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "Bidir \"GPIO\[30\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "Bidir \"GPIO\[31\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "Bidir \"GPIO\[32\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "Bidir \"GPIO\[33\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "Bidir \"GPIO\[34\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "Bidir \"GPIO\[35\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "G_SENSOR_SDAT " "Bidir \"G_SENSOR_SDAT\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 312 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_SDA " "Bidir \"HSMC_SDA\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 326 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_AD_SCLK " "Bidir \"HSMC_AD_SCLK\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 327 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_AD_SDIO " "Bidir \"HSMC_AD_SDIO\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 328 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_AIC_BCLK " "Bidir \"HSMC_AIC_BCLK\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 339 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_AIC_LRCIN " "Bidir \"HSMC_AIC_LRCIN\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 342 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_AIC_LRCOUT " "Bidir \"HSMC_AIC_LRCOUT\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HSMC_J1_152 " "Bidir \"HSMC_J1_152\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 354 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 360 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[0\] " "Bidir \"LCD_DATA\[0\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[1\] " "Bidir \"LCD_DATA\[1\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[2\] " "Bidir \"LCD_DATA\[2\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[3\] " "Bidir \"LCD_DATA\[3\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[4\] " "Bidir \"LCD_DATA\[4\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[5\] " "Bidir \"LCD_DATA\[5\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[6\] " "Bidir \"LCD_DATA\[6\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "LCD_DATA\[7\] " "Bidir \"LCD_DATA\[7\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 391 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "Bidir \"SD_DAT\[0\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "Bidir \"SD_DAT\[1\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "Bidir \"SD_DAT\[2\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "Bidir \"SD_DAT\[3\]\" has no driver" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1443304116552 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1443304116552 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 87 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 207 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2988 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 50 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_cr_interrupt.v" 211 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_tx_cntrl.v" 1000 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 277 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 88 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3775 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 89 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_rs_serdes.v" 137 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 782 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3202 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 82 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 84 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pcie_hard_ip_reset_controller.v" 85 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 404 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 1463 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 3772 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 715 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 591 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 270 -1 0 } } { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_fifo_memory.v" 261 -1 0 } } { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_txavl_cntrl.v" 554 -1 0 } } { "db/shift_taps_78n.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/shift_taps_78n.tdf" 40 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1443304116676 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1443304116676 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 261 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 262 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 264 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 265 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[0\] GND " "Pin \"DRAM_DQM\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_DQM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[1\] GND " "Pin \"DRAM_DQM\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_DQM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[2\] GND " "Pin \"DRAM_DQM\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_DQM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_DQM\[3\] GND " "Pin \"DRAM_DQM\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_DQM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "EEP_I2C_SCLK GND " "Pin \"EEP_I2C_SCLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|EEP_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_GTX_CLK GND " "Pin \"ENET_GTX_CLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 276 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|ENET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_MDC GND " "Pin \"ENET_MDC\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 279 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|ENET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 281 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[0\] GND " "Pin \"ENET_TX_DATA\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|ENET_TX_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[1\] GND " "Pin \"ENET_TX_DATA\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|ENET_TX_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[2\] GND " "Pin \"ENET_TX_DATA\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|ENET_TX_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_DATA\[3\] GND " "Pin \"ENET_TX_DATA\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 289 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|ENET_TX_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_EN GND " "Pin \"ENET_TX_EN\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 290 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|ENET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_TX_ER GND " "Pin \"ENET_TX_ER\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 291 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|ENET_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 297 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 300 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WP_N GND " "Pin \"FL_WP_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 301 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FL_WP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RESET_N GND " "Pin \"FL_RESET_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 302 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FL_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[0\] GND " "Pin \"FS_ADDR\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[1\] GND " "Pin \"FS_ADDR\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[2\] GND " "Pin \"FS_ADDR\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[3\] GND " "Pin \"FS_ADDR\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[4\] GND " "Pin \"FS_ADDR\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[5\] GND " "Pin \"FS_ADDR\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[6\] GND " "Pin \"FS_ADDR\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[7\] GND " "Pin \"FS_ADDR\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[8\] GND " "Pin \"FS_ADDR\[8\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[9\] GND " "Pin \"FS_ADDR\[9\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[10\] GND " "Pin \"FS_ADDR\[10\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[11\] GND " "Pin \"FS_ADDR\[11\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[12\] GND " "Pin \"FS_ADDR\[12\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[13\] GND " "Pin \"FS_ADDR\[13\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[14\] GND " "Pin \"FS_ADDR\[14\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[15\] GND " "Pin \"FS_ADDR\[15\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[16\] GND " "Pin \"FS_ADDR\[16\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[17\] GND " "Pin \"FS_ADDR\[17\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[18\] GND " "Pin \"FS_ADDR\[18\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[19\] GND " "Pin \"FS_ADDR\[19\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[20\] GND " "Pin \"FS_ADDR\[20\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[21\] GND " "Pin \"FS_ADDR\[21\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[22\] GND " "Pin \"FS_ADDR\[22\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[23\] GND " "Pin \"FS_ADDR\[23\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[24\] GND " "Pin \"FS_ADDR\[24\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[25\] GND " "Pin \"FS_ADDR\[25\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FS_ADDR\[26\] GND " "Pin \"FS_ADDR\[26\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|FS_ADDR[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "G_SENSOR_SCLK GND " "Pin \"G_SENSOR_SCLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 311 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|G_SENSOR_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 315 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 316 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 317 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 318 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 319 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 320 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 321 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 322 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_SCL GND " "Pin \"HSMC_SCL\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 325 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADA_OE GND " "Pin \"HSMC_ADA_OE\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 331 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADA_SPI_CS GND " "Pin \"HSMC_ADA_SPI_CS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 333 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADB_OE GND " "Pin \"HSMC_ADB_OE\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 336 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_ADB_SPI_CS GND " "Pin \"HSMC_ADB_SPI_CS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 338 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_AIC_DIN GND " "Pin \"HSMC_AIC_DIN\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 340 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_AIC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_AIC_SPI_CS GND " "Pin \"HSMC_AIC_SPI_CS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 344 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_AIC_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_AIC_XCLK GND " "Pin \"HSMC_AIC_XCLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 345 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_AIC_XCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_CLKOUT0 GND " "Pin \"HSMC_CLKOUT0\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 347 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_CLKOUT0"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[0\] GND " "Pin \"HSMC_DA\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[1\] GND " "Pin \"HSMC_DA\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[2\] GND " "Pin \"HSMC_DA\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[3\] GND " "Pin \"HSMC_DA\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[4\] GND " "Pin \"HSMC_DA\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[5\] GND " "Pin \"HSMC_DA\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[6\] GND " "Pin \"HSMC_DA\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[7\] GND " "Pin \"HSMC_DA\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[8\] GND " "Pin \"HSMC_DA\[8\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[9\] GND " "Pin \"HSMC_DA\[9\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[10\] GND " "Pin \"HSMC_DA\[10\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[11\] GND " "Pin \"HSMC_DA\[11\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[12\] GND " "Pin \"HSMC_DA\[12\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DA\[13\] GND " "Pin \"HSMC_DA\[13\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 348 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[0\] GND " "Pin \"HSMC_DB\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[1\] GND " "Pin \"HSMC_DB\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[2\] GND " "Pin \"HSMC_DB\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[3\] GND " "Pin \"HSMC_DB\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[4\] GND " "Pin \"HSMC_DB\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[5\] GND " "Pin \"HSMC_DB\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[6\] GND " "Pin \"HSMC_DB\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[7\] GND " "Pin \"HSMC_DB\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[8\] GND " "Pin \"HSMC_DB\[8\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[9\] GND " "Pin \"HSMC_DB\[9\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[10\] GND " "Pin \"HSMC_DB\[10\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[11\] GND " "Pin \"HSMC_DB\[11\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[12\] GND " "Pin \"HSMC_DB\[12\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_DB\[13\] GND " "Pin \"HSMC_DB\[13\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 349 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_DB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_FPGA_CLK_A_N GND " "Pin \"HSMC_FPGA_CLK_A_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 350 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_FPGA_CLK_A_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_FPGA_CLK_A_P GND " "Pin \"HSMC_FPGA_CLK_A_P\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 351 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_FPGA_CLK_A_P"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_FPGA_CLK_B_N GND " "Pin \"HSMC_FPGA_CLK_B_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 352 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_FPGA_CLK_B_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HSMC_FPGA_CLK_B_P GND " "Pin \"HSMC_FPGA_CLK_B_P\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 353 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|HSMC_FPGA_CLK_B_P"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 359 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_EN GND " "Pin \"LCD_EN\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 370 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LCD_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON GND " "Pin \"LCD_ON\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 371 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RS GND " "Pin \"LCD_RS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 372 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LCD_RS"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 373 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] VCC " "Pin \"LEDG\[5\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] VCC " "Pin \"LEDG\[7\]\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 376 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 379 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PCIE_WAKE_N VCC " "Pin \"PCIE_WAKE_N\" is stuck at VCC" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 387 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|PCIE_WAKE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 390 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SMA_CLKOUT GND " "Pin \"SMA_CLKOUT\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 397 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SMA_CLKOUT"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSC_N GND " "Pin \"SSRAM_ADSC_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 400 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM_ADSC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADSP_N GND " "Pin \"SSRAM_ADSP_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 401 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM_ADSP_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_ADV_N GND " "Pin \"SSRAM_ADV_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 402 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM_ADV_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[0\] GND " "Pin \"SSRAM_BE\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM_BE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[1\] GND " "Pin \"SSRAM_BE\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM_BE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[2\] GND " "Pin \"SSRAM_BE\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM_BE[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_BE\[3\] GND " "Pin \"SSRAM_BE\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 403 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM_BE[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_CLK GND " "Pin \"SSRAM_CLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 404 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_GW_N GND " "Pin \"SSRAM_GW_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 405 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM_GW_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_OE_N GND " "Pin \"SSRAM_OE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 406 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM_WE_N GND " "Pin \"SSRAM_WE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 407 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM0_CE_N GND " "Pin \"SSRAM0_CE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 408 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM0_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SSRAM1_CE_N GND " "Pin \"SSRAM1_CE_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 409 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|SSRAM1_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 418 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RTS GND " "Pin \"UART_RTS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 423 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|UART_RTS"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 425 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 428 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 429 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 430 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 431 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 432 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 433 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 434 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 435 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1443304124112 "|de2i_150_qsys_pcie|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1443304124112 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1286 " "1286 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1443304134670 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|Add2~20 " "Logic cell \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|altpciexpav_stif_rx:rx\|altpciexpav_stif_rx_cntrl:rx_pcie_cntrl\|Add2~20\"" {  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" "Add2~20" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_rx_cntrl.v" 409 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304134879 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1443304134879 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1443304135803 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1443304138811 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 13 clocks " "Found 13 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304138811 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1443304139576 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1443304147873 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1443304147888 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 110 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 110 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1443304151576 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:16 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:16" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1443304151618 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.map.smsg " "Generated suppressed messages file /home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1443304152774 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 1 0 0 " "Adding 8 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1443304155192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304155192 ""}
{ "Info" "ICUT_CUT_NUMBER_VIRTUAL_IO" "1 " "Design contains 1 virtual pins; timing numbers associated with paths containing virtual pins are estimates" { { "Info" "ICUT_CUT_VIRTUAL_OUTPUT" "FS_ADDR\[0\] " "Pin \"FS_ADDR\[0\]\" is virtual output pin" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 305 0 0 } }  } 0 15719 "Pin \"%1!s!\" is virtual output pin" 0 0 "Quartus II" 0 -1 1443304156135 ""}  } {  } 0 15717 "Design contains %1!d! virtual pins; timing numbers associated with paths containing virtual pins are estimates" 0 0 "Quartus II" 0 -1 1443304156135 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "86 " "Design contains 86 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT_N " "No output dependent on input pin \"ENET_INT_N\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 277 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|ENET_INT_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_LINK100 " "No output dependent on input pin \"ENET_LINK100\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|ENET_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_CLK " "No output dependent on input pin \"ENET_RX_CLK\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 282 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|ENET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_COL " "No output dependent on input pin \"ENET_RX_COL\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 283 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|ENET_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_CRS " "No output dependent on input pin \"ENET_RX_CRS\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 284 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|ENET_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[0\] " "No output dependent on input pin \"ENET_RX_DATA\[0\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|ENET_RX_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[1\] " "No output dependent on input pin \"ENET_RX_DATA\[1\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|ENET_RX_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[2\] " "No output dependent on input pin \"ENET_RX_DATA\[2\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|ENET_RX_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DATA\[3\] " "No output dependent on input pin \"ENET_RX_DATA\[3\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 285 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|ENET_RX_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_DV " "No output dependent on input pin \"ENET_RX_DV\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 286 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|ENET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_RX_ER " "No output dependent on input pin \"ENET_RX_ER\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 287 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|ENET_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_TX_CLK " "No output dependent on input pin \"ENET_TX_CLK\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|ENET_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FL_RY " "No output dependent on input pin \"FL_RY\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 299 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|FL_RY"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "G_SENSOR_INT1 " "No output dependent on input pin \"G_SENSOR_INT1\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 310 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|G_SENSOR_INT1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[0\] " "No output dependent on input pin \"HSMC_ADA_D\[0\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[1\] " "No output dependent on input pin \"HSMC_ADA_D\[1\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[2\] " "No output dependent on input pin \"HSMC_ADA_D\[2\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[3\] " "No output dependent on input pin \"HSMC_ADA_D\[3\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[4\] " "No output dependent on input pin \"HSMC_ADA_D\[4\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[5\] " "No output dependent on input pin \"HSMC_ADA_D\[5\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[6\] " "No output dependent on input pin \"HSMC_ADA_D\[6\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[7\] " "No output dependent on input pin \"HSMC_ADA_D\[7\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[8\] " "No output dependent on input pin \"HSMC_ADA_D\[8\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[9\] " "No output dependent on input pin \"HSMC_ADA_D\[9\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[10\] " "No output dependent on input pin \"HSMC_ADA_D\[10\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[11\] " "No output dependent on input pin \"HSMC_ADA_D\[11\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[12\] " "No output dependent on input pin \"HSMC_ADA_D\[12\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_D\[13\] " "No output dependent on input pin \"HSMC_ADA_D\[13\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 329 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_D[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_DCO " "No output dependent on input pin \"HSMC_ADA_DCO\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 330 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_DCO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADA_OR " "No output dependent on input pin \"HSMC_ADA_OR\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 332 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADA_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[0\] " "No output dependent on input pin \"HSMC_ADB_D\[0\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[1\] " "No output dependent on input pin \"HSMC_ADB_D\[1\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[2\] " "No output dependent on input pin \"HSMC_ADB_D\[2\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[3\] " "No output dependent on input pin \"HSMC_ADB_D\[3\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[4\] " "No output dependent on input pin \"HSMC_ADB_D\[4\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[5\] " "No output dependent on input pin \"HSMC_ADB_D\[5\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[6\] " "No output dependent on input pin \"HSMC_ADB_D\[6\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[7\] " "No output dependent on input pin \"HSMC_ADB_D\[7\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[8\] " "No output dependent on input pin \"HSMC_ADB_D\[8\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[9\] " "No output dependent on input pin \"HSMC_ADB_D\[9\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[10\] " "No output dependent on input pin \"HSMC_ADB_D\[10\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[11\] " "No output dependent on input pin \"HSMC_ADB_D\[11\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[12\] " "No output dependent on input pin \"HSMC_ADB_D\[12\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_D\[13\] " "No output dependent on input pin \"HSMC_ADB_D\[13\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 334 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_D[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_DCO " "No output dependent on input pin \"HSMC_ADB_DCO\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 335 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_DCO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_ADB_OR " "No output dependent on input pin \"HSMC_ADB_OR\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 337 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_ADB_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_AIC_DOUT " "No output dependent on input pin \"HSMC_AIC_DOUT\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 341 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_AIC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_CLKIN1 " "No output dependent on input pin \"HSMC_CLKIN1\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 346 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_CLKIN1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_XT_IN_N " "No output dependent on input pin \"HSMC_XT_IN_N\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 355 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_XT_IN_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HSMC_XT_IN_P " "No output dependent on input pin \"HSMC_XT_IN_P\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 356 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|HSMC_XT_IN_P"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 363 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SD_WP_N " "No output dependent on input pin \"SD_WP_N\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 393 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SD_WP_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SMA_CLKIN " "No output dependent on input pin \"SMA_CLKIN\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 396 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SMA_CLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 412 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 415 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 417 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 419 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_CTS " "No output dependent on input pin \"UART_CTS\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 422 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|UART_CTS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 424 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443304157100 "|de2i_150_qsys_pcie|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1443304157100 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12039 " "Implemented 12039 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "97 " "Implemented 97 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1443304157102 ""} { "Info" "ICUT_CUT_TM_OPINS" "246 " "Implemented 246 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1443304157102 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "125 " "Implemented 125 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1443304157102 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10431 " "Implemented 10431 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1443304157102 ""} { "Info" "ICUT_CUT_TM_RAMS" "1131 " "Implemented 1131 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1443304157102 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1443304157102 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1443304157102 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 786 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 786 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1463 " "Peak virtual memory: 1463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443304157350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 23:49:17 2015 " "Processing ended: Sat Sep 26 23:49:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443304157350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443304157350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443304157350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443304157350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443304164840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443304164841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 23:49:24 2015 " "Processing started: Sat Sep 26 23:49:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443304164841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1443304164841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1443304164841 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1443304164883 ""}
{ "Info" "0" "" "Project  = de2i_150_qsys_pcie" {  } {  } 0 0 "Project  = de2i_150_qsys_pcie" 0 0 "Fitter" 0 0 1443304164884 ""}
{ "Info" "0" "" "Revision = de2i_150_qsys_pcie" {  } {  } 0 0 "Revision = de2i_150_qsys_pcie" 0 0 "Fitter" 0 0 1443304164885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1443304165431 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de2i_150_qsys_pcie EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"de2i_150_qsys_pcie\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1443304165541 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1443304165604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1443304165604 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1443304166827 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1443304166845 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443304167123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443304167123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443304167123 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443304167123 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1443304167123 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 52114 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443304167162 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 52116 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443304167162 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 52118 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443304167162 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 52120 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443304167162 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1443304167162 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1443304167178 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1443304167409 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "3 " "Following 3 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_TX_P\[0\] PCIE_TX_P\[0\](n) " "Pin \"PCIE_TX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_TX_P\[0\](n)\"" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 386 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 946 9684 10422 0} { 0 { 0 ""} 0 52122 9684 10422 0}  }  } } { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_P[0](n) } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304169408 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_RX_P\[0\] PCIE_RX_P\[0\](n) " "Pin \"PCIE_RX_P\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_RX_P\[0\](n)\"" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 385 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 945 9684 10422 0} { 0 { 0 ""} 0 52124 9684 10422 0}  }  } } { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_P[0](n) } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P[0](n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304169408 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PCIE_REFCLK_P PCIE_REFCLK_P(n) " "Pin \"PCIE_REFCLK_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PCIE_REFCLK_P(n)\"" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_REFCLK_P } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_REFCLK_P" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 384 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_REFCLK_P } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1076 9684 10422 0} { 0 { 0 ""} 0 52125 9684 10422 0}  }  } } { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_REFCLK_P(n) } } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_REFCLK_P(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443304169408 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1443304169408 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1443304170230 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1443304170230 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 361 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 12935 9684 10422 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1443304170230 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 7066 9684 10422 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1443304170230 ""}
{ "Info" "IFHSSI_FHSSI_MERGING_COMPLETE" "" "GXB Quad Optimizer operation is complete" {  } {  } 0 167012 "GXB Quad Optimizer operation is complete" 0 0 "Fitter" 0 -1 1443304170232 ""}
{ "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Current transceiver placement " "Current transceiver placement" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "QUAD_SIDE_LEFT " "QUAD_SIDE_LEFT" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PCIEHIP_X0_Y16_N5            de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip " "PCIEHIP_X0_Y16_N5            de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip" {  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2453 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 20504 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CALIBRATIONBLOCK_X0_Y1_N5    de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0 " "CALIBRATIONBLOCK_X0_Y1_N5    de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 361 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 12935 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_1                         " "PLL_1                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_5                        de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 " "PLL_5                        de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altpll_nn81.tdf" 36 2 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|altpll:pll0|altpll_nn81:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6987 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_6                         " "PLL_6                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_7                         " "PLL_7                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_8                         " "PLL_8                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PLL_2                         " "PLL_2                        " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL0 " "Atoms placed to IOBANK_QL0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y28_N6                de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 " "CMU_X0_Y28_N6                de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 7066 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\] " "PIN_AC2                      PCIE_RX_P\[0\]" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_RX_P[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 385 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 945 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AC2                      PCIE_RX_P\[0\]~input " "PIN_AC2                      PCIE_RX_P\[0\]~input" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 385 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_RX_P[0]~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 51878 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y16_N6              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0 " "RXPMA_X0_Y16_N6              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 705 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|rx_pma_clockout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 12138 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y16_N8              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0 " "RXPCS_X0_Y16_N8              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 595 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|receive_pcs0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 15448 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y16_N9              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0 " "TXPCS_X0_Y16_N9              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 799 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|tx_clkout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 7064 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y16_N7              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0 " "TXPMA_X0_Y16_N7              de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 858 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|wire_transmit_pma0_dataout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 15643 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\] " "PIN_AB4                      PCIE_TX_P\[0\]" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { PCIE_TX_P[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 386 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 946 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AB4                      PCIE_TX_P\[0\]~output " "PIN_AB4                      PCIE_TX_P\[0\]~output" {  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 386 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { PCIE_TX_P[0]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 51670 9684 10422 0}  }  } }  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_AA2                       " "PIN_AA2                      " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y22_N6               " "RXPMA_X0_Y22_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y22_N8               " "RXPCS_X0_Y22_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y22_N9               " "TXPCS_X0_Y22_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y22_N7               " "TXPMA_X0_Y22_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_Y4                        " "PIN_Y4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_W2                        " "PIN_W2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y29_N6               " "RXPMA_X0_Y29_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y29_N8               " "RXPCS_X0_Y29_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y29_N9               " "TXPCS_X0_Y29_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y29_N7               " "TXPMA_X0_Y29_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_V4                        " "PIN_V4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_U2                        " "PIN_U2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y35_N6               " "RXPMA_X0_Y35_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y35_N8               " "RXPCS_X0_Y35_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y35_N9               " "TXPCS_X0_Y35_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y35_N7               " "TXPMA_X0_Y35_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_T4                        " "PIN_T4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Atoms placed to IOBANK_QL1 " "Atoms placed to IOBANK_QL1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "CMU_X0_Y62_N6                 " "CMU_X0_Y62_N6                " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 0 " "Regular Channel 0" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_R2                        " "PIN_R2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y50_N6               " "RXPMA_X0_Y50_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y50_N8               " "RXPCS_X0_Y50_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y50_N9               " "TXPCS_X0_Y50_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y50_N7               " "TXPMA_X0_Y50_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_P4                        " "PIN_P4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 1 " "Regular Channel 1" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_N2                        " "PIN_N2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y56_N6               " "RXPMA_X0_Y56_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y56_N8               " "RXPCS_X0_Y56_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y56_N9               " "TXPCS_X0_Y56_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y56_N7               " "TXPMA_X0_Y56_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_M4                        " "PIN_M4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 2 " "Regular Channel 2" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_L2                        " "PIN_L2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y63_N6               " "RXPMA_X0_Y63_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y63_N8               " "RXPCS_X0_Y63_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y63_N9               " "TXPCS_X0_Y63_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y63_N7               " "TXPMA_X0_Y63_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_K4                        " "PIN_K4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "Regular Channel 3 " "Regular Channel 3" { { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_J2                        " "PIN_J2                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPMA_X0_Y69_N6               " "RXPMA_X0_Y69_N6              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "RXPCS_X0_Y69_N8               " "RXPCS_X0_Y69_N8              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPCS_X0_Y69_N9               " "TXPCS_X0_Y69_N9              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "TXPMA_X0_Y69_N7               " "TXPMA_X0_Y69_N7              " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""} { "Info" "IFHSSI_FHSSI_FINAL_ATOM_AND_BIN_PLACEMENT_MESSAGE" "PIN_H4                        " "PIN_H4                       " {  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""}  } {  } 0 167097 "%1!s!" 0 0 "Quartus II" 0 -1 1443304170239 ""}  } {  } 0 167097 "%1!s!" 0 0 "Fitter" 0 -1 1443304170239 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1443304170501 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1443304170501 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 361 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 12935 9684 10422 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1443304170501 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 7066 9684 10422 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1443304170501 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] 25 2 0 0 " "Implementing clock multiplication of 25, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[0\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6987 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1443304170559 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[1\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6988 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1443304170559 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|altpll:pll0\|altpll_nn81:auto_generated\|clk\[2\] port" {  } { { "db/altpll_nn81.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6989 9684 10422 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1443304170559 ""}  } { { "db/altpll_nn81.tdf" "" { Text "/home/luisardila/ProjectB/DCC/db/altpll_nn81.tdf" 29 2 0 } } { "" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6987 9684 10422 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1443304170559 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173272 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443304173272 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173272 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173272 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443304173272 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1443304173272 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1443304173385 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1443304173439 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1443304173550 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443304173593 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173594 ""}  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1443304173594 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443304173603 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173603 ""}  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1443304173603 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443304173611 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173611 ""}  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1443304173611 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443304173612 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443304173612 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys_pcie.sdc " "Reading SDC File: 'de2i_150_qsys_pcie.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1443304173629 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 15 *central_clk_div0* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(15): *central_clk_div0* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443304173630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 15 *_hssi_pcie_hip* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(15): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443304173630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 16 refclk*clkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(16): refclk*clkout could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443304173630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 16 *div0*coreclkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(16): *div0*coreclkout could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1443304173630 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173640 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1443304173640 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1443304173641 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173717 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173717 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1443304173717 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1443304173924 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1443304173929 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 14 clocks " "Found 14 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000       refclk " "  10.000       refclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\] " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\] " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk " "   0.800 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " "   4.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " "   8.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1443304173929 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1443304173929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443304175891 ""}  } { { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 257 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 51877 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443304175891 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|core_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443304175892 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpcie_hip_pipen1b_qsys.v" 2453 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|dprioout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 20504 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443304175892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443304175892 ""}  } { { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 51117 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443304175892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443304175892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|W_rf_wren " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|W_rf_wren" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 3735 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 4412 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1443304175892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_debug:the_de2i_150_qsys_nios2_nios2_oci_debug\|jtag_break~1 " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_debug:the_de2i_150_qsys_nios2_nios2_oci_debug\|jtag_break~1" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 196 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_debug:the_de2i_150_qsys_nios2_nios2_oci_debug|jtag_break~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 27954 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1443304175892 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_debug:the_de2i_150_qsys_nios2_nios2_oci_debug\|resetlatch~0 " "Destination node de2i_150_qsys:u0\|de2i_150_qsys_nios2:nios2\|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci\|de2i_150_qsys_nios2_nios2_oci_debug:the_de2i_150_qsys_nios2_nios2_oci_debug\|resetlatch~0" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.v" 179 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_nios2:nios2|de2i_150_qsys_nios2_nios2_oci:the_de2i_150_qsys_nios2_nios2_oci|de2i_150_qsys_nios2_nios2_oci_debug:the_de2i_150_qsys_nios2_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 29742 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1443304175892 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1443304175892 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1872 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443304175892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443304175892 ""}  } { { "de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altpciexpav_stif_app.v" 437 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|altpcie_hip_pipen1b_qsys:pcie_internal_hip|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge|rstn_rr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 19592 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443304175892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|reset_n  " "Automatically promoted node de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443304175892 ""}  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_sgdma.v" 2788 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_sgdma:sgdma|reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 6885 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443304175892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node de2i_150_qsys:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443304175892 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 20986 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443304175892 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443304175892 ""}  } { { "de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_reset_controller.v" 61 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|altera_reset_controller:rst_controller|merged_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 23047 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443304175892 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1443304179670 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1443304179708 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1443304179710 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1443304179754 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1443304179817 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1443304179890 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1443304179890 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1443304179928 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1443304180907 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1443304180946 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1443304180946 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 RX offset cancellation " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the RX offset cancellation feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1443304182173 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_FIXED_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 125.0 MHz " "Input frequency of fixedclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be 125.0 MHz" {  } {  } 0 167065 "Input frequency of fixedclk for the GXB Central Control Unit \"%1!s!\" must be %2!s!" 0 0 "Fitter" 0 -1 1443304182173 ""}
{ "Info" "IFHSSI_FHSSI_PLL_COMP_CAL_CLK_IN_PERIOD_RANGE_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0 10.0 MHz 125.0 MHz " "Clock input frequency of GXB Calibration block atom \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cal_blk0\" must be in the frequency range of 10.0 MHz to 125.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 361 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cal_blk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 12935 9684 10422 0}  }  } }  } 0 167066 "Clock input frequency of GXB Calibration block atom \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1443304182173 ""}
{ "Info" "IFHSSI_FHSSI_LEGALITY_CHECK_CMU_DPRIO_CLK_PERIOD_INFO" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 37.5 MHz 50.0 MHz " "Input frequency of dpclk for the GXB Central Control Unit \"de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0\" must be in the frequency range of 37.5 MHz to 50.0 MHz" {  } { { "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/de2i_150_qsys_pcie_ip_altgx_internal.v" 448 -1 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { de2i_150_qsys:u0|de2i_150_qsys_pcie_ip:pcie_ip|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component|cent_unit_quadresetout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 7066 9684 10422 0}  }  } }  } 0 167067 "Input frequency of dpclk for the GXB Central Control Unit \"%1!s!\" must be in the frequency range of %2!s! to %3!s!" 0 0 "Fitter" 0 -1 1443304182173 ""}
{ "Critical Warning" "WFHSSI_FHSSI_CMU_MUST_HAVE_RECONFIG" "de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 DPRIO Reconfiguration " "GXB Central Management Unit (CMU) de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0 is not connected to a GXB reconfig logic block, but the DPRIO Reconfiguration feature requires that it must be" {  } {  } 1 167080 "GXB Central Management Unit (CMU) %1!s! is not connected to a GXB reconfig logic block, but the %2!s! feature requires that it must be" 0 0 "Fitter" 0 -1 1443304182174 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1443304182803 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1443304186625 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr~clkctrl " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|altpciexpav_stif_app:avalon_stream_hip_qsys.avalon_bridge\|rstn_rr~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|g_reset_controller.rc_areset_rrr" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|reset_n_rr" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|reset_n~clkctrl " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_sgdma:sgdma\|reset_n~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|merged_reset~0clkctrl " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|altera_reset_controller:rst_controller\|merged_reset~0clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|PCIE_PERST_N~input " "Asynchronous signal \|de2i_150_qsys_pcie\|PCIE_PERST_N~input" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn " "Asynchronous signal \|de2i_150_qsys_pcie\|de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altera_pcie_hard_ip_reset_controller:reset_controller_internal\|app_rstn" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " "Asynchronous signal \|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\] " "Asynchronous signal \|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[8\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " "Asynchronous signal \|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg " "Asynchronous signal \|de2i_150_qsys_pcie\|sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|virtual_ir_scan_reg" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1443304186905 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "14 0 " "Found 14 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "Quartus II" 0 -1 1443304186905 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "Fitter" 0 -1 1443304186905 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1443304186932 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:04 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:04" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1443304186972 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_RX_P\[1\] " "Node \"PCIE_RX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_RX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443304187604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PCIE_TX_P\[1\] " "Node \"PCIE_TX_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PCIE_TX_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1443304187604 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1443304187604 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443304187605 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1443304187637 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1443304194169 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443304198437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1443304198763 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1443304242346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:44 " "Fitter placement operations ending: elapsed time is 00:00:44" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443304242346 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1443304242359 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1443304245284 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "Fitter" 0 -1 1443304245596 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1443304245597 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1443304245597 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1443304269103 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1443304269113 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1443304269542 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1443304269543 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 5 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 5 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1443304288180 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:48 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:48" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1443304290478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1443304294628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "36 X23_Y46 X34_Y56 " "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X23_Y46 to location X34_Y56" {  } { { "loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 1 { 0 "Router estimated peak interconnect usage is 36% of the available device resources in the region that extends from location X23_Y46 to location X34_Y56"} { { 11 { 0 ""} 23 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1443304311876 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1443304311876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443304324934 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "24.30 " "Total time spent on timing analysis during the Fitter is 24.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1443304325919 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1443304327825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1443304330545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1443304330637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1443304333401 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443304338519 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1443304340423 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "138 Cyclone IV GX " "138 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK2_50 3.3-V LVTTL A15 " "Pin CLOCK2_50 uses I/O standard 3.3-V LVTTL at A15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK2_50 } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 251 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK2_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1005 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK3_50 2.5 V V11 " "Pin CLOCK3_50 uses I/O standard 2.5 V at V11" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK3_50 } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 254 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK3_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1006 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ENET_RX_CLK 2.5 V L15 " "Pin ENET_RX_CLK uses I/O standard 2.5 V at L15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENET_RX_CLK } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_RX_CLK" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 282 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_RX_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1022 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL AF19 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at AF19" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FL_RY } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 299 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FL_RY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1033 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "HSMC_CLKIN1 2.5 V K15 " "Pin HSMC_CLKIN1 uses I/O standard 2.5 V at K15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_CLKIN1 } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN1" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 346 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_CLKIN1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1059 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IRDA_RXD 3.3-V LVTTL AH28 " "Pin IRDA_RXD uses I/O standard 3.3-V LVTTL at AH28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { IRDA_RXD } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 363 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { IRDA_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1070 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_WP_N 3.3-V LVTTL AJ27 " "Pin SD_WP_N uses I/O standard 3.3-V LVTTL at AJ27" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_WP_N } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 393 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_WP_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1080 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SMA_CLKIN 3.3-V LVTTL AK16 " "Pin SMA_CLKIN uses I/O standard 3.3-V LVTTL at AK16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SMA_CLKIN } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 396 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SMA_CLKIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1081 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_CLK27 3.3-V LVTTL B15 " "Pin TD_CLK27 uses I/O standard 3.3-V LVTTL at B15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_CLK27 } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 415 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_CLK27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1092 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[0\] 3.3-V LVTTL C17 " "Pin TD_DATA\[0\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 973 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[1\] 3.3-V LVTTL D17 " "Pin TD_DATA\[1\] uses I/O standard 3.3-V LVTTL at D17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 974 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[2\] 3.3-V LVTTL A16 " "Pin TD_DATA\[2\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 975 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[3\] 3.3-V LVTTL B16 " "Pin TD_DATA\[3\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 976 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[4\] 3.3-V LVTTL G18 " "Pin TD_DATA\[4\] uses I/O standard 3.3-V LVTTL at G18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 977 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[5\] 3.3-V LVTTL G17 " "Pin TD_DATA\[5\] uses I/O standard 3.3-V LVTTL at G17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 978 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[6\] 3.3-V LVTTL K18 " "Pin TD_DATA\[6\] uses I/O standard 3.3-V LVTTL at K18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 979 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_DATA\[7\] 3.3-V LVTTL K17 " "Pin TD_DATA\[7\] uses I/O standard 3.3-V LVTTL at K17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_DATA[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 416 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 980 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_HS 3.3-V LVTTL C28 " "Pin TD_HS uses I/O standard 3.3-V LVTTL at C28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_HS } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 417 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_HS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1093 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TD_VS 3.3-V LVTTL E22 " "Pin TD_VS uses I/O standard 3.3-V LVTTL at E22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { TD_VS } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 419 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { TD_VS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1095 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_CTS 3.3-V LVTTL D26 " "Pin UART_CTS uses I/O standard 3.3-V LVTTL at D26" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { UART_CTS } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 422 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { UART_CTS } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1096 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RXD 3.3-V LVTTL B27 " "Pin UART_RXD uses I/O standard 3.3-V LVTTL at B27" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { UART_RXD } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 424 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1098 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL AD10 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 655 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL AD9 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AD9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 656 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AE9 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 657 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AE8 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AE8" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 658 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL AE7 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AE7" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 659 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL AF7 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 660 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL AF6 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 661 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL AF9 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 662 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL AB13 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 663 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL AF13 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 664 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AF12 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 665 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AG9 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AG9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 666 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AA13 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 667 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AB11 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AB11" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 668 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AA12 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 669 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AA15 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 670 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL AH11 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 671 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL AG11 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 672 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL AH12 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 673 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL AG12 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 674 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL AH13 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at AH13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 675 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL AG13 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at AG13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 676 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL AG14 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at AG14" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 677 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL AH14 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH14" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 678 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL AH9 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at AH9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 679 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL AK8 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at AK8" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 680 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL AG10 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 681 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL AK7 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK7" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 682 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL AH7 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 683 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL AK6 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at AK6" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 684 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL AJ6 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at AJ6" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 685 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL AK5 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at AK5" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 686 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EEP_I2C_SDAT 3.3-V LVTTL AG25 " "Pin EEP_I2C_SDAT uses I/O standard 3.3-V LVTTL at AG25" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 273 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1015 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[0\] 3.3-V LVTTL AK29 " "Pin FS_DQ\[0\] uses I/O standard 3.3-V LVTTL at AK29" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 699 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[1\] 3.3-V LVTTL AE23 " "Pin FS_DQ\[1\] uses I/O standard 3.3-V LVTTL at AE23" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 700 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[2\] 3.3-V LVTTL AH24 " "Pin FS_DQ\[2\] uses I/O standard 3.3-V LVTTL at AH24" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 701 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[3\] 3.3-V LVTTL AH23 " "Pin FS_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH23" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 702 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[4\] 3.3-V LVTTL AA21 " "Pin FS_DQ\[4\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 703 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[5\] 3.3-V LVTTL AE20 " "Pin FS_DQ\[5\] uses I/O standard 3.3-V LVTTL at AE20" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 704 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[6\] 3.3-V LVTTL Y19 " "Pin FS_DQ\[6\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 705 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[7\] 3.3-V LVTTL AA17 " "Pin FS_DQ\[7\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 706 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[8\] 3.3-V LVTTL AB17 " "Pin FS_DQ\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[8] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 707 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[9\] 3.3-V LVTTL Y18 " "Pin FS_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[9] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 708 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[10\] 3.3-V LVTTL AA20 " "Pin FS_DQ\[10\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[10] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 709 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[11\] 3.3-V LVTTL AE21 " "Pin FS_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[11] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 710 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[12\] 3.3-V LVTTL AH22 " "Pin FS_DQ\[12\] uses I/O standard 3.3-V LVTTL at AH22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[12] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 711 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[13\] 3.3-V LVTTL AJ24 " "Pin FS_DQ\[13\] uses I/O standard 3.3-V LVTTL at AJ24" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[13] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 712 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[14\] 3.3-V LVTTL AE22 " "Pin FS_DQ\[14\] uses I/O standard 3.3-V LVTTL at AE22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[14] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 713 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[15\] 3.3-V LVTTL AK28 " "Pin FS_DQ\[15\] uses I/O standard 3.3-V LVTTL at AK28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[15] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 714 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[16\] 3.3-V LVTTL AK9 " "Pin FS_DQ\[16\] uses I/O standard 3.3-V LVTTL at AK9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[16] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 715 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[17\] 3.3-V LVTTL AJ10 " "Pin FS_DQ\[17\] uses I/O standard 3.3-V LVTTL at AJ10" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[17] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 716 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[18\] 3.3-V LVTTL AK11 " "Pin FS_DQ\[18\] uses I/O standard 3.3-V LVTTL at AK11" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[18] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 717 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[19\] 3.3-V LVTTL AK12 " "Pin FS_DQ\[19\] uses I/O standard 3.3-V LVTTL at AK12" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[19] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 718 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[20\] 3.3-V LVTTL AJ13 " "Pin FS_DQ\[20\] uses I/O standard 3.3-V LVTTL at AJ13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[20] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 719 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[21\] 3.3-V LVTTL AK15 " "Pin FS_DQ\[21\] uses I/O standard 3.3-V LVTTL at AK15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[21] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 720 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[22\] 3.3-V LVTTL AC16 " "Pin FS_DQ\[22\] uses I/O standard 3.3-V LVTTL at AC16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[22] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 721 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[23\] 3.3-V LVTTL AH16 " "Pin FS_DQ\[23\] uses I/O standard 3.3-V LVTTL at AH16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[23] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 722 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[24\] 3.3-V LVTTL AG16 " "Pin FS_DQ\[24\] uses I/O standard 3.3-V LVTTL at AG16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[24] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 723 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[25\] 3.3-V LVTTL AD16 " "Pin FS_DQ\[25\] uses I/O standard 3.3-V LVTTL at AD16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[25] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 724 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[26\] 3.3-V LVTTL AJ15 " "Pin FS_DQ\[26\] uses I/O standard 3.3-V LVTTL at AJ15" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[26] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 725 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[27\] 3.3-V LVTTL AK14 " "Pin FS_DQ\[27\] uses I/O standard 3.3-V LVTTL at AK14" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[27] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 726 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[28\] 3.3-V LVTTL AK13 " "Pin FS_DQ\[28\] uses I/O standard 3.3-V LVTTL at AK13" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[28] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 727 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[29\] 3.3-V LVTTL AJ12 " "Pin FS_DQ\[29\] uses I/O standard 3.3-V LVTTL at AJ12" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[29] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 728 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[30\] 3.3-V LVTTL AK10 " "Pin FS_DQ\[30\] uses I/O standard 3.3-V LVTTL at AK10" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[30] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 729 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FS_DQ\[31\] 3.3-V LVTTL AJ9 " "Pin FS_DQ\[31\] uses I/O standard 3.3-V LVTTL at AJ9" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[31] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 730 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[0\] 3.3-V LVTTL G16 " "Pin GPIO\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 758 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[1\] 3.3-V LVTTL F17 " "Pin GPIO\[1\] uses I/O standard 3.3-V LVTTL at F17" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 759 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[2\] 3.3-V LVTTL D18 " "Pin GPIO\[2\] uses I/O standard 3.3-V LVTTL at D18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 760 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[3\] 3.3-V LVTTL F18 " "Pin GPIO\[3\] uses I/O standard 3.3-V LVTTL at F18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 761 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[4\] 3.3-V LVTTL D19 " "Pin GPIO\[4\] uses I/O standard 3.3-V LVTTL at D19" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 762 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[5\] 3.3-V LVTTL K21 " "Pin GPIO\[5\] uses I/O standard 3.3-V LVTTL at K21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 763 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[6\] 3.3-V LVTTL F19 " "Pin GPIO\[6\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 764 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[7\] 3.3-V LVTTL K22 " "Pin GPIO\[7\] uses I/O standard 3.3-V LVTTL at K22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 765 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[8\] 3.3-V LVTTL B21 " "Pin GPIO\[8\] uses I/O standard 3.3-V LVTTL at B21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 766 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[9\] 3.3-V LVTTL C21 " "Pin GPIO\[9\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 767 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[10\] 3.3-V LVTTL D22 " "Pin GPIO\[10\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 768 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[11\] 3.3-V LVTTL D21 " "Pin GPIO\[11\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 769 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[12\] 3.3-V LVTTL D23 " "Pin GPIO\[12\] uses I/O standard 3.3-V LVTTL at D23" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 770 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[13\] 3.3-V LVTTL D24 " "Pin GPIO\[13\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 771 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[14\] 3.3-V LVTTL B28 " "Pin GPIO\[14\] uses I/O standard 3.3-V LVTTL at B28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 772 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[15\] 3.3-V LVTTL C25 " "Pin GPIO\[15\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 773 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[16\] 3.3-V LVTTL C26 " "Pin GPIO\[16\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 774 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[17\] 3.3-V LVTTL D28 " "Pin GPIO\[17\] uses I/O standard 3.3-V LVTTL at D28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 775 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[18\] 3.3-V LVTTL D25 " "Pin GPIO\[18\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 776 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[19\] 3.3-V LVTTL F20 " "Pin GPIO\[19\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 777 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[20\] 3.3-V LVTTL E21 " "Pin GPIO\[20\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 778 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[21\] 3.3-V LVTTL F23 " "Pin GPIO\[21\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 779 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[22\] 3.3-V LVTTL G20 " "Pin GPIO\[22\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 780 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[23\] 3.3-V LVTTL F22 " "Pin GPIO\[23\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 781 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[24\] 3.3-V LVTTL G22 " "Pin GPIO\[24\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 782 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[25\] 3.3-V LVTTL G24 " "Pin GPIO\[25\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 783 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[26\] 3.3-V LVTTL G23 " "Pin GPIO\[26\] uses I/O standard 3.3-V LVTTL at G23" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 784 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[27\] 3.3-V LVTTL A25 " "Pin GPIO\[27\] uses I/O standard 3.3-V LVTTL at A25" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 785 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[28\] 3.3-V LVTTL A26 " "Pin GPIO\[28\] uses I/O standard 3.3-V LVTTL at A26" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 786 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[29\] 3.3-V LVTTL A19 " "Pin GPIO\[29\] uses I/O standard 3.3-V LVTTL at A19" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 787 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[30\] 3.3-V LVTTL A28 " "Pin GPIO\[30\] uses I/O standard 3.3-V LVTTL at A28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 788 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[31\] 3.3-V LVTTL A27 " "Pin GPIO\[31\] uses I/O standard 3.3-V LVTTL at A27" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 789 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[32\] 3.3-V LVTTL B30 " "Pin GPIO\[32\] uses I/O standard 3.3-V LVTTL at B30" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 790 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[33\] 3.3-V LVTTL AG28 " "Pin GPIO\[33\] uses I/O standard 3.3-V LVTTL at AG28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 791 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[34\] 3.3-V LVTTL AG26 " "Pin GPIO\[34\] uses I/O standard 3.3-V LVTTL at AG26" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 792 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIO\[35\] 3.3-V LVTTL Y21 " "Pin GPIO\[35\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 793 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "G_SENSOR_SDAT 3.3-V LVTTL AK26 " "Pin G_SENSOR_SDAT uses I/O standard 3.3-V LVTTL at AK26" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { G_SENSOR_SDAT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 312 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { G_SENSOR_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1039 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "I2C_SDAT 3.3-V LVTTL G21 " "Pin I2C_SDAT uses I/O standard 3.3-V LVTTL at G21" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 360 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1069 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[0\] 3.3-V LVTTL AG4 " "Pin LCD_DATA\[0\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 910 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[1\] 3.3-V LVTTL AF3 " "Pin LCD_DATA\[1\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 911 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[2\] 3.3-V LVTTL AH3 " "Pin LCD_DATA\[2\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 912 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[3\] 3.3-V LVTTL AE5 " "Pin LCD_DATA\[3\] uses I/O standard 3.3-V LVTTL at AE5" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 913 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[4\] 3.3-V LVTTL AH2 " "Pin LCD_DATA\[4\] uses I/O standard 3.3-V LVTTL at AH2" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 914 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[5\] 3.3-V LVTTL AE3 " "Pin LCD_DATA\[5\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 915 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[6\] 3.3-V LVTTL AH4 " "Pin LCD_DATA\[6\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 916 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LCD_DATA\[7\] 3.3-V LVTTL AE4 " "Pin LCD_DATA\[7\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 917 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_CMD 3.3-V LVTTL AF18 " "Pin SD_CMD uses I/O standard 3.3-V LVTTL at AF18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 391 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1079 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[0\] 3.3-V LVTTL AH27 " "Pin SD_DAT\[0\] uses I/O standard 3.3-V LVTTL at AH27" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 947 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[1\] 3.3-V LVTTL AJ28 " "Pin SD_DAT\[1\] uses I/O standard 3.3-V LVTTL at AJ28" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 948 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[2\] 3.3-V LVTTL AD24 " "Pin SD_DAT\[2\] uses I/O standard 3.3-V LVTTL at AD24" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 949 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SD_DAT\[3\] 3.3-V LVTTL AE18 " "Pin SD_DAT\[3\] uses I/O standard 3.3-V LVTTL at AE18" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 950 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL AJ16 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at AJ16" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 257 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1007 9684 10422 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1443304340854 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1443304340854 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "125 " "Following 125 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 655 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 656 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 657 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 658 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 659 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 660 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 661 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 662 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 663 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 664 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 665 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 666 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 667 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 668 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 669 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 670 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[16\] a permanently disabled " "Pin DRAM_DQ\[16\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 671 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[17\] a permanently disabled " "Pin DRAM_DQ\[17\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 672 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[18\] a permanently disabled " "Pin DRAM_DQ\[18\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 673 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[19\] a permanently disabled " "Pin DRAM_DQ\[19\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 674 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[20\] a permanently disabled " "Pin DRAM_DQ\[20\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 675 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[21\] a permanently disabled " "Pin DRAM_DQ\[21\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 676 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[22\] a permanently disabled " "Pin DRAM_DQ\[22\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 677 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[23\] a permanently disabled " "Pin DRAM_DQ\[23\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 678 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[24\] a permanently disabled " "Pin DRAM_DQ\[24\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 679 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[25\] a permanently disabled " "Pin DRAM_DQ\[25\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 680 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[26\] a permanently disabled " "Pin DRAM_DQ\[26\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 681 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[27\] a permanently disabled " "Pin DRAM_DQ\[27\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 682 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[28\] a permanently disabled " "Pin DRAM_DQ\[28\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 683 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[29\] a permanently disabled " "Pin DRAM_DQ\[29\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 684 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[30\] a permanently disabled " "Pin DRAM_DQ\[30\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 685 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[31\] a permanently disabled " "Pin DRAM_DQ\[31\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 266 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { DRAM_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 686 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EEP_I2C_SDAT a permanently disabled " "Pin EEP_I2C_SDAT has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { EEP_I2C_SDAT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 273 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { EEP_I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1015 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ENET_MDIO a permanently disabled " "Pin ENET_MDIO has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { ENET_MDIO } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET_MDIO" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 280 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ENET_MDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1020 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FAN_CTRL a permanently disabled " "Pin FAN_CTRL has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FAN_CTRL } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 294 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FAN_CTRL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1030 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[0\] a permanently disabled " "Pin FS_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 699 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[1\] a permanently disabled " "Pin FS_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 700 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[2\] a permanently disabled " "Pin FS_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 701 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[3\] a permanently disabled " "Pin FS_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 702 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[4\] a permanently disabled " "Pin FS_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 703 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[5\] a permanently disabled " "Pin FS_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 704 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[6\] a permanently disabled " "Pin FS_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 705 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[7\] a permanently disabled " "Pin FS_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 706 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[8\] a permanently disabled " "Pin FS_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[8] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[8\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 707 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[9\] a permanently disabled " "Pin FS_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[9] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[9\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 708 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[10\] a permanently disabled " "Pin FS_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[10] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[10\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 709 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[11\] a permanently disabled " "Pin FS_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[11] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[11\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 710 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[12\] a permanently disabled " "Pin FS_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[12] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[12\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 711 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[13\] a permanently disabled " "Pin FS_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[13] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[13\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 712 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[14\] a permanently disabled " "Pin FS_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[14] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[14\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 713 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[15\] a permanently disabled " "Pin FS_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[15] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[15\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 714 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[16\] a permanently disabled " "Pin FS_DQ\[16\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[16] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[16\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 715 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[17\] a permanently disabled " "Pin FS_DQ\[17\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[17] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[17\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 716 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[18\] a permanently disabled " "Pin FS_DQ\[18\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[18] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[18\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 717 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[19\] a permanently disabled " "Pin FS_DQ\[19\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[19] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[19\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 718 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[20\] a permanently disabled " "Pin FS_DQ\[20\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[20] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[20\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 719 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[21\] a permanently disabled " "Pin FS_DQ\[21\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[21] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[21\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 720 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[22\] a permanently disabled " "Pin FS_DQ\[22\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[22] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[22\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 721 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[23\] a permanently disabled " "Pin FS_DQ\[23\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[23] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[23\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 722 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[24\] a permanently disabled " "Pin FS_DQ\[24\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[24] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[24\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 723 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[25\] a permanently disabled " "Pin FS_DQ\[25\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[25] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[25\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 724 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[26\] a permanently disabled " "Pin FS_DQ\[26\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[26] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[26\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 725 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[27\] a permanently disabled " "Pin FS_DQ\[27\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[27] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[27\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 726 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[28\] a permanently disabled " "Pin FS_DQ\[28\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[28] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[28\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 727 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[29\] a permanently disabled " "Pin FS_DQ\[29\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[29] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[29\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 728 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[30\] a permanently disabled " "Pin FS_DQ\[30\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[30] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[30\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 729 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FS_DQ\[31\] a permanently disabled " "Pin FS_DQ\[31\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { FS_DQ[31] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FS_DQ\[31\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 304 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { FS_DQ[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 730 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 758 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 759 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 760 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 761 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 762 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 763 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 764 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 765 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[8] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 766 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[9] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 767 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently disabled " "Pin GPIO\[10\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[10] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 768 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently disabled " "Pin GPIO\[11\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[11] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 769 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently disabled " "Pin GPIO\[12\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[12] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 770 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently disabled " "Pin GPIO\[13\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[13] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 771 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently disabled " "Pin GPIO\[14\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[14] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 772 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently disabled " "Pin GPIO\[15\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[15] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 773 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently disabled " "Pin GPIO\[16\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[16] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 774 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently disabled " "Pin GPIO\[17\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[17] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 775 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently disabled " "Pin GPIO\[18\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[18] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 776 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently disabled " "Pin GPIO\[19\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[19] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 777 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently disabled " "Pin GPIO\[20\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[20] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 778 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently disabled " "Pin GPIO\[21\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[21] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 779 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently disabled " "Pin GPIO\[22\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[22] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 780 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently disabled " "Pin GPIO\[23\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[23] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 781 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently disabled " "Pin GPIO\[24\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[24] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 782 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently disabled " "Pin GPIO\[25\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[25] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 783 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently disabled " "Pin GPIO\[26\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[26] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 784 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently disabled " "Pin GPIO\[27\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[27] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 785 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently disabled " "Pin GPIO\[28\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[28] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 786 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently disabled " "Pin GPIO\[29\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[29] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 787 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently disabled " "Pin GPIO\[30\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[30] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 788 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently disabled " "Pin GPIO\[31\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[31] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 789 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently disabled " "Pin GPIO\[32\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[32] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 790 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently disabled " "Pin GPIO\[33\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[33] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 791 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently disabled " "Pin GPIO\[34\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[34] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 792 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently disabled " "Pin GPIO\[35\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { GPIO[35] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 307 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { GPIO[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 793 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "G_SENSOR_SDAT a permanently disabled " "Pin G_SENSOR_SDAT has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { G_SENSOR_SDAT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "G_SENSOR_SDAT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 312 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { G_SENSOR_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1039 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_SDA a permanently disabled " "Pin HSMC_SDA has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_SDA } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_SDA" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 326 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_SDA } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1041 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_AD_SCLK a permanently disabled " "Pin HSMC_AD_SCLK has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_AD_SCLK } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_AD_SCLK" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 327 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_AD_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1042 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_AD_SDIO a permanently disabled " "Pin HSMC_AD_SDIO has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_AD_SDIO } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_AD_SDIO" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 328 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_AD_SDIO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1043 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_AIC_BCLK a permanently disabled " "Pin HSMC_AIC_BCLK has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_AIC_BCLK } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_AIC_BCLK" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 339 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_AIC_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1052 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_AIC_LRCIN a permanently disabled " "Pin HSMC_AIC_LRCIN has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_AIC_LRCIN } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_AIC_LRCIN" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 342 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_AIC_LRCIN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1055 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_AIC_LRCOUT a permanently disabled " "Pin HSMC_AIC_LRCOUT has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_AIC_LRCOUT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_AIC_LRCOUT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 343 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_AIC_LRCOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1056 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HSMC_J1_152 a permanently disabled " "Pin HSMC_J1_152 has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { HSMC_J1_152 } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_J1_152" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 354 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { HSMC_J1_152 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1065 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { I2C_SDAT } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 360 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1069 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently disabled " "Pin LCD_DATA\[0\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 910 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently disabled " "Pin LCD_DATA\[1\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 911 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently disabled " "Pin LCD_DATA\[2\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 912 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently disabled " "Pin LCD_DATA\[3\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 913 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently disabled " "Pin LCD_DATA\[4\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[4] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 914 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently disabled " "Pin LCD_DATA\[5\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[5] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 915 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently disabled " "Pin LCD_DATA\[6\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[6] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 916 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently disabled " "Pin LCD_DATA\[7\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { LCD_DATA[7] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 369 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { LCD_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 917 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_CMD } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 391 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 1079 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[0] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 947 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[1] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 948 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[2] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 949 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/luisardila/altera/14.0/quartus/linux64/pin_planner.ppl" { SD_DAT[3] } } } { "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/luisardila/altera/14.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "src/de2i_150_qsys_pcie.v" "" { Text "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v" 392 0 0 } } { "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/luisardila/altera/14.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { SD_DAT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/luisardila/ProjectB/DCC/" { { 0 { 0 ""} 0 950 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443304340862 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1443304340862 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.fit.smsg " "Generated suppressed messages file /home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1443304342776 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1699 " "Peak virtual memory: 1699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443304346643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 23:52:26 2015 " "Processing ended: Sat Sep 26 23:52:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443304346643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:02 " "Elapsed time: 00:03:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443304346643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:02 " "Total CPU time (on all processors): 00:05:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443304346643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1443304346643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1443304354743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443304354748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 23:52:34 2015 " "Processing started: Sat Sep 26 23:52:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443304354748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1443304354748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de2i_150_qsys_pcie -c de2i_150_qsys_pcie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1443304354750 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1443304362804 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1443304362976 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443304364907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 23:52:44 2015 " "Processing ended: Sat Sep 26 23:52:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443304364907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443304364907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443304364907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1443304364907 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1443304368918 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1443304371943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443304371944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 26 23:52:51 2015 " "Processing started: Sat Sep 26 23:52:51 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443304371944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443304371944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de2i_150_qsys_pcie -c de2i_150_qsys_pcie " "Command: quartus_sta de2i_150_qsys_pcie -c de2i_150_qsys_pcie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443304371945 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1443304371992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443304372784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1443304372880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1443304372880 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374615 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443304374615 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374615 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374615 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1443304374615 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1443304374615 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1443304374702 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/de2i_150_qsys_nios2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1443304374757 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc " "Reading SDC File: 'de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1443304374814 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 14 *refclk_export port or pin or register or keeper or net " "Ignored filter at altera_pci_express.sdc(14): *refclk_export could not be matched with a port or pin or register or keeper or net" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443304374855 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock altera_pci_express.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at altera_pci_express.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\} " "create_clock -period \"100 MHz\" -name \{refclk_pci_express\} \{*refclk_export\}" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374856 ""}  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1443304374856 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 16 *tx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(16): *tx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443304374861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 16 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(16): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*tx_digitalreset_reg0c\[0\]\}" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374861 ""}  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1443304374861 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 17 *rx_digitalreset_reg0c\[0\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at altera_pci_express.sdc(17): *rx_digitalreset_reg0c\[0\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443304374866 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_pci_express.sdc 17 Argument <to> is not an object ID " "Ignored set_false_path at altera_pci_express.sdc(17): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\} " "set_false_path -to \{*rx_digitalreset_reg0c\[0\]\}" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374866 ""}  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1443304374866 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *central_clk_div0* clock " "Ignored filter at altera_pci_express.sdc(18): *central_clk_div0* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443304374866 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_pci_express.sdc 18 *_hssi_pcie_hip* clock " "Ignored filter at altera_pci_express.sdc(18): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys/synthesis/submodules/altera_pci_express.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443304374867 ""}
{ "Info" "ISTA_SDC_FOUND" "de2i_150_qsys_pcie.sdc " "Reading SDC File: 'de2i_150_qsys_pcie.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1443304374877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 15 *central_clk_div0* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(15): *central_clk_div0* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443304374877 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 15 *_hssi_pcie_hip* clock " "Ignored filter at de2i_150_qsys_pcie.sdc(15): *_hssi_pcie_hip* could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443304374878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 16 refclk*clkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(16): refclk*clkout could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443304374878 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "de2i_150_qsys_pcie.sdc 16 *div0*coreclkout clock " "Ignored filter at de2i_150_qsys_pcie.sdc(16): *div0*coreclkout could not be matched with a clock" {  } { { "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" "" { Text "/home/luisardila/ProjectB/DCC/de2i_150_qsys_pcie.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1443304374878 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|localrefclk\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} " "create_generated_clock -source \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\} \{u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pma0\|clockout\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|icdrclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 25 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 20.00 -name \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\} \{u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|receive_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLETXDIGITALRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|cent_unit0~OBSERVABLERXANALOGRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLEQUADRESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000 " "set_max_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 20.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000 " "set_min_delay -to \[get_ports \{ de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|de2i_150_qsys_pcie_ip_altgx_internal:altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8:de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0~OBSERVABLE_DIGITAL_RESET \}\] 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1443304374887 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1443304374888 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443304375631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443304375631 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443304375631 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1443304375631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443304375698 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1443304375703 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1443304375754 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1443304376187 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1443304376187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.390 " "Worst-case setup slack is -0.390" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390             -18.865 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "   -0.390             -18.865 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.072               0.000 n/a  " "   14.072               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.734               0.000 CLOCK_50  " "   16.734               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376189 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.388               0.000 altera_reserved_tck  " "   46.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376189 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304376189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.262 " "Worst-case hold slack is 0.262" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.262               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.393               0.000 altera_reserved_tck  " "    0.393               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 CLOCK_50  " "    0.397               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376264 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.309               0.000 n/a  " "    5.309               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376264 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304376264 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.463 " "Worst-case recovery slack is 2.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.463               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.463               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.904               0.000 altera_reserved_tck  " "   47.904               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304376287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.960 " "Worst-case removal slack is 0.960" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.960               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.960               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 altera_reserved_tck  " "    1.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304376310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.572               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.572               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.977               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.977               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.813               0.000 refclk  " "    4.813               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.777               0.000 CLOCK_50  " "    9.777               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.751               0.000 altera_reserved_tck  " "   49.751               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304376319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304376319 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304377017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304377017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304377017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304377017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.239 ns " "Worst Case Available Settling Time: 14.239 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304377017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304377017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304377017 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304377017 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304377017 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1443304377026 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1443304377098 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1443304380112 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443304380923 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443304380923 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443304380923 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1443304380923 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443304380924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.306 " "Worst-case setup slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.306               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.554               0.000 n/a  " "   14.554               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.101               0.000 CLOCK_50  " "   17.101               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.711               0.000 altera_reserved_tck  " "   46.711               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304381147 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.263               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 altera_reserved_tck  " "    0.345               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 CLOCK_50  " "    0.355               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.850               0.000 n/a  " "    4.850               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304381215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.866 " "Worst-case recovery slack is 2.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.866               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    2.866               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381250 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.109               0.000 altera_reserved_tck  " "   48.109               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381250 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304381250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.866 " "Worst-case removal slack is 0.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.866               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.866               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.079               0.000 altera_reserved_tck  " "    1.079               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304381279 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.524               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.524               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.971               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.971               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.811               0.000 refclk  " "    4.811               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.772               0.000 CLOCK_50  " "    9.772               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.750               0.000 altera_reserved_tck  " "   49.750               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304381296 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.421 ns " "Worst Case Available Settling Time: 14.421 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381944 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381944 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304381944 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1443304381957 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref " "Cell: u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|pll0\|auto_generated\|pll1  from: inclk\[0\]  to: fref" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443304382881 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|tl_cfg_ctl_wr_hip" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443304382881 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit " "From: u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pldclk  to: de2i_150_qsys:u0\|de2i_150_qsys_pcie_ip:pcie_ip\|altpcie_hip_pipen1b_qsys:pcie_internal_hip\|l2_exit" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1443304382881 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1443304382881 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1443304382882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.724 " "Worst-case setup slack is 3.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304382962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304382962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.724               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.724               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304382962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.953               0.000 n/a  " "   16.953               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304382962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.371               0.000 CLOCK_50  " "   18.371               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304382962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.526               0.000 altera_reserved_tck  " "   48.526               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304382962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304382962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.082 " "Worst-case hold slack is 0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.082               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 altera_reserved_tck  " "    0.175               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK_50  " "    0.182               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.680               0.000 n/a  " "    2.680               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304383031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.021 " "Worst-case recovery slack is 5.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.021               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    5.021               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.265               0.000 altera_reserved_tck  " "   49.265               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304383073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.468 " "Worst-case removal slack is 0.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    0.468               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.547               0.000 altera_reserved_tck  " "    0.547               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304383110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 2.000 " "Worst-case minimum pulse width slack is 2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pcs0\|hiptxclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout  " "    2.000               0.000 u0\|pcie_ip\|altgx_internal\|de2i_150_qsys_pcie_ip_altgx_internal_alt_c3gxb_u7h8_component\|transmit_pma0\|clockout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.682               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout  " "    3.682               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|coreclkout " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.994               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0  " "    3.994               0.000 u0\|pcie_ip\|pcie_internal_hip\|cyclone_iii.cycloneiv_hssi_pcie_hip\|pclkch0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.570               0.000 refclk  " "    4.570               0.000 refclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.316               0.000 CLOCK_50  " "    9.316               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK2_50  " "   16.000               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 CLOCK3_50  " "   16.000               0.000 CLOCK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.436               0.000 altera_reserved_tck  " "   49.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1443304383126 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 20 synchronizer chains. " "Report Metastability: Found 20 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 20 " "Number of Synchronizer Chains Found: 20" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.127 ns " "Worst Case Available Settling Time: 15.127 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383913 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383913 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1443304383913 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1443304385134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1443304385134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1174 " "Peak virtual memory: 1174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443304385587 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 26 23:53:05 2015 " "Processing ended: Sat Sep 26 23:53:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443304385587 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443304385587 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443304385587 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443304385587 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 827 s " "Quartus II Full Compilation was successful. 0 errors, 827 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443304390095 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v " "Source file: /home/luisardila/ProjectB/DCC/src/de2i_150_qsys_pcie.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1443304455901 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "de2i_150_qsys_pcie.v " "Source file: de2i_150_qsys_pcie.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1443304455901 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1443304455901 ""}
