version 3
C:/Xilinx/FULL ADDER/MUX4_1D/MUX4_1D_VHDL.vhd
MUX4_1D_VHDL
VHDL
VHDL
WAVE.xwv
Clocked
-
-
1000000000
ns
GSR:false
PRLD:false
100000000
CLOCK_LIST_BEGIN
X
100000000
100000000
15000000
15000000
0
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
A
X
B
X
C
X
D
X
Y
X
Z
X
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
Z_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
X
Y
A
B
C
D
Z
SIGNAL_ORDER_END
-X-X-X-

