<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 509</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:11px;font-family:Times;color:#000000;}
	.ft05{font-size:12px;font-family:Times;color:#0860a8;}
	.ft06{font-size:8px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page509-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce509.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 3B&#160;15-3</p>
<p style="position:absolute;top:47px;left:650px;white-space:nowrap" class="ft01">MACHINE-CHECK&#160;ARCHITECTURE</p>
<p style="position:absolute;top:450px;left:69px;white-space:nowrap" class="ft02">Where:</p>
<p style="position:absolute;top:472px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:473px;left:95px;white-space:nowrap" class="ft07"><b>Count field, bits 7:0</b>&#160;—&#160;Indicates&#160;the&#160;number of hardware&#160;unit error-reporting banks&#160;available&#160;in&#160;a particular&#160;<br/>processor implementation.</p>
<p style="position:absolute;top:511px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:512px;left:95px;white-space:nowrap" class="ft07"><b>MCG_CTL_P (control&#160;MSR present)&#160;flag,&#160;bit 8</b>&#160;—&#160;Indicates&#160;that&#160;the processor&#160;implements the&#160;<br/>IA32_MCG_CTL&#160;MSR when set;&#160;this register&#160;is absent when clear.</p>
<p style="position:absolute;top:550px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:551px;left:95px;white-space:nowrap" class="ft07"><b>MCG_EXT_P (extended MSRs&#160;present) flag, bit 9&#160;</b>— Indicates that the processor implements the extended&#160;<br/>machine-check state&#160;registers&#160;found&#160;starting at&#160;MSR address&#160;180H; these registers&#160;are absent when clear.</p>
<p style="position:absolute;top:589px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:590px;left:95px;white-space:nowrap" class="ft07"><b>MCG_CMCI_P&#160;(Corrected&#160;MC&#160;error&#160;counting/signaling extension present) flag, bit&#160;10&#160;</b>—&#160;Indicates&#160;<br/>(when set)&#160;that extended&#160;state and associated&#160;MSRs&#160;necessary to&#160;support&#160;the reporting of an&#160;interrupt on&#160;a&#160;<br/>corrected MC error&#160;event&#160;and/or count threshold of corrected&#160;MC&#160;errors,&#160;is present. When&#160;this bit&#160;is set, it does&#160;<br/>not&#160;imply this&#160;feature is&#160;supported across&#160;all banks. Software should&#160;check the&#160;availability of the&#160;necessary&#160;<br/>logic&#160;on a&#160;bank by bank basis when using&#160;this signaling capability (i.e. bit 30&#160;settable&#160;in&#160;individual&#160;<br/>IA32_MCi_CTL2 register).&#160;</p>
<p style="position:absolute;top:694px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:695px;left:95px;white-space:nowrap" class="ft07"><b>MCG_TES_P (threshold-based error&#160;status present)&#160;flag,&#160;bit&#160;11&#160;</b>— Indicates (when set)&#160;that bits&#160;56:53&#160;<br/>of the&#160;IA32_MCi_STATUS&#160;MSR&#160;are&#160;part of the architectural&#160;space.&#160;Bits 56:55 are reserved, and bits 54:53 are&#160;<br/>used to report threshold-based error&#160;status.&#160;Note that when MCG_TES_P&#160;is not&#160;set,&#160;bits&#160;56:53 of the&#160;<br/>IA32_MCi_STATUS&#160;MSR are&#160;model-specific.</p>
<p style="position:absolute;top:766px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:767px;left:95px;white-space:nowrap" class="ft07"><b>MCG_EXT_CNT,&#160;bits&#160;23:16</b>&#160;—&#160;Indicates the&#160;number of extended&#160;machine-check state&#160;registers present.&#160;This&#160;<br/>field is&#160;meaningful&#160;only&#160;when the&#160;MCG_EXT_P&#160;flag is&#160;set.</p>
<p style="position:absolute;top:805px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:806px;left:95px;white-space:nowrap" class="ft07"><b>MCG_SER_P (software error&#160;recovery&#160;support present)&#160;flag, bit&#160;24&#160;</b>—&#160;Indicates&#160;(when&#160;set) that&#160;the&#160;<br/>processor supports&#160;software error recovery&#160;(see<a href="o_fe12b1e2a880e0ce-521.html">&#160;Section 15.6),</a>&#160;and&#160;IA32_MCi_STATUS&#160;MSR bits 56:55&#160;are&#160;<br/>used to report the signaling&#160;of uncorrected&#160;recoverable errors&#160;and whether&#160;software must take&#160;recovery&#160;<br/>actions for uncorrected errors.&#160;Note that when MCG_TES_P is not set,&#160;bits 56:53 of the&#160;IA32_MCi_STATUS MSR&#160;<br/>are model-specific. If&#160;MCG_TES_P&#160;is set&#160;but&#160;MCG_SER_P&#160;is&#160;not&#160;set,&#160;bits 56:55&#160;are reserved.</p>
<p style="position:absolute;top:894px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:894px;left:95px;white-space:nowrap" class="ft07"><b>MCG_EMC_P (Enhanced Machine Check Capability) flag, bit 25&#160;</b>— Indicates&#160;(when set) that&#160;the&#160;<br/>processor supports&#160;enhanced&#160;machine&#160;check capabilities for firmware&#160;first signaling.</p>
<p style="position:absolute;top:933px;left:69px;white-space:nowrap" class="ft03">•</p>
<p style="position:absolute;top:933px;left:95px;white-space:nowrap" class="ft07"><b>MCG_ELOG_P&#160;(extended&#160;error logging) flag, bit 26</b>&#160;—&#160;Indicates&#160;(when&#160;set) that&#160;the processor allows&#160;<br/>platform firmware&#160;to be invoked when an error&#160;is detected so&#160;that&#160;it may provide&#160;additional platform&#160;specific&#160;<br/>information&#160;in an ACPI format “Generic&#160;Error&#160;Data&#160;Entry” that augments&#160;the&#160;data included&#160;in&#160;machine check&#160;<br/>bank registers.<br/>For additional information&#160;about extended&#160;error logging interface,&#160;see&#160;<br/>http://www.intel.com/content/www/us/en/architecture-and-technology/enhanced-mca-logging-xeon-<br/>paper.html</p>
<p style="position:absolute;top:395px;left:326px;white-space:nowrap" class="ft05">Figure&#160;15-2. &#160;IA32_MCG_CAP Register</p>
<p style="position:absolute;top:304px;left:192px;white-space:nowrap" class="ft00">MCG_TES_P[11]</p>
<p style="position:absolute;top:288px;left:192px;white-space:nowrap" class="ft00">MCG_EXT_CNT[23:16]</p>
<p style="position:absolute;top:157px;left:208px;white-space:nowrap" class="ft06">63</p>
<p style="position:absolute;top:158px;left:602px;white-space:nowrap" class="ft06">9</p>
<p style="position:absolute;top:187px;left:264px;white-space:nowrap" class="ft00">Reserved</p>
<p style="position:absolute;top:158px;left:585px;white-space:nowrap" class="ft06">10</p>
<p style="position:absolute;top:158px;left:572px;white-space:nowrap" class="ft06">11</p>
<p style="position:absolute;top:158px;left:558px;white-space:nowrap" class="ft06">12</p>
<p style="position:absolute;top:321px;left:192px;white-space:nowrap" class="ft00">MCG_CMCI_P[10]</p>
<p style="position:absolute;top:157px;left:738px;white-space:nowrap" class="ft06">0</p>
<p style="position:absolute;top:158px;left:616px;white-space:nowrap" class="ft06">8&#160;7</p>
<p style="position:absolute;top:182px;left:659px;white-space:nowrap" class="ft00">Count</p>
<p style="position:absolute;top:336px;left:192px;white-space:nowrap" class="ft00">MCG_EXT_P[9]</p>
<p style="position:absolute;top:158px;left:509px;white-space:nowrap" class="ft06">15</p>
<p style="position:absolute;top:158px;left:496px;white-space:nowrap" class="ft06">16</p>
<p style="position:absolute;top:158px;left:435px;white-space:nowrap" class="ft06">23</p>
<p style="position:absolute;top:158px;left:422px;white-space:nowrap" class="ft06">24</p>
<p style="position:absolute;top:352px;left:192px;white-space:nowrap" class="ft00">MCG_CTL_P[8]</p>
<p style="position:absolute;top:272px;left:192px;white-space:nowrap" class="ft00">MCG_SER_P[24]</p>
<p style="position:absolute;top:158px;left:405px;white-space:nowrap" class="ft06">25</p>
<p style="position:absolute;top:241px;left:192px;white-space:nowrap" class="ft00">MCG_ELOG_P[26]</p>
<p style="position:absolute;top:158px;left:369px;white-space:nowrap" class="ft06">27&#160;26</p>
<p style="position:absolute;top:227px;left:192px;white-space:nowrap" class="ft00">MCG_LMCE_P[27]</p>
<p style="position:absolute;top:256px;left:192px;white-space:nowrap" class="ft00">MCG_EMC_P[25]</p>
</div>
</body>
</html>
