// Seed: 4086005585
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout id_12;
  inout id_11;
  inout id_10;
  output id_9;
  inout id_8;
  inout id_7;
  input id_6;
  output id_5;
  output id_4;
  output id_3;
  output id_2;
  output id_1;
  logic id_12 = 1;
  type_15 id_13 (
      .id_0 (id_12),
      .id_1 (1),
      .id_2 ({id_7{id_1}} - 1),
      .id_3 (),
      .id_4 (1),
      .id_5 (1'b0 < id_12),
      .id_6 (id_12),
      .id_7 (1 + 1),
      .id_8 (id_4),
      .id_9 (1),
      .id_10(),
      .id_11(1),
      .id_12(id_6 - id_5),
      .id_13(1),
      .id_14(id_2),
      .id_15(id_5),
      .id_16(""),
      .id_17(id_1)
  );
  always @(1 or posedge 1'b0) id_3 <= id_6 & (1 && id_12);
endmodule
