xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
netgen -intstyle ise -insert_glbl true -w -dir netgen/synthesis -ofmt verilog -sim clbv2_wr_ref_top.ngc clbv2_wr_ref_top_synthesis.v 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-ffg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-ffg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-ffg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-ffg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
vhdtdtfi -lib work ../../ip_cores/general-cores/modules/genrams/genram_pkg.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd -lib work ../../ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd -lib work ../../modules/fabric/wr_fabric_pkg.vhd -lib work ../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_split.vhd -lib work ../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_sameclock.vhd -lib work ../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram_dualclock.vhd -lib work ../../modules/wr_endpoint/ep_registers_pkg.vhd -lib work ../../modules/wr_endpoint/endpoint_pkg.vhd -lib work ../../ip_cores/general-cores/modules/genrams/xilinx/generic_dpram.vhd -lib work ../../ip_cores/general-cores/modules/common/gencores_pkg.vhd -lib work ../../ip_cores/general-cores/modules/common/gc_sync_register.vhd -lib work ../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd -lib work ../../modules/wr_endpoint/endpoint_private_pkg.vhd -lib work ../../ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd -lib work ../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd -lib work ../../modules/wr_endpoint/ep_sync_detect_16bit.vhd -lib work ../../modules/wr_endpoint/ep_sync_detect.vhd -lib work ../../modules/wr_endpoint/ep_crc32_pkg.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd -lib work ../../ip_cores/general-cores/modules/genrams/xilinx/gc_shiftreg.vhd -lib work ../../ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd -lib work ../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd -lib work ../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd -lib work ../../ip_cores/general-cores/modules/common/gc_extend_pulse.vhd -lib work ../../ip_cores/general-cores/modules/common/gc_crc_gen.vhd -lib work ../../modules/wr_softpll_ng/spll_wbgen2_pkg.vhd -lib work ../../modules/wr_softpll_ng/softpll_pkg.vhd -lib work ../../modules/wr_mini_nic/minic_wbgen2_pkg.vhd -lib work ../../modules/wr_endpoint/ep_tx_vlan_unit.vhd -lib work ../../modules/wr_endpoint/ep_tx_pcs_8bit.vhd -lib work ../../modules/wr_endpoint/ep_tx_pcs_16bit.vhd -lib work ../../modules/wr_endpoint/ep_tx_packet_injection.vhd -lib work ../../modules/wr_endpoint/ep_tx_inject_ctrl.vhd -lib work ../../modules/wr_endpoint/ep_tx_header_processor.vhd -lib work ../../modules/wr_endpoint/ep_tx_crc_inserter.vhd -lib work ../../modules/wr_endpoint/ep_ts_counter.vhd -lib work ../../modules/wr_endpoint/ep_rx_wb_master.vhd -lib work ../../modules/wr_endpoint/ep_rx_vlan_unit.vhd -lib work ../../modules/wr_endpoint/ep_rx_status_reg_insert.vhd -lib work ../../modules/wr_endpoint/ep_rx_pcs_8bit.vhd -lib work ../../modules/wr_endpoint/ep_rx_pcs_16bit.vhd -lib work ../../modules/wr_endpoint/ep_rx_oob_insert.vhd -lib work ../../modules/wr_endpoint/ep_rx_early_address_match.vhd -lib work ../../modules/wr_endpoint/ep_rx_crc_size_check.vhd -lib work ../../modules/wr_endpoint/ep_rx_buffer.vhd -lib work ../../modules/wr_endpoint/ep_rtu_header_extract.vhd -lib work ../../modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd -lib work ../../modules/wr_endpoint/ep_packet_filter.vhd -lib work ../../modules/wr_endpoint/ep_clock_alignment_fifo.vhd -lib work ../../modules/wr_endpoint/ep_autonegotiation.vhd -lib work ../../modules/wrc_core/wrc_syscon_pkg.vhd -lib work ../../modules/wrc_core/wrc_diags_pkg.vhd -lib work ../../modules/timing/dmtd_with_deglitcher.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v -lib work ../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v -lib work ../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/jtag_tap.v -lib work ../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd -lib work ../../ip_cores/general-cores/modules/genrams/xilinx/generic_simple_dpram.vhd -lib work ../../ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd -lib work ../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd -lib work ../../modules/wr_softpll_ng/spll_wb_slave.vhd -lib work ../../modules/wr_softpll_ng/spll_aligner.vhd -lib work ../../modules/wr_pps_gen/pps_gen_wb.vhd -lib work ../../modules/wr_mini_nic/minic_wb_slave.vhd -lib work ../../modules/wr_endpoint/ep_wishbone_controller.vhd -lib work ../../modules/wr_endpoint/ep_tx_path.vhd -lib work ../../modules/wr_endpoint/ep_timestamping_unit.vhd -lib work ../../modules/wr_endpoint/ep_rx_path.vhd -lib work ../../modules/wr_endpoint/ep_leds_controller.vhd -lib work ../../modules/wr_endpoint/ep_1000basex_pcs.vhd -lib work ../../modules/wrc_core/wrc_diags_wb.vhd -lib work ../../modules/wrc_core/wrcore_pkg.vhd -lib work ../../modules/timing/dmtd_phase_meas.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v -lib work ../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v -lib work ../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v -lib work ../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v -lib work ../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v -lib work ../../ip_cores/general-cores/modules/common/gc_frequency_meter.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd -lib work ../../modules/wr_streamers/wr_streamers_wbgen2_pkg.vhd -lib work ../../modules/wr_streamers/streamers_pkg.vhd -lib work ../../modules/wr_softpll_ng/wr_softpll_ng.vhd -lib work ../../modules/wr_pps_gen/wr_pps_gen.vhd -lib work ../../modules/wr_mini_nic/wr_mini_nic.vhd -lib work ../../modules/wr_endpoint/wr_endpoint.vhd -lib work ../../modules/wrc_core/xwrc_diags_wb.vhd -lib work ../../modules/wrc_core/wrc_syscon_wb.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v -lib work ../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd -lib work ../../modules/wr_streamers/xtx_streamers_stats.vhd -lib work ../../modules/wr_streamers/xrx_streamers_stats.vhd -lib work ../../modules/wr_streamers/streamers_priv_pkg.vhd -lib work ../../modules/wr_streamers/escape_inserter.vhd -lib work ../../modules/wr_streamers/escape_detector.vhd -lib work ../../modules/wr_streamers/dropping_buffer.vhd -lib work ../../modules/wr_softpll_ng/xwr_softpll_ng.vhd -lib work ../../modules/wr_pps_gen/xwr_pps_gen.vhd -lib work ../../modules/wr_mini_nic/xwr_mini_nic.vhd -lib work ../../modules/wr_endpoint/xwr_endpoint.vhd -lib work ../../modules/wrc_core/wrc_periph.vhd -lib work ../../modules/timing/pulse_stamper.vhd -lib work ../../modules/fabric/xwrf_mux.vhd -lib work ../../modules/fabric/xwb_fabric_source.vhd -lib work ../../modules/fabric/xwb_fabric_sink.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd -lib work ../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_mux.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_commit_fifo.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd -lib work ../../platform/xilinx/wr_gtp_phy/gtp_bitslide.vhd -lib work ../../platform/xilinx/wr_gtp_phy/family7-gtx/whiterabbit_gtxe2_channel_wrapper_gt.vhd -lib work ../../modules/wr_tbi_phy/disparity_gen_pkg.vhd -lib work ../../modules/wr_streamers/xtx_streamer.vhd -lib work ../../modules/wr_streamers/xrx_streamer.vhd -lib work ../../modules/wr_streamers/xrtx_streamers_stats.vhd -lib work ../../modules/wr_streamers/wr_streamers_wb.vhd -lib work ../../modules/wrc_core/wr_core.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_tx.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_rx.vhd -lib work ../../platform/xilinx/wr_xilinx_pkg.vhd -lib work ../../platform/xilinx/wr_gtp_phy/family7-gtx/wr_gtx_phy_family7.vhd -lib work ../../modules/wr_streamers/xwr_streamers.vhd -lib work ../../modules/wr_dacs/spec_serial_dac.vhd -lib work ../../modules/wrc_core/xwr_core.vhd -lib work ../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_ethernet_slave.vhd -lib work ../../board/common/wr_board_pkg.vhd -lib work ../../platform/xilinx/xwrc_platform_xilinx.vhd -lib work ../../modules/wr_dacs/spec_serial_dac_arb.vhd -lib work ../../ip_cores/general-cores/modules/common/gc_reset.vhd -lib work ../../board/common/xwrc_board_common.vhd -lib work ../../board/clbv2/wr_clbv2_pkg.vhd -lib work ../../board/clbv2/xwrc_board_clbv2.vhd -lib work ../../top/clbv2_ref_design/clbv2_wr_ref_top.vhd -prj clbv2_wr_ref -o clbv2_wr_ref_top.spl -module clbv2_wr_ref_top -template /home/wei/Software/ISE14.7/install/14.7/ISE_DS/ISE//data/splfile.tft -deleteonerror 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top_cs.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
xst -intstyle ise -ifn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.xst" -ofn "/media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/syn/clbv2_ref_design/clbv2_wr_ref_top.syr" 
ngdbuild -intstyle ise -dd _ngo -sd ../../platform/xilinx/chipscope -sd ../../ip_cores/gn4124-core/hdl/spec/ip_cores -nt timestamp -uc /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.ucf -bm /media/wei/DATA/LW/Project/WR_Project/WR_Reference_Design/wr-cores-acme1/wr-cores-Quabo/top/clbv2_ref_design/clbv2_wr_ref_top.bmm -p xc7k160t-fbg676-1 clbv2_wr_ref_top.ngc clbv2_wr_ref_top.ngd  
map -intstyle ise -p xc7k160t-fbg676-1 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ngd clbv2_wr_ref_top.pcf 
par -w -intstyle ise -ol high -mt off clbv2_wr_ref_top_map.ncd clbv2_wr_ref_top.ncd clbv2_wr_ref_top.pcf 
trce -intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml clbv2_wr_ref_top.twx clbv2_wr_ref_top.ncd -o clbv2_wr_ref_top.twr clbv2_wr_ref_top.pcf 
bitgen -intstyle ise -f clbv2_wr_ref_top.ut clbv2_wr_ref_top.ncd 
