

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8:2,0,1:0:1:1:0:1,1:4:8:16:32:64,/sciclone/data10/hwang07/GPU_RESEARCH/swl/swl_outputs/RESULTS/swl8/ # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler        warp_limiting:2:8 # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
7c107ad7564464849abebcc6a8942f69  /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=main.cu
self exe links to: /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad
Running md5sum using "md5sum /sciclone/data10/hwang07/adwait/applications/benchmarks/rodinia/cuda/srad/srad_v1/gpgpu_ptx_sim__srad "
Parsing file _cuobjdump_complete_output_lEtk8n
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_13
Adding identifier: main.cu
## Adding new section ELF
Adding arch: sm_13
Adding identifier: main.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compresslPf : hostFun 0x0x401b90, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z7extractlPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7extractlPf'...
GPGPU-Sim PTX: reconvergence points for _Z7extractlPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:74) @%p1 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x120 (_1.ptx:105) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7extractlPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7extractlPf'.
GPGPU-Sim PTX: instruction assembly for function '_Z7preparelPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z7preparelPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x168 (_1.ptx:130) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d0 (_1.ptx:147) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7preparelPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7preparelPfS_S_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37232_32_non_const_d_psum80" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_37233_32_non_const_d_psum22128" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceliiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceliiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x208 (_1.ptx:172) @%p1 bra $Lt_2_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a0 (_1.ptx:194) mov.u64 %rd1, __cuda___cuda_local_var_37232_32_non_const_d_psum80;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e0 (_1.ptx:204) @%p2 bra $Lt_2_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x310 (_1.ptx:212) @%p3 bra $Lt_2_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:239) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3e8 (_1.ptx:244) @%p4 bra $Lt_2_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f0 (_1.ptx:245) mov.u32 %r23, 511;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x400 (_1.ptx:247) @%p5 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x490 (_1.ptx:267) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x4a8 (_1.ptx:271) @%p6 bra $Lt_2_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x4d8 (_1.ptx:279) @%p7 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:306) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5b0 (_1.ptx:311) @%p8 bra $Lt_2_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b8 (_1.ptx:312) mov.u32 %r38, 511;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c8 (_1.ptx:314) @%p9 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x658 (_1.ptx:334) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x6a0 (_1.ptx:348) @%p11 bra $Lt_2_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a8 (_1.ptx:349) mov.u32 %r45, 2;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x6b8 (_1.ptx:351) @%p12 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x6e8 (_1.ptx:360) @%p13 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x6f8 (_1.ptx:362) @%p14 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b0 (_1.ptx:390) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7c8 (_1.ptx:394) @%p15 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (_1.ptx:396) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7e0 (_1.ptx:398) @%p16 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x988 (_1.ptx:467) exit;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x820 (_1.ptx:407) @%p17 bra $Lt_2_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x8f0 (_1.ptx:437) @%p18 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8f8 (_1.ptx:438) bra.uni $Lt_2_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x930 (_1.ptx:448) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceliiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceliiPfS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9f0 (_1.ptx:510) @%p1 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa10 (_1.ptx:518) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa28 (_1.ptx:521) @%p2 bra $Lt_3_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd98 (_1.ptx:649) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xce8 (_1.ptx:617) @!%p3 bra $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xcf8 (_1.ptx:619) bra.uni $Lt_3_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd20 (_1.ptx:628) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe00 (_1.ptx:691) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe20 (_1.ptx:699) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe38 (_1.ptx:702) @%p2 bra $Lt_4_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xff8 (_1.ptx:764) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8compresslPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compresslPf'...
GPGPU-Sim PTX: reconvergence points for _Z8compresslPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1040 (_1.ptx:787) @%p1 bra $Lt_5_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1200 (_1.ptx:858) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x10b0 (_1.ptx:803) @%p2 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1100 (_1.ptx:815) @!%p3 bra $Lt_5_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1120 (_1.ptx:823) mov.f32 %f8, 0fbf800000;     // -1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11c8 (_1.ptx:845) bra.uni $Lt_5_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (_1.ptx:853) mov.f32 %f31, 0f437f0000;    // 255
GPGPU-Sim PTX: ... end of reconvergence points for _Z8compresslPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compresslPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_X1dQ0l"
Running: cat _ptx_X1dQ0l | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_XLcerm
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_XLcerm --output-file  /dev/null 2> _ptx_X1dQ0linfo"
GPGPU-Sim PTX: Kernel '_Z8compresslPf' : regs=10, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_' : regs=20, lmem=0, smem=0, cmem=160
GPGPU-Sim PTX: Kernel '_Z6reduceliiPfS_' : regs=14, lmem=0, smem=4096, cmem=64
GPGPU-Sim PTX: Kernel '_Z7preparelPfS_S_' : regs=12, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7extractlPf' : regs=6, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_X1dQ0l _ptx2_XLcerm _ptx_X1dQ0linfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_ : hostFun 0x0x4013d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_ : hostFun 0x0x4015d0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceliiPfS_ : hostFun 0x0x401690, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7preparelPfS_S_ : hostFun 0x0x401c50, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z7extractlPf : hostFun 0x0x401bf0, fat_cubin_handle = 1
The file was not opened for reading

GPGPU-Sim PTX: cudaLaunch for 0x0x401bf0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7extractlPf' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel '_Z7extractlPf' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z7extractlPf'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=15360 (inst/sec) elapsed = 0:0:00:03 / Tue Mar 22 12:54:38 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(12,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 94560 (ipc=94.6) sim_rate=23640 (inst/sec) elapsed = 0:0:00:04 / Tue Mar 22 12:54:39 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(1,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 222880 (ipc=148.6) sim_rate=44576 (inst/sec) elapsed = 0:0:00:05 / Tue Mar 22 12:54:40 2016
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(7,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1922,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1923,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1928,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1929,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1934,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1934,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1935,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1935,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1940,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1940,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1941,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1941,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1952,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1953,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1964,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1965,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1970,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1971,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1988,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1989,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1994,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1995,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2002,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2003,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2006,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2007,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2010,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2011,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2012,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2013,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(18,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(19,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(16,0,0) tid=(447,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 579488 (ipc=231.8) sim_rate=96581 (inst/sec) elapsed = 0:0:00:06 / Tue Mar 22 12:54:41 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2625,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2626,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2642,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2643,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2650,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2651,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2657,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2658,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2674,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2675,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2676,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2676,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2677,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2677,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2697,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2698,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2698,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2699,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2715,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2716,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2725,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2726,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2740,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2741,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2762,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2763,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2768,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2769,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2774,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2775,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(38,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(43,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(51,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (3280,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3281,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3294,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3300,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3301,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3302,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3303,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3312,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3313,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (3337,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3338,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (3347,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3348,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (3366,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3367,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3368,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3369,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3369,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3387,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3388,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (3401,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3402,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3406,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3407,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3460,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3461,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (3462,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3463,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(45,0,0) tid=(287,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(63,0,0) tid=(351,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(69,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3911,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3912,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3921,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3922,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3933,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3934,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3955,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3956,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3993,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3994,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1196448 (ipc=299.1) sim_rate=170921 (inst/sec) elapsed = 0:0:00:07 / Tue Mar 22 12:54:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4006,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4007,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4018,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4019,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4029,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4030,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4034,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(4035,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4042,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4043,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4044,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4045,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4045,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4046,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4078,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4079,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4122,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4123,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4125,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4126,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(66,0,0) tid=(511,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(68,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4535,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4536,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4554,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4555,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(81,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4589,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4590,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4617,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4618,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4618,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4619,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (4654,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(4655,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4666,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4667,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4672,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4673,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4683,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4684,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4702,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(4703,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4707,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4708,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (4714,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(4715,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4774,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4775,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4788,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4789,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (4801,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(4802,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(80,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1597184 (ipc=319.4) sim_rate=199648 (inst/sec) elapsed = 0:0:00:08 / Tue Mar 22 12:54:43 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(85,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (5179,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(5180,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (5190,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(5191,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5230,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5231,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(87,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5280,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5281,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (5282,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(5283,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5314,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5315,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5316,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5317,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5342,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5346,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5347,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5348,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5349,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (5379,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(5380,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5381,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5382,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5422,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5423,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5462,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5463,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5477,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5478,0)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(100,0,0) tid=(447,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(93,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5811,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5812,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5860,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5861,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5895,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5896,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5918,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5919,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5950,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5951,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5972,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5973,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5978,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5979,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(107,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5982,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5983,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5984,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5985,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2034400 (ipc=339.1) sim_rate=226044 (inst/sec) elapsed = 0:0:00:09 / Tue Mar 22 12:54:44 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6021,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6022,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6041,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6042,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6066,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6067,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6090,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6091,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6118,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6119,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6126,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6127,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(117,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(113,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (6449,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(6450,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 2260512 (ipc=347.8) sim_rate=226051 (inst/sec) elapsed = 0:0:00:10 / Tue Mar 22 12:54:45 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (6530,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(6531,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (6548,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(6549,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6567,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(6568,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (6597,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6598,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (6621,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(6622,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (6627,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(6628,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (6637,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(6638,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (6692,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(6693,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (6704,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(6705,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(121,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (6725,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(6726,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (6730,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(6731,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (6745,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(6746,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6788,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(6789,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (6811,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(6812,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(135,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7089,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7090,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(139,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7159,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7160,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7184,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7185,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7220,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7221,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7255,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7256,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (7272,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(7273,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (7291,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(7292,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7314,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7315,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (7319,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(7320,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (7353,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(7354,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (7364,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(7365,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7374,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7375,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (7410,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(7411,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7438,0), 2 CTAs running
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(136,0,0) tid=(479,0,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7439,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7455,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7456,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 2636896 (ipc=351.6) sim_rate=239717 (inst/sec) elapsed = 0:0:00:11 / Tue Mar 22 12:54:46 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(144,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7726,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7727,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(160,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7813,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(7814,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7860,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7861,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7877,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7878,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7904,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7905,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7939,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7940,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7940,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7941,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7972,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7973,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (7980,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(7981,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8017,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8018,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8021,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8022,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8065,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8066,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8081,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8082,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8087,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8088,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8129,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8130,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(153,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(162,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8390,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8391,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (8490,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(8491,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 3100096 (ipc=364.7) sim_rate=258341 (inst/sec) elapsed = 0:0:00:12 / Tue Mar 22 12:54:47 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(169,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8512,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8513,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8555,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8556,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8575,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8576,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (8577,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8578,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8629,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8630,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8635,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8636,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8659,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8660,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8674,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8675,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (8676,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(8677,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8698,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8699,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8729,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8730,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8754,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8755,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8767,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8768,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(165,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(189,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9054,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9055,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (9102,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(9103,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9168,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9169,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(188,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9210,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9211,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9228,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9229,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9263,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9264,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9292,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9302,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9303,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (9326,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(9327,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9327,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9328,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9346,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9373,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9374,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9405,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9406,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9424,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9425,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9427,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9428,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 3475712 (ipc=365.9) sim_rate=267362 (inst/sec) elapsed = 0:0:00:13 / Tue Mar 22 12:54:48 2016
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(185,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9697,0), 2 CTAs running
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(198,0,0) tid=(351,0,0)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9698,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9762,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9763,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9810,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9811,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9863,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(9864,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9884,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9885,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (9903,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(9904,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(193,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (9948,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(9949,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9968,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9969,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9969,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9970,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9988,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(9989,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10000,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10001,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10044,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10045,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10075,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10076,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10085,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10086,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10099,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10100,0)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(206,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10368,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(10369,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(209,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10408,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10409,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10464,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10465,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 3934656 (ipc=374.7) sim_rate=281046 (inst/sec) elapsed = 0:0:00:14 / Tue Mar 22 12:54:49 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10517,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(10518,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10524,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(10525,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10577,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(10578,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10608,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10609,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (10615,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(10616,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (10621,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(10622,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(224,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10635,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(10636,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10651,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10652,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10700,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(10701,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10717,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(10718,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10743,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10744,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10751,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10752,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(221,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11030,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11031,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11057,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11058,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(223,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11104,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(11105,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (11178,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(11179,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11215,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11216,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11222,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11223,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11264,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11265,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11295,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(11296,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (11299,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(11300,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (11315,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(11316,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (11317,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(11318,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(227,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11369,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(11370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11394,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11395,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11404,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(11405,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (11424,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(11425,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 4315168 (ipc=375.2) sim_rate=287677 (inst/sec) elapsed = 0:0:00:15 / Tue Mar 22 12:54:50 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(234,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11704,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11705,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11728,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11729,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11756,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11757,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(246,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11839,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11840,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11840,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11841,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11879,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11880,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11931,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11932,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11964,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11965,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11971,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11972,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11988,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11989,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 4541408 (ipc=378.5) sim_rate=283838 (inst/sec) elapsed = 0:0:00:16 / Tue Mar 22 12:54:51 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12006,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12007,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12015,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12016,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12044,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12045,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12066,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12067,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12071,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12072,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(256,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(246,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12364,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12365,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12382,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(12383,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12418,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12419,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(263,0,0) tid=(415,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12491,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12492,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12496,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12497,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12513,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12514,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12582,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12583,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (12621,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(12622,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12638,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12639,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12644,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12645,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12647,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12648,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (12684,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(12685,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12722,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12723,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12731,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(12732,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12745,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12746,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(256,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(263,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 4973696 (ipc=382.6) sim_rate=292570 (inst/sec) elapsed = 0:0:00:17 / Tue Mar 22 12:54:52 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13023,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(13024,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13060,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(13061,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (13087,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(13088,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (13146,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(13147,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13162,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13162,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13163,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13163,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(269,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13247,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13248,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13278,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13279,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13298,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13299,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13306,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13307,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13324,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13325,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13345,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13346,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13388,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13389,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13390,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13391,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13402,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(13403,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(280,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(284,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13679,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13680,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13683,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13684,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13737,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13738,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13818,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13819,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13822,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(13823,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13837,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13838,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(283,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13877,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13878,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13934,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13935,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13945,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13946,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13961,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13962,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13990,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13991,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 5376992 (ipc=384.1) sim_rate=298721 (inst/sec) elapsed = 0:0:00:18 / Tue Mar 22 12:54:53 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14007,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14008,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14045,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14045,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14046,0)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(14046,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14049,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14050,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(293,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14305,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(14306,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(299,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14372,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(14373,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14388,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14389,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (14478,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(14479,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14486,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14487,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14502,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(14503,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14532,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14533,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(312,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (14592,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(14593,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14599,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14600,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14613,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(14614,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14639,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14640,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14674,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14675,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14696,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14697,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (14710,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(14711,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (14720,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(14721,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(309,0,0) tid=(191,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14973,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14974,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 5815264 (ipc=387.7) sim_rate=306066 (inst/sec) elapsed = 0:0:00:19 / Tue Mar 22 12:54:54 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15022,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(15023,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(321,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15057,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15058,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15131,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15132,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15144,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(15145,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (15163,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(15164,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15199,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15200,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15256,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15257,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (15262,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(15263,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(316,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15290,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15291,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15306,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(15307,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (15345,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(15346,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15369,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15370,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15372,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15373,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15383,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(15384,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(326,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15623,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15624,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15693,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15694,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15710,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15711,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(338,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15795,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15796,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15796,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15797,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15845,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15846,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15864,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(15865,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15907,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15908,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15920,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15921,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15934,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15935,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15954,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(15955,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 6213472 (ipc=388.3) sim_rate=310673 (inst/sec) elapsed = 0:0:00:20 / Tue Mar 22 12:54:55 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(335,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (16005,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(16006,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16016,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16017,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16017,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16018,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16049,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16050,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(348,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16278,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16279,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16331,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16332,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (16376,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(16377,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(353,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16442,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16443,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16451,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16452,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 6445728 (ipc=390.7) sim_rate=306939 (inst/sec) elapsed = 0:0:00:21 / Tue Mar 22 12:54:56 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16503,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16504,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (16523,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(16524,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (16560,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(16561,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16565,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(16566,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16578,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(16579,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16639,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16640,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16667,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16668,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16673,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16674,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16677,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16678,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(350,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16720,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16721,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(366,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16937,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16938,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (17005,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(17006,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (17031,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(17032,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17104,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17105,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17105,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17106,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(373,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17138,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17139,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (17186,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(17187,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (17218,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(17219,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17232,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(17233,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17235,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17236,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17293,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17294,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (17320,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(17321,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17337,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(17338,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17340,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17341,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (17362,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(17363,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(365,0,0) tid=(479,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 6841472 (ipc=390.9) sim_rate=310976 (inst/sec) elapsed = 0:0:00:22 / Tue Mar 22 12:54:57 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17584,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17585,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(366,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17675,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17676,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17684,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17685,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17756,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17757,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17763,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17764,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17801,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17802,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(385,0,0) tid=(511,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17842,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17843,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17876,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17877,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17903,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17904,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17935,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17936,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (17946,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(17947,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17993,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17994,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17998,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17999,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18010,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18011,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18018,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18019,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(405,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18268,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18269,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(385,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18314,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18315,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18348,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18349,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18419,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(18420,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18420,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18421,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (18468,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(18469,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 7271200 (ipc=393.0) sim_rate=316139 (inst/sec) elapsed = 0:0:00:23 / Tue Mar 22 12:54:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18510,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(18511,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(404,0,0) tid=(287,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (18560,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(18561,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18595,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18596,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18616,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18617,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18635,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18636,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18679,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18680,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18717,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18718,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18719,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18720,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (18727,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(18728,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(406,0,0) tid=(351,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (18941,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(18942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19006,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(19007,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (19016,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(19017,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(411,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19116,0), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19117,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (19123,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(19124,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19191,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(19192,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19211,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(19212,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19230,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(19231,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(406,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19286,0), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19287,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (19312,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(19313,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (19331,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(19332,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19363,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19364,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19401,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(19402,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (19420,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(19421,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (19425,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(19426,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 7655904 (ipc=392.6) sim_rate=318996 (inst/sec) elapsed = 0:0:00:24 / Tue Mar 22 12:54:59 2016
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(423,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19625,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19662,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19691,0), 2 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(418,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19775,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19789,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19848,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19874,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19897,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19930,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19975,0), 2 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(422,0,0) tid=(319,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20016,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20037,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20077,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20117,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20121,0), 2 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(437,0,0) tid=(479,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20269,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20307,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20374,0), 1 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(434,0,0) tid=(383,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (20468,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (20470,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20499,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 8084032 (ipc=394.3) sim_rate=323361 (inst/sec) elapsed = 0:0:00:25 / Tue Mar 22 12:55:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20582,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20587,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20604,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20686,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20707,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20710,0), 1 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(438,0,0) tid=(499,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20774,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (20778,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20811,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20864,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20915,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21022,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21100,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(446,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21139,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (21165,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21206,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21213,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21261,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21282,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (21330,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21334,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21364,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (21433,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z7extractlPf').
GPGPU-Sim uArch: GPU detected kernel '_Z7extractlPf' finished on shader 1.

GPGPU-Sim PTX: cudaLaunch for 0x0x401c50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7preparelPfS_S_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7extractlPf 
kernel_launch_uid = 1 
gpu_sim_cycle = 21434
gpu_sim_insn = 8281816
gpu_ipc =     386.3869
gpu_tot_sim_cycle = 21434
gpu_tot_sim_insn = 8281816
gpu_tot_ipc =     386.3869
gpu_tot_issued_cta = 450
gpu_stall_dramfull = 265
gpu_stall_icnt2sh    = 4102
gpu_total_sim_rate=331272

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 136605
	L1I_total_cache_misses = 960
	L1I_total_cache_miss_rate = 0.0070
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 30
	L1D_cache_core[1]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[2]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 11
	L1D_cache_core[3]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 26
	L1D_cache_core[4]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 7
	L1D_cache_core[5]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 6
	L1D_cache_core[6]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 36
	L1D_cache_core[7]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 29
	L1D_cache_core[8]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[9]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 61
	L1D_cache_core[10]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 10
	L1D_cache_core[11]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[12]: Access = 930, Miss = 465, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 75
	L1D_cache_core[13]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 24
	L1D_cache_core[14]: Access = 960, Miss = 480, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 17
	L1D_total_cache_accesses = 14370
	L1D_total_cache_misses = 7185
	L1D_total_cache_miss_rate = 0.5000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 518
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 14385
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0167
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 146
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 14145
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 372
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 135645
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 960
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 370, 
gpgpu_n_tot_thrd_icount = 8511840
gpgpu_n_tot_w_icount = 265995
gpgpu_n_stall_shd_mem = 518
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7185
gpgpu_n_mem_write_global = 7185
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 229916
gpgpu_n_store_insn = 229916
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 460316
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 518
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24869	W0_Idle:22580	W0_Scoreboard:322690	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:27	W29:0	W30:0	W31:0	W32:265968
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 57480 {8:7185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 977160 {136:7185,}
traffic_breakdown_coretomem[INST_ACC_R] = 360 {8:45,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 977160 {136:7185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57480 {8:7185,}
traffic_breakdown_memtocore[INST_ACC_R] = 6120 {136:45,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 483 
averagemflatency = 216 
max_icnt2mem_latency = 136 
max_icnt2sh_latency = 21433 
mrq_lat_table:5175 	555 	399 	451 	706 	691 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7185 	7200 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11144 	2747 	324 	213 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3209 	3302 	672 	17 	0 	0 	0 	240 	716 	1453 	2970 	1806 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	38 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[1]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[2]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[3]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[4]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
dram[5]:        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:      8488      8521      8607      8211      8527      8507      8585      9068      8588      8591      8674      8612      8303      8422      8539      8529 
dram[1]:      8536      8519      8230      8183      8524      8507      9053      9066      8568      8570      8610      8590      8412      8411      8541      8517 
dram[2]:      8532      8461      8213      8298      8511      8184      9052      8941      8596      8563      8589      8737      8404      8683      8516      8403 
dram[3]:      8522      8503      8219      8378      8518      8532      9062      9096      8592      8387      8588      8565      8396      8545      8534      8286 
dram[4]:      8056      8500      7944      8375      8508      8532      9022      9086      8568      8380      8663      8585      8025      8497      8328      8256 
dram[5]:      8532      8483      8214      8384      8515      8511      9064      9100      8597      8384      8661      8599      8428      8505      8530      8248 
average row accesses per activate:
dram[0]: 13.400000 32.000000 32.000000 32.000000  8.400000  8.400000  4.571429  5.333333  3.878788  4.129032  5.000000  9.777778 32.000000 32.000000 32.000000 32.000000 
dram[1]: 21.666666 32.000000 32.000000 32.000000  8.400000  7.636364  4.571429  4.923077  4.000000  4.571429  7.333333  8.800000 32.000000 32.000000 32.000000 32.000000 
dram[2]: 32.000000 32.000000 32.000000 32.000000  7.636364  5.500000  4.571429  5.120000  4.129032  3.878788  6.285714  8.800000 32.000000 32.000000 32.000000 32.000000 
dram[3]: 32.000000 32.000000 32.000000 32.000000  8.400000  5.500000  5.565217  4.740741  4.129032  4.266667  7.333333  7.333333 32.000000 32.000000 32.000000 32.000000 
dram[4]: 32.000000 32.000000 32.000000 32.000000  7.000000  6.285714  4.923077  4.923077  5.333333  4.266667  8.800000  8.800000 32.000000 32.000000 32.000000 32.000000 
dram[5]: 32.000000 32.000000 32.000000 32.000000  7.000000  6.285714  5.120000  4.923077  4.266667  3.764706  9.777778  8.000000 32.000000 32.000000 32.000000 32.000000 
average row locality = 8230/1062 = 7.749529
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        67        64        64        64        74        74        96        96        96        96        77        76        64        64        64        64 
dram[1]:        65        64        64        64        74        74        96        96        96        96        76        76        64        64        64        64 
dram[2]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[3]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[4]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
dram[5]:        64        64        64        64        74        76        96        96        96        96        76        76        64        64        64        64 
total reads: 7189
bank skew: 96/64 = 1.50
chip skew: 1200/1197 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0        10        10        32        32        32        32        13        12         0         0         0         0 
dram[1]:         0         0         0         0        10        10        32        32        32        32        12        12         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        12        12         0         0         0         0 
total reads: 1041
min_bank_accesses = 0!
chip skew: 174/172 = 1.01
average mf latency per bank:
dram[0]:        454       418       416       415       378       384       343       354       320       323       360       367       414       419       415       420
dram[1]:        407       413       415       420       379       385       344       359       320       320       364       366       416       420       416       420
dram[2]:        416       415       420       417       383       379       357       351       323       322       367       371       418       419       420       420
dram[3]:        415       415       417       417       384       376       351       350       324       323       366       371       419       417       422       418
dram[4]:        412       416       417       420       381       384       342       357       318       327       365       367       416       416       420       417
dram[5]:        413       417       414       418       376       381       349       354       319       327       371       364       414       418       414       421
maximum mf latency per bank:
dram[0]:        289       301       307       302       344       341       406       457       329       366       342       341       288       308       310       300
dram[1]:        298       294       308       321       371       340       432       467       332       321       332       337       304       303       301       328
dram[2]:        293       300       317       296       370       337       474       478       345       346       347       350       321       304       299       332
dram[3]:        290       294       311       295       374       354       474       476       354       345       354       335       292       301       345       303
dram[4]:        288       289       307       301       384       398       418       469       332       364       342       372       313       294       310       293
dram[5]:        300       301       297       304       339       379       460       483       334       354       370       348       303       308       302       305

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28292 n_nop=25198 n_act=182 n_pre=166 n_req=1373 n_rd=2400 n_write=346 bw_util=0.1941
n_activity=14283 dram_eff=0.3845
bk0: 134a 27878i bk1: 128a 27876i bk2: 128a 27920i bk3: 128a 27956i bk4: 148a 27600i bk5: 148a 27483i bk6: 192a 26489i bk7: 192a 26487i bk8: 192a 26461i bk9: 192a 26424i bk10: 154a 27102i bk11: 152a 27330i bk12: 128a 27890i bk13: 128a 27863i bk14: 128a 27909i bk15: 128a 27840i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.563304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28292 n_nop=25222 n_act=174 n_pre=158 n_req=1369 n_rd=2394 n_write=344 bw_util=0.1936
n_activity=14180 dram_eff=0.3862
bk0: 130a 27921i bk1: 128a 27920i bk2: 128a 27959i bk3: 128a 27902i bk4: 148a 27603i bk5: 148a 27445i bk6: 192a 26558i bk7: 192a 26477i bk8: 192a 26593i bk9: 192a 26529i bk10: 152a 27269i bk11: 152a 27345i bk12: 128a 27887i bk13: 128a 27856i bk14: 128a 27890i bk15: 128a 27850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.577619
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28292 n_nop=25196 n_act=184 n_pre=168 n_req=1372 n_rd=2396 n_write=348 bw_util=0.194
n_activity=14132 dram_eff=0.3883
bk0: 128a 27965i bk1: 128a 27833i bk2: 128a 27981i bk3: 128a 27884i bk4: 148a 27582i bk5: 152a 27241i bk6: 192a 26499i bk7: 192a 26501i bk8: 192a 26549i bk9: 192a 26325i bk10: 152a 27276i bk11: 152a 27272i bk12: 128a 27870i bk13: 128a 27856i bk14: 128a 27904i bk15: 128a 27747i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.586809
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28292 n_nop=25210 n_act=177 n_pre=161 n_req=1372 n_rd=2396 n_write=348 bw_util=0.194
n_activity=14215 dram_eff=0.3861
bk0: 128a 27966i bk1: 128a 27889i bk2: 128a 27962i bk3: 128a 27919i bk4: 148a 27618i bk5: 152a 27210i bk6: 192a 26639i bk7: 192a 26397i bk8: 192a 26541i bk9: 192a 26463i bk10: 152a 27353i bk11: 152a 27247i bk12: 128a 27878i bk13: 128a 27783i bk14: 128a 27914i bk15: 128a 27814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.563976
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28292 n_nop=25228 n_act=168 n_pre=152 n_req=1372 n_rd=2396 n_write=348 bw_util=0.194
n_activity=13952 dram_eff=0.3933
bk0: 128a 27946i bk1: 128a 27872i bk2: 128a 27941i bk3: 128a 27911i bk4: 148a 27464i bk5: 152a 27331i bk6: 192a 26559i bk7: 192a 26422i bk8: 192a 26745i bk9: 192a 26432i bk10: 152a 27398i bk11: 152a 27353i bk12: 128a 27872i bk13: 128a 27834i bk14: 128a 27930i bk15: 128a 27871i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.588753
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=28292 n_nop=25210 n_act=177 n_pre=161 n_req=1372 n_rd=2396 n_write=348 bw_util=0.194
n_activity=14205 dram_eff=0.3863
bk0: 128a 27965i bk1: 128a 27886i bk2: 128a 27962i bk3: 128a 27916i bk4: 148a 27521i bk5: 152a 27338i bk6: 192a 26624i bk7: 192a 26465i bk8: 192a 26610i bk9: 192a 26324i bk10: 152a 27395i bk11: 152a 27329i bk12: 128a 27909i bk13: 128a 27822i bk14: 128a 27947i bk15: 128a 27841i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.562456

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1243, Miss = 602, Miss_rate = 0.484, Pending_hits = 9, Reservation_fails = 334
L2_cache_bank[1]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1211, Miss = 599, Miss_rate = 0.495, Pending_hits = 3, Reservation_fails = 78
L2_cache_bank[3]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1196, Miss = 598, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1200, Miss = 600, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 14430
L2_total_cache_misses = 7189
L2_total_cache_miss_rate = 0.4982
L2_total_cache_pending_hits = 12
L2_total_cache_reservation_fails = 412
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7185
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 33
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 3
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 303
L2_cache_data_port_util = 0.129
L2_cache_fill_port_util = 0.112

icnt_total_pkts_mem_to_simt=43380
icnt_total_pkts_simt_to_mem=43170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.8791
	minimum = 6
	maximum = 94
Network latency average = 11.1256
	minimum = 6
	maximum = 65
Slowest packet = 318
Flit latency average = 9.46254
	minimum = 6
	maximum = 65
Slowest flit = 2817
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0498688
	minimum = 0.0435756 (at node 12)
	maximum = 0.057992 (at node 15)
Accepted packet rate average = 0.0498688
	minimum = 0.0435756 (at node 12)
	maximum = 0.057992 (at node 15)
Injected flit rate average = 0.149555
	minimum = 0.130354 (at node 12)
	maximum = 0.176775 (at node 15)
Accepted flit rate average= 0.149555
	minimum = 0.131007 (at node 12)
	maximum = 0.169777 (at node 15)
Injected packet length average = 2.99896
Accepted packet length average = 2.99896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.8791 (1 samples)
	minimum = 6 (1 samples)
	maximum = 94 (1 samples)
Network latency average = 11.1256 (1 samples)
	minimum = 6 (1 samples)
	maximum = 65 (1 samples)
Flit latency average = 9.46254 (1 samples)
	minimum = 6 (1 samples)
	maximum = 65 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0498688 (1 samples)
	minimum = 0.0435756 (1 samples)
	maximum = 0.057992 (1 samples)
Accepted packet rate average = 0.0498688 (1 samples)
	minimum = 0.0435756 (1 samples)
	maximum = 0.057992 (1 samples)
Injected flit rate average = 0.149555 (1 samples)
	minimum = 0.130354 (1 samples)
	maximum = 0.176775 (1 samples)
Accepted flit rate average = 0.149555 (1 samples)
	minimum = 0.131007 (1 samples)
	maximum = 0.169777 (1 samples)
Injected packet size average = 2.99896 (1 samples)
Accepted packet size average = 2.99896 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 25 sec (25 sec)
gpgpu_simulation_rate = 331272 (inst/sec)
gpgpu_simulation_rate = 857 (cycle/sec)
kernel '_Z7preparelPfS_S_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7preparelPfS_S_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,21434)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,21434)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,21434)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,21434)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(11,0,0) tid=(459,0,0)
GPGPU-Sim uArch: cycles simulated: 21934  inst.: 8380856 (ipc=198.1) sim_rate=322340 (inst/sec) elapsed = 0:0:00:26 / Tue Mar 22 12:55:01 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(21,0,0) tid=(299,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(16,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1678,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1679,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1745,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1746,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1764,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1765,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1888,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1889,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1976,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1977,21434)
GPGPU-Sim uArch: cycles simulated: 23434  inst.: 8593624 (ipc=155.9) sim_rate=318282 (inst/sec) elapsed = 0:0:00:27 / Tue Mar 22 12:55:02 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2086,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2087,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2236,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2237,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2247,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2248,21434)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(31,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2474,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(2475,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2501,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2502,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2632,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2633,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2652,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2653,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2710,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2711,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2769,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2770,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2781,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2782,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2919,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2920,21434)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(45,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3280,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3281,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3412,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3413,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3460,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3461,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3472,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3473,21434)
GPGPU-Sim uArch: cycles simulated: 24934  inst.: 8769528 (ipc=139.3) sim_rate=313197 (inst/sec) elapsed = 0:0:00:28 / Tue Mar 22 12:55:03 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3539,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3540,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3621,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3622,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (3816,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(3817,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3860,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3861,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4006,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4007,21434)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(60,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4057,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4058,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4248,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4249,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (4263,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(4264,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4575,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(4576,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4638,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4639,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4769,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4770,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (4783,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(4784,21434)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(65,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4858,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4859,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (5128,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(5129,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (5269,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(5270,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5331,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5332,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5391,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5392,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5459,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5460,21434)
GPGPU-Sim uArch: cycles simulated: 26934  inst.: 8996600 (ipc=130.0) sim_rate=310227 (inst/sec) elapsed = 0:0:00:29 / Tue Mar 22 12:55:04 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (5520,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(5521,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5647,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5648,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5706,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5707,21434)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(64,0,0) tid=(491,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5785,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5786,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (5888,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(5889,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6199,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6200,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6254,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6255,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6342,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6343,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (6394,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(6395,21434)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(75,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6655,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6656,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6681,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6682,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6709,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6710,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6764,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6765,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6856,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6857,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6940,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6941,21434)
GPGPU-Sim uArch: cycles simulated: 28434  inst.: 9185720 (ipc=129.1) sim_rate=306190 (inst/sec) elapsed = 0:0:00:30 / Tue Mar 22 12:55:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7193,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(7194,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7255,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(7256,21434)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(89,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7421,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(7422,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7475,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7476,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7587,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7588,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7672,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7673,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7735,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7736,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (7794,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(7795,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7839,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7840,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (7999,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(8000,21434)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(105,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8191,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8192,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8195,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8196,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8205,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8206,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8415,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8416,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8419,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8420,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (8428,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(8429,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8559,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8560,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (8835,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(8836,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8940,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8941,21434)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(100,0,0) tid=(267,0,0)
GPGPU-Sim uArch: cycles simulated: 30434  inst.: 9408888 (ipc=125.2) sim_rate=303512 (inst/sec) elapsed = 0:0:00:31 / Tue Mar 22 12:55:06 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9045,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9046,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (9090,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(9091,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9152,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9153,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9233,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9234,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9394,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9395,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9453,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9454,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9479,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9480,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9529,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9530,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9630,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9631,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (9647,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(9648,21434)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(116,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (9878,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(9879,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9880,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9881,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10032,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10033,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (10140,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(10141,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10233,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10234,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (10388,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(10389,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10390,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10391,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10413,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10414,21434)
GPGPU-Sim uArch: cycles simulated: 31934  inst.: 9569592 (ipc=122.6) sim_rate=299049 (inst/sec) elapsed = 0:0:00:32 / Tue Mar 22 12:55:07 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10629,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10630,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10697,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10698,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10716,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10717,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10718,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(10719,21434)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(123,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10736,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10737,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11067,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11068,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11172,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11173,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11303,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11304,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (11465,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(11466,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11521,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(11522,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11532,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11533,21434)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(128,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11894,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11895,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11922,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11923,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11993,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11994,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12019,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(12020,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (12164,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(12165,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12267,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12268,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12275,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12276,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12309,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(12310,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12316,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12317,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12332,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12333,21434)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(133,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 33934  inst.: 9804408 (ipc=121.8) sim_rate=297103 (inst/sec) elapsed = 0:0:00:33 / Tue Mar 22 12:55:08 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12541,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12542,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12572,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12573,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12859,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12860,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12894,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12895,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13046,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(13047,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13066,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13067,21434)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(145,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13210,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(13211,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13231,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13232,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13247,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13248,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13330,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(13331,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13414,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13415,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (13529,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(13530,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (13538,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(13539,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13592,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(13593,21434)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(152,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13693,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13694,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13702,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(13703,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13754,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(13755,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13885,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13886,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13948,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13949,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (13981,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(13982,21434)
GPGPU-Sim uArch: cycles simulated: 35434  inst.: 10048760 (ipc=126.2) sim_rate=295551 (inst/sec) elapsed = 0:0:00:34 / Tue Mar 22 12:55:09 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14008,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14009,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (14043,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(14044,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14069,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14070,21434)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(172,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14204,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14205,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14345,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(14346,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (14360,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(14361,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14409,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14410,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14419,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14420,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14519,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(14520,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14563,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14564,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14572,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(14573,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14680,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14681,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14705,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14706,21434)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(186,0,0) tid=(395,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14914,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14915,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14929,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14930,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15031,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15032,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15055,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15056,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (15137,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(15138,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15153,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15154,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15157,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(15158,21434)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(180,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (15285,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(15286,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15303,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15304,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15383,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(15384,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15484,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15485,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15487,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(15488,21434)
GPGPU-Sim uArch: cycles simulated: 36934  inst.: 10296792 (ipc=130.0) sim_rate=294194 (inst/sec) elapsed = 0:0:00:35 / Tue Mar 22 12:55:10 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15564,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15565,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15725,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(15726,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (15768,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(15769,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15777,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15778,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (15828,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(15829,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (15851,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(15852,21434)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(189,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (15978,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(15979,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (16091,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(16092,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16157,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(16158,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16206,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16207,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (16218,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(16219,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (16247,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(16248,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (16383,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(16384,21434)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(210,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16613,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16614,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16730,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16731,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16733,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(16734,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16777,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(16778,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16812,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16813,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16836,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16837,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16861,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16862,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16937,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16938,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (16946,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(16947,21434)
GPGPU-Sim uArch: cycles simulated: 38434  inst.: 10545880 (ipc=133.2) sim_rate=292941 (inst/sec) elapsed = 0:0:00:36 / Tue Mar 22 12:55:11 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (17001,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(17002,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (17009,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(17010,21434)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(222,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17077,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17078,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17175,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17176,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (17226,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(17227,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17409,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17410,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17491,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17492,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17501,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17502,21434)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(226,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17591,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(17592,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (17656,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(17657,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17755,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17756,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (17758,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(17759,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (17773,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(17774,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (17881,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(17882,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17913,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17914,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (17963,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(17964,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17967,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17968,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18021,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(18022,21434)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(222,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18124,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18125,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18135,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18136,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18253,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(18254,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18256,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18257,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (18311,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(18312,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18486,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18486,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(18487,21434)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18487,21434)
GPGPU-Sim uArch: cycles simulated: 39934  inst.: 10820088 (ipc=137.2) sim_rate=292434 (inst/sec) elapsed = 0:0:00:37 / Tue Mar 22 12:55:12 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(239,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (18613,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(18614,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (18640,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(18641,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (18651,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(18652,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18661,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(18662,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18668,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18669,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18774,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18775,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18788,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(18789,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (18814,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(18815,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18869,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18870,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (18966,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(18967,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (18970,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(18971,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (19108,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(19109,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19137,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19138,21434)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(245,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19245,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19246,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19371,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19372,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19410,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19411,21434)
GPGPU-Sim uArch: cycles simulated: 40934  inst.: 10994712 (ipc=139.1) sim_rate=289334 (inst/sec) elapsed = 0:0:00:38 / Tue Mar 22 12:55:13 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19556,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19557,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19651,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19652,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19703,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19704,21434)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(261,0,0) tid=(331,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19746,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19747,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19789,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19790,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19866,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19867,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19872,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19873,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19924,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19925,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19925,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19926,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19974,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(19975,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20036,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(20037,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20042,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20043,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20096,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(20097,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20149,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(20150,21434)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(271,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (20247,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(20248,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20356,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(20357,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (20368,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(20369,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (20547,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(20548,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (20652,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(20653,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20691,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(20692,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20693,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20694,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20793,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20794,21434)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(250,0,0) tid=(299,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20862,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20863,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20922,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(20923,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20926,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20927,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (20979,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(20980,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (20990,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(20991,21434)
GPGPU-Sim uArch: cycles simulated: 42434  inst.: 11257176 (ipc=141.7) sim_rate=288645 (inst/sec) elapsed = 0:0:00:39 / Tue Mar 22 12:55:14 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21050,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21051,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (21180,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(21181,21434)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(283,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (21384,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(21385,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21506,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(21507,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21514,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21515,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21521,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(21522,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21532,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(21533,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21599,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21600,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (21634,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(21635,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21644,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21645,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21753,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(21754,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21853,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21854,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21891,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21892,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21893,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(21894,21434)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(280,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (22022,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(22023,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22219,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(22220,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22223,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22224,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22358,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22359,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (22421,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(22422,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22426,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22427,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22480,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22481,21434)
GPGPU-Sim uArch: cycles simulated: 43934  inst.: 11494808 (ipc=142.8) sim_rate=287370 (inst/sec) elapsed = 0:0:00:40 / Tue Mar 22 12:55:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22546,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22547,21434)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(300,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22689,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22690,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22838,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22839,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22910,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22911,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22918,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22919,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (22929,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(22930,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22985,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(22986,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22996,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(22997,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (23039,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(23040,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (23045,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(23046,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23103,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23104,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23131,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23132,21434)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(311,0,0) tid=(363,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (23314,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(23315,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23359,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23360,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23363,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23364,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23485,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23486,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (23603,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(23604,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23722,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23723,21434)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(321,0,0) tid=(459,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (23860,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(23861,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23910,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23911,21434)
GPGPU-Sim uArch: cycles simulated: 45434  inst.: 11739704 (ipc=144.1) sim_rate=286334 (inst/sec) elapsed = 0:0:00:41 / Tue Mar 22 12:55:16 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24014,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24015,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24083,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24084,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24119,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24120,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24148,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(24149,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24176,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(24177,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24187,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24188,21434)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(325,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24247,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24248,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24312,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24313,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24366,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24367,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (24408,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(24409,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24501,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24502,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24556,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(24557,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (24614,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(24615,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24615,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24616,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24667,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24668,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24669,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(24670,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24729,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24730,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24766,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24767,21434)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(344,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24894,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24895,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24945,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24946,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25088,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25089,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25129,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25130,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25233,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25234,21434)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(350,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25311,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25312,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25330,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25331,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25346,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25347,21434)
GPGPU-Sim uArch: cycles simulated: 46934  inst.: 12019864 (ipc=146.6) sim_rate=286187 (inst/sec) elapsed = 0:0:00:42 / Tue Mar 22 12:55:17 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25515,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25516,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25575,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25576,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (25608,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(25609,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25659,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25660,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (25665,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(25666,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25691,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25692,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25729,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25730,21434)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(360,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25979,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25980,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25990,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25991,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26035,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(26036,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26144,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26145,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26201,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(26202,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (26216,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(26217,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26256,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26257,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26258,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26259,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (26286,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(26287,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (26306,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(26307,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26349,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26350,21434)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(344,0,0) tid=(427,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26463,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26464,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26584,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26585,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26626,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26627,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26742,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26743,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26841,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(26842,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (26897,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(26898,21434)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(381,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26956,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26957,21434)
GPGPU-Sim uArch: cycles simulated: 48434  inst.: 12278584 (ipc=148.0) sim_rate=285548 (inst/sec) elapsed = 0:0:00:43 / Tue Mar 22 12:55:18 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27067,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27068,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27118,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(27119,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27134,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(27135,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (27142,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(27143,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27180,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27181,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (27278,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(27279,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27363,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(27364,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (27384,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(27385,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27436,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27437,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27466,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27467,21434)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(370,0,0) tid=(171,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27665,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27666,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27780,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(27781,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (27824,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(27825,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27882,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(27883,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (27887,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(27888,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28011,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(28012,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28034,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28035,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28107,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(28108,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28111,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28112,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28114,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28115,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28158,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28159,21434)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(402,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28285,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28286,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28347,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28348,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28394,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28395,21434)
GPGPU-Sim uArch: cycles simulated: 49934  inst.: 12514872 (ipc=148.5) sim_rate=284428 (inst/sec) elapsed = 0:0:00:44 / Tue Mar 22 12:55:19 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28606,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28607,21434)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(407,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28777,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28778,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28865,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(28866,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28932,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28933,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28948,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28949,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (28968,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(28969,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (29068,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(29069,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29125,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29126,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29130,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(29131,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29159,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(29160,21434)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29202,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(29203,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29303,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(29304,21434)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(414,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29440,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(29441,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (29551,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(29552,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29603,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(29604,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29695,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(29696,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29740,21434), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(29741,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29744,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(29745,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29806,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(29807,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29831,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(29832,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (29858,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(29859,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29876,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(29877,21434)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(411,0,0) tid=(171,0,0)
GPGPU-Sim uArch: cycles simulated: 51434  inst.: 12765304 (ipc=149.4) sim_rate=283673 (inst/sec) elapsed = 0:0:00:45 / Tue Mar 22 12:55:20 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (30007,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(30008,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30008,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(30009,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (30146,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(30147,21434)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30274,21434), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30275,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (30329,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(30330,21434)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(426,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (30393,21434), 2 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(30394,21434)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30465,21434), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30466,21434)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30475,21434), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(30476,21434)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30513,21434), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30514,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30516,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30517,21434)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30610,21434), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(30611,21434)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30619,21434), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30620,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (30622,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(30623,21434)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30649,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30650,21434)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30710,21434), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30711,21434)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30719,21434), 2 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(30720,21434)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30791,21434), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30792,21434)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(430,0,0) tid=(491,0,0)
GPGPU-Sim uArch: cycles simulated: 52434  inst.: 12953976 (ipc=150.7) sim_rate=281608 (inst/sec) elapsed = 0:0:00:46 / Tue Mar 22 12:55:21 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (31142,21434), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(31143,21434)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (31150,21434), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(31151,21434)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (31153,21434), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(31154,21434)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (31237,21434), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(31238,21434)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31313,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31322,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31377,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31457,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (31488,21434), 2 CTAs running
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(446,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (31574,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (31626,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31677,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31763,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (31818,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31881,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31974,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (32068,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (32097,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32103,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (32144,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32177,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32214,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (32286,21434), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32378,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (32418,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (32504,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (32628,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32631,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32756,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (32794,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (32803,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 12 finished CTA #2 (32841,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (32847,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (32983,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (33010,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (33045,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (33095,21434), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (33100,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (33105,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (33147,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (33194,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (33250,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (33294,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (33336,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33388,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (33393,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (33441,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (33463,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33507,21434), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z7preparelPfS_S_').
GPGPU-Sim uArch: GPU detected kernel '_Z7preparelPfS_S_' finished on shader 14.

GPGPU-Sim PTX: cudaLaunch for 0x0x401690 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6reduceliiPfS_' to stream 0, gridDim= (450,1,1) blockDim = (512,1,1) 
kernel_name = _Z7preparelPfS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 33508
gpu_sim_insn = 4833076
gpu_ipc =     144.2365
gpu_tot_sim_cycle = 54942
gpu_tot_sim_insn = 13114892
gpu_tot_ipc =     238.7043
gpu_tot_issued_cta = 900
gpu_stall_dramfull = 145789
gpu_stall_icnt2sh    = 5184
gpu_total_sim_rate=285106

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 215730
	L1I_total_cache_misses = 1200
	L1I_total_cache_miss_rate = 0.0056
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 4140
L1D_cache:
	L1D_cache_core[0]: Access = 2816, Miss = 1872, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 11264
	L1D_cache_core[1]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8853
	L1D_cache_core[2]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 9710
	L1D_cache_core[3]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 9791
	L1D_cache_core[4]: Access = 2944, Miss = 1968, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 8951
	L1D_cache_core[5]: Access = 2944, Miss = 1968, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 8385
	L1D_cache_core[6]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 10139
	L1D_cache_core[7]: Access = 2944, Miss = 1968, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 9369
	L1D_cache_core[8]: Access = 2752, Miss = 1824, Miss_rate = 0.663, Pending_hits = 0, Reservation_fails = 10419
	L1D_cache_core[9]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 9967
	L1D_cache_core[10]: Access = 2948, Miss = 1971, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 8545
	L1D_cache_core[11]: Access = 2816, Miss = 1872, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 10068
	L1D_cache_core[12]: Access = 2850, Miss = 1905, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 8793
	L1D_cache_core[13]: Access = 2880, Miss = 1920, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 8587
	L1D_cache_core[14]: Access = 2816, Miss = 1872, Miss_rate = 0.665, Pending_hits = 0, Reservation_fails = 10633
	L1D_total_cache_accesses = 43110
	L1D_total_cache_misses = 28740
	L1D_total_cache_miss_rate = 0.6667
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 143474
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.018
L1C_cache:
	L1C_total_cache_accesses = 43140
	L1C_total_cache_misses = 240
	L1C_total_cache_miss_rate = 0.0056
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 84673
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 42900
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 58801
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 214530
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1200
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 4140
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 590, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 568, 
gpgpu_n_tot_thrd_icount = 13574880
gpgpu_n_tot_w_icount = 424215
gpgpu_n_stall_shd_mem = 143474
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14370
gpgpu_n_mem_write_global = 21555
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 689748
gpgpu_n_store_insn = 689748
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1380464
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 143474
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198369	W0_Idle:56197	W0_Scoreboard:953419	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:39	W29:0	W30:0	W31:0	W32:424176
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114960 {8:14370,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2931480 {136:21555,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1954320 {136:14370,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 172440 {8:21555,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 2188 
maxdqlatency = 0 
maxmflatency = 1882 
averagemflatency = 595 
max_icnt2mem_latency = 1239 
max_icnt2sh_latency = 54941 
mrq_lat_table:16685 	1134 	1628 	2109 	4721 	6630 	8235 	7651 	1251 	224 	30 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7202 	8443 	15750 	4545 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13079 	3898 	2018 	4558 	6087 	5519 	837 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	9476 	4092 	791 	26 	0 	0 	0 	240 	716 	1453 	2970 	5269 	10907 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	4 	48 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[1]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[2]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[3]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[4]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
dram[5]:        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64        64 
maximum service time to same row:
dram[0]:      8488      8521      8607      8211      8527      8507      8585      9068      8588      8591      8674      8612      8303      8422      8539      8529 
dram[1]:      8536      8519      8230      8183      8524      8507      9053      9066      8568      8570      8610      8590      8412      8411      8541      8517 
dram[2]:      8532      8461      8213      8298      8511      8184      9052      8941      8596      8563      8589      8737      8404      8683      8516      8403 
dram[3]:      8522      8503      8219      8378      8518      8532      9062      9096      8592      8387      8588      8565      8396      8545      8534      8286 
dram[4]:      8056      8500      7944      8375      8508      8532      9022      9086      8568      8380      8663      8585      8025      8497      8328      8256 
dram[5]:      8532      8483      8214      8384      8515      8511      9064      9100      8597      8384      8661      8599      8428      8505      8530      8248 
average row accesses per activate:
dram[0]: 14.714286 18.285715 11.377778 11.906977 13.897436 12.272727 11.826087 10.880000  8.774194  7.771429  6.204819  6.826667  8.677966 12.487804 17.655172 13.837838 
dram[1]: 13.128205 14.222222  8.533334 13.837838 11.061225 10.979591 11.826087 10.074074  8.774194  9.066667  7.211267  7.013699 10.448979 10.893617 17.655172 13.128205 
dram[2]: 14.222222 16.000000  8.258064 12.800000 10.627451 12.363636 10.880000 10.461538  9.066667  7.884058  7.420290  7.013699 11.377778 10.039216 17.655172 12.487804 
dram[3]: 12.800000 14.222222  9.481482 13.837838 11.061225 11.102041 11.826087 10.074074  8.000000  8.918033  7.420290  6.880000 10.448979 10.893617 14.628572 16.516129 
dram[4]: 14.222222 16.000000 10.039216 10.893617 11.531915 11.574468 12.363636 10.074074  9.714286  9.066667  7.641791  7.267606 10.448979 10.893617 15.515152 13.128205 
dram[5]: 16.000000 13.473684 11.636364  9.309091 11.061225 11.574468 11.333333 10.074074  8.774194  7.771429  7.876923  6.701299 10.893617 12.487804 15.515152 17.655172 
average row locality = 50300/4761 = 10.565007
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       291       288       288       288       308       307       320       320       320       320       296       294       288       288       288       288 
dram[1]:       289       288       288       288       308       306       320       320       320       320       294       294       288       288       288       288 
dram[2]:       288       288       288       288       308       310       320       320       320       320       294       294       288       288       288       288 
dram[3]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[4]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
dram[5]:       288       288       288       288       308       310       320       320       320       320       294       296       288       288       288       288 
total reads: 28745
bank skew: 320/288 = 1.11
chip skew: 4792/4787 = 1.00
number of total write accesses:
dram[0]:       224       224       224       224       234       233       224       224       224       224       219       218       224       224       224       224 
dram[1]:       223       224       224       224       234       232       224       224       224       224       218       218       224       224       224       224 
dram[2]:       224       224       224       224       234       234       224       224       224       224       218       218       224       224       224       224 
dram[3]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[4]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
dram[5]:       224       224       224       224       234       234       224       224       224       224       218       220       224       224       224       224 
total reads: 21555
bank skew: 234/218 = 1.07
chip skew: 3594/3589 = 1.00
average mf latency per bank:
dram[0]:        507       460       494       466       479       470       483       465       495       467       491       462       495       460       516       480
dram[1]:        378       383       381       399       359       390       386       402       377       400       381       386       377       398       391       406
dram[2]:        412       425       419       428       426       408       408       419       429       419       421       403       420       433       434       432
dram[3]:        422       451       433       464       422       457       429       446       438       439       433       439       433       441       440       474
dram[4]:        374       392       394       405       370       397       382       397       396       385       374       382       385       390       394       386
dram[5]:        423       423       438       430       431       420       437       419       441       432       423       420       432       441       442       436
maximum mf latency per bank:
dram[0]:       1882      1550      1766      1451      1648      1486      1739      1685      1700      1569      1776      1666      1544      1515      1824      1519
dram[1]:       1477      1327      1482      1684      1419      1617      1581      1650      1459      1810      1577      1657      1501      1611      1497      1588
dram[2]:       1526      1450      1649      1629      1688      1487      1522      1412      1526      1611      1575      1414      1423      1575      1504      1466
dram[3]:       1515      1504      1494      1855      1877      1715      1519      1669      1570      1764      1471      1424      1418      1649      1581      1617
dram[4]:       1557      1604      1597      1617      1861      1757      1597      1423      1580      1596      1472      1542      1449      1410      1726      1594
dram[5]:       1347      1553      1502      1735      1507      1601      1395      1432      1713      1537      1374      1477      1371      1503      1435      1612

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x802a2880, atomic=0 1 entries : 0x7f16aa0266c0 :  mf: uid=471149, sid14:w29, part=0, addr=0x802a2880, load , size=128, unknown  status = IN_PARTITION_DRAM (54939), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72522 n_nop=54198 n_act=786 n_pre=770 n_req=8384 n_rd=9584 n_write=7184 bw_util=0.4624
n_activity=57687 dram_eff=0.5813
bk0: 582a 57285i bk1: 576a 56170i bk2: 576a 57086i bk3: 576a 56515i bk4: 616a 56464i bk5: 614a 55156i bk6: 640a 56268i bk7: 640a 55016i bk8: 640a 56907i bk9: 640a 56578i bk10: 592a 56384i bk11: 588a 56711i bk12: 576a 56121i bk13: 576a 55974i bk14: 576a 55813i bk15: 576a 55569i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.65667
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72522 n_nop=54186 n_act=800 n_pre=784 n_req=8376 n_rd=9574 n_write=7178 bw_util=0.462
n_activity=56961 dram_eff=0.5882
bk0: 578a 57741i bk1: 576a 57058i bk2: 576a 56008i bk3: 576a 56482i bk4: 616a 55766i bk5: 612a 54746i bk6: 640a 55584i bk7: 640a 54886i bk8: 640a 57401i bk9: 640a 56741i bk10: 588a 56848i bk11: 588a 56725i bk12: 576a 56095i bk13: 576a 55750i bk14: 576a 55740i bk15: 576a 55012i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.46573
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72522 n_nop=54166 n_act=804 n_pre=788 n_req=8382 n_rd=9580 n_write=7184 bw_util=0.4623
n_activity=57109 dram_eff=0.5871
bk0: 576a 57521i bk1: 576a 56916i bk2: 576a 56601i bk3: 576a 56304i bk4: 616a 55709i bk5: 620a 54596i bk6: 640a 55376i bk7: 640a 55210i bk8: 640a 57726i bk9: 640a 56611i bk10: 588a 57444i bk11: 588a 56667i bk12: 576a 56582i bk13: 576a 55525i bk14: 576a 55323i bk15: 576a 54095i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.56717
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72522 n_nop=54166 n_act=800 n_pre=784 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.4625
n_activity=57356 dram_eff=0.5848
bk0: 576a 57149i bk1: 576a 56128i bk2: 576a 56489i bk3: 576a 56544i bk4: 616a 55749i bk5: 620a 55369i bk6: 640a 55123i bk7: 640a 54914i bk8: 640a 57508i bk9: 640a 56724i bk10: 588a 56952i bk11: 592a 56325i bk12: 576a 56546i bk13: 576a 55336i bk14: 576a 55648i bk15: 576a 55378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.59938
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72522 n_nop=54206 n_act=780 n_pre=764 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.4625
n_activity=56571 dram_eff=0.593
bk0: 576a 56946i bk1: 576a 56461i bk2: 576a 56680i bk3: 576a 55873i bk4: 616a 55613i bk5: 620a 54999i bk6: 640a 55484i bk7: 640a 54644i bk8: 640a 57269i bk9: 640a 56610i bk10: 588a 57179i bk11: 592a 56441i bk12: 576a 55989i bk13: 576a 55689i bk14: 576a 56206i bk15: 576a 54993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.31749
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=72522 n_nop=54184 n_act=791 n_pre=775 n_req=8386 n_rd=9584 n_write=7188 bw_util=0.4625
n_activity=57296 dram_eff=0.5855
bk0: 576a 57172i bk1: 576a 56721i bk2: 576a 56378i bk3: 576a 55798i bk4: 616a 55748i bk5: 620a 55709i bk6: 640a 55896i bk7: 640a 55009i bk8: 640a 57460i bk9: 640a 56180i bk10: 588a 57801i bk11: 592a 56555i bk12: 576a 55939i bk13: 576a 55590i bk14: 576a 55467i bk15: 576a 55332i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.59065

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3040, Miss = 2399, Miss_rate = 0.789, Pending_hits = 9, Reservation_fails = 9020
L2_cache_bank[1]: Access = 2991, Miss = 2393, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 11098
L2_cache_bank[2]: Access = 3021, Miss = 2395, Miss_rate = 0.793, Pending_hits = 6, Reservation_fails = 222
L2_cache_bank[3]: Access = 2990, Miss = 2392, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 22
L2_cache_bank[4]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 2010
L2_cache_bank[5]: Access = 2996, Miss = 2396, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 3438
L2_cache_bank[6]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 4898
L2_cache_bank[7]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 9149
L2_cache_bank[8]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1709
L2_cache_bank[9]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 1776
L2_cache_bank[10]: Access = 2992, Miss = 2394, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 16
L2_cache_bank[11]: Access = 2998, Miss = 2398, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 13
L2_total_cache_accesses = 36000
L2_total_cache_misses = 28745
L2_total_cache_miss_rate = 0.7985
L2_total_cache_pending_hits = 15
L2_total_cache_reservation_fails = 43371
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 13260
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 29574
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 428
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.174

icnt_total_pkts_mem_to_simt=93750
icnt_total_pkts_simt_to_mem=122220
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.6411
	minimum = 6
	maximum = 669
Network latency average = 33.724
	minimum = 6
	maximum = 564
Slowest packet = 30252
Flit latency average = 31.1283
	minimum = 6
	maximum = 564
Slowest flit = 115344
Fragmentation average = 0.886602
	minimum = 0
	maximum = 377
Injected packet rate average = 0.0476835
	minimum = 0.0401397 (at node 8)
	maximum = 0.054017 (at node 17)
Accepted packet rate average = 0.0476835
	minimum = 0.0401397 (at node 8)
	maximum = 0.054017 (at node 17)
Injected flit rate average = 0.14305
	minimum = 0.124925 (at node 18)
	maximum = 0.163185 (at node 10)
Accepted flit rate average= 0.14305
	minimum = 0.0937388 (at node 8)
	maximum = 0.196908 (at node 17)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.2601 (2 samples)
	minimum = 6 (2 samples)
	maximum = 381.5 (2 samples)
Network latency average = 22.4248 (2 samples)
	minimum = 6 (2 samples)
	maximum = 314.5 (2 samples)
Flit latency average = 20.2954 (2 samples)
	minimum = 6 (2 samples)
	maximum = 314.5 (2 samples)
Fragmentation average = 0.443301 (2 samples)
	minimum = 0 (2 samples)
	maximum = 188.5 (2 samples)
Injected packet rate average = 0.0487762 (2 samples)
	minimum = 0.0418576 (2 samples)
	maximum = 0.0560045 (2 samples)
Accepted packet rate average = 0.0487762 (2 samples)
	minimum = 0.0418576 (2 samples)
	maximum = 0.0560045 (2 samples)
Injected flit rate average = 0.146303 (2 samples)
	minimum = 0.12764 (2 samples)
	maximum = 0.16998 (2 samples)
Accepted flit rate average = 0.146303 (2 samples)
	minimum = 0.112373 (2 samples)
	maximum = 0.183343 (2 samples)
Injected packet size average = 2.99947 (2 samples)
Accepted packet size average = 2.99947 (2 samples)
Hops average = 1 (2 samples)
