
f030_bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003cec  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08003dac  08003dac  00004dac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ebc  08003ebc  00005138  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003ebc  08003ebc  00005138  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003ebc  08003ebc  00005138  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ebc  08003ebc  00004ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ec0  08003ec0  00004ec0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  200000c0  08003ec4  000050c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ram_isr_vector 000000c0  20000000  20000000  00006000  2**2
                  ALLOC
 10 .bss          00000380  20000138  08003f3c  00005138  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200004b8  08003f3c  000054b8  2**0
                  ALLOC
 12 .ARM.attributes 00000028  00000000  00000000  00005138  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000b65c  00000000  00000000  00005160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000021a1  00000000  00000000  000107bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009f8  00000000  00000000  00012960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000007a6  00000000  00000000  00013358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002d11  00000000  00000000  00013afe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e392  00000000  00000000  0001680f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005fb9a  00000000  00000000  00024ba1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0008473b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000026b4  00000000  00000000  00084780  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  00086e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000138 	.word	0x20000138
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003d94 	.word	0x08003d94

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000013c 	.word	0x2000013c
 8000104:	08003d94 	.word	0x08003d94

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000244:	b580      	push	{r7, lr}
 8000246:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000248:	f000 fac8 	bl	80007dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800024c:	f000 f84e 	bl	80002ec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000250:	f000 f91e 	bl	8000490 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000254:	f000 f8ec 	bl	8000430 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000258:	f000 f8aa 	bl	80003b0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_IT(&huart1, DataFrame, 260);
 800025c:	2382      	movs	r3, #130	@ 0x82
 800025e:	005a      	lsls	r2, r3, #1
 8000260:	491b      	ldr	r1, [pc, #108]	@ (80002d0 <main+0x8c>)
 8000262:	4b1c      	ldr	r3, [pc, #112]	@ (80002d4 <main+0x90>)
 8000264:	0018      	movs	r0, r3
 8000266:	f001 fe34 	bl	8001ed2 <HAL_UART_Receive_IT>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if((data_ready_flag == 1) && (DataFrame[1] == BL_CMD))
 800026a:	4b1b      	ldr	r3, [pc, #108]	@ (80002d8 <main+0x94>)
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	b2db      	uxtb	r3, r3
 8000270:	2b01      	cmp	r3, #1
 8000272:	d12a      	bne.n	80002ca <main+0x86>
 8000274:	4b16      	ldr	r3, [pc, #88]	@ (80002d0 <main+0x8c>)
 8000276:	785b      	ldrb	r3, [r3, #1]
 8000278:	2bcc      	cmp	r3, #204	@ 0xcc
 800027a:	d126      	bne.n	80002ca <main+0x86>
	  {
		  data_ready_flag = 0;
 800027c:	4b16      	ldr	r3, [pc, #88]	@ (80002d8 <main+0x94>)
 800027e:	2200      	movs	r2, #0
 8000280:	701a      	strb	r2, [r3, #0]
		  crc8 = crc_calc_crc8(DataFrame, 3);
 8000282:	4b13      	ldr	r3, [pc, #76]	@ (80002d0 <main+0x8c>)
 8000284:	2103      	movs	r1, #3
 8000286:	0018      	movs	r0, r3
 8000288:	f003 f887 	bl	800339a <crc_calc_crc8>
 800028c:	0003      	movs	r3, r0
 800028e:	001a      	movs	r2, r3
 8000290:	4b12      	ldr	r3, [pc, #72]	@ (80002dc <main+0x98>)
 8000292:	701a      	strb	r2, [r3, #0]

		  if(crc8 == DataFrame[3])
 8000294:	4b0e      	ldr	r3, [pc, #56]	@ (80002d0 <main+0x8c>)
 8000296:	78da      	ldrb	r2, [r3, #3]
 8000298:	4b10      	ldr	r3, [pc, #64]	@ (80002dc <main+0x98>)
 800029a:	781b      	ldrb	r3, [r3, #0]
 800029c:	429a      	cmp	r2, r3
 800029e:	d10c      	bne.n	80002ba <main+0x76>
		  {
			  HAL_UART_Transmit(&huart1, (uint8_t*)&bl_ack, 9, 1000);
 80002a0:	23fa      	movs	r3, #250	@ 0xfa
 80002a2:	009b      	lsls	r3, r3, #2
 80002a4:	490e      	ldr	r1, [pc, #56]	@ (80002e0 <main+0x9c>)
 80002a6:	480b      	ldr	r0, [pc, #44]	@ (80002d4 <main+0x90>)
 80002a8:	2209      	movs	r2, #9
 80002aa:	f001 fd73 	bl	8001d94 <HAL_UART_Transmit>
			  bl_execute_cmd(command);
 80002ae:	4b0d      	ldr	r3, [pc, #52]	@ (80002e4 <main+0xa0>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	0018      	movs	r0, r3
 80002b4:	f003 f84e 	bl	8003354 <bl_execute_cmd>
		  if(crc8 == DataFrame[3])
 80002b8:	e009      	b.n	80002ce <main+0x8a>
		  }
		  else
		  {
			  HAL_UART_Transmit(&huart1, (uint8_t*)&bl_nack, 10, 1000);
 80002ba:	23fa      	movs	r3, #250	@ 0xfa
 80002bc:	009b      	lsls	r3, r3, #2
 80002be:	490a      	ldr	r1, [pc, #40]	@ (80002e8 <main+0xa4>)
 80002c0:	4804      	ldr	r0, [pc, #16]	@ (80002d4 <main+0x90>)
 80002c2:	220a      	movs	r2, #10
 80002c4:	f001 fd66 	bl	8001d94 <HAL_UART_Transmit>
		  if(crc8 == DataFrame[3])
 80002c8:	e001      	b.n	80002ce <main+0x8a>
		  }
	  }
	  else if((data_ready_flag == 1) && (DataFrame[1] == BL_DATA))
 80002ca:	4b03      	ldr	r3, [pc, #12]	@ (80002d8 <main+0x94>)
 80002cc:	781b      	ldrb	r3, [r3, #0]
	  if((data_ready_flag == 1) && (DataFrame[1] == BL_CMD))
 80002ce:	e7cc      	b.n	800026a <main+0x26>
 80002d0:	20000240 	.word	0x20000240
 80002d4:	200001b8 	.word	0x200001b8
 80002d8:	20000344 	.word	0x20000344
 80002dc:	20000346 	.word	0x20000346
 80002e0:	200000c0 	.word	0x200000c0
 80002e4:	20000345 	.word	0x20000345
 80002e8:	200000cc 	.word	0x200000cc

080002ec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002ec:	b590      	push	{r4, r7, lr}
 80002ee:	b095      	sub	sp, #84	@ 0x54
 80002f0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f2:	2420      	movs	r4, #32
 80002f4:	193b      	adds	r3, r7, r4
 80002f6:	0018      	movs	r0, r3
 80002f8:	2330      	movs	r3, #48	@ 0x30
 80002fa:	001a      	movs	r2, r3
 80002fc:	2100      	movs	r1, #0
 80002fe:	f003 f8cd 	bl	800349c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000302:	2310      	movs	r3, #16
 8000304:	18fb      	adds	r3, r7, r3
 8000306:	0018      	movs	r0, r3
 8000308:	2310      	movs	r3, #16
 800030a:	001a      	movs	r2, r3
 800030c:	2100      	movs	r1, #0
 800030e:	f003 f8c5 	bl	800349c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000312:	003b      	movs	r3, r7
 8000314:	0018      	movs	r0, r3
 8000316:	2310      	movs	r3, #16
 8000318:	001a      	movs	r2, r3
 800031a:	2100      	movs	r1, #0
 800031c:	f003 f8be 	bl	800349c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000320:	0021      	movs	r1, r4
 8000322:	187b      	adds	r3, r7, r1
 8000324:	2202      	movs	r2, #2
 8000326:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000328:	187b      	adds	r3, r7, r1
 800032a:	2201      	movs	r2, #1
 800032c:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800032e:	187b      	adds	r3, r7, r1
 8000330:	2210      	movs	r2, #16
 8000332:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000334:	187b      	adds	r3, r7, r1
 8000336:	2202      	movs	r2, #2
 8000338:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800033a:	187b      	adds	r3, r7, r1
 800033c:	2200      	movs	r2, #0
 800033e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000340:	187b      	adds	r3, r7, r1
 8000342:	22a0      	movs	r2, #160	@ 0xa0
 8000344:	0392      	lsls	r2, r2, #14
 8000346:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000348:	187b      	adds	r3, r7, r1
 800034a:	2200      	movs	r2, #0
 800034c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800034e:	187b      	adds	r3, r7, r1
 8000350:	0018      	movs	r0, r3
 8000352:	f000 fee7 	bl	8001124 <HAL_RCC_OscConfig>
 8000356:	1e03      	subs	r3, r0, #0
 8000358:	d001      	beq.n	800035e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800035a:	f000 f8e7 	bl	800052c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800035e:	2110      	movs	r1, #16
 8000360:	187b      	adds	r3, r7, r1
 8000362:	2207      	movs	r2, #7
 8000364:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000366:	187b      	adds	r3, r7, r1
 8000368:	2202      	movs	r2, #2
 800036a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800036c:	187b      	adds	r3, r7, r1
 800036e:	2200      	movs	r2, #0
 8000370:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000372:	187b      	adds	r3, r7, r1
 8000374:	2200      	movs	r2, #0
 8000376:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000378:	187b      	adds	r3, r7, r1
 800037a:	2101      	movs	r1, #1
 800037c:	0018      	movs	r0, r3
 800037e:	f001 f9eb 	bl	8001758 <HAL_RCC_ClockConfig>
 8000382:	1e03      	subs	r3, r0, #0
 8000384:	d001      	beq.n	800038a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000386:	f000 f8d1 	bl	800052c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800038a:	003b      	movs	r3, r7
 800038c:	2201      	movs	r2, #1
 800038e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000390:	003b      	movs	r3, r7
 8000392:	2200      	movs	r2, #0
 8000394:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000396:	003b      	movs	r3, r7
 8000398:	0018      	movs	r0, r3
 800039a:	f001 fb21 	bl	80019e0 <HAL_RCCEx_PeriphCLKConfig>
 800039e:	1e03      	subs	r3, r0, #0
 80003a0:	d001      	beq.n	80003a6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80003a2:	f000 f8c3 	bl	800052c <Error_Handler>
  }
}
 80003a6:	46c0      	nop			@ (mov r8, r8)
 80003a8:	46bd      	mov	sp, r7
 80003aa:	b015      	add	sp, #84	@ 0x54
 80003ac:	bd90      	pop	{r4, r7, pc}
	...

080003b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80003b0:	b580      	push	{r7, lr}
 80003b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80003b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000428 <MX_SPI1_Init+0x78>)
 80003b6:	4a1d      	ldr	r2, [pc, #116]	@ (800042c <MX_SPI1_Init+0x7c>)
 80003b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80003ba:	4b1b      	ldr	r3, [pc, #108]	@ (8000428 <MX_SPI1_Init+0x78>)
 80003bc:	2282      	movs	r2, #130	@ 0x82
 80003be:	0052      	lsls	r2, r2, #1
 80003c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80003c2:	4b19      	ldr	r3, [pc, #100]	@ (8000428 <MX_SPI1_Init+0x78>)
 80003c4:	2280      	movs	r2, #128	@ 0x80
 80003c6:	0212      	lsls	r2, r2, #8
 80003c8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 80003ca:	4b17      	ldr	r3, [pc, #92]	@ (8000428 <MX_SPI1_Init+0x78>)
 80003cc:	22c0      	movs	r2, #192	@ 0xc0
 80003ce:	0092      	lsls	r2, r2, #2
 80003d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003d2:	4b15      	ldr	r3, [pc, #84]	@ (8000428 <MX_SPI1_Init+0x78>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003d8:	4b13      	ldr	r3, [pc, #76]	@ (8000428 <MX_SPI1_Init+0x78>)
 80003da:	2200      	movs	r2, #0
 80003dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80003de:	4b12      	ldr	r3, [pc, #72]	@ (8000428 <MX_SPI1_Init+0x78>)
 80003e0:	2280      	movs	r2, #128	@ 0x80
 80003e2:	0092      	lsls	r2, r2, #2
 80003e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80003e6:	4b10      	ldr	r3, [pc, #64]	@ (8000428 <MX_SPI1_Init+0x78>)
 80003e8:	2210      	movs	r2, #16
 80003ea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000428 <MX_SPI1_Init+0x78>)
 80003ee:	2200      	movs	r2, #0
 80003f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000428 <MX_SPI1_Init+0x78>)
 80003f4:	2200      	movs	r2, #0
 80003f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000428 <MX_SPI1_Init+0x78>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80003fe:	4b0a      	ldr	r3, [pc, #40]	@ (8000428 <MX_SPI1_Init+0x78>)
 8000400:	2207      	movs	r2, #7
 8000402:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000404:	4b08      	ldr	r3, [pc, #32]	@ (8000428 <MX_SPI1_Init+0x78>)
 8000406:	2200      	movs	r2, #0
 8000408:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800040a:	4b07      	ldr	r3, [pc, #28]	@ (8000428 <MX_SPI1_Init+0x78>)
 800040c:	2208      	movs	r2, #8
 800040e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000410:	4b05      	ldr	r3, [pc, #20]	@ (8000428 <MX_SPI1_Init+0x78>)
 8000412:	0018      	movs	r0, r3
 8000414:	f001 fbb2 	bl	8001b7c <HAL_SPI_Init>
 8000418:	1e03      	subs	r3, r0, #0
 800041a:	d001      	beq.n	8000420 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 800041c:	f000 f886 	bl	800052c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000420:	46c0      	nop			@ (mov r8, r8)
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	20000154 	.word	0x20000154
 800042c:	40013000 	.word	0x40013000

08000430 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000434:	4b14      	ldr	r3, [pc, #80]	@ (8000488 <MX_USART1_UART_Init+0x58>)
 8000436:	4a15      	ldr	r2, [pc, #84]	@ (800048c <MX_USART1_UART_Init+0x5c>)
 8000438:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800043a:	4b13      	ldr	r3, [pc, #76]	@ (8000488 <MX_USART1_UART_Init+0x58>)
 800043c:	22e1      	movs	r2, #225	@ 0xe1
 800043e:	0252      	lsls	r2, r2, #9
 8000440:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000442:	4b11      	ldr	r3, [pc, #68]	@ (8000488 <MX_USART1_UART_Init+0x58>)
 8000444:	2200      	movs	r2, #0
 8000446:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000448:	4b0f      	ldr	r3, [pc, #60]	@ (8000488 <MX_USART1_UART_Init+0x58>)
 800044a:	2200      	movs	r2, #0
 800044c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800044e:	4b0e      	ldr	r3, [pc, #56]	@ (8000488 <MX_USART1_UART_Init+0x58>)
 8000450:	2200      	movs	r2, #0
 8000452:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000454:	4b0c      	ldr	r3, [pc, #48]	@ (8000488 <MX_USART1_UART_Init+0x58>)
 8000456:	220c      	movs	r2, #12
 8000458:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800045a:	4b0b      	ldr	r3, [pc, #44]	@ (8000488 <MX_USART1_UART_Init+0x58>)
 800045c:	2200      	movs	r2, #0
 800045e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000460:	4b09      	ldr	r3, [pc, #36]	@ (8000488 <MX_USART1_UART_Init+0x58>)
 8000462:	2200      	movs	r2, #0
 8000464:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000466:	4b08      	ldr	r3, [pc, #32]	@ (8000488 <MX_USART1_UART_Init+0x58>)
 8000468:	2200      	movs	r2, #0
 800046a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800046c:	4b06      	ldr	r3, [pc, #24]	@ (8000488 <MX_USART1_UART_Init+0x58>)
 800046e:	2200      	movs	r2, #0
 8000470:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000472:	4b05      	ldr	r3, [pc, #20]	@ (8000488 <MX_USART1_UART_Init+0x58>)
 8000474:	0018      	movs	r0, r3
 8000476:	f001 fc39 	bl	8001cec <HAL_UART_Init>
 800047a:	1e03      	subs	r3, r0, #0
 800047c:	d001      	beq.n	8000482 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800047e:	f000 f855 	bl	800052c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000482:	46c0      	nop			@ (mov r8, r8)
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}
 8000488:	200001b8 	.word	0x200001b8
 800048c:	40013800 	.word	0x40013800

08000490 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000496:	4b09      	ldr	r3, [pc, #36]	@ (80004bc <MX_GPIO_Init+0x2c>)
 8000498:	695a      	ldr	r2, [r3, #20]
 800049a:	4b08      	ldr	r3, [pc, #32]	@ (80004bc <MX_GPIO_Init+0x2c>)
 800049c:	2180      	movs	r1, #128	@ 0x80
 800049e:	0289      	lsls	r1, r1, #10
 80004a0:	430a      	orrs	r2, r1
 80004a2:	615a      	str	r2, [r3, #20]
 80004a4:	4b05      	ldr	r3, [pc, #20]	@ (80004bc <MX_GPIO_Init+0x2c>)
 80004a6:	695a      	ldr	r2, [r3, #20]
 80004a8:	2380      	movs	r3, #128	@ 0x80
 80004aa:	029b      	lsls	r3, r3, #10
 80004ac:	4013      	ands	r3, r2
 80004ae:	607b      	str	r3, [r7, #4]
 80004b0:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004b2:	46c0      	nop			@ (mov r8, r8)
 80004b4:	46bd      	mov	sp, r7
 80004b6:	b002      	add	sp, #8
 80004b8:	bd80      	pop	{r7, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)
 80004bc:	40021000 	.word	0x40021000

080004c0 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b082      	sub	sp, #8
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
	if((huart->Instance == USART1) )
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	4a12      	ldr	r2, [pc, #72]	@ (8000518 <HAL_UART_RxCpltCallback+0x58>)
 80004ce:	4293      	cmp	r3, r2
 80004d0:	d116      	bne.n	8000500 <HAL_UART_RxCpltCallback+0x40>
	{
		if((DataFrame[1] == 204) && (DataFrame[0] == 36))
 80004d2:	4b12      	ldr	r3, [pc, #72]	@ (800051c <HAL_UART_RxCpltCallback+0x5c>)
 80004d4:	785b      	ldrb	r3, [r3, #1]
 80004d6:	2bcc      	cmp	r3, #204	@ 0xcc
 80004d8:	d10b      	bne.n	80004f2 <HAL_UART_RxCpltCallback+0x32>
 80004da:	4b10      	ldr	r3, [pc, #64]	@ (800051c <HAL_UART_RxCpltCallback+0x5c>)
 80004dc:	781b      	ldrb	r3, [r3, #0]
 80004de:	2b24      	cmp	r3, #36	@ 0x24
 80004e0:	d107      	bne.n	80004f2 <HAL_UART_RxCpltCallback+0x32>
		{
			data_ready_flag = 1;
 80004e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000520 <HAL_UART_RxCpltCallback+0x60>)
 80004e4:	2201      	movs	r2, #1
 80004e6:	701a      	strb	r2, [r3, #0]
			memcpy(&command, &DataFrame[2], 1);
 80004e8:	4b0c      	ldr	r3, [pc, #48]	@ (800051c <HAL_UART_RxCpltCallback+0x5c>)
 80004ea:	789a      	ldrb	r2, [r3, #2]
 80004ec:	4b0d      	ldr	r3, [pc, #52]	@ (8000524 <HAL_UART_RxCpltCallback+0x64>)
 80004ee:	701a      	strb	r2, [r3, #0]
 80004f0:	e006      	b.n	8000500 <HAL_UART_RxCpltCallback+0x40>
		}
		else
		{
			memset((void*)&DataFrame[0], 0, 260);
 80004f2:	2382      	movs	r3, #130	@ 0x82
 80004f4:	005a      	lsls	r2, r3, #1
 80004f6:	4b09      	ldr	r3, [pc, #36]	@ (800051c <HAL_UART_RxCpltCallback+0x5c>)
 80004f8:	2100      	movs	r1, #0
 80004fa:	0018      	movs	r0, r3
 80004fc:	f002 ffce 	bl	800349c <memset>
		}
	}
	HAL_UART_Receive_IT(&huart1, DataFrame, 260);
 8000500:	2382      	movs	r3, #130	@ 0x82
 8000502:	005a      	lsls	r2, r3, #1
 8000504:	4905      	ldr	r1, [pc, #20]	@ (800051c <HAL_UART_RxCpltCallback+0x5c>)
 8000506:	4b08      	ldr	r3, [pc, #32]	@ (8000528 <HAL_UART_RxCpltCallback+0x68>)
 8000508:	0018      	movs	r0, r3
 800050a:	f001 fce2 	bl	8001ed2 <HAL_UART_Receive_IT>
}
 800050e:	46c0      	nop			@ (mov r8, r8)
 8000510:	46bd      	mov	sp, r7
 8000512:	b002      	add	sp, #8
 8000514:	bd80      	pop	{r7, pc}
 8000516:	46c0      	nop			@ (mov r8, r8)
 8000518:	40013800 	.word	0x40013800
 800051c:	20000240 	.word	0x20000240
 8000520:	20000344 	.word	0x20000344
 8000524:	20000345 	.word	0x20000345
 8000528:	200001b8 	.word	0x200001b8

0800052c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000530:	b672      	cpsid	i
}
 8000532:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000534:	46c0      	nop			@ (mov r8, r8)
 8000536:	e7fd      	b.n	8000534 <Error_Handler+0x8>

08000538 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b082      	sub	sp, #8
 800053c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800053e:	4b0f      	ldr	r3, [pc, #60]	@ (800057c <HAL_MspInit+0x44>)
 8000540:	699a      	ldr	r2, [r3, #24]
 8000542:	4b0e      	ldr	r3, [pc, #56]	@ (800057c <HAL_MspInit+0x44>)
 8000544:	2101      	movs	r1, #1
 8000546:	430a      	orrs	r2, r1
 8000548:	619a      	str	r2, [r3, #24]
 800054a:	4b0c      	ldr	r3, [pc, #48]	@ (800057c <HAL_MspInit+0x44>)
 800054c:	699b      	ldr	r3, [r3, #24]
 800054e:	2201      	movs	r2, #1
 8000550:	4013      	ands	r3, r2
 8000552:	607b      	str	r3, [r7, #4]
 8000554:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000556:	4b09      	ldr	r3, [pc, #36]	@ (800057c <HAL_MspInit+0x44>)
 8000558:	69da      	ldr	r2, [r3, #28]
 800055a:	4b08      	ldr	r3, [pc, #32]	@ (800057c <HAL_MspInit+0x44>)
 800055c:	2180      	movs	r1, #128	@ 0x80
 800055e:	0549      	lsls	r1, r1, #21
 8000560:	430a      	orrs	r2, r1
 8000562:	61da      	str	r2, [r3, #28]
 8000564:	4b05      	ldr	r3, [pc, #20]	@ (800057c <HAL_MspInit+0x44>)
 8000566:	69da      	ldr	r2, [r3, #28]
 8000568:	2380      	movs	r3, #128	@ 0x80
 800056a:	055b      	lsls	r3, r3, #21
 800056c:	4013      	ands	r3, r2
 800056e:	603b      	str	r3, [r7, #0]
 8000570:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000572:	46c0      	nop			@ (mov r8, r8)
 8000574:	46bd      	mov	sp, r7
 8000576:	b002      	add	sp, #8
 8000578:	bd80      	pop	{r7, pc}
 800057a:	46c0      	nop			@ (mov r8, r8)
 800057c:	40021000 	.word	0x40021000

08000580 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000580:	b590      	push	{r4, r7, lr}
 8000582:	b08b      	sub	sp, #44	@ 0x2c
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000588:	2414      	movs	r4, #20
 800058a:	193b      	adds	r3, r7, r4
 800058c:	0018      	movs	r0, r3
 800058e:	2314      	movs	r3, #20
 8000590:	001a      	movs	r2, r3
 8000592:	2100      	movs	r1, #0
 8000594:	f002 ff82 	bl	800349c <memset>
  if(hspi->Instance==SPI1)
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a1c      	ldr	r2, [pc, #112]	@ (8000610 <HAL_SPI_MspInit+0x90>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d132      	bne.n	8000608 <HAL_SPI_MspInit+0x88>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80005a2:	4b1c      	ldr	r3, [pc, #112]	@ (8000614 <HAL_SPI_MspInit+0x94>)
 80005a4:	699a      	ldr	r2, [r3, #24]
 80005a6:	4b1b      	ldr	r3, [pc, #108]	@ (8000614 <HAL_SPI_MspInit+0x94>)
 80005a8:	2180      	movs	r1, #128	@ 0x80
 80005aa:	0149      	lsls	r1, r1, #5
 80005ac:	430a      	orrs	r2, r1
 80005ae:	619a      	str	r2, [r3, #24]
 80005b0:	4b18      	ldr	r3, [pc, #96]	@ (8000614 <HAL_SPI_MspInit+0x94>)
 80005b2:	699a      	ldr	r2, [r3, #24]
 80005b4:	2380      	movs	r3, #128	@ 0x80
 80005b6:	015b      	lsls	r3, r3, #5
 80005b8:	4013      	ands	r3, r2
 80005ba:	613b      	str	r3, [r7, #16]
 80005bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005be:	4b15      	ldr	r3, [pc, #84]	@ (8000614 <HAL_SPI_MspInit+0x94>)
 80005c0:	695a      	ldr	r2, [r3, #20]
 80005c2:	4b14      	ldr	r3, [pc, #80]	@ (8000614 <HAL_SPI_MspInit+0x94>)
 80005c4:	2180      	movs	r1, #128	@ 0x80
 80005c6:	0289      	lsls	r1, r1, #10
 80005c8:	430a      	orrs	r2, r1
 80005ca:	615a      	str	r2, [r3, #20]
 80005cc:	4b11      	ldr	r3, [pc, #68]	@ (8000614 <HAL_SPI_MspInit+0x94>)
 80005ce:	695a      	ldr	r2, [r3, #20]
 80005d0:	2380      	movs	r3, #128	@ 0x80
 80005d2:	029b      	lsls	r3, r3, #10
 80005d4:	4013      	ands	r3, r2
 80005d6:	60fb      	str	r3, [r7, #12]
 80005d8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80005da:	0021      	movs	r1, r4
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	22a0      	movs	r2, #160	@ 0xa0
 80005e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005e2:	187b      	adds	r3, r7, r1
 80005e4:	2202      	movs	r2, #2
 80005e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	2200      	movs	r2, #0
 80005ec:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ee:	187b      	adds	r3, r7, r1
 80005f0:	2203      	movs	r2, #3
 80005f2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80005f4:	187b      	adds	r3, r7, r1
 80005f6:	2200      	movs	r2, #0
 80005f8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005fa:	187a      	adds	r2, r7, r1
 80005fc:	2390      	movs	r3, #144	@ 0x90
 80005fe:	05db      	lsls	r3, r3, #23
 8000600:	0011      	movs	r1, r2
 8000602:	0018      	movs	r0, r3
 8000604:	f000 fc1e 	bl	8000e44 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000608:	46c0      	nop			@ (mov r8, r8)
 800060a:	46bd      	mov	sp, r7
 800060c:	b00b      	add	sp, #44	@ 0x2c
 800060e:	bd90      	pop	{r4, r7, pc}
 8000610:	40013000 	.word	0x40013000
 8000614:	40021000 	.word	0x40021000

08000618 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000618:	b590      	push	{r4, r7, lr}
 800061a:	b08b      	sub	sp, #44	@ 0x2c
 800061c:	af00      	add	r7, sp, #0
 800061e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000620:	2414      	movs	r4, #20
 8000622:	193b      	adds	r3, r7, r4
 8000624:	0018      	movs	r0, r3
 8000626:	2314      	movs	r3, #20
 8000628:	001a      	movs	r2, r3
 800062a:	2100      	movs	r1, #0
 800062c:	f002 ff36 	bl	800349c <memset>
  if(huart->Instance==USART1)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4a21      	ldr	r2, [pc, #132]	@ (80006bc <HAL_UART_MspInit+0xa4>)
 8000636:	4293      	cmp	r3, r2
 8000638:	d13b      	bne.n	80006b2 <HAL_UART_MspInit+0x9a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800063a:	4b21      	ldr	r3, [pc, #132]	@ (80006c0 <HAL_UART_MspInit+0xa8>)
 800063c:	699a      	ldr	r2, [r3, #24]
 800063e:	4b20      	ldr	r3, [pc, #128]	@ (80006c0 <HAL_UART_MspInit+0xa8>)
 8000640:	2180      	movs	r1, #128	@ 0x80
 8000642:	01c9      	lsls	r1, r1, #7
 8000644:	430a      	orrs	r2, r1
 8000646:	619a      	str	r2, [r3, #24]
 8000648:	4b1d      	ldr	r3, [pc, #116]	@ (80006c0 <HAL_UART_MspInit+0xa8>)
 800064a:	699a      	ldr	r2, [r3, #24]
 800064c:	2380      	movs	r3, #128	@ 0x80
 800064e:	01db      	lsls	r3, r3, #7
 8000650:	4013      	ands	r3, r2
 8000652:	613b      	str	r3, [r7, #16]
 8000654:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000656:	4b1a      	ldr	r3, [pc, #104]	@ (80006c0 <HAL_UART_MspInit+0xa8>)
 8000658:	695a      	ldr	r2, [r3, #20]
 800065a:	4b19      	ldr	r3, [pc, #100]	@ (80006c0 <HAL_UART_MspInit+0xa8>)
 800065c:	2180      	movs	r1, #128	@ 0x80
 800065e:	0289      	lsls	r1, r1, #10
 8000660:	430a      	orrs	r2, r1
 8000662:	615a      	str	r2, [r3, #20]
 8000664:	4b16      	ldr	r3, [pc, #88]	@ (80006c0 <HAL_UART_MspInit+0xa8>)
 8000666:	695a      	ldr	r2, [r3, #20]
 8000668:	2380      	movs	r3, #128	@ 0x80
 800066a:	029b      	lsls	r3, r3, #10
 800066c:	4013      	ands	r3, r2
 800066e:	60fb      	str	r3, [r7, #12]
 8000670:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000672:	193b      	adds	r3, r7, r4
 8000674:	22c0      	movs	r2, #192	@ 0xc0
 8000676:	00d2      	lsls	r2, r2, #3
 8000678:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800067a:	0021      	movs	r1, r4
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2202      	movs	r2, #2
 8000680:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2200      	movs	r2, #0
 8000686:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2203      	movs	r2, #3
 800068c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800068e:	187b      	adds	r3, r7, r1
 8000690:	2201      	movs	r2, #1
 8000692:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000694:	187a      	adds	r2, r7, r1
 8000696:	2390      	movs	r3, #144	@ 0x90
 8000698:	05db      	lsls	r3, r3, #23
 800069a:	0011      	movs	r1, r2
 800069c:	0018      	movs	r0, r3
 800069e:	f000 fbd1 	bl	8000e44 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2100      	movs	r1, #0
 80006a6:	201b      	movs	r0, #27
 80006a8:	f000 f9cc 	bl	8000a44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80006ac:	201b      	movs	r0, #27
 80006ae:	f000 f9de 	bl	8000a6e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80006b2:	46c0      	nop			@ (mov r8, r8)
 80006b4:	46bd      	mov	sp, r7
 80006b6:	b00b      	add	sp, #44	@ 0x2c
 80006b8:	bd90      	pop	{r4, r7, pc}
 80006ba:	46c0      	nop			@ (mov r8, r8)
 80006bc:	40013800 	.word	0x40013800
 80006c0:	40021000 	.word	0x40021000

080006c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006c8:	46c0      	nop			@ (mov r8, r8)
 80006ca:	e7fd      	b.n	80006c8 <NMI_Handler+0x4>

080006cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006d0:	46c0      	nop			@ (mov r8, r8)
 80006d2:	e7fd      	b.n	80006d0 <HardFault_Handler+0x4>

080006d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80006d8:	46c0      	nop			@ (mov r8, r8)
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}

080006de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006de:	b580      	push	{r7, lr}
 80006e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006e2:	46c0      	nop			@ (mov r8, r8)
 80006e4:	46bd      	mov	sp, r7
 80006e6:	bd80      	pop	{r7, pc}

080006e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006ec:	f000 f8be 	bl	800086c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006f0:	46c0      	nop			@ (mov r8, r8)
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
	...

080006f8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80006fc:	4b03      	ldr	r3, [pc, #12]	@ (800070c <USART1_IRQHandler+0x14>)
 80006fe:	0018      	movs	r0, r3
 8000700:	f001 fc3e 	bl	8001f80 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000704:	46c0      	nop			@ (mov r8, r8)
 8000706:	46bd      	mov	sp, r7
 8000708:	bd80      	pop	{r7, pc}
 800070a:	46c0      	nop			@ (mov r8, r8)
 800070c:	200001b8 	.word	0x200001b8

08000710 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b086      	sub	sp, #24
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000718:	4a14      	ldr	r2, [pc, #80]	@ (800076c <_sbrk+0x5c>)
 800071a:	4b15      	ldr	r3, [pc, #84]	@ (8000770 <_sbrk+0x60>)
 800071c:	1ad3      	subs	r3, r2, r3
 800071e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000720:	697b      	ldr	r3, [r7, #20]
 8000722:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000724:	4b13      	ldr	r3, [pc, #76]	@ (8000774 <_sbrk+0x64>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	2b00      	cmp	r3, #0
 800072a:	d102      	bne.n	8000732 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800072c:	4b11      	ldr	r3, [pc, #68]	@ (8000774 <_sbrk+0x64>)
 800072e:	4a12      	ldr	r2, [pc, #72]	@ (8000778 <_sbrk+0x68>)
 8000730:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000732:	4b10      	ldr	r3, [pc, #64]	@ (8000774 <_sbrk+0x64>)
 8000734:	681a      	ldr	r2, [r3, #0]
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	18d3      	adds	r3, r2, r3
 800073a:	693a      	ldr	r2, [r7, #16]
 800073c:	429a      	cmp	r2, r3
 800073e:	d207      	bcs.n	8000750 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000740:	f002 feb4 	bl	80034ac <__errno>
 8000744:	0003      	movs	r3, r0
 8000746:	220c      	movs	r2, #12
 8000748:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800074a:	2301      	movs	r3, #1
 800074c:	425b      	negs	r3, r3
 800074e:	e009      	b.n	8000764 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000750:	4b08      	ldr	r3, [pc, #32]	@ (8000774 <_sbrk+0x64>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000756:	4b07      	ldr	r3, [pc, #28]	@ (8000774 <_sbrk+0x64>)
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	18d2      	adds	r2, r2, r3
 800075e:	4b05      	ldr	r3, [pc, #20]	@ (8000774 <_sbrk+0x64>)
 8000760:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000762:	68fb      	ldr	r3, [r7, #12]
}
 8000764:	0018      	movs	r0, r3
 8000766:	46bd      	mov	sp, r7
 8000768:	b006      	add	sp, #24
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20002000 	.word	0x20002000
 8000770:	00000400 	.word	0x00000400
 8000774:	20000348 	.word	0x20000348
 8000778:	200004b8 	.word	0x200004b8

0800077c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000780:	46c0      	nop			@ (mov r8, r8)
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
	...

08000788 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000788:	480d      	ldr	r0, [pc, #52]	@ (80007c0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800078a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800078c:	f7ff fff6 	bl	800077c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000790:	480c      	ldr	r0, [pc, #48]	@ (80007c4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000792:	490d      	ldr	r1, [pc, #52]	@ (80007c8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000794:	4a0d      	ldr	r2, [pc, #52]	@ (80007cc <LoopForever+0xe>)
  movs r3, #0
 8000796:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000798:	e002      	b.n	80007a0 <LoopCopyDataInit>

0800079a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800079a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800079c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800079e:	3304      	adds	r3, #4

080007a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007a4:	d3f9      	bcc.n	800079a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007a6:	4a0a      	ldr	r2, [pc, #40]	@ (80007d0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007a8:	4c0a      	ldr	r4, [pc, #40]	@ (80007d4 <LoopForever+0x16>)
  movs r3, #0
 80007aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007ac:	e001      	b.n	80007b2 <LoopFillZerobss>

080007ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007b0:	3204      	adds	r2, #4

080007b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007b4:	d3fb      	bcc.n	80007ae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80007b6:	f002 fe7f 	bl	80034b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80007ba:	f7ff fd43 	bl	8000244 <main>

080007be <LoopForever>:

LoopForever:
    b LoopForever
 80007be:	e7fe      	b.n	80007be <LoopForever>
  ldr   r0, =_estack
 80007c0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80007c4:	200000c0 	.word	0x200000c0
  ldr r1, =_edata
 80007c8:	20000138 	.word	0x20000138
  ldr r2, =_sidata
 80007cc:	08003ec4 	.word	0x08003ec4
  ldr r2, =_sbss
 80007d0:	20000138 	.word	0x20000138
  ldr r4, =_ebss
 80007d4:	200004b8 	.word	0x200004b8

080007d8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80007d8:	e7fe      	b.n	80007d8 <ADC1_IRQHandler>
	...

080007dc <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007e0:	4b07      	ldr	r3, [pc, #28]	@ (8000800 <HAL_Init+0x24>)
 80007e2:	681a      	ldr	r2, [r3, #0]
 80007e4:	4b06      	ldr	r3, [pc, #24]	@ (8000800 <HAL_Init+0x24>)
 80007e6:	2110      	movs	r1, #16
 80007e8:	430a      	orrs	r2, r1
 80007ea:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80007ec:	2003      	movs	r0, #3
 80007ee:	f000 f809 	bl	8000804 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007f2:	f7ff fea1 	bl	8000538 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007f6:	2300      	movs	r3, #0
}
 80007f8:	0018      	movs	r0, r3
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	46c0      	nop			@ (mov r8, r8)
 8000800:	40022000 	.word	0x40022000

08000804 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000804:	b590      	push	{r4, r7, lr}
 8000806:	b083      	sub	sp, #12
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800080c:	4b14      	ldr	r3, [pc, #80]	@ (8000860 <HAL_InitTick+0x5c>)
 800080e:	681c      	ldr	r4, [r3, #0]
 8000810:	4b14      	ldr	r3, [pc, #80]	@ (8000864 <HAL_InitTick+0x60>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	0019      	movs	r1, r3
 8000816:	23fa      	movs	r3, #250	@ 0xfa
 8000818:	0098      	lsls	r0, r3, #2
 800081a:	f7ff fc87 	bl	800012c <__udivsi3>
 800081e:	0003      	movs	r3, r0
 8000820:	0019      	movs	r1, r3
 8000822:	0020      	movs	r0, r4
 8000824:	f7ff fc82 	bl	800012c <__udivsi3>
 8000828:	0003      	movs	r3, r0
 800082a:	0018      	movs	r0, r3
 800082c:	f000 f92f 	bl	8000a8e <HAL_SYSTICK_Config>
 8000830:	1e03      	subs	r3, r0, #0
 8000832:	d001      	beq.n	8000838 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000834:	2301      	movs	r3, #1
 8000836:	e00f      	b.n	8000858 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2b03      	cmp	r3, #3
 800083c:	d80b      	bhi.n	8000856 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800083e:	6879      	ldr	r1, [r7, #4]
 8000840:	2301      	movs	r3, #1
 8000842:	425b      	negs	r3, r3
 8000844:	2200      	movs	r2, #0
 8000846:	0018      	movs	r0, r3
 8000848:	f000 f8fc 	bl	8000a44 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800084c:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <HAL_InitTick+0x64>)
 800084e:	687a      	ldr	r2, [r7, #4]
 8000850:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000852:	2300      	movs	r3, #0
 8000854:	e000      	b.n	8000858 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000856:	2301      	movs	r3, #1
}
 8000858:	0018      	movs	r0, r3
 800085a:	46bd      	mov	sp, r7
 800085c:	b003      	add	sp, #12
 800085e:	bd90      	pop	{r4, r7, pc}
 8000860:	200000d8 	.word	0x200000d8
 8000864:	200000e0 	.word	0x200000e0
 8000868:	200000dc 	.word	0x200000dc

0800086c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000870:	4b05      	ldr	r3, [pc, #20]	@ (8000888 <HAL_IncTick+0x1c>)
 8000872:	781b      	ldrb	r3, [r3, #0]
 8000874:	001a      	movs	r2, r3
 8000876:	4b05      	ldr	r3, [pc, #20]	@ (800088c <HAL_IncTick+0x20>)
 8000878:	681b      	ldr	r3, [r3, #0]
 800087a:	18d2      	adds	r2, r2, r3
 800087c:	4b03      	ldr	r3, [pc, #12]	@ (800088c <HAL_IncTick+0x20>)
 800087e:	601a      	str	r2, [r3, #0]
}
 8000880:	46c0      	nop			@ (mov r8, r8)
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	46c0      	nop			@ (mov r8, r8)
 8000888:	200000e0 	.word	0x200000e0
 800088c:	2000034c 	.word	0x2000034c

08000890 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	af00      	add	r7, sp, #0
  return uwTick;
 8000894:	4b02      	ldr	r3, [pc, #8]	@ (80008a0 <HAL_GetTick+0x10>)
 8000896:	681b      	ldr	r3, [r3, #0]
}
 8000898:	0018      	movs	r0, r3
 800089a:	46bd      	mov	sp, r7
 800089c:	bd80      	pop	{r7, pc}
 800089e:	46c0      	nop			@ (mov r8, r8)
 80008a0:	2000034c 	.word	0x2000034c

080008a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b084      	sub	sp, #16
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008ac:	f7ff fff0 	bl	8000890 <HAL_GetTick>
 80008b0:	0003      	movs	r3, r0
 80008b2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	3301      	adds	r3, #1
 80008bc:	d005      	beq.n	80008ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80008be:	4b0a      	ldr	r3, [pc, #40]	@ (80008e8 <HAL_Delay+0x44>)
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	001a      	movs	r2, r3
 80008c4:	68fb      	ldr	r3, [r7, #12]
 80008c6:	189b      	adds	r3, r3, r2
 80008c8:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80008ca:	46c0      	nop			@ (mov r8, r8)
 80008cc:	f7ff ffe0 	bl	8000890 <HAL_GetTick>
 80008d0:	0002      	movs	r2, r0
 80008d2:	68bb      	ldr	r3, [r7, #8]
 80008d4:	1ad3      	subs	r3, r2, r3
 80008d6:	68fa      	ldr	r2, [r7, #12]
 80008d8:	429a      	cmp	r2, r3
 80008da:	d8f7      	bhi.n	80008cc <HAL_Delay+0x28>
  {
  }
}
 80008dc:	46c0      	nop			@ (mov r8, r8)
 80008de:	46c0      	nop			@ (mov r8, r8)
 80008e0:	46bd      	mov	sp, r7
 80008e2:	b004      	add	sp, #16
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	46c0      	nop			@ (mov r8, r8)
 80008e8:	200000e0 	.word	0x200000e0

080008ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	0002      	movs	r2, r0
 80008f4:	1dfb      	adds	r3, r7, #7
 80008f6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80008f8:	1dfb      	adds	r3, r7, #7
 80008fa:	781b      	ldrb	r3, [r3, #0]
 80008fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80008fe:	d809      	bhi.n	8000914 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000900:	1dfb      	adds	r3, r7, #7
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	001a      	movs	r2, r3
 8000906:	231f      	movs	r3, #31
 8000908:	401a      	ands	r2, r3
 800090a:	4b04      	ldr	r3, [pc, #16]	@ (800091c <__NVIC_EnableIRQ+0x30>)
 800090c:	2101      	movs	r1, #1
 800090e:	4091      	lsls	r1, r2
 8000910:	000a      	movs	r2, r1
 8000912:	601a      	str	r2, [r3, #0]
  }
}
 8000914:	46c0      	nop			@ (mov r8, r8)
 8000916:	46bd      	mov	sp, r7
 8000918:	b002      	add	sp, #8
 800091a:	bd80      	pop	{r7, pc}
 800091c:	e000e100 	.word	0xe000e100

08000920 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000920:	b590      	push	{r4, r7, lr}
 8000922:	b083      	sub	sp, #12
 8000924:	af00      	add	r7, sp, #0
 8000926:	0002      	movs	r2, r0
 8000928:	6039      	str	r1, [r7, #0]
 800092a:	1dfb      	adds	r3, r7, #7
 800092c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800092e:	1dfb      	adds	r3, r7, #7
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	2b7f      	cmp	r3, #127	@ 0x7f
 8000934:	d828      	bhi.n	8000988 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000936:	4a2f      	ldr	r2, [pc, #188]	@ (80009f4 <__NVIC_SetPriority+0xd4>)
 8000938:	1dfb      	adds	r3, r7, #7
 800093a:	781b      	ldrb	r3, [r3, #0]
 800093c:	b25b      	sxtb	r3, r3
 800093e:	089b      	lsrs	r3, r3, #2
 8000940:	33c0      	adds	r3, #192	@ 0xc0
 8000942:	009b      	lsls	r3, r3, #2
 8000944:	589b      	ldr	r3, [r3, r2]
 8000946:	1dfa      	adds	r2, r7, #7
 8000948:	7812      	ldrb	r2, [r2, #0]
 800094a:	0011      	movs	r1, r2
 800094c:	2203      	movs	r2, #3
 800094e:	400a      	ands	r2, r1
 8000950:	00d2      	lsls	r2, r2, #3
 8000952:	21ff      	movs	r1, #255	@ 0xff
 8000954:	4091      	lsls	r1, r2
 8000956:	000a      	movs	r2, r1
 8000958:	43d2      	mvns	r2, r2
 800095a:	401a      	ands	r2, r3
 800095c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	019b      	lsls	r3, r3, #6
 8000962:	22ff      	movs	r2, #255	@ 0xff
 8000964:	401a      	ands	r2, r3
 8000966:	1dfb      	adds	r3, r7, #7
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	0018      	movs	r0, r3
 800096c:	2303      	movs	r3, #3
 800096e:	4003      	ands	r3, r0
 8000970:	00db      	lsls	r3, r3, #3
 8000972:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000974:	481f      	ldr	r0, [pc, #124]	@ (80009f4 <__NVIC_SetPriority+0xd4>)
 8000976:	1dfb      	adds	r3, r7, #7
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	b25b      	sxtb	r3, r3
 800097c:	089b      	lsrs	r3, r3, #2
 800097e:	430a      	orrs	r2, r1
 8000980:	33c0      	adds	r3, #192	@ 0xc0
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000986:	e031      	b.n	80009ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000988:	4a1b      	ldr	r2, [pc, #108]	@ (80009f8 <__NVIC_SetPriority+0xd8>)
 800098a:	1dfb      	adds	r3, r7, #7
 800098c:	781b      	ldrb	r3, [r3, #0]
 800098e:	0019      	movs	r1, r3
 8000990:	230f      	movs	r3, #15
 8000992:	400b      	ands	r3, r1
 8000994:	3b08      	subs	r3, #8
 8000996:	089b      	lsrs	r3, r3, #2
 8000998:	3306      	adds	r3, #6
 800099a:	009b      	lsls	r3, r3, #2
 800099c:	18d3      	adds	r3, r2, r3
 800099e:	3304      	adds	r3, #4
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	1dfa      	adds	r2, r7, #7
 80009a4:	7812      	ldrb	r2, [r2, #0]
 80009a6:	0011      	movs	r1, r2
 80009a8:	2203      	movs	r2, #3
 80009aa:	400a      	ands	r2, r1
 80009ac:	00d2      	lsls	r2, r2, #3
 80009ae:	21ff      	movs	r1, #255	@ 0xff
 80009b0:	4091      	lsls	r1, r2
 80009b2:	000a      	movs	r2, r1
 80009b4:	43d2      	mvns	r2, r2
 80009b6:	401a      	ands	r2, r3
 80009b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	019b      	lsls	r3, r3, #6
 80009be:	22ff      	movs	r2, #255	@ 0xff
 80009c0:	401a      	ands	r2, r3
 80009c2:	1dfb      	adds	r3, r7, #7
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	0018      	movs	r0, r3
 80009c8:	2303      	movs	r3, #3
 80009ca:	4003      	ands	r3, r0
 80009cc:	00db      	lsls	r3, r3, #3
 80009ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009d0:	4809      	ldr	r0, [pc, #36]	@ (80009f8 <__NVIC_SetPriority+0xd8>)
 80009d2:	1dfb      	adds	r3, r7, #7
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	001c      	movs	r4, r3
 80009d8:	230f      	movs	r3, #15
 80009da:	4023      	ands	r3, r4
 80009dc:	3b08      	subs	r3, #8
 80009de:	089b      	lsrs	r3, r3, #2
 80009e0:	430a      	orrs	r2, r1
 80009e2:	3306      	adds	r3, #6
 80009e4:	009b      	lsls	r3, r3, #2
 80009e6:	18c3      	adds	r3, r0, r3
 80009e8:	3304      	adds	r3, #4
 80009ea:	601a      	str	r2, [r3, #0]
}
 80009ec:	46c0      	nop			@ (mov r8, r8)
 80009ee:	46bd      	mov	sp, r7
 80009f0:	b003      	add	sp, #12
 80009f2:	bd90      	pop	{r4, r7, pc}
 80009f4:	e000e100 	.word	0xe000e100
 80009f8:	e000ed00 	.word	0xe000ed00

080009fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b082      	sub	sp, #8
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	1e5a      	subs	r2, r3, #1
 8000a08:	2380      	movs	r3, #128	@ 0x80
 8000a0a:	045b      	lsls	r3, r3, #17
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	d301      	bcc.n	8000a14 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a10:	2301      	movs	r3, #1
 8000a12:	e010      	b.n	8000a36 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a14:	4b0a      	ldr	r3, [pc, #40]	@ (8000a40 <SysTick_Config+0x44>)
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	3a01      	subs	r2, #1
 8000a1a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	425b      	negs	r3, r3
 8000a20:	2103      	movs	r1, #3
 8000a22:	0018      	movs	r0, r3
 8000a24:	f7ff ff7c 	bl	8000920 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a28:	4b05      	ldr	r3, [pc, #20]	@ (8000a40 <SysTick_Config+0x44>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a2e:	4b04      	ldr	r3, [pc, #16]	@ (8000a40 <SysTick_Config+0x44>)
 8000a30:	2207      	movs	r2, #7
 8000a32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a34:	2300      	movs	r3, #0
}
 8000a36:	0018      	movs	r0, r3
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	b002      	add	sp, #8
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	46c0      	nop			@ (mov r8, r8)
 8000a40:	e000e010 	.word	0xe000e010

08000a44 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b084      	sub	sp, #16
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	60b9      	str	r1, [r7, #8]
 8000a4c:	607a      	str	r2, [r7, #4]
 8000a4e:	210f      	movs	r1, #15
 8000a50:	187b      	adds	r3, r7, r1
 8000a52:	1c02      	adds	r2, r0, #0
 8000a54:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a56:	68ba      	ldr	r2, [r7, #8]
 8000a58:	187b      	adds	r3, r7, r1
 8000a5a:	781b      	ldrb	r3, [r3, #0]
 8000a5c:	b25b      	sxtb	r3, r3
 8000a5e:	0011      	movs	r1, r2
 8000a60:	0018      	movs	r0, r3
 8000a62:	f7ff ff5d 	bl	8000920 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8000a66:	46c0      	nop			@ (mov r8, r8)
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	b004      	add	sp, #16
 8000a6c:	bd80      	pop	{r7, pc}

08000a6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a6e:	b580      	push	{r7, lr}
 8000a70:	b082      	sub	sp, #8
 8000a72:	af00      	add	r7, sp, #0
 8000a74:	0002      	movs	r2, r0
 8000a76:	1dfb      	adds	r3, r7, #7
 8000a78:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a7a:	1dfb      	adds	r3, r7, #7
 8000a7c:	781b      	ldrb	r3, [r3, #0]
 8000a7e:	b25b      	sxtb	r3, r3
 8000a80:	0018      	movs	r0, r3
 8000a82:	f7ff ff33 	bl	80008ec <__NVIC_EnableIRQ>
}
 8000a86:	46c0      	nop			@ (mov r8, r8)
 8000a88:	46bd      	mov	sp, r7
 8000a8a:	b002      	add	sp, #8
 8000a8c:	bd80      	pop	{r7, pc}

08000a8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a8e:	b580      	push	{r7, lr}
 8000a90:	b082      	sub	sp, #8
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f7ff ffaf 	bl	80009fc <SysTick_Config>
 8000a9e:	0003      	movs	r3, r0
}
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	b002      	add	sp, #8
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2221      	movs	r2, #33	@ 0x21
 8000ab4:	5c9b      	ldrb	r3, [r3, r2]
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	2b02      	cmp	r3, #2
 8000aba:	d008      	beq.n	8000ace <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	2204      	movs	r2, #4
 8000ac0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	2220      	movs	r2, #32
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000aca:	2301      	movs	r3, #1
 8000acc:	e020      	b.n	8000b10 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	681a      	ldr	r2, [r3, #0]
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	210e      	movs	r1, #14
 8000ada:	438a      	bics	r2, r1
 8000adc:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	681a      	ldr	r2, [r3, #0]
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	2101      	movs	r1, #1
 8000aea:	438a      	bics	r2, r1
 8000aec:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000af6:	2101      	movs	r1, #1
 8000af8:	4091      	lsls	r1, r2
 8000afa:	000a      	movs	r2, r1
 8000afc:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	2221      	movs	r2, #33	@ 0x21
 8000b02:	2101      	movs	r1, #1
 8000b04:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2220      	movs	r2, #32
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000b0e:	2300      	movs	r3, #0
}
 8000b10:	0018      	movs	r0, r3
 8000b12:	46bd      	mov	sp, r7
 8000b14:	b002      	add	sp, #8
 8000b16:	bd80      	pop	{r7, pc}

08000b18 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b084      	sub	sp, #16
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000b20:	210f      	movs	r1, #15
 8000b22:	187b      	adds	r3, r7, r1
 8000b24:	2200      	movs	r2, #0
 8000b26:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	2221      	movs	r2, #33	@ 0x21
 8000b2c:	5c9b      	ldrb	r3, [r3, r2]
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	2b02      	cmp	r3, #2
 8000b32:	d006      	beq.n	8000b42 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2204      	movs	r2, #4
 8000b38:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8000b3a:	187b      	adds	r3, r7, r1
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	701a      	strb	r2, [r3, #0]
 8000b40:	e028      	b.n	8000b94 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	681a      	ldr	r2, [r3, #0]
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	210e      	movs	r1, #14
 8000b4e:	438a      	bics	r2, r1
 8000b50:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	681a      	ldr	r2, [r3, #0]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	2101      	movs	r1, #1
 8000b5e:	438a      	bics	r2, r1
 8000b60:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000b6a:	2101      	movs	r1, #1
 8000b6c:	4091      	lsls	r1, r2
 8000b6e:	000a      	movs	r2, r1
 8000b70:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2221      	movs	r2, #33	@ 0x21
 8000b76:	2101      	movs	r1, #1
 8000b78:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2220      	movs	r2, #32
 8000b7e:	2100      	movs	r1, #0
 8000b80:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d004      	beq.n	8000b94 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000b8e:	687a      	ldr	r2, [r7, #4]
 8000b90:	0010      	movs	r0, r2
 8000b92:	4798      	blx	r3
    }
  }
  return status;
 8000b94:	230f      	movs	r3, #15
 8000b96:	18fb      	adds	r3, r7, r3
 8000b98:	781b      	ldrb	r3, [r3, #0]
}
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	b004      	add	sp, #16
 8000ba0:	bd80      	pop	{r7, pc}
	...

08000ba4 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b082      	sub	sp, #8
 8000ba8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000baa:	1dfb      	adds	r3, r7, #7
 8000bac:	2200      	movs	r2, #0
 8000bae:	701a      	strb	r2, [r3, #0]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000be4 <HAL_FLASH_Unlock+0x40>)
 8000bb2:	691b      	ldr	r3, [r3, #16]
 8000bb4:	2280      	movs	r2, #128	@ 0x80
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	d00d      	beq.n	8000bd6 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000bba:	4b0a      	ldr	r3, [pc, #40]	@ (8000be4 <HAL_FLASH_Unlock+0x40>)
 8000bbc:	4a0a      	ldr	r2, [pc, #40]	@ (8000be8 <HAL_FLASH_Unlock+0x44>)
 8000bbe:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000bc0:	4b08      	ldr	r3, [pc, #32]	@ (8000be4 <HAL_FLASH_Unlock+0x40>)
 8000bc2:	4a0a      	ldr	r2, [pc, #40]	@ (8000bec <HAL_FLASH_Unlock+0x48>)
 8000bc4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000bc6:	4b07      	ldr	r3, [pc, #28]	@ (8000be4 <HAL_FLASH_Unlock+0x40>)
 8000bc8:	691b      	ldr	r3, [r3, #16]
 8000bca:	2280      	movs	r2, #128	@ 0x80
 8000bcc:	4013      	ands	r3, r2
 8000bce:	d002      	beq.n	8000bd6 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8000bd0:	1dfb      	adds	r3, r7, #7
 8000bd2:	2201      	movs	r2, #1
 8000bd4:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8000bd6:	1dfb      	adds	r3, r7, #7
 8000bd8:	781b      	ldrb	r3, [r3, #0]
}
 8000bda:	0018      	movs	r0, r3
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	b002      	add	sp, #8
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	46c0      	nop			@ (mov r8, r8)
 8000be4:	40022000 	.word	0x40022000
 8000be8:	45670123 	.word	0x45670123
 8000bec:	cdef89ab 	.word	0xcdef89ab

08000bf0 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000bf4:	4b04      	ldr	r3, [pc, #16]	@ (8000c08 <HAL_FLASH_Lock+0x18>)
 8000bf6:	691a      	ldr	r2, [r3, #16]
 8000bf8:	4b03      	ldr	r3, [pc, #12]	@ (8000c08 <HAL_FLASH_Lock+0x18>)
 8000bfa:	2180      	movs	r1, #128	@ 0x80
 8000bfc:	430a      	orrs	r2, r1
 8000bfe:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	0018      	movs	r0, r3
 8000c04:	46bd      	mov	sp, r7
 8000c06:	bd80      	pop	{r7, pc}
 8000c08:	40022000 	.word	0x40022000

08000c0c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8000c14:	f7ff fe3c 	bl	8000890 <HAL_GetTick>
 8000c18:	0003      	movs	r3, r0
 8000c1a:	60fb      	str	r3, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000c1c:	e00f      	b.n	8000c3e <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	3301      	adds	r3, #1
 8000c22:	d00c      	beq.n	8000c3e <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d007      	beq.n	8000c3a <FLASH_WaitForLastOperation+0x2e>
 8000c2a:	f7ff fe31 	bl	8000890 <HAL_GetTick>
 8000c2e:	0002      	movs	r2, r0
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	1ad3      	subs	r3, r2, r3
 8000c34:	687a      	ldr	r2, [r7, #4]
 8000c36:	429a      	cmp	r2, r3
 8000c38:	d201      	bcs.n	8000c3e <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8000c3a:	2303      	movs	r3, #3
 8000c3c:	e01f      	b.n	8000c7e <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000c3e:	4b12      	ldr	r3, [pc, #72]	@ (8000c88 <FLASH_WaitForLastOperation+0x7c>)
 8000c40:	68db      	ldr	r3, [r3, #12]
 8000c42:	2201      	movs	r2, #1
 8000c44:	4013      	ands	r3, r2
 8000c46:	2b01      	cmp	r3, #1
 8000c48:	d0e9      	beq.n	8000c1e <FLASH_WaitForLastOperation+0x12>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c88 <FLASH_WaitForLastOperation+0x7c>)
 8000c4c:	68db      	ldr	r3, [r3, #12]
 8000c4e:	2220      	movs	r2, #32
 8000c50:	4013      	ands	r3, r2
 8000c52:	2b20      	cmp	r3, #32
 8000c54:	d102      	bne.n	8000c5c <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000c56:	4b0c      	ldr	r3, [pc, #48]	@ (8000c88 <FLASH_WaitForLastOperation+0x7c>)
 8000c58:	2220      	movs	r2, #32
 8000c5a:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	@ (8000c88 <FLASH_WaitForLastOperation+0x7c>)
 8000c5e:	68db      	ldr	r3, [r3, #12]
 8000c60:	2210      	movs	r2, #16
 8000c62:	4013      	ands	r3, r2
 8000c64:	2b10      	cmp	r3, #16
 8000c66:	d005      	beq.n	8000c74 <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000c68:	4b07      	ldr	r3, [pc, #28]	@ (8000c88 <FLASH_WaitForLastOperation+0x7c>)
 8000c6a:	68db      	ldr	r3, [r3, #12]
 8000c6c:	2204      	movs	r2, #4
 8000c6e:	4013      	ands	r3, r2
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000c70:	2b04      	cmp	r3, #4
 8000c72:	d103      	bne.n	8000c7c <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8000c74:	f000 f80a 	bl	8000c8c <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	e000      	b.n	8000c7e <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 8000c7c:	2300      	movs	r3, #0
}
 8000c7e:	0018      	movs	r0, r3
 8000c80:	46bd      	mov	sp, r7
 8000c82:	b004      	add	sp, #16
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	46c0      	nop			@ (mov r8, r8)
 8000c88:	40022000 	.word	0x40022000

08000c8c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8000c92:	2300      	movs	r3, #0
 8000c94:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000c96:	4b13      	ldr	r3, [pc, #76]	@ (8000ce4 <FLASH_SetErrorCode+0x58>)
 8000c98:	68db      	ldr	r3, [r3, #12]
 8000c9a:	2210      	movs	r2, #16
 8000c9c:	4013      	ands	r3, r2
 8000c9e:	2b10      	cmp	r3, #16
 8000ca0:	d109      	bne.n	8000cb6 <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000ca2:	4b11      	ldr	r3, [pc, #68]	@ (8000ce8 <FLASH_SetErrorCode+0x5c>)
 8000ca4:	69db      	ldr	r3, [r3, #28]
 8000ca6:	2202      	movs	r2, #2
 8000ca8:	431a      	orrs	r2, r3
 8000caa:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce8 <FLASH_SetErrorCode+0x5c>)
 8000cac:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_WRPERR;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	2210      	movs	r2, #16
 8000cb2:	4313      	orrs	r3, r2
 8000cb4:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ce4 <FLASH_SetErrorCode+0x58>)
 8000cb8:	68db      	ldr	r3, [r3, #12]
 8000cba:	2204      	movs	r2, #4
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	2b04      	cmp	r3, #4
 8000cc0:	d109      	bne.n	8000cd6 <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000cc2:	4b09      	ldr	r3, [pc, #36]	@ (8000ce8 <FLASH_SetErrorCode+0x5c>)
 8000cc4:	69db      	ldr	r3, [r3, #28]
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	431a      	orrs	r2, r3
 8000cca:	4b07      	ldr	r3, [pc, #28]	@ (8000ce8 <FLASH_SetErrorCode+0x5c>)
 8000ccc:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_PGERR;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2204      	movs	r2, #4
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000cd6:	4b03      	ldr	r3, [pc, #12]	@ (8000ce4 <FLASH_SetErrorCode+0x58>)
 8000cd8:	687a      	ldr	r2, [r7, #4]
 8000cda:	60da      	str	r2, [r3, #12]
}  
 8000cdc:	46c0      	nop			@ (mov r8, r8)
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	b002      	add	sp, #8
 8000ce2:	bd80      	pop	{r7, pc}
 8000ce4:	40022000 	.word	0x40022000
 8000ce8:	20000350 	.word	0x20000350

08000cec <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8000cec:	b5b0      	push	{r4, r5, r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000cf6:	230f      	movs	r3, #15
 8000cf8:	18fb      	adds	r3, r7, r3
 8000cfa:	2201      	movs	r2, #1
 8000cfc:	701a      	strb	r2, [r3, #0]
  uint32_t address = 0U;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000d02:	4b32      	ldr	r3, [pc, #200]	@ (8000dcc <HAL_FLASHEx_Erase+0xe0>)
 8000d04:	7e1b      	ldrb	r3, [r3, #24]
 8000d06:	2b01      	cmp	r3, #1
 8000d08:	d101      	bne.n	8000d0e <HAL_FLASHEx_Erase+0x22>
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	e05a      	b.n	8000dc4 <HAL_FLASHEx_Erase+0xd8>
 8000d0e:	4b2f      	ldr	r3, [pc, #188]	@ (8000dcc <HAL_FLASHEx_Erase+0xe0>)
 8000d10:	2201      	movs	r2, #1
 8000d12:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d116      	bne.n	8000d4a <HAL_FLASHEx_Erase+0x5e>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000d1c:	4b2c      	ldr	r3, [pc, #176]	@ (8000dd0 <HAL_FLASHEx_Erase+0xe4>)
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f7ff ff74 	bl	8000c0c <FLASH_WaitForLastOperation>
 8000d24:	1e03      	subs	r3, r0, #0
 8000d26:	d147      	bne.n	8000db8 <HAL_FLASHEx_Erase+0xcc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 8000d28:	f000 f856 	bl	8000dd8 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000d2c:	230f      	movs	r3, #15
 8000d2e:	18fc      	adds	r4, r7, r3
 8000d30:	4b27      	ldr	r3, [pc, #156]	@ (8000dd0 <HAL_FLASHEx_Erase+0xe4>)
 8000d32:	0018      	movs	r0, r3
 8000d34:	f7ff ff6a 	bl	8000c0c <FLASH_WaitForLastOperation>
 8000d38:	0003      	movs	r3, r0
 8000d3a:	7023      	strb	r3, [r4, #0]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8000d3c:	4b25      	ldr	r3, [pc, #148]	@ (8000dd4 <HAL_FLASHEx_Erase+0xe8>)
 8000d3e:	691a      	ldr	r2, [r3, #16]
 8000d40:	4b24      	ldr	r3, [pc, #144]	@ (8000dd4 <HAL_FLASHEx_Erase+0xe8>)
 8000d42:	2104      	movs	r1, #4
 8000d44:	438a      	bics	r2, r1
 8000d46:	611a      	str	r2, [r3, #16]
 8000d48:	e036      	b.n	8000db8 <HAL_FLASHEx_Erase+0xcc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000d4a:	4b21      	ldr	r3, [pc, #132]	@ (8000dd0 <HAL_FLASHEx_Erase+0xe4>)
 8000d4c:	0018      	movs	r0, r3
 8000d4e:	f7ff ff5d 	bl	8000c0c <FLASH_WaitForLastOperation>
 8000d52:	1e03      	subs	r3, r0, #0
 8000d54:	d130      	bne.n	8000db8 <HAL_FLASHEx_Erase+0xcc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	2201      	movs	r2, #1
 8000d5a:	4252      	negs	r2, r2
 8000d5c:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	60bb      	str	r3, [r7, #8]
 8000d64:	e01f      	b.n	8000da6 <HAL_FLASHEx_Erase+0xba>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	0018      	movs	r0, r3
 8000d6a:	f000 f84d 	bl	8000e08 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000d6e:	250f      	movs	r5, #15
 8000d70:	197c      	adds	r4, r7, r5
 8000d72:	4b17      	ldr	r3, [pc, #92]	@ (8000dd0 <HAL_FLASHEx_Erase+0xe4>)
 8000d74:	0018      	movs	r0, r3
 8000d76:	f7ff ff49 	bl	8000c0c <FLASH_WaitForLastOperation>
 8000d7a:	0003      	movs	r3, r0
 8000d7c:	7023      	strb	r3, [r4, #0]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8000d7e:	4b15      	ldr	r3, [pc, #84]	@ (8000dd4 <HAL_FLASHEx_Erase+0xe8>)
 8000d80:	691a      	ldr	r2, [r3, #16]
 8000d82:	4b14      	ldr	r3, [pc, #80]	@ (8000dd4 <HAL_FLASHEx_Erase+0xe8>)
 8000d84:	2102      	movs	r1, #2
 8000d86:	438a      	bics	r2, r1
 8000d88:	611a      	str	r2, [r3, #16]
          
          if (status != HAL_OK)
 8000d8a:	197b      	adds	r3, r7, r5
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d003      	beq.n	8000d9a <HAL_FLASHEx_Erase+0xae>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8000d92:	683b      	ldr	r3, [r7, #0]
 8000d94:	68ba      	ldr	r2, [r7, #8]
 8000d96:	601a      	str	r2, [r3, #0]
            break;
 8000d98:	e00e      	b.n	8000db8 <HAL_FLASHEx_Erase+0xcc>
            address += FLASH_PAGE_SIZE)
 8000d9a:	68bb      	ldr	r3, [r7, #8]
 8000d9c:	2280      	movs	r2, #128	@ 0x80
 8000d9e:	00d2      	lsls	r2, r2, #3
 8000da0:	4694      	mov	ip, r2
 8000da2:	4463      	add	r3, ip
 8000da4:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	689b      	ldr	r3, [r3, #8]
 8000daa:	029a      	lsls	r2, r3, #10
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	18d3      	adds	r3, r2, r3
 8000db2:	68ba      	ldr	r2, [r7, #8]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	d3d6      	bcc.n	8000d66 <HAL_FLASHEx_Erase+0x7a>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000db8:	4b04      	ldr	r3, [pc, #16]	@ (8000dcc <HAL_FLASHEx_Erase+0xe0>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	761a      	strb	r2, [r3, #24]

  return status;
 8000dbe:	230f      	movs	r3, #15
 8000dc0:	18fb      	adds	r3, r7, r3
 8000dc2:	781b      	ldrb	r3, [r3, #0]
}
 8000dc4:	0018      	movs	r0, r3
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	b004      	add	sp, #16
 8000dca:	bdb0      	pop	{r4, r5, r7, pc}
 8000dcc:	20000350 	.word	0x20000350
 8000dd0:	0000c350 	.word	0x0000c350
 8000dd4:	40022000 	.word	0x40022000

08000dd8 <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000ddc:	4b08      	ldr	r3, [pc, #32]	@ (8000e00 <FLASH_MassErase+0x28>)
 8000dde:	2200      	movs	r2, #0
 8000de0:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000de2:	4b08      	ldr	r3, [pc, #32]	@ (8000e04 <FLASH_MassErase+0x2c>)
 8000de4:	691a      	ldr	r2, [r3, #16]
 8000de6:	4b07      	ldr	r3, [pc, #28]	@ (8000e04 <FLASH_MassErase+0x2c>)
 8000de8:	2104      	movs	r1, #4
 8000dea:	430a      	orrs	r2, r1
 8000dec:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000dee:	4b05      	ldr	r3, [pc, #20]	@ (8000e04 <FLASH_MassErase+0x2c>)
 8000df0:	691a      	ldr	r2, [r3, #16]
 8000df2:	4b04      	ldr	r3, [pc, #16]	@ (8000e04 <FLASH_MassErase+0x2c>)
 8000df4:	2140      	movs	r1, #64	@ 0x40
 8000df6:	430a      	orrs	r2, r1
 8000df8:	611a      	str	r2, [r3, #16]
}
 8000dfa:	46c0      	nop			@ (mov r8, r8)
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	20000350 	.word	0x20000350
 8000e04:	40022000 	.word	0x40022000

08000e08 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000e10:	4b0a      	ldr	r3, [pc, #40]	@ (8000e3c <FLASH_PageErase+0x34>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000e16:	4b0a      	ldr	r3, [pc, #40]	@ (8000e40 <FLASH_PageErase+0x38>)
 8000e18:	691a      	ldr	r2, [r3, #16]
 8000e1a:	4b09      	ldr	r3, [pc, #36]	@ (8000e40 <FLASH_PageErase+0x38>)
 8000e1c:	2102      	movs	r1, #2
 8000e1e:	430a      	orrs	r2, r1
 8000e20:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8000e22:	4b07      	ldr	r3, [pc, #28]	@ (8000e40 <FLASH_PageErase+0x38>)
 8000e24:	687a      	ldr	r2, [r7, #4]
 8000e26:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000e28:	4b05      	ldr	r3, [pc, #20]	@ (8000e40 <FLASH_PageErase+0x38>)
 8000e2a:	691a      	ldr	r2, [r3, #16]
 8000e2c:	4b04      	ldr	r3, [pc, #16]	@ (8000e40 <FLASH_PageErase+0x38>)
 8000e2e:	2140      	movs	r1, #64	@ 0x40
 8000e30:	430a      	orrs	r2, r1
 8000e32:	611a      	str	r2, [r3, #16]
}
 8000e34:	46c0      	nop			@ (mov r8, r8)
 8000e36:	46bd      	mov	sp, r7
 8000e38:	b002      	add	sp, #8
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	20000350 	.word	0x20000350
 8000e40:	40022000 	.word	0x40022000

08000e44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b086      	sub	sp, #24
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
 8000e4c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e52:	e14f      	b.n	80010f4 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	2101      	movs	r1, #1
 8000e5a:	697a      	ldr	r2, [r7, #20]
 8000e5c:	4091      	lsls	r1, r2
 8000e5e:	000a      	movs	r2, r1
 8000e60:	4013      	ands	r3, r2
 8000e62:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d100      	bne.n	8000e6c <HAL_GPIO_Init+0x28>
 8000e6a:	e140      	b.n	80010ee <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	2203      	movs	r2, #3
 8000e72:	4013      	ands	r3, r2
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d005      	beq.n	8000e84 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	685b      	ldr	r3, [r3, #4]
 8000e7c:	2203      	movs	r2, #3
 8000e7e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000e80:	2b02      	cmp	r3, #2
 8000e82:	d130      	bne.n	8000ee6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	689b      	ldr	r3, [r3, #8]
 8000e88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	005b      	lsls	r3, r3, #1
 8000e8e:	2203      	movs	r2, #3
 8000e90:	409a      	lsls	r2, r3
 8000e92:	0013      	movs	r3, r2
 8000e94:	43da      	mvns	r2, r3
 8000e96:	693b      	ldr	r3, [r7, #16]
 8000e98:	4013      	ands	r3, r2
 8000e9a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	68da      	ldr	r2, [r3, #12]
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	005b      	lsls	r3, r3, #1
 8000ea4:	409a      	lsls	r2, r3
 8000ea6:	0013      	movs	r3, r2
 8000ea8:	693a      	ldr	r2, [r7, #16]
 8000eaa:	4313      	orrs	r3, r2
 8000eac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	693a      	ldr	r2, [r7, #16]
 8000eb2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000eba:	2201      	movs	r2, #1
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	409a      	lsls	r2, r3
 8000ec0:	0013      	movs	r3, r2
 8000ec2:	43da      	mvns	r2, r3
 8000ec4:	693b      	ldr	r3, [r7, #16]
 8000ec6:	4013      	ands	r3, r2
 8000ec8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	091b      	lsrs	r3, r3, #4
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	401a      	ands	r2, r3
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	409a      	lsls	r2, r3
 8000ed8:	0013      	movs	r3, r2
 8000eda:	693a      	ldr	r2, [r7, #16]
 8000edc:	4313      	orrs	r3, r2
 8000ede:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	693a      	ldr	r2, [r7, #16]
 8000ee4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	2203      	movs	r2, #3
 8000eec:	4013      	ands	r3, r2
 8000eee:	2b03      	cmp	r3, #3
 8000ef0:	d017      	beq.n	8000f22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	68db      	ldr	r3, [r3, #12]
 8000ef6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	005b      	lsls	r3, r3, #1
 8000efc:	2203      	movs	r2, #3
 8000efe:	409a      	lsls	r2, r3
 8000f00:	0013      	movs	r3, r2
 8000f02:	43da      	mvns	r2, r3
 8000f04:	693b      	ldr	r3, [r7, #16]
 8000f06:	4013      	ands	r3, r2
 8000f08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f0a:	683b      	ldr	r3, [r7, #0]
 8000f0c:	689a      	ldr	r2, [r3, #8]
 8000f0e:	697b      	ldr	r3, [r7, #20]
 8000f10:	005b      	lsls	r3, r3, #1
 8000f12:	409a      	lsls	r2, r3
 8000f14:	0013      	movs	r3, r2
 8000f16:	693a      	ldr	r2, [r7, #16]
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	693a      	ldr	r2, [r7, #16]
 8000f20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f22:	683b      	ldr	r3, [r7, #0]
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	2203      	movs	r2, #3
 8000f28:	4013      	ands	r3, r2
 8000f2a:	2b02      	cmp	r3, #2
 8000f2c:	d123      	bne.n	8000f76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	08da      	lsrs	r2, r3, #3
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	3208      	adds	r2, #8
 8000f36:	0092      	lsls	r2, r2, #2
 8000f38:	58d3      	ldr	r3, [r2, r3]
 8000f3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	2207      	movs	r2, #7
 8000f40:	4013      	ands	r3, r2
 8000f42:	009b      	lsls	r3, r3, #2
 8000f44:	220f      	movs	r2, #15
 8000f46:	409a      	lsls	r2, r3
 8000f48:	0013      	movs	r3, r2
 8000f4a:	43da      	mvns	r2, r3
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	4013      	ands	r3, r2
 8000f50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	691a      	ldr	r2, [r3, #16]
 8000f56:	697b      	ldr	r3, [r7, #20]
 8000f58:	2107      	movs	r1, #7
 8000f5a:	400b      	ands	r3, r1
 8000f5c:	009b      	lsls	r3, r3, #2
 8000f5e:	409a      	lsls	r2, r3
 8000f60:	0013      	movs	r3, r2
 8000f62:	693a      	ldr	r2, [r7, #16]
 8000f64:	4313      	orrs	r3, r2
 8000f66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	08da      	lsrs	r2, r3, #3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	3208      	adds	r2, #8
 8000f70:	0092      	lsls	r2, r2, #2
 8000f72:	6939      	ldr	r1, [r7, #16]
 8000f74:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	005b      	lsls	r3, r3, #1
 8000f80:	2203      	movs	r2, #3
 8000f82:	409a      	lsls	r2, r3
 8000f84:	0013      	movs	r3, r2
 8000f86:	43da      	mvns	r2, r3
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	2203      	movs	r2, #3
 8000f94:	401a      	ands	r2, r3
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	005b      	lsls	r3, r3, #1
 8000f9a:	409a      	lsls	r2, r3
 8000f9c:	0013      	movs	r3, r2
 8000f9e:	693a      	ldr	r2, [r7, #16]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	693a      	ldr	r2, [r7, #16]
 8000fa8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685a      	ldr	r2, [r3, #4]
 8000fae:	23c0      	movs	r3, #192	@ 0xc0
 8000fb0:	029b      	lsls	r3, r3, #10
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	d100      	bne.n	8000fb8 <HAL_GPIO_Init+0x174>
 8000fb6:	e09a      	b.n	80010ee <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fb8:	4b54      	ldr	r3, [pc, #336]	@ (800110c <HAL_GPIO_Init+0x2c8>)
 8000fba:	699a      	ldr	r2, [r3, #24]
 8000fbc:	4b53      	ldr	r3, [pc, #332]	@ (800110c <HAL_GPIO_Init+0x2c8>)
 8000fbe:	2101      	movs	r1, #1
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	619a      	str	r2, [r3, #24]
 8000fc4:	4b51      	ldr	r3, [pc, #324]	@ (800110c <HAL_GPIO_Init+0x2c8>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	2201      	movs	r2, #1
 8000fca:	4013      	ands	r3, r2
 8000fcc:	60bb      	str	r3, [r7, #8]
 8000fce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000fd0:	4a4f      	ldr	r2, [pc, #316]	@ (8001110 <HAL_GPIO_Init+0x2cc>)
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	089b      	lsrs	r3, r3, #2
 8000fd6:	3302      	adds	r3, #2
 8000fd8:	009b      	lsls	r3, r3, #2
 8000fda:	589b      	ldr	r3, [r3, r2]
 8000fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	2203      	movs	r2, #3
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	220f      	movs	r2, #15
 8000fe8:	409a      	lsls	r2, r3
 8000fea:	0013      	movs	r3, r2
 8000fec:	43da      	mvns	r2, r3
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	4013      	ands	r3, r2
 8000ff2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000ff4:	687a      	ldr	r2, [r7, #4]
 8000ff6:	2390      	movs	r3, #144	@ 0x90
 8000ff8:	05db      	lsls	r3, r3, #23
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	d013      	beq.n	8001026 <HAL_GPIO_Init+0x1e2>
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a44      	ldr	r2, [pc, #272]	@ (8001114 <HAL_GPIO_Init+0x2d0>)
 8001002:	4293      	cmp	r3, r2
 8001004:	d00d      	beq.n	8001022 <HAL_GPIO_Init+0x1de>
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	4a43      	ldr	r2, [pc, #268]	@ (8001118 <HAL_GPIO_Init+0x2d4>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d007      	beq.n	800101e <HAL_GPIO_Init+0x1da>
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	4a42      	ldr	r2, [pc, #264]	@ (800111c <HAL_GPIO_Init+0x2d8>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d101      	bne.n	800101a <HAL_GPIO_Init+0x1d6>
 8001016:	2303      	movs	r3, #3
 8001018:	e006      	b.n	8001028 <HAL_GPIO_Init+0x1e4>
 800101a:	2305      	movs	r3, #5
 800101c:	e004      	b.n	8001028 <HAL_GPIO_Init+0x1e4>
 800101e:	2302      	movs	r3, #2
 8001020:	e002      	b.n	8001028 <HAL_GPIO_Init+0x1e4>
 8001022:	2301      	movs	r3, #1
 8001024:	e000      	b.n	8001028 <HAL_GPIO_Init+0x1e4>
 8001026:	2300      	movs	r3, #0
 8001028:	697a      	ldr	r2, [r7, #20]
 800102a:	2103      	movs	r1, #3
 800102c:	400a      	ands	r2, r1
 800102e:	0092      	lsls	r2, r2, #2
 8001030:	4093      	lsls	r3, r2
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	4313      	orrs	r3, r2
 8001036:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001038:	4935      	ldr	r1, [pc, #212]	@ (8001110 <HAL_GPIO_Init+0x2cc>)
 800103a:	697b      	ldr	r3, [r7, #20]
 800103c:	089b      	lsrs	r3, r3, #2
 800103e:	3302      	adds	r3, #2
 8001040:	009b      	lsls	r3, r3, #2
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001046:	4b36      	ldr	r3, [pc, #216]	@ (8001120 <HAL_GPIO_Init+0x2dc>)
 8001048:	689b      	ldr	r3, [r3, #8]
 800104a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	43da      	mvns	r2, r3
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	4013      	ands	r3, r2
 8001054:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	685a      	ldr	r2, [r3, #4]
 800105a:	2380      	movs	r3, #128	@ 0x80
 800105c:	035b      	lsls	r3, r3, #13
 800105e:	4013      	ands	r3, r2
 8001060:	d003      	beq.n	800106a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8001062:	693a      	ldr	r2, [r7, #16]
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	4313      	orrs	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800106a:	4b2d      	ldr	r3, [pc, #180]	@ (8001120 <HAL_GPIO_Init+0x2dc>)
 800106c:	693a      	ldr	r2, [r7, #16]
 800106e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001070:	4b2b      	ldr	r3, [pc, #172]	@ (8001120 <HAL_GPIO_Init+0x2dc>)
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	43da      	mvns	r2, r3
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	4013      	ands	r3, r2
 800107e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685a      	ldr	r2, [r3, #4]
 8001084:	2380      	movs	r3, #128	@ 0x80
 8001086:	039b      	lsls	r3, r3, #14
 8001088:	4013      	ands	r3, r2
 800108a:	d003      	beq.n	8001094 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800108c:	693a      	ldr	r2, [r7, #16]
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	4313      	orrs	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001094:	4b22      	ldr	r3, [pc, #136]	@ (8001120 <HAL_GPIO_Init+0x2dc>)
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800109a:	4b21      	ldr	r3, [pc, #132]	@ (8001120 <HAL_GPIO_Init+0x2dc>)
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	43da      	mvns	r2, r3
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	4013      	ands	r3, r2
 80010a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	685a      	ldr	r2, [r3, #4]
 80010ae:	2380      	movs	r3, #128	@ 0x80
 80010b0:	029b      	lsls	r3, r3, #10
 80010b2:	4013      	ands	r3, r2
 80010b4:	d003      	beq.n	80010be <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	4313      	orrs	r3, r2
 80010bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80010be:	4b18      	ldr	r3, [pc, #96]	@ (8001120 <HAL_GPIO_Init+0x2dc>)
 80010c0:	693a      	ldr	r2, [r7, #16]
 80010c2:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80010c4:	4b16      	ldr	r3, [pc, #88]	@ (8001120 <HAL_GPIO_Init+0x2dc>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	43da      	mvns	r2, r3
 80010ce:	693b      	ldr	r3, [r7, #16]
 80010d0:	4013      	ands	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	685a      	ldr	r2, [r3, #4]
 80010d8:	2380      	movs	r3, #128	@ 0x80
 80010da:	025b      	lsls	r3, r3, #9
 80010dc:	4013      	ands	r3, r2
 80010de:	d003      	beq.n	80010e8 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	4313      	orrs	r3, r2
 80010e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80010e8:	4b0d      	ldr	r3, [pc, #52]	@ (8001120 <HAL_GPIO_Init+0x2dc>)
 80010ea:	693a      	ldr	r2, [r7, #16]
 80010ec:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80010ee:	697b      	ldr	r3, [r7, #20]
 80010f0:	3301      	adds	r3, #1
 80010f2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	40da      	lsrs	r2, r3
 80010fc:	1e13      	subs	r3, r2, #0
 80010fe:	d000      	beq.n	8001102 <HAL_GPIO_Init+0x2be>
 8001100:	e6a8      	b.n	8000e54 <HAL_GPIO_Init+0x10>
  } 
}
 8001102:	46c0      	nop			@ (mov r8, r8)
 8001104:	46c0      	nop			@ (mov r8, r8)
 8001106:	46bd      	mov	sp, r7
 8001108:	b006      	add	sp, #24
 800110a:	bd80      	pop	{r7, pc}
 800110c:	40021000 	.word	0x40021000
 8001110:	40010000 	.word	0x40010000
 8001114:	48000400 	.word	0x48000400
 8001118:	48000800 	.word	0x48000800
 800111c:	48000c00 	.word	0x48000c00
 8001120:	40010400 	.word	0x40010400

08001124 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b088      	sub	sp, #32
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d101      	bne.n	8001136 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e301      	b.n	800173a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2201      	movs	r2, #1
 800113c:	4013      	ands	r3, r2
 800113e:	d100      	bne.n	8001142 <HAL_RCC_OscConfig+0x1e>
 8001140:	e08d      	b.n	800125e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001142:	4bc3      	ldr	r3, [pc, #780]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	220c      	movs	r2, #12
 8001148:	4013      	ands	r3, r2
 800114a:	2b04      	cmp	r3, #4
 800114c:	d00e      	beq.n	800116c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800114e:	4bc0      	ldr	r3, [pc, #768]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	220c      	movs	r2, #12
 8001154:	4013      	ands	r3, r2
 8001156:	2b08      	cmp	r3, #8
 8001158:	d116      	bne.n	8001188 <HAL_RCC_OscConfig+0x64>
 800115a:	4bbd      	ldr	r3, [pc, #756]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 800115c:	685a      	ldr	r2, [r3, #4]
 800115e:	2380      	movs	r3, #128	@ 0x80
 8001160:	025b      	lsls	r3, r3, #9
 8001162:	401a      	ands	r2, r3
 8001164:	2380      	movs	r3, #128	@ 0x80
 8001166:	025b      	lsls	r3, r3, #9
 8001168:	429a      	cmp	r2, r3
 800116a:	d10d      	bne.n	8001188 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800116c:	4bb8      	ldr	r3, [pc, #736]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	2380      	movs	r3, #128	@ 0x80
 8001172:	029b      	lsls	r3, r3, #10
 8001174:	4013      	ands	r3, r2
 8001176:	d100      	bne.n	800117a <HAL_RCC_OscConfig+0x56>
 8001178:	e070      	b.n	800125c <HAL_RCC_OscConfig+0x138>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d000      	beq.n	8001184 <HAL_RCC_OscConfig+0x60>
 8001182:	e06b      	b.n	800125c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001184:	2301      	movs	r3, #1
 8001186:	e2d8      	b.n	800173a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	2b01      	cmp	r3, #1
 800118e:	d107      	bne.n	80011a0 <HAL_RCC_OscConfig+0x7c>
 8001190:	4baf      	ldr	r3, [pc, #700]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	4bae      	ldr	r3, [pc, #696]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001196:	2180      	movs	r1, #128	@ 0x80
 8001198:	0249      	lsls	r1, r1, #9
 800119a:	430a      	orrs	r2, r1
 800119c:	601a      	str	r2, [r3, #0]
 800119e:	e02f      	b.n	8001200 <HAL_RCC_OscConfig+0xdc>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d10c      	bne.n	80011c2 <HAL_RCC_OscConfig+0x9e>
 80011a8:	4ba9      	ldr	r3, [pc, #676]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80011aa:	681a      	ldr	r2, [r3, #0]
 80011ac:	4ba8      	ldr	r3, [pc, #672]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80011ae:	49a9      	ldr	r1, [pc, #676]	@ (8001454 <HAL_RCC_OscConfig+0x330>)
 80011b0:	400a      	ands	r2, r1
 80011b2:	601a      	str	r2, [r3, #0]
 80011b4:	4ba6      	ldr	r3, [pc, #664]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4ba5      	ldr	r3, [pc, #660]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80011ba:	49a7      	ldr	r1, [pc, #668]	@ (8001458 <HAL_RCC_OscConfig+0x334>)
 80011bc:	400a      	ands	r2, r1
 80011be:	601a      	str	r2, [r3, #0]
 80011c0:	e01e      	b.n	8001200 <HAL_RCC_OscConfig+0xdc>
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	2b05      	cmp	r3, #5
 80011c8:	d10e      	bne.n	80011e8 <HAL_RCC_OscConfig+0xc4>
 80011ca:	4ba1      	ldr	r3, [pc, #644]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	4ba0      	ldr	r3, [pc, #640]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80011d0:	2180      	movs	r1, #128	@ 0x80
 80011d2:	02c9      	lsls	r1, r1, #11
 80011d4:	430a      	orrs	r2, r1
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	4b9d      	ldr	r3, [pc, #628]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80011da:	681a      	ldr	r2, [r3, #0]
 80011dc:	4b9c      	ldr	r3, [pc, #624]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80011de:	2180      	movs	r1, #128	@ 0x80
 80011e0:	0249      	lsls	r1, r1, #9
 80011e2:	430a      	orrs	r2, r1
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	e00b      	b.n	8001200 <HAL_RCC_OscConfig+0xdc>
 80011e8:	4b99      	ldr	r3, [pc, #612]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80011ea:	681a      	ldr	r2, [r3, #0]
 80011ec:	4b98      	ldr	r3, [pc, #608]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80011ee:	4999      	ldr	r1, [pc, #612]	@ (8001454 <HAL_RCC_OscConfig+0x330>)
 80011f0:	400a      	ands	r2, r1
 80011f2:	601a      	str	r2, [r3, #0]
 80011f4:	4b96      	ldr	r3, [pc, #600]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	4b95      	ldr	r3, [pc, #596]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80011fa:	4997      	ldr	r1, [pc, #604]	@ (8001458 <HAL_RCC_OscConfig+0x334>)
 80011fc:	400a      	ands	r2, r1
 80011fe:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d014      	beq.n	8001232 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001208:	f7ff fb42 	bl	8000890 <HAL_GetTick>
 800120c:	0003      	movs	r3, r0
 800120e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001210:	e008      	b.n	8001224 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001212:	f7ff fb3d 	bl	8000890 <HAL_GetTick>
 8001216:	0002      	movs	r2, r0
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	1ad3      	subs	r3, r2, r3
 800121c:	2b64      	cmp	r3, #100	@ 0x64
 800121e:	d901      	bls.n	8001224 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001220:	2303      	movs	r3, #3
 8001222:	e28a      	b.n	800173a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001224:	4b8a      	ldr	r3, [pc, #552]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	2380      	movs	r3, #128	@ 0x80
 800122a:	029b      	lsls	r3, r3, #10
 800122c:	4013      	ands	r3, r2
 800122e:	d0f0      	beq.n	8001212 <HAL_RCC_OscConfig+0xee>
 8001230:	e015      	b.n	800125e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001232:	f7ff fb2d 	bl	8000890 <HAL_GetTick>
 8001236:	0003      	movs	r3, r0
 8001238:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800123a:	e008      	b.n	800124e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800123c:	f7ff fb28 	bl	8000890 <HAL_GetTick>
 8001240:	0002      	movs	r2, r0
 8001242:	69bb      	ldr	r3, [r7, #24]
 8001244:	1ad3      	subs	r3, r2, r3
 8001246:	2b64      	cmp	r3, #100	@ 0x64
 8001248:	d901      	bls.n	800124e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800124a:	2303      	movs	r3, #3
 800124c:	e275      	b.n	800173a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800124e:	4b80      	ldr	r3, [pc, #512]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001250:	681a      	ldr	r2, [r3, #0]
 8001252:	2380      	movs	r3, #128	@ 0x80
 8001254:	029b      	lsls	r3, r3, #10
 8001256:	4013      	ands	r3, r2
 8001258:	d1f0      	bne.n	800123c <HAL_RCC_OscConfig+0x118>
 800125a:	e000      	b.n	800125e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800125c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	2202      	movs	r2, #2
 8001264:	4013      	ands	r3, r2
 8001266:	d100      	bne.n	800126a <HAL_RCC_OscConfig+0x146>
 8001268:	e069      	b.n	800133e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800126a:	4b79      	ldr	r3, [pc, #484]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	220c      	movs	r2, #12
 8001270:	4013      	ands	r3, r2
 8001272:	d00b      	beq.n	800128c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001274:	4b76      	ldr	r3, [pc, #472]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	220c      	movs	r2, #12
 800127a:	4013      	ands	r3, r2
 800127c:	2b08      	cmp	r3, #8
 800127e:	d11c      	bne.n	80012ba <HAL_RCC_OscConfig+0x196>
 8001280:	4b73      	ldr	r3, [pc, #460]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001282:	685a      	ldr	r2, [r3, #4]
 8001284:	2380      	movs	r3, #128	@ 0x80
 8001286:	025b      	lsls	r3, r3, #9
 8001288:	4013      	ands	r3, r2
 800128a:	d116      	bne.n	80012ba <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800128c:	4b70      	ldr	r3, [pc, #448]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	2202      	movs	r2, #2
 8001292:	4013      	ands	r3, r2
 8001294:	d005      	beq.n	80012a2 <HAL_RCC_OscConfig+0x17e>
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	68db      	ldr	r3, [r3, #12]
 800129a:	2b01      	cmp	r3, #1
 800129c:	d001      	beq.n	80012a2 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800129e:	2301      	movs	r3, #1
 80012a0:	e24b      	b.n	800173a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012a2:	4b6b      	ldr	r3, [pc, #428]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	22f8      	movs	r2, #248	@ 0xf8
 80012a8:	4393      	bics	r3, r2
 80012aa:	0019      	movs	r1, r3
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	691b      	ldr	r3, [r3, #16]
 80012b0:	00da      	lsls	r2, r3, #3
 80012b2:	4b67      	ldr	r3, [pc, #412]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80012b4:	430a      	orrs	r2, r1
 80012b6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012b8:	e041      	b.n	800133e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	68db      	ldr	r3, [r3, #12]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d024      	beq.n	800130c <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012c2:	4b63      	ldr	r3, [pc, #396]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80012c4:	681a      	ldr	r2, [r3, #0]
 80012c6:	4b62      	ldr	r3, [pc, #392]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80012c8:	2101      	movs	r1, #1
 80012ca:	430a      	orrs	r2, r1
 80012cc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012ce:	f7ff fadf 	bl	8000890 <HAL_GetTick>
 80012d2:	0003      	movs	r3, r0
 80012d4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012d6:	e008      	b.n	80012ea <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012d8:	f7ff fada 	bl	8000890 <HAL_GetTick>
 80012dc:	0002      	movs	r2, r0
 80012de:	69bb      	ldr	r3, [r7, #24]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e227      	b.n	800173a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ea:	4b59      	ldr	r3, [pc, #356]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	2202      	movs	r2, #2
 80012f0:	4013      	ands	r3, r2
 80012f2:	d0f1      	beq.n	80012d8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012f4:	4b56      	ldr	r3, [pc, #344]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	22f8      	movs	r2, #248	@ 0xf8
 80012fa:	4393      	bics	r3, r2
 80012fc:	0019      	movs	r1, r3
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	691b      	ldr	r3, [r3, #16]
 8001302:	00da      	lsls	r2, r3, #3
 8001304:	4b52      	ldr	r3, [pc, #328]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001306:	430a      	orrs	r2, r1
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	e018      	b.n	800133e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800130c:	4b50      	ldr	r3, [pc, #320]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	4b4f      	ldr	r3, [pc, #316]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001312:	2101      	movs	r1, #1
 8001314:	438a      	bics	r2, r1
 8001316:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001318:	f7ff faba 	bl	8000890 <HAL_GetTick>
 800131c:	0003      	movs	r3, r0
 800131e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001320:	e008      	b.n	8001334 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001322:	f7ff fab5 	bl	8000890 <HAL_GetTick>
 8001326:	0002      	movs	r2, r0
 8001328:	69bb      	ldr	r3, [r7, #24]
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	2b02      	cmp	r3, #2
 800132e:	d901      	bls.n	8001334 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001330:	2303      	movs	r3, #3
 8001332:	e202      	b.n	800173a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001334:	4b46      	ldr	r3, [pc, #280]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2202      	movs	r2, #2
 800133a:	4013      	ands	r3, r2
 800133c:	d1f1      	bne.n	8001322 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	2208      	movs	r2, #8
 8001344:	4013      	ands	r3, r2
 8001346:	d036      	beq.n	80013b6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	69db      	ldr	r3, [r3, #28]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d019      	beq.n	8001384 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001350:	4b3f      	ldr	r3, [pc, #252]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001352:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001354:	4b3e      	ldr	r3, [pc, #248]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001356:	2101      	movs	r1, #1
 8001358:	430a      	orrs	r2, r1
 800135a:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800135c:	f7ff fa98 	bl	8000890 <HAL_GetTick>
 8001360:	0003      	movs	r3, r0
 8001362:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001364:	e008      	b.n	8001378 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001366:	f7ff fa93 	bl	8000890 <HAL_GetTick>
 800136a:	0002      	movs	r2, r0
 800136c:	69bb      	ldr	r3, [r7, #24]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d901      	bls.n	8001378 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e1e0      	b.n	800173a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001378:	4b35      	ldr	r3, [pc, #212]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 800137a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800137c:	2202      	movs	r2, #2
 800137e:	4013      	ands	r3, r2
 8001380:	d0f1      	beq.n	8001366 <HAL_RCC_OscConfig+0x242>
 8001382:	e018      	b.n	80013b6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001384:	4b32      	ldr	r3, [pc, #200]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001386:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001388:	4b31      	ldr	r3, [pc, #196]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 800138a:	2101      	movs	r1, #1
 800138c:	438a      	bics	r2, r1
 800138e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001390:	f7ff fa7e 	bl	8000890 <HAL_GetTick>
 8001394:	0003      	movs	r3, r0
 8001396:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001398:	e008      	b.n	80013ac <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800139a:	f7ff fa79 	bl	8000890 <HAL_GetTick>
 800139e:	0002      	movs	r2, r0
 80013a0:	69bb      	ldr	r3, [r7, #24]
 80013a2:	1ad3      	subs	r3, r2, r3
 80013a4:	2b02      	cmp	r3, #2
 80013a6:	d901      	bls.n	80013ac <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 80013a8:	2303      	movs	r3, #3
 80013aa:	e1c6      	b.n	800173a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013ac:	4b28      	ldr	r3, [pc, #160]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80013ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013b0:	2202      	movs	r2, #2
 80013b2:	4013      	ands	r3, r2
 80013b4:	d1f1      	bne.n	800139a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2204      	movs	r2, #4
 80013bc:	4013      	ands	r3, r2
 80013be:	d100      	bne.n	80013c2 <HAL_RCC_OscConfig+0x29e>
 80013c0:	e0b4      	b.n	800152c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013c2:	201f      	movs	r0, #31
 80013c4:	183b      	adds	r3, r7, r0
 80013c6:	2200      	movs	r2, #0
 80013c8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013ca:	4b21      	ldr	r3, [pc, #132]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80013cc:	69da      	ldr	r2, [r3, #28]
 80013ce:	2380      	movs	r3, #128	@ 0x80
 80013d0:	055b      	lsls	r3, r3, #21
 80013d2:	4013      	ands	r3, r2
 80013d4:	d110      	bne.n	80013f8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80013d8:	69da      	ldr	r2, [r3, #28]
 80013da:	4b1d      	ldr	r3, [pc, #116]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80013dc:	2180      	movs	r1, #128	@ 0x80
 80013de:	0549      	lsls	r1, r1, #21
 80013e0:	430a      	orrs	r2, r1
 80013e2:	61da      	str	r2, [r3, #28]
 80013e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 80013e6:	69da      	ldr	r2, [r3, #28]
 80013e8:	2380      	movs	r3, #128	@ 0x80
 80013ea:	055b      	lsls	r3, r3, #21
 80013ec:	4013      	ands	r3, r2
 80013ee:	60fb      	str	r3, [r7, #12]
 80013f0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80013f2:	183b      	adds	r3, r7, r0
 80013f4:	2201      	movs	r2, #1
 80013f6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f8:	4b18      	ldr	r3, [pc, #96]	@ (800145c <HAL_RCC_OscConfig+0x338>)
 80013fa:	681a      	ldr	r2, [r3, #0]
 80013fc:	2380      	movs	r3, #128	@ 0x80
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	4013      	ands	r3, r2
 8001402:	d11a      	bne.n	800143a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001404:	4b15      	ldr	r3, [pc, #84]	@ (800145c <HAL_RCC_OscConfig+0x338>)
 8001406:	681a      	ldr	r2, [r3, #0]
 8001408:	4b14      	ldr	r3, [pc, #80]	@ (800145c <HAL_RCC_OscConfig+0x338>)
 800140a:	2180      	movs	r1, #128	@ 0x80
 800140c:	0049      	lsls	r1, r1, #1
 800140e:	430a      	orrs	r2, r1
 8001410:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001412:	f7ff fa3d 	bl	8000890 <HAL_GetTick>
 8001416:	0003      	movs	r3, r0
 8001418:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800141a:	e008      	b.n	800142e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800141c:	f7ff fa38 	bl	8000890 <HAL_GetTick>
 8001420:	0002      	movs	r2, r0
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b64      	cmp	r3, #100	@ 0x64
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e185      	b.n	800173a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800142e:	4b0b      	ldr	r3, [pc, #44]	@ (800145c <HAL_RCC_OscConfig+0x338>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	2380      	movs	r3, #128	@ 0x80
 8001434:	005b      	lsls	r3, r3, #1
 8001436:	4013      	ands	r3, r2
 8001438:	d0f0      	beq.n	800141c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d10e      	bne.n	8001460 <HAL_RCC_OscConfig+0x33c>
 8001442:	4b03      	ldr	r3, [pc, #12]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001444:	6a1a      	ldr	r2, [r3, #32]
 8001446:	4b02      	ldr	r3, [pc, #8]	@ (8001450 <HAL_RCC_OscConfig+0x32c>)
 8001448:	2101      	movs	r1, #1
 800144a:	430a      	orrs	r2, r1
 800144c:	621a      	str	r2, [r3, #32]
 800144e:	e035      	b.n	80014bc <HAL_RCC_OscConfig+0x398>
 8001450:	40021000 	.word	0x40021000
 8001454:	fffeffff 	.word	0xfffeffff
 8001458:	fffbffff 	.word	0xfffbffff
 800145c:	40007000 	.word	0x40007000
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	2b00      	cmp	r3, #0
 8001466:	d10c      	bne.n	8001482 <HAL_RCC_OscConfig+0x35e>
 8001468:	4bb6      	ldr	r3, [pc, #728]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 800146a:	6a1a      	ldr	r2, [r3, #32]
 800146c:	4bb5      	ldr	r3, [pc, #724]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 800146e:	2101      	movs	r1, #1
 8001470:	438a      	bics	r2, r1
 8001472:	621a      	str	r2, [r3, #32]
 8001474:	4bb3      	ldr	r3, [pc, #716]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001476:	6a1a      	ldr	r2, [r3, #32]
 8001478:	4bb2      	ldr	r3, [pc, #712]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 800147a:	2104      	movs	r1, #4
 800147c:	438a      	bics	r2, r1
 800147e:	621a      	str	r2, [r3, #32]
 8001480:	e01c      	b.n	80014bc <HAL_RCC_OscConfig+0x398>
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	689b      	ldr	r3, [r3, #8]
 8001486:	2b05      	cmp	r3, #5
 8001488:	d10c      	bne.n	80014a4 <HAL_RCC_OscConfig+0x380>
 800148a:	4bae      	ldr	r3, [pc, #696]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 800148c:	6a1a      	ldr	r2, [r3, #32]
 800148e:	4bad      	ldr	r3, [pc, #692]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001490:	2104      	movs	r1, #4
 8001492:	430a      	orrs	r2, r1
 8001494:	621a      	str	r2, [r3, #32]
 8001496:	4bab      	ldr	r3, [pc, #684]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001498:	6a1a      	ldr	r2, [r3, #32]
 800149a:	4baa      	ldr	r3, [pc, #680]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 800149c:	2101      	movs	r1, #1
 800149e:	430a      	orrs	r2, r1
 80014a0:	621a      	str	r2, [r3, #32]
 80014a2:	e00b      	b.n	80014bc <HAL_RCC_OscConfig+0x398>
 80014a4:	4ba7      	ldr	r3, [pc, #668]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80014a6:	6a1a      	ldr	r2, [r3, #32]
 80014a8:	4ba6      	ldr	r3, [pc, #664]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80014aa:	2101      	movs	r1, #1
 80014ac:	438a      	bics	r2, r1
 80014ae:	621a      	str	r2, [r3, #32]
 80014b0:	4ba4      	ldr	r3, [pc, #656]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80014b2:	6a1a      	ldr	r2, [r3, #32]
 80014b4:	4ba3      	ldr	r3, [pc, #652]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80014b6:	2104      	movs	r1, #4
 80014b8:	438a      	bics	r2, r1
 80014ba:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	689b      	ldr	r3, [r3, #8]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d014      	beq.n	80014ee <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014c4:	f7ff f9e4 	bl	8000890 <HAL_GetTick>
 80014c8:	0003      	movs	r3, r0
 80014ca:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014cc:	e009      	b.n	80014e2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ce:	f7ff f9df 	bl	8000890 <HAL_GetTick>
 80014d2:	0002      	movs	r2, r0
 80014d4:	69bb      	ldr	r3, [r7, #24]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	4a9b      	ldr	r2, [pc, #620]	@ (8001748 <HAL_RCC_OscConfig+0x624>)
 80014da:	4293      	cmp	r3, r2
 80014dc:	d901      	bls.n	80014e2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80014de:	2303      	movs	r3, #3
 80014e0:	e12b      	b.n	800173a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014e2:	4b98      	ldr	r3, [pc, #608]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80014e4:	6a1b      	ldr	r3, [r3, #32]
 80014e6:	2202      	movs	r2, #2
 80014e8:	4013      	ands	r3, r2
 80014ea:	d0f0      	beq.n	80014ce <HAL_RCC_OscConfig+0x3aa>
 80014ec:	e013      	b.n	8001516 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ee:	f7ff f9cf 	bl	8000890 <HAL_GetTick>
 80014f2:	0003      	movs	r3, r0
 80014f4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014f6:	e009      	b.n	800150c <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014f8:	f7ff f9ca 	bl	8000890 <HAL_GetTick>
 80014fc:	0002      	movs	r2, r0
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	1ad3      	subs	r3, r2, r3
 8001502:	4a91      	ldr	r2, [pc, #580]	@ (8001748 <HAL_RCC_OscConfig+0x624>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d901      	bls.n	800150c <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001508:	2303      	movs	r3, #3
 800150a:	e116      	b.n	800173a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800150c:	4b8d      	ldr	r3, [pc, #564]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 800150e:	6a1b      	ldr	r3, [r3, #32]
 8001510:	2202      	movs	r2, #2
 8001512:	4013      	ands	r3, r2
 8001514:	d1f0      	bne.n	80014f8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001516:	231f      	movs	r3, #31
 8001518:	18fb      	adds	r3, r7, r3
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b01      	cmp	r3, #1
 800151e:	d105      	bne.n	800152c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001520:	4b88      	ldr	r3, [pc, #544]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001522:	69da      	ldr	r2, [r3, #28]
 8001524:	4b87      	ldr	r3, [pc, #540]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001526:	4989      	ldr	r1, [pc, #548]	@ (800174c <HAL_RCC_OscConfig+0x628>)
 8001528:	400a      	ands	r2, r1
 800152a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	2210      	movs	r2, #16
 8001532:	4013      	ands	r3, r2
 8001534:	d063      	beq.n	80015fe <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d12a      	bne.n	8001594 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800153e:	4b81      	ldr	r3, [pc, #516]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001540:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001542:	4b80      	ldr	r3, [pc, #512]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001544:	2104      	movs	r1, #4
 8001546:	430a      	orrs	r2, r1
 8001548:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800154a:	4b7e      	ldr	r3, [pc, #504]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 800154c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800154e:	4b7d      	ldr	r3, [pc, #500]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001550:	2101      	movs	r1, #1
 8001552:	430a      	orrs	r2, r1
 8001554:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001556:	f7ff f99b 	bl	8000890 <HAL_GetTick>
 800155a:	0003      	movs	r3, r0
 800155c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800155e:	e008      	b.n	8001572 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001560:	f7ff f996 	bl	8000890 <HAL_GetTick>
 8001564:	0002      	movs	r2, r0
 8001566:	69bb      	ldr	r3, [r7, #24]
 8001568:	1ad3      	subs	r3, r2, r3
 800156a:	2b02      	cmp	r3, #2
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e0e3      	b.n	800173a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001572:	4b74      	ldr	r3, [pc, #464]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001574:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001576:	2202      	movs	r2, #2
 8001578:	4013      	ands	r3, r2
 800157a:	d0f1      	beq.n	8001560 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800157c:	4b71      	ldr	r3, [pc, #452]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 800157e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001580:	22f8      	movs	r2, #248	@ 0xf8
 8001582:	4393      	bics	r3, r2
 8001584:	0019      	movs	r1, r3
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	699b      	ldr	r3, [r3, #24]
 800158a:	00da      	lsls	r2, r3, #3
 800158c:	4b6d      	ldr	r3, [pc, #436]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 800158e:	430a      	orrs	r2, r1
 8001590:	635a      	str	r2, [r3, #52]	@ 0x34
 8001592:	e034      	b.n	80015fe <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	695b      	ldr	r3, [r3, #20]
 8001598:	3305      	adds	r3, #5
 800159a:	d111      	bne.n	80015c0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800159c:	4b69      	ldr	r3, [pc, #420]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 800159e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015a0:	4b68      	ldr	r3, [pc, #416]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80015a2:	2104      	movs	r1, #4
 80015a4:	438a      	bics	r2, r1
 80015a6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80015a8:	4b66      	ldr	r3, [pc, #408]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80015aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015ac:	22f8      	movs	r2, #248	@ 0xf8
 80015ae:	4393      	bics	r3, r2
 80015b0:	0019      	movs	r1, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	699b      	ldr	r3, [r3, #24]
 80015b6:	00da      	lsls	r2, r3, #3
 80015b8:	4b62      	ldr	r3, [pc, #392]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80015ba:	430a      	orrs	r2, r1
 80015bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80015be:	e01e      	b.n	80015fe <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80015c0:	4b60      	ldr	r3, [pc, #384]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80015c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015c4:	4b5f      	ldr	r3, [pc, #380]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80015c6:	2104      	movs	r1, #4
 80015c8:	430a      	orrs	r2, r1
 80015ca:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80015cc:	4b5d      	ldr	r3, [pc, #372]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80015ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80015d0:	4b5c      	ldr	r3, [pc, #368]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80015d2:	2101      	movs	r1, #1
 80015d4:	438a      	bics	r2, r1
 80015d6:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d8:	f7ff f95a 	bl	8000890 <HAL_GetTick>
 80015dc:	0003      	movs	r3, r0
 80015de:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80015e0:	e008      	b.n	80015f4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80015e2:	f7ff f955 	bl	8000890 <HAL_GetTick>
 80015e6:	0002      	movs	r2, r0
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	2b02      	cmp	r3, #2
 80015ee:	d901      	bls.n	80015f4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 80015f0:	2303      	movs	r3, #3
 80015f2:	e0a2      	b.n	800173a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80015f4:	4b53      	ldr	r3, [pc, #332]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80015f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015f8:	2202      	movs	r2, #2
 80015fa:	4013      	ands	r3, r2
 80015fc:	d1f1      	bne.n	80015e2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	6a1b      	ldr	r3, [r3, #32]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d100      	bne.n	8001608 <HAL_RCC_OscConfig+0x4e4>
 8001606:	e097      	b.n	8001738 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001608:	4b4e      	ldr	r3, [pc, #312]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	220c      	movs	r2, #12
 800160e:	4013      	ands	r3, r2
 8001610:	2b08      	cmp	r3, #8
 8001612:	d100      	bne.n	8001616 <HAL_RCC_OscConfig+0x4f2>
 8001614:	e06b      	b.n	80016ee <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	6a1b      	ldr	r3, [r3, #32]
 800161a:	2b02      	cmp	r3, #2
 800161c:	d14c      	bne.n	80016b8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800161e:	4b49      	ldr	r3, [pc, #292]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	4b48      	ldr	r3, [pc, #288]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001624:	494a      	ldr	r1, [pc, #296]	@ (8001750 <HAL_RCC_OscConfig+0x62c>)
 8001626:	400a      	ands	r2, r1
 8001628:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800162a:	f7ff f931 	bl	8000890 <HAL_GetTick>
 800162e:	0003      	movs	r3, r0
 8001630:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001632:	e008      	b.n	8001646 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001634:	f7ff f92c 	bl	8000890 <HAL_GetTick>
 8001638:	0002      	movs	r2, r0
 800163a:	69bb      	ldr	r3, [r7, #24]
 800163c:	1ad3      	subs	r3, r2, r3
 800163e:	2b02      	cmp	r3, #2
 8001640:	d901      	bls.n	8001646 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001642:	2303      	movs	r3, #3
 8001644:	e079      	b.n	800173a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001646:	4b3f      	ldr	r3, [pc, #252]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001648:	681a      	ldr	r2, [r3, #0]
 800164a:	2380      	movs	r3, #128	@ 0x80
 800164c:	049b      	lsls	r3, r3, #18
 800164e:	4013      	ands	r3, r2
 8001650:	d1f0      	bne.n	8001634 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001652:	4b3c      	ldr	r3, [pc, #240]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001656:	220f      	movs	r2, #15
 8001658:	4393      	bics	r3, r2
 800165a:	0019      	movs	r1, r3
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001660:	4b38      	ldr	r3, [pc, #224]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001662:	430a      	orrs	r2, r1
 8001664:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001666:	4b37      	ldr	r3, [pc, #220]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	4a3a      	ldr	r2, [pc, #232]	@ (8001754 <HAL_RCC_OscConfig+0x630>)
 800166c:	4013      	ands	r3, r2
 800166e:	0019      	movs	r1, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001678:	431a      	orrs	r2, r3
 800167a:	4b32      	ldr	r3, [pc, #200]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 800167c:	430a      	orrs	r2, r1
 800167e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001680:	4b30      	ldr	r3, [pc, #192]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	4b2f      	ldr	r3, [pc, #188]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001686:	2180      	movs	r1, #128	@ 0x80
 8001688:	0449      	lsls	r1, r1, #17
 800168a:	430a      	orrs	r2, r1
 800168c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168e:	f7ff f8ff 	bl	8000890 <HAL_GetTick>
 8001692:	0003      	movs	r3, r0
 8001694:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001696:	e008      	b.n	80016aa <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001698:	f7ff f8fa 	bl	8000890 <HAL_GetTick>
 800169c:	0002      	movs	r2, r0
 800169e:	69bb      	ldr	r3, [r7, #24]
 80016a0:	1ad3      	subs	r3, r2, r3
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d901      	bls.n	80016aa <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 80016a6:	2303      	movs	r3, #3
 80016a8:	e047      	b.n	800173a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016aa:	4b26      	ldr	r3, [pc, #152]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	2380      	movs	r3, #128	@ 0x80
 80016b0:	049b      	lsls	r3, r3, #18
 80016b2:	4013      	ands	r3, r2
 80016b4:	d0f0      	beq.n	8001698 <HAL_RCC_OscConfig+0x574>
 80016b6:	e03f      	b.n	8001738 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016b8:	4b22      	ldr	r3, [pc, #136]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	4b21      	ldr	r3, [pc, #132]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80016be:	4924      	ldr	r1, [pc, #144]	@ (8001750 <HAL_RCC_OscConfig+0x62c>)
 80016c0:	400a      	ands	r2, r1
 80016c2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016c4:	f7ff f8e4 	bl	8000890 <HAL_GetTick>
 80016c8:	0003      	movs	r3, r0
 80016ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016cc:	e008      	b.n	80016e0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016ce:	f7ff f8df 	bl	8000890 <HAL_GetTick>
 80016d2:	0002      	movs	r2, r0
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d901      	bls.n	80016e0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 80016dc:	2303      	movs	r3, #3
 80016de:	e02c      	b.n	800173a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016e0:	4b18      	ldr	r3, [pc, #96]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	2380      	movs	r3, #128	@ 0x80
 80016e6:	049b      	lsls	r3, r3, #18
 80016e8:	4013      	ands	r3, r2
 80016ea:	d1f0      	bne.n	80016ce <HAL_RCC_OscConfig+0x5aa>
 80016ec:	e024      	b.n	8001738 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	6a1b      	ldr	r3, [r3, #32]
 80016f2:	2b01      	cmp	r3, #1
 80016f4:	d101      	bne.n	80016fa <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e01f      	b.n	800173a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80016fa:	4b12      	ldr	r3, [pc, #72]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001700:	4b10      	ldr	r3, [pc, #64]	@ (8001744 <HAL_RCC_OscConfig+0x620>)
 8001702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001704:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001706:	697a      	ldr	r2, [r7, #20]
 8001708:	2380      	movs	r3, #128	@ 0x80
 800170a:	025b      	lsls	r3, r3, #9
 800170c:	401a      	ands	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001712:	429a      	cmp	r2, r3
 8001714:	d10e      	bne.n	8001734 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	220f      	movs	r2, #15
 800171a:	401a      	ands	r2, r3
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001720:	429a      	cmp	r2, r3
 8001722:	d107      	bne.n	8001734 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	23f0      	movs	r3, #240	@ 0xf0
 8001728:	039b      	lsls	r3, r3, #14
 800172a:	401a      	ands	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001730:	429a      	cmp	r2, r3
 8001732:	d001      	beq.n	8001738 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e000      	b.n	800173a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001738:	2300      	movs	r3, #0
}
 800173a:	0018      	movs	r0, r3
 800173c:	46bd      	mov	sp, r7
 800173e:	b008      	add	sp, #32
 8001740:	bd80      	pop	{r7, pc}
 8001742:	46c0      	nop			@ (mov r8, r8)
 8001744:	40021000 	.word	0x40021000
 8001748:	00001388 	.word	0x00001388
 800174c:	efffffff 	.word	0xefffffff
 8001750:	feffffff 	.word	0xfeffffff
 8001754:	ffc2ffff 	.word	0xffc2ffff

08001758 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
 8001760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d101      	bne.n	800176c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001768:	2301      	movs	r3, #1
 800176a:	e0b3      	b.n	80018d4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800176c:	4b5b      	ldr	r3, [pc, #364]	@ (80018dc <HAL_RCC_ClockConfig+0x184>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	2201      	movs	r2, #1
 8001772:	4013      	ands	r3, r2
 8001774:	683a      	ldr	r2, [r7, #0]
 8001776:	429a      	cmp	r2, r3
 8001778:	d911      	bls.n	800179e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800177a:	4b58      	ldr	r3, [pc, #352]	@ (80018dc <HAL_RCC_ClockConfig+0x184>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2201      	movs	r2, #1
 8001780:	4393      	bics	r3, r2
 8001782:	0019      	movs	r1, r3
 8001784:	4b55      	ldr	r3, [pc, #340]	@ (80018dc <HAL_RCC_ClockConfig+0x184>)
 8001786:	683a      	ldr	r2, [r7, #0]
 8001788:	430a      	orrs	r2, r1
 800178a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800178c:	4b53      	ldr	r3, [pc, #332]	@ (80018dc <HAL_RCC_ClockConfig+0x184>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2201      	movs	r2, #1
 8001792:	4013      	ands	r3, r2
 8001794:	683a      	ldr	r2, [r7, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	d001      	beq.n	800179e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800179a:	2301      	movs	r3, #1
 800179c:	e09a      	b.n	80018d4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2202      	movs	r2, #2
 80017a4:	4013      	ands	r3, r2
 80017a6:	d015      	beq.n	80017d4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2204      	movs	r2, #4
 80017ae:	4013      	ands	r3, r2
 80017b0:	d006      	beq.n	80017c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80017b2:	4b4b      	ldr	r3, [pc, #300]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 80017b4:	685a      	ldr	r2, [r3, #4]
 80017b6:	4b4a      	ldr	r3, [pc, #296]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 80017b8:	21e0      	movs	r1, #224	@ 0xe0
 80017ba:	00c9      	lsls	r1, r1, #3
 80017bc:	430a      	orrs	r2, r1
 80017be:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017c0:	4b47      	ldr	r3, [pc, #284]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	22f0      	movs	r2, #240	@ 0xf0
 80017c6:	4393      	bics	r3, r2
 80017c8:	0019      	movs	r1, r3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	689a      	ldr	r2, [r3, #8]
 80017ce:	4b44      	ldr	r3, [pc, #272]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 80017d0:	430a      	orrs	r2, r1
 80017d2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	2201      	movs	r2, #1
 80017da:	4013      	ands	r3, r2
 80017dc:	d040      	beq.n	8001860 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	685b      	ldr	r3, [r3, #4]
 80017e2:	2b01      	cmp	r3, #1
 80017e4:	d107      	bne.n	80017f6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017e6:	4b3e      	ldr	r3, [pc, #248]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	2380      	movs	r3, #128	@ 0x80
 80017ec:	029b      	lsls	r3, r3, #10
 80017ee:	4013      	ands	r3, r2
 80017f0:	d114      	bne.n	800181c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80017f2:	2301      	movs	r3, #1
 80017f4:	e06e      	b.n	80018d4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d107      	bne.n	800180e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017fe:	4b38      	ldr	r3, [pc, #224]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	2380      	movs	r3, #128	@ 0x80
 8001804:	049b      	lsls	r3, r3, #18
 8001806:	4013      	ands	r3, r2
 8001808:	d108      	bne.n	800181c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e062      	b.n	80018d4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800180e:	4b34      	ldr	r3, [pc, #208]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2202      	movs	r2, #2
 8001814:	4013      	ands	r3, r2
 8001816:	d101      	bne.n	800181c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001818:	2301      	movs	r3, #1
 800181a:	e05b      	b.n	80018d4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800181c:	4b30      	ldr	r3, [pc, #192]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	2203      	movs	r2, #3
 8001822:	4393      	bics	r3, r2
 8001824:	0019      	movs	r1, r3
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685a      	ldr	r2, [r3, #4]
 800182a:	4b2d      	ldr	r3, [pc, #180]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 800182c:	430a      	orrs	r2, r1
 800182e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001830:	f7ff f82e 	bl	8000890 <HAL_GetTick>
 8001834:	0003      	movs	r3, r0
 8001836:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001838:	e009      	b.n	800184e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800183a:	f7ff f829 	bl	8000890 <HAL_GetTick>
 800183e:	0002      	movs	r2, r0
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	4a27      	ldr	r2, [pc, #156]	@ (80018e4 <HAL_RCC_ClockConfig+0x18c>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d901      	bls.n	800184e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800184a:	2303      	movs	r3, #3
 800184c:	e042      	b.n	80018d4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800184e:	4b24      	ldr	r3, [pc, #144]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	220c      	movs	r2, #12
 8001854:	401a      	ands	r2, r3
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	429a      	cmp	r2, r3
 800185e:	d1ec      	bne.n	800183a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001860:	4b1e      	ldr	r3, [pc, #120]	@ (80018dc <HAL_RCC_ClockConfig+0x184>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2201      	movs	r2, #1
 8001866:	4013      	ands	r3, r2
 8001868:	683a      	ldr	r2, [r7, #0]
 800186a:	429a      	cmp	r2, r3
 800186c:	d211      	bcs.n	8001892 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800186e:	4b1b      	ldr	r3, [pc, #108]	@ (80018dc <HAL_RCC_ClockConfig+0x184>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2201      	movs	r2, #1
 8001874:	4393      	bics	r3, r2
 8001876:	0019      	movs	r1, r3
 8001878:	4b18      	ldr	r3, [pc, #96]	@ (80018dc <HAL_RCC_ClockConfig+0x184>)
 800187a:	683a      	ldr	r2, [r7, #0]
 800187c:	430a      	orrs	r2, r1
 800187e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001880:	4b16      	ldr	r3, [pc, #88]	@ (80018dc <HAL_RCC_ClockConfig+0x184>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2201      	movs	r2, #1
 8001886:	4013      	ands	r3, r2
 8001888:	683a      	ldr	r2, [r7, #0]
 800188a:	429a      	cmp	r2, r3
 800188c:	d001      	beq.n	8001892 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800188e:	2301      	movs	r3, #1
 8001890:	e020      	b.n	80018d4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2204      	movs	r2, #4
 8001898:	4013      	ands	r3, r2
 800189a:	d009      	beq.n	80018b0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800189c:	4b10      	ldr	r3, [pc, #64]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	4a11      	ldr	r2, [pc, #68]	@ (80018e8 <HAL_RCC_ClockConfig+0x190>)
 80018a2:	4013      	ands	r3, r2
 80018a4:	0019      	movs	r1, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	68da      	ldr	r2, [r3, #12]
 80018aa:	4b0d      	ldr	r3, [pc, #52]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 80018ac:	430a      	orrs	r2, r1
 80018ae:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80018b0:	f000 f820 	bl	80018f4 <HAL_RCC_GetSysClockFreq>
 80018b4:	0001      	movs	r1, r0
 80018b6:	4b0a      	ldr	r3, [pc, #40]	@ (80018e0 <HAL_RCC_ClockConfig+0x188>)
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	091b      	lsrs	r3, r3, #4
 80018bc:	220f      	movs	r2, #15
 80018be:	4013      	ands	r3, r2
 80018c0:	4a0a      	ldr	r2, [pc, #40]	@ (80018ec <HAL_RCC_ClockConfig+0x194>)
 80018c2:	5cd3      	ldrb	r3, [r2, r3]
 80018c4:	000a      	movs	r2, r1
 80018c6:	40da      	lsrs	r2, r3
 80018c8:	4b09      	ldr	r3, [pc, #36]	@ (80018f0 <HAL_RCC_ClockConfig+0x198>)
 80018ca:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80018cc:	2003      	movs	r0, #3
 80018ce:	f7fe ff99 	bl	8000804 <HAL_InitTick>
  
  return HAL_OK;
 80018d2:	2300      	movs	r3, #0
}
 80018d4:	0018      	movs	r0, r3
 80018d6:	46bd      	mov	sp, r7
 80018d8:	b004      	add	sp, #16
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	40022000 	.word	0x40022000
 80018e0:	40021000 	.word	0x40021000
 80018e4:	00001388 	.word	0x00001388
 80018e8:	fffff8ff 	.word	0xfffff8ff
 80018ec:	08003e50 	.word	0x08003e50
 80018f0:	200000d8 	.word	0x200000d8

080018f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b086      	sub	sp, #24
 80018f8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80018fa:	2300      	movs	r3, #0
 80018fc:	60fb      	str	r3, [r7, #12]
 80018fe:	2300      	movs	r3, #0
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	2300      	movs	r3, #0
 8001904:	617b      	str	r3, [r7, #20]
 8001906:	2300      	movs	r3, #0
 8001908:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800190a:	2300      	movs	r3, #0
 800190c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800190e:	4b20      	ldr	r3, [pc, #128]	@ (8001990 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	220c      	movs	r2, #12
 8001918:	4013      	ands	r3, r2
 800191a:	2b04      	cmp	r3, #4
 800191c:	d002      	beq.n	8001924 <HAL_RCC_GetSysClockFreq+0x30>
 800191e:	2b08      	cmp	r3, #8
 8001920:	d003      	beq.n	800192a <HAL_RCC_GetSysClockFreq+0x36>
 8001922:	e02c      	b.n	800197e <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001924:	4b1b      	ldr	r3, [pc, #108]	@ (8001994 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001926:	613b      	str	r3, [r7, #16]
      break;
 8001928:	e02c      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	0c9b      	lsrs	r3, r3, #18
 800192e:	220f      	movs	r2, #15
 8001930:	4013      	ands	r3, r2
 8001932:	4a19      	ldr	r2, [pc, #100]	@ (8001998 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001934:	5cd3      	ldrb	r3, [r2, r3]
 8001936:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001938:	4b15      	ldr	r3, [pc, #84]	@ (8001990 <HAL_RCC_GetSysClockFreq+0x9c>)
 800193a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800193c:	220f      	movs	r2, #15
 800193e:	4013      	ands	r3, r2
 8001940:	4a16      	ldr	r2, [pc, #88]	@ (800199c <HAL_RCC_GetSysClockFreq+0xa8>)
 8001942:	5cd3      	ldrb	r3, [r2, r3]
 8001944:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001946:	68fa      	ldr	r2, [r7, #12]
 8001948:	2380      	movs	r3, #128	@ 0x80
 800194a:	025b      	lsls	r3, r3, #9
 800194c:	4013      	ands	r3, r2
 800194e:	d009      	beq.n	8001964 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001950:	68b9      	ldr	r1, [r7, #8]
 8001952:	4810      	ldr	r0, [pc, #64]	@ (8001994 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001954:	f7fe fbea 	bl	800012c <__udivsi3>
 8001958:	0003      	movs	r3, r0
 800195a:	001a      	movs	r2, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	4353      	muls	r3, r2
 8001960:	617b      	str	r3, [r7, #20]
 8001962:	e009      	b.n	8001978 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001964:	6879      	ldr	r1, [r7, #4]
 8001966:	000a      	movs	r2, r1
 8001968:	0152      	lsls	r2, r2, #5
 800196a:	1a52      	subs	r2, r2, r1
 800196c:	0193      	lsls	r3, r2, #6
 800196e:	1a9b      	subs	r3, r3, r2
 8001970:	00db      	lsls	r3, r3, #3
 8001972:	185b      	adds	r3, r3, r1
 8001974:	021b      	lsls	r3, r3, #8
 8001976:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	613b      	str	r3, [r7, #16]
      break;
 800197c:	e002      	b.n	8001984 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800197e:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001980:	613b      	str	r3, [r7, #16]
      break;
 8001982:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001984:	693b      	ldr	r3, [r7, #16]
}
 8001986:	0018      	movs	r0, r3
 8001988:	46bd      	mov	sp, r7
 800198a:	b006      	add	sp, #24
 800198c:	bd80      	pop	{r7, pc}
 800198e:	46c0      	nop			@ (mov r8, r8)
 8001990:	40021000 	.word	0x40021000
 8001994:	007a1200 	.word	0x007a1200
 8001998:	08003e68 	.word	0x08003e68
 800199c:	08003e78 	.word	0x08003e78

080019a0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80019a4:	4b02      	ldr	r3, [pc, #8]	@ (80019b0 <HAL_RCC_GetHCLKFreq+0x10>)
 80019a6:	681b      	ldr	r3, [r3, #0]
}
 80019a8:	0018      	movs	r0, r3
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	46c0      	nop			@ (mov r8, r8)
 80019b0:	200000d8 	.word	0x200000d8

080019b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80019b8:	f7ff fff2 	bl	80019a0 <HAL_RCC_GetHCLKFreq>
 80019bc:	0001      	movs	r1, r0
 80019be:	4b06      	ldr	r3, [pc, #24]	@ (80019d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	0a1b      	lsrs	r3, r3, #8
 80019c4:	2207      	movs	r2, #7
 80019c6:	4013      	ands	r3, r2
 80019c8:	4a04      	ldr	r2, [pc, #16]	@ (80019dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80019ca:	5cd3      	ldrb	r3, [r2, r3]
 80019cc:	40d9      	lsrs	r1, r3
 80019ce:	000b      	movs	r3, r1
}    
 80019d0:	0018      	movs	r0, r3
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	46c0      	nop			@ (mov r8, r8)
 80019d8:	40021000 	.word	0x40021000
 80019dc:	08003e60 	.word	0x08003e60

080019e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b086      	sub	sp, #24
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019e8:	2300      	movs	r3, #0
 80019ea:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80019ec:	2300      	movs	r3, #0
 80019ee:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	2380      	movs	r3, #128	@ 0x80
 80019f6:	025b      	lsls	r3, r3, #9
 80019f8:	4013      	ands	r3, r2
 80019fa:	d100      	bne.n	80019fe <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80019fc:	e08e      	b.n	8001b1c <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80019fe:	2017      	movs	r0, #23
 8001a00:	183b      	adds	r3, r7, r0
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a06:	4b57      	ldr	r3, [pc, #348]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a08:	69da      	ldr	r2, [r3, #28]
 8001a0a:	2380      	movs	r3, #128	@ 0x80
 8001a0c:	055b      	lsls	r3, r3, #21
 8001a0e:	4013      	ands	r3, r2
 8001a10:	d110      	bne.n	8001a34 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001a12:	4b54      	ldr	r3, [pc, #336]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a14:	69da      	ldr	r2, [r3, #28]
 8001a16:	4b53      	ldr	r3, [pc, #332]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a18:	2180      	movs	r1, #128	@ 0x80
 8001a1a:	0549      	lsls	r1, r1, #21
 8001a1c:	430a      	orrs	r2, r1
 8001a1e:	61da      	str	r2, [r3, #28]
 8001a20:	4b50      	ldr	r3, [pc, #320]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a22:	69da      	ldr	r2, [r3, #28]
 8001a24:	2380      	movs	r3, #128	@ 0x80
 8001a26:	055b      	lsls	r3, r3, #21
 8001a28:	4013      	ands	r3, r2
 8001a2a:	60bb      	str	r3, [r7, #8]
 8001a2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a2e:	183b      	adds	r3, r7, r0
 8001a30:	2201      	movs	r2, #1
 8001a32:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a34:	4b4c      	ldr	r3, [pc, #304]	@ (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001a36:	681a      	ldr	r2, [r3, #0]
 8001a38:	2380      	movs	r3, #128	@ 0x80
 8001a3a:	005b      	lsls	r3, r3, #1
 8001a3c:	4013      	ands	r3, r2
 8001a3e:	d11a      	bne.n	8001a76 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a40:	4b49      	ldr	r3, [pc, #292]	@ (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	4b48      	ldr	r3, [pc, #288]	@ (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001a46:	2180      	movs	r1, #128	@ 0x80
 8001a48:	0049      	lsls	r1, r1, #1
 8001a4a:	430a      	orrs	r2, r1
 8001a4c:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a4e:	f7fe ff1f 	bl	8000890 <HAL_GetTick>
 8001a52:	0003      	movs	r3, r0
 8001a54:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a56:	e008      	b.n	8001a6a <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a58:	f7fe ff1a 	bl	8000890 <HAL_GetTick>
 8001a5c:	0002      	movs	r2, r0
 8001a5e:	693b      	ldr	r3, [r7, #16]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	2b64      	cmp	r3, #100	@ 0x64
 8001a64:	d901      	bls.n	8001a6a <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001a66:	2303      	movs	r3, #3
 8001a68:	e077      	b.n	8001b5a <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6a:	4b3f      	ldr	r3, [pc, #252]	@ (8001b68 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001a6c:	681a      	ldr	r2, [r3, #0]
 8001a6e:	2380      	movs	r3, #128	@ 0x80
 8001a70:	005b      	lsls	r3, r3, #1
 8001a72:	4013      	ands	r3, r2
 8001a74:	d0f0      	beq.n	8001a58 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a76:	4b3b      	ldr	r3, [pc, #236]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a78:	6a1a      	ldr	r2, [r3, #32]
 8001a7a:	23c0      	movs	r3, #192	@ 0xc0
 8001a7c:	009b      	lsls	r3, r3, #2
 8001a7e:	4013      	ands	r3, r2
 8001a80:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d034      	beq.n	8001af2 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685a      	ldr	r2, [r3, #4]
 8001a8c:	23c0      	movs	r3, #192	@ 0xc0
 8001a8e:	009b      	lsls	r3, r3, #2
 8001a90:	4013      	ands	r3, r2
 8001a92:	68fa      	ldr	r2, [r7, #12]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d02c      	beq.n	8001af2 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a98:	4b32      	ldr	r3, [pc, #200]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001a9a:	6a1b      	ldr	r3, [r3, #32]
 8001a9c:	4a33      	ldr	r2, [pc, #204]	@ (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001aa2:	4b30      	ldr	r3, [pc, #192]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001aa4:	6a1a      	ldr	r2, [r3, #32]
 8001aa6:	4b2f      	ldr	r3, [pc, #188]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001aa8:	2180      	movs	r1, #128	@ 0x80
 8001aaa:	0249      	lsls	r1, r1, #9
 8001aac:	430a      	orrs	r2, r1
 8001aae:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ab0:	4b2c      	ldr	r3, [pc, #176]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001ab2:	6a1a      	ldr	r2, [r3, #32]
 8001ab4:	4b2b      	ldr	r3, [pc, #172]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001ab6:	492e      	ldr	r1, [pc, #184]	@ (8001b70 <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001ab8:	400a      	ands	r2, r1
 8001aba:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001abc:	4b29      	ldr	r3, [pc, #164]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001abe:	68fa      	ldr	r2, [r7, #12]
 8001ac0:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	4013      	ands	r3, r2
 8001ac8:	d013      	beq.n	8001af2 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aca:	f7fe fee1 	bl	8000890 <HAL_GetTick>
 8001ace:	0003      	movs	r3, r0
 8001ad0:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ad2:	e009      	b.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ad4:	f7fe fedc 	bl	8000890 <HAL_GetTick>
 8001ad8:	0002      	movs	r2, r0
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	4a25      	ldr	r2, [pc, #148]	@ (8001b74 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d901      	bls.n	8001ae8 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	e038      	b.n	8001b5a <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ae8:	4b1e      	ldr	r3, [pc, #120]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001aea:	6a1b      	ldr	r3, [r3, #32]
 8001aec:	2202      	movs	r2, #2
 8001aee:	4013      	ands	r3, r2
 8001af0:	d0f0      	beq.n	8001ad4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001af2:	4b1c      	ldr	r3, [pc, #112]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001af4:	6a1b      	ldr	r3, [r3, #32]
 8001af6:	4a1d      	ldr	r2, [pc, #116]	@ (8001b6c <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001af8:	4013      	ands	r3, r2
 8001afa:	0019      	movs	r1, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	685a      	ldr	r2, [r3, #4]
 8001b00:	4b18      	ldr	r3, [pc, #96]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b02:	430a      	orrs	r2, r1
 8001b04:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001b06:	2317      	movs	r3, #23
 8001b08:	18fb      	adds	r3, r7, r3
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d105      	bne.n	8001b1c <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b10:	4b14      	ldr	r3, [pc, #80]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b12:	69da      	ldr	r2, [r3, #28]
 8001b14:	4b13      	ldr	r3, [pc, #76]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b16:	4918      	ldr	r1, [pc, #96]	@ (8001b78 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8001b18:	400a      	ands	r2, r1
 8001b1a:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2201      	movs	r2, #1
 8001b22:	4013      	ands	r3, r2
 8001b24:	d009      	beq.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001b26:	4b0f      	ldr	r3, [pc, #60]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b2a:	2203      	movs	r2, #3
 8001b2c:	4393      	bics	r3, r2
 8001b2e:	0019      	movs	r1, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	689a      	ldr	r2, [r3, #8]
 8001b34:	4b0b      	ldr	r3, [pc, #44]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b36:	430a      	orrs	r2, r1
 8001b38:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	2220      	movs	r2, #32
 8001b40:	4013      	ands	r3, r2
 8001b42:	d009      	beq.n	8001b58 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b44:	4b07      	ldr	r3, [pc, #28]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b48:	2210      	movs	r2, #16
 8001b4a:	4393      	bics	r3, r2
 8001b4c:	0019      	movs	r1, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	4b04      	ldr	r3, [pc, #16]	@ (8001b64 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001b54:	430a      	orrs	r2, r1
 8001b56:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001b58:	2300      	movs	r3, #0
}
 8001b5a:	0018      	movs	r0, r3
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	b006      	add	sp, #24
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	46c0      	nop			@ (mov r8, r8)
 8001b64:	40021000 	.word	0x40021000
 8001b68:	40007000 	.word	0x40007000
 8001b6c:	fffffcff 	.word	0xfffffcff
 8001b70:	fffeffff 	.word	0xfffeffff
 8001b74:	00001388 	.word	0x00001388
 8001b78:	efffffff 	.word	0xefffffff

08001b7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b084      	sub	sp, #16
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d101      	bne.n	8001b8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e0a8      	b.n	8001ce0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d109      	bne.n	8001baa <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	685a      	ldr	r2, [r3, #4]
 8001b9a:	2382      	movs	r3, #130	@ 0x82
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	429a      	cmp	r2, r3
 8001ba0:	d009      	beq.n	8001bb6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	61da      	str	r2, [r3, #28]
 8001ba8:	e005      	b.n	8001bb6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	2200      	movs	r2, #0
 8001bae:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	225d      	movs	r2, #93	@ 0x5d
 8001bc0:	5c9b      	ldrb	r3, [r3, r2]
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d107      	bne.n	8001bd8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	225c      	movs	r2, #92	@ 0x5c
 8001bcc:	2100      	movs	r1, #0
 8001bce:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	0018      	movs	r0, r3
 8001bd4:	f7fe fcd4 	bl	8000580 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	225d      	movs	r2, #93	@ 0x5d
 8001bdc:	2102      	movs	r1, #2
 8001bde:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	2140      	movs	r1, #64	@ 0x40
 8001bec:	438a      	bics	r2, r1
 8001bee:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	68da      	ldr	r2, [r3, #12]
 8001bf4:	23e0      	movs	r3, #224	@ 0xe0
 8001bf6:	00db      	lsls	r3, r3, #3
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d902      	bls.n	8001c02 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	e002      	b.n	8001c08 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001c02:	2380      	movs	r3, #128	@ 0x80
 8001c04:	015b      	lsls	r3, r3, #5
 8001c06:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	68da      	ldr	r2, [r3, #12]
 8001c0c:	23f0      	movs	r3, #240	@ 0xf0
 8001c0e:	011b      	lsls	r3, r3, #4
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d008      	beq.n	8001c26 <HAL_SPI_Init+0xaa>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	68da      	ldr	r2, [r3, #12]
 8001c18:	23e0      	movs	r3, #224	@ 0xe0
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d002      	beq.n	8001c26 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685a      	ldr	r2, [r3, #4]
 8001c2a:	2382      	movs	r3, #130	@ 0x82
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	401a      	ands	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6899      	ldr	r1, [r3, #8]
 8001c34:	2384      	movs	r3, #132	@ 0x84
 8001c36:	021b      	lsls	r3, r3, #8
 8001c38:	400b      	ands	r3, r1
 8001c3a:	431a      	orrs	r2, r3
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	691b      	ldr	r3, [r3, #16]
 8001c40:	2102      	movs	r1, #2
 8001c42:	400b      	ands	r3, r1
 8001c44:	431a      	orrs	r2, r3
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	695b      	ldr	r3, [r3, #20]
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	400b      	ands	r3, r1
 8001c4e:	431a      	orrs	r2, r3
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	6999      	ldr	r1, [r3, #24]
 8001c54:	2380      	movs	r3, #128	@ 0x80
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	400b      	ands	r3, r1
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	69db      	ldr	r3, [r3, #28]
 8001c60:	2138      	movs	r1, #56	@ 0x38
 8001c62:	400b      	ands	r3, r1
 8001c64:	431a      	orrs	r2, r3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6a1b      	ldr	r3, [r3, #32]
 8001c6a:	2180      	movs	r1, #128	@ 0x80
 8001c6c:	400b      	ands	r3, r1
 8001c6e:	431a      	orrs	r2, r3
 8001c70:	0011      	movs	r1, r2
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001c76:	2380      	movs	r3, #128	@ 0x80
 8001c78:	019b      	lsls	r3, r3, #6
 8001c7a:	401a      	ands	r2, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	430a      	orrs	r2, r1
 8001c82:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	699b      	ldr	r3, [r3, #24]
 8001c88:	0c1b      	lsrs	r3, r3, #16
 8001c8a:	2204      	movs	r2, #4
 8001c8c:	401a      	ands	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c92:	2110      	movs	r1, #16
 8001c94:	400b      	ands	r3, r1
 8001c96:	431a      	orrs	r2, r3
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c9c:	2108      	movs	r1, #8
 8001c9e:	400b      	ands	r3, r1
 8001ca0:	431a      	orrs	r2, r3
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	68d9      	ldr	r1, [r3, #12]
 8001ca6:	23f0      	movs	r3, #240	@ 0xf0
 8001ca8:	011b      	lsls	r3, r3, #4
 8001caa:	400b      	ands	r3, r1
 8001cac:	431a      	orrs	r2, r3
 8001cae:	0011      	movs	r1, r2
 8001cb0:	68fa      	ldr	r2, [r7, #12]
 8001cb2:	2380      	movs	r3, #128	@ 0x80
 8001cb4:	015b      	lsls	r3, r3, #5
 8001cb6:	401a      	ands	r2, r3
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	430a      	orrs	r2, r1
 8001cbe:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	69da      	ldr	r2, [r3, #28]
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	4907      	ldr	r1, [pc, #28]	@ (8001ce8 <HAL_SPI_Init+0x16c>)
 8001ccc:	400a      	ands	r2, r1
 8001cce:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	225d      	movs	r2, #93	@ 0x5d
 8001cda:	2101      	movs	r1, #1
 8001cdc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001cde:	2300      	movs	r3, #0
}
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	b004      	add	sp, #16
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	fffff7ff 	.word	0xfffff7ff

08001cec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b082      	sub	sp, #8
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d101      	bne.n	8001cfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e044      	b.n	8001d88 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d107      	bne.n	8001d16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2278      	movs	r2, #120	@ 0x78
 8001d0a:	2100      	movs	r1, #0
 8001d0c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	0018      	movs	r0, r3
 8001d12:	f7fe fc81 	bl	8000618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2224      	movs	r2, #36	@ 0x24
 8001d1a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2101      	movs	r1, #1
 8001d28:	438a      	bics	r2, r1
 8001d2a:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d003      	beq.n	8001d3c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	0018      	movs	r0, r3
 8001d38:	f000 fd46 	bl	80027c8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	0018      	movs	r0, r3
 8001d40:	f000 fc02 	bl	8002548 <UART_SetConfig>
 8001d44:	0003      	movs	r3, r0
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d101      	bne.n	8001d4e <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8001d4a:	2301      	movs	r3, #1
 8001d4c:	e01c      	b.n	8001d88 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	490d      	ldr	r1, [pc, #52]	@ (8001d90 <HAL_UART_Init+0xa4>)
 8001d5a:	400a      	ands	r2, r1
 8001d5c:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	689a      	ldr	r2, [r3, #8]
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	2108      	movs	r1, #8
 8001d6a:	438a      	bics	r2, r1
 8001d6c:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	681a      	ldr	r2, [r3, #0]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2101      	movs	r1, #1
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	0018      	movs	r0, r3
 8001d82:	f000 fdd5 	bl	8002930 <UART_CheckIdleState>
 8001d86:	0003      	movs	r3, r0
}
 8001d88:	0018      	movs	r0, r3
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	b002      	add	sp, #8
 8001d8e:	bd80      	pop	{r7, pc}
 8001d90:	fffff7ff 	.word	0xfffff7ff

08001d94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b08a      	sub	sp, #40	@ 0x28
 8001d98:	af02      	add	r7, sp, #8
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	603b      	str	r3, [r7, #0]
 8001da0:	1dbb      	adds	r3, r7, #6
 8001da2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8001da8:	2b20      	cmp	r3, #32
 8001daa:	d000      	beq.n	8001dae <HAL_UART_Transmit+0x1a>
 8001dac:	e08c      	b.n	8001ec8 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8001dae:	68bb      	ldr	r3, [r7, #8]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d003      	beq.n	8001dbc <HAL_UART_Transmit+0x28>
 8001db4:	1dbb      	adds	r3, r7, #6
 8001db6:	881b      	ldrh	r3, [r3, #0]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d101      	bne.n	8001dc0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e084      	b.n	8001eca <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	689a      	ldr	r2, [r3, #8]
 8001dc4:	2380      	movs	r3, #128	@ 0x80
 8001dc6:	015b      	lsls	r3, r3, #5
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d109      	bne.n	8001de0 <HAL_UART_Transmit+0x4c>
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	691b      	ldr	r3, [r3, #16]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d105      	bne.n	8001de0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001dd4:	68bb      	ldr	r3, [r7, #8]
 8001dd6:	2201      	movs	r2, #1
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d001      	beq.n	8001de0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	e074      	b.n	8001eca <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2284      	movs	r2, #132	@ 0x84
 8001de4:	2100      	movs	r1, #0
 8001de6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	2221      	movs	r2, #33	@ 0x21
 8001dec:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001dee:	f7fe fd4f 	bl	8000890 <HAL_GetTick>
 8001df2:	0003      	movs	r3, r0
 8001df4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	1dba      	adds	r2, r7, #6
 8001dfa:	2150      	movs	r1, #80	@ 0x50
 8001dfc:	8812      	ldrh	r2, [r2, #0]
 8001dfe:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	1dba      	adds	r2, r7, #6
 8001e04:	2152      	movs	r1, #82	@ 0x52
 8001e06:	8812      	ldrh	r2, [r2, #0]
 8001e08:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	689a      	ldr	r2, [r3, #8]
 8001e0e:	2380      	movs	r3, #128	@ 0x80
 8001e10:	015b      	lsls	r3, r3, #5
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d108      	bne.n	8001e28 <HAL_UART_Transmit+0x94>
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	691b      	ldr	r3, [r3, #16]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d104      	bne.n	8001e28 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001e22:	68bb      	ldr	r3, [r7, #8]
 8001e24:	61bb      	str	r3, [r7, #24]
 8001e26:	e003      	b.n	8001e30 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8001e28:	68bb      	ldr	r3, [r7, #8]
 8001e2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001e30:	e02f      	b.n	8001e92 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001e32:	697a      	ldr	r2, [r7, #20]
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	9300      	str	r3, [sp, #0]
 8001e3a:	0013      	movs	r3, r2
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	2180      	movs	r1, #128	@ 0x80
 8001e40:	f000 fe1e 	bl	8002a80 <UART_WaitOnFlagUntilTimeout>
 8001e44:	1e03      	subs	r3, r0, #0
 8001e46:	d004      	beq.n	8001e52 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2220      	movs	r2, #32
 8001e4c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e03b      	b.n	8001eca <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d10b      	bne.n	8001e70 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	881a      	ldrh	r2, [r3, #0]
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	05d2      	lsls	r2, r2, #23
 8001e62:	0dd2      	lsrs	r2, r2, #23
 8001e64:	b292      	uxth	r2, r2
 8001e66:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	3302      	adds	r3, #2
 8001e6c:	61bb      	str	r3, [r7, #24]
 8001e6e:	e007      	b.n	8001e80 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8001e70:	69fb      	ldr	r3, [r7, #28]
 8001e72:	781a      	ldrb	r2, [r3, #0]
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	2252      	movs	r2, #82	@ 0x52
 8001e84:	5a9b      	ldrh	r3, [r3, r2]
 8001e86:	b29b      	uxth	r3, r3
 8001e88:	3b01      	subs	r3, #1
 8001e8a:	b299      	uxth	r1, r3
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2252      	movs	r2, #82	@ 0x52
 8001e90:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	2252      	movs	r2, #82	@ 0x52
 8001e96:	5a9b      	ldrh	r3, [r3, r2]
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d1c9      	bne.n	8001e32 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001e9e:	697a      	ldr	r2, [r7, #20]
 8001ea0:	68f8      	ldr	r0, [r7, #12]
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	9300      	str	r3, [sp, #0]
 8001ea6:	0013      	movs	r3, r2
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	2140      	movs	r1, #64	@ 0x40
 8001eac:	f000 fde8 	bl	8002a80 <UART_WaitOnFlagUntilTimeout>
 8001eb0:	1e03      	subs	r3, r0, #0
 8001eb2:	d004      	beq.n	8001ebe <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2220      	movs	r2, #32
 8001eb8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e005      	b.n	8001eca <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2220      	movs	r2, #32
 8001ec2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	e000      	b.n	8001eca <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8001ec8:	2302      	movs	r3, #2
  }
}
 8001eca:	0018      	movs	r0, r3
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	b008      	add	sp, #32
 8001ed0:	bd80      	pop	{r7, pc}

08001ed2 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001ed2:	b580      	push	{r7, lr}
 8001ed4:	b088      	sub	sp, #32
 8001ed6:	af00      	add	r7, sp, #0
 8001ed8:	60f8      	str	r0, [r7, #12]
 8001eda:	60b9      	str	r1, [r7, #8]
 8001edc:	1dbb      	adds	r3, r7, #6
 8001ede:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	2280      	movs	r2, #128	@ 0x80
 8001ee4:	589b      	ldr	r3, [r3, r2]
 8001ee6:	2b20      	cmp	r3, #32
 8001ee8:	d145      	bne.n	8001f76 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <HAL_UART_Receive_IT+0x26>
 8001ef0:	1dbb      	adds	r3, r7, #6
 8001ef2:	881b      	ldrh	r3, [r3, #0]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d101      	bne.n	8001efc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001ef8:	2301      	movs	r3, #1
 8001efa:	e03d      	b.n	8001f78 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	689a      	ldr	r2, [r3, #8]
 8001f00:	2380      	movs	r3, #128	@ 0x80
 8001f02:	015b      	lsls	r3, r3, #5
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d109      	bne.n	8001f1c <HAL_UART_Receive_IT+0x4a>
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d105      	bne.n	8001f1c <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	2201      	movs	r2, #1
 8001f14:	4013      	ands	r3, r2
 8001f16:	d001      	beq.n	8001f1c <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 8001f18:	2301      	movs	r3, #1
 8001f1a:	e02d      	b.n	8001f78 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	2200      	movs	r2, #0
 8001f20:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	685a      	ldr	r2, [r3, #4]
 8001f28:	2380      	movs	r3, #128	@ 0x80
 8001f2a:	041b      	lsls	r3, r3, #16
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	d019      	beq.n	8001f64 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001f30:	f3ef 8310 	mrs	r3, PRIMASK
 8001f34:	613b      	str	r3, [r7, #16]
  return(result);
 8001f36:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8001f38:	61fb      	str	r3, [r7, #28]
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	f383 8810 	msr	PRIMASK, r3
}
 8001f44:	46c0      	nop			@ (mov r8, r8)
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2180      	movs	r1, #128	@ 0x80
 8001f52:	04c9      	lsls	r1, r1, #19
 8001f54:	430a      	orrs	r2, r1
 8001f56:	601a      	str	r2, [r3, #0]
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001f5c:	69bb      	ldr	r3, [r7, #24]
 8001f5e:	f383 8810 	msr	PRIMASK, r3
}
 8001f62:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8001f64:	1dbb      	adds	r3, r7, #6
 8001f66:	881a      	ldrh	r2, [r3, #0]
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	0018      	movs	r0, r3
 8001f6e:	f000 fdf7 	bl	8002b60 <UART_Start_Receive_IT>
 8001f72:	0003      	movs	r3, r0
 8001f74:	e000      	b.n	8001f78 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8001f76:	2302      	movs	r3, #2
  }
}
 8001f78:	0018      	movs	r0, r3
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	b008      	add	sp, #32
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001f80:	b590      	push	{r4, r7, lr}
 8001f82:	b0ab      	sub	sp, #172	@ 0xac
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	22a4      	movs	r2, #164	@ 0xa4
 8001f90:	18b9      	adds	r1, r7, r2
 8001f92:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	20a0      	movs	r0, #160	@ 0xa0
 8001f9c:	1839      	adds	r1, r7, r0
 8001f9e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	219c      	movs	r1, #156	@ 0x9c
 8001fa8:	1879      	adds	r1, r7, r1
 8001faa:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8001fac:	0011      	movs	r1, r2
 8001fae:	18bb      	adds	r3, r7, r2
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	4a99      	ldr	r2, [pc, #612]	@ (8002218 <HAL_UART_IRQHandler+0x298>)
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	2298      	movs	r2, #152	@ 0x98
 8001fb8:	18bc      	adds	r4, r7, r2
 8001fba:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8001fbc:	18bb      	adds	r3, r7, r2
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d114      	bne.n	8001fee <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8001fc4:	187b      	adds	r3, r7, r1
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2220      	movs	r2, #32
 8001fca:	4013      	ands	r3, r2
 8001fcc:	d00f      	beq.n	8001fee <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8001fce:	183b      	adds	r3, r7, r0
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2220      	movs	r2, #32
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	d00a      	beq.n	8001fee <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d100      	bne.n	8001fe2 <HAL_UART_IRQHandler+0x62>
 8001fe0:	e286      	b.n	80024f0 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001fe6:	687a      	ldr	r2, [r7, #4]
 8001fe8:	0010      	movs	r0, r2
 8001fea:	4798      	blx	r3
      }
      return;
 8001fec:	e280      	b.n	80024f0 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8001fee:	2398      	movs	r3, #152	@ 0x98
 8001ff0:	18fb      	adds	r3, r7, r3
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d100      	bne.n	8001ffa <HAL_UART_IRQHandler+0x7a>
 8001ff8:	e114      	b.n	8002224 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8001ffa:	239c      	movs	r3, #156	@ 0x9c
 8001ffc:	18fb      	adds	r3, r7, r3
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2201      	movs	r2, #1
 8002002:	4013      	ands	r3, r2
 8002004:	d106      	bne.n	8002014 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002006:	23a0      	movs	r3, #160	@ 0xa0
 8002008:	18fb      	adds	r3, r7, r3
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a83      	ldr	r2, [pc, #524]	@ (800221c <HAL_UART_IRQHandler+0x29c>)
 800200e:	4013      	ands	r3, r2
 8002010:	d100      	bne.n	8002014 <HAL_UART_IRQHandler+0x94>
 8002012:	e107      	b.n	8002224 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002014:	23a4      	movs	r3, #164	@ 0xa4
 8002016:	18fb      	adds	r3, r7, r3
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	2201      	movs	r2, #1
 800201c:	4013      	ands	r3, r2
 800201e:	d012      	beq.n	8002046 <HAL_UART_IRQHandler+0xc6>
 8002020:	23a0      	movs	r3, #160	@ 0xa0
 8002022:	18fb      	adds	r3, r7, r3
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	2380      	movs	r3, #128	@ 0x80
 8002028:	005b      	lsls	r3, r3, #1
 800202a:	4013      	ands	r3, r2
 800202c:	d00b      	beq.n	8002046 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	2201      	movs	r2, #1
 8002034:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2284      	movs	r2, #132	@ 0x84
 800203a:	589b      	ldr	r3, [r3, r2]
 800203c:	2201      	movs	r2, #1
 800203e:	431a      	orrs	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2184      	movs	r1, #132	@ 0x84
 8002044:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002046:	23a4      	movs	r3, #164	@ 0xa4
 8002048:	18fb      	adds	r3, r7, r3
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	2202      	movs	r2, #2
 800204e:	4013      	ands	r3, r2
 8002050:	d011      	beq.n	8002076 <HAL_UART_IRQHandler+0xf6>
 8002052:	239c      	movs	r3, #156	@ 0x9c
 8002054:	18fb      	adds	r3, r7, r3
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	2201      	movs	r2, #1
 800205a:	4013      	ands	r3, r2
 800205c:	d00b      	beq.n	8002076 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	2202      	movs	r2, #2
 8002064:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2284      	movs	r2, #132	@ 0x84
 800206a:	589b      	ldr	r3, [r3, r2]
 800206c:	2204      	movs	r2, #4
 800206e:	431a      	orrs	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	2184      	movs	r1, #132	@ 0x84
 8002074:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002076:	23a4      	movs	r3, #164	@ 0xa4
 8002078:	18fb      	adds	r3, r7, r3
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2204      	movs	r2, #4
 800207e:	4013      	ands	r3, r2
 8002080:	d011      	beq.n	80020a6 <HAL_UART_IRQHandler+0x126>
 8002082:	239c      	movs	r3, #156	@ 0x9c
 8002084:	18fb      	adds	r3, r7, r3
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	2201      	movs	r2, #1
 800208a:	4013      	ands	r3, r2
 800208c:	d00b      	beq.n	80020a6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2204      	movs	r2, #4
 8002094:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2284      	movs	r2, #132	@ 0x84
 800209a:	589b      	ldr	r3, [r3, r2]
 800209c:	2202      	movs	r2, #2
 800209e:	431a      	orrs	r2, r3
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2184      	movs	r1, #132	@ 0x84
 80020a4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80020a6:	23a4      	movs	r3, #164	@ 0xa4
 80020a8:	18fb      	adds	r3, r7, r3
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2208      	movs	r2, #8
 80020ae:	4013      	ands	r3, r2
 80020b0:	d017      	beq.n	80020e2 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80020b2:	23a0      	movs	r3, #160	@ 0xa0
 80020b4:	18fb      	adds	r3, r7, r3
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	2220      	movs	r2, #32
 80020ba:	4013      	ands	r3, r2
 80020bc:	d105      	bne.n	80020ca <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80020be:	239c      	movs	r3, #156	@ 0x9c
 80020c0:	18fb      	adds	r3, r7, r3
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2201      	movs	r2, #1
 80020c6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80020c8:	d00b      	beq.n	80020e2 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2208      	movs	r2, #8
 80020d0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2284      	movs	r2, #132	@ 0x84
 80020d6:	589b      	ldr	r3, [r3, r2]
 80020d8:	2208      	movs	r2, #8
 80020da:	431a      	orrs	r2, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2184      	movs	r1, #132	@ 0x84
 80020e0:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80020e2:	23a4      	movs	r3, #164	@ 0xa4
 80020e4:	18fb      	adds	r3, r7, r3
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	2380      	movs	r3, #128	@ 0x80
 80020ea:	011b      	lsls	r3, r3, #4
 80020ec:	4013      	ands	r3, r2
 80020ee:	d013      	beq.n	8002118 <HAL_UART_IRQHandler+0x198>
 80020f0:	23a0      	movs	r3, #160	@ 0xa0
 80020f2:	18fb      	adds	r3, r7, r3
 80020f4:	681a      	ldr	r2, [r3, #0]
 80020f6:	2380      	movs	r3, #128	@ 0x80
 80020f8:	04db      	lsls	r3, r3, #19
 80020fa:	4013      	ands	r3, r2
 80020fc:	d00c      	beq.n	8002118 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	2280      	movs	r2, #128	@ 0x80
 8002104:	0112      	lsls	r2, r2, #4
 8002106:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2284      	movs	r2, #132	@ 0x84
 800210c:	589b      	ldr	r3, [r3, r2]
 800210e:	2220      	movs	r2, #32
 8002110:	431a      	orrs	r2, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2184      	movs	r1, #132	@ 0x84
 8002116:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2284      	movs	r2, #132	@ 0x84
 800211c:	589b      	ldr	r3, [r3, r2]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d100      	bne.n	8002124 <HAL_UART_IRQHandler+0x1a4>
 8002122:	e1e7      	b.n	80024f4 <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002124:	23a4      	movs	r3, #164	@ 0xa4
 8002126:	18fb      	adds	r3, r7, r3
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	2220      	movs	r2, #32
 800212c:	4013      	ands	r3, r2
 800212e:	d00e      	beq.n	800214e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8002130:	23a0      	movs	r3, #160	@ 0xa0
 8002132:	18fb      	adds	r3, r7, r3
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2220      	movs	r2, #32
 8002138:	4013      	ands	r3, r2
 800213a:	d008      	beq.n	800214e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002140:	2b00      	cmp	r3, #0
 8002142:	d004      	beq.n	800214e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	0010      	movs	r0, r2
 800214c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2284      	movs	r2, #132	@ 0x84
 8002152:	589b      	ldr	r3, [r3, r2]
 8002154:	2194      	movs	r1, #148	@ 0x94
 8002156:	187a      	adds	r2, r7, r1
 8002158:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	2240      	movs	r2, #64	@ 0x40
 8002162:	4013      	ands	r3, r2
 8002164:	2b40      	cmp	r3, #64	@ 0x40
 8002166:	d004      	beq.n	8002172 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002168:	187b      	adds	r3, r7, r1
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	2228      	movs	r2, #40	@ 0x28
 800216e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002170:	d047      	beq.n	8002202 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	0018      	movs	r0, r3
 8002176:	f000 fda9 	bl	8002ccc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	2240      	movs	r2, #64	@ 0x40
 8002182:	4013      	ands	r3, r2
 8002184:	2b40      	cmp	r3, #64	@ 0x40
 8002186:	d137      	bne.n	80021f8 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002188:	f3ef 8310 	mrs	r3, PRIMASK
 800218c:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 800218e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002190:	2090      	movs	r0, #144	@ 0x90
 8002192:	183a      	adds	r2, r7, r0
 8002194:	6013      	str	r3, [r2, #0]
 8002196:	2301      	movs	r3, #1
 8002198:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800219a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800219c:	f383 8810 	msr	PRIMASK, r3
}
 80021a0:	46c0      	nop			@ (mov r8, r8)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	689a      	ldr	r2, [r3, #8]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2140      	movs	r1, #64	@ 0x40
 80021ae:	438a      	bics	r2, r1
 80021b0:	609a      	str	r2, [r3, #8]
 80021b2:	183b      	adds	r3, r7, r0
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80021b8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80021ba:	f383 8810 	msr	PRIMASK, r3
}
 80021be:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d012      	beq.n	80021ee <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021cc:	4a14      	ldr	r2, [pc, #80]	@ (8002220 <HAL_UART_IRQHandler+0x2a0>)
 80021ce:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021d4:	0018      	movs	r0, r3
 80021d6:	f7fe fc9f 	bl	8000b18 <HAL_DMA_Abort_IT>
 80021da:	1e03      	subs	r3, r0, #0
 80021dc:	d01a      	beq.n	8002214 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80021e8:	0018      	movs	r0, r3
 80021ea:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021ec:	e012      	b.n	8002214 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	0018      	movs	r0, r3
 80021f2:	f000 f995 	bl	8002520 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80021f6:	e00d      	b.n	8002214 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	0018      	movs	r0, r3
 80021fc:	f000 f990 	bl	8002520 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002200:	e008      	b.n	8002214 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	0018      	movs	r0, r3
 8002206:	f000 f98b 	bl	8002520 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2284      	movs	r2, #132	@ 0x84
 800220e:	2100      	movs	r1, #0
 8002210:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002212:	e16f      	b.n	80024f4 <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002214:	46c0      	nop			@ (mov r8, r8)
    return;
 8002216:	e16d      	b.n	80024f4 <HAL_UART_IRQHandler+0x574>
 8002218:	0000080f 	.word	0x0000080f
 800221c:	04000120 	.word	0x04000120
 8002220:	08002d95 	.word	0x08002d95

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002228:	2b01      	cmp	r3, #1
 800222a:	d000      	beq.n	800222e <HAL_UART_IRQHandler+0x2ae>
 800222c:	e139      	b.n	80024a2 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800222e:	23a4      	movs	r3, #164	@ 0xa4
 8002230:	18fb      	adds	r3, r7, r3
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2210      	movs	r2, #16
 8002236:	4013      	ands	r3, r2
 8002238:	d100      	bne.n	800223c <HAL_UART_IRQHandler+0x2bc>
 800223a:	e132      	b.n	80024a2 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800223c:	23a0      	movs	r3, #160	@ 0xa0
 800223e:	18fb      	adds	r3, r7, r3
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2210      	movs	r2, #16
 8002244:	4013      	ands	r3, r2
 8002246:	d100      	bne.n	800224a <HAL_UART_IRQHandler+0x2ca>
 8002248:	e12b      	b.n	80024a2 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	2210      	movs	r2, #16
 8002250:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	2240      	movs	r2, #64	@ 0x40
 800225a:	4013      	ands	r3, r2
 800225c:	2b40      	cmp	r3, #64	@ 0x40
 800225e:	d000      	beq.n	8002262 <HAL_UART_IRQHandler+0x2e2>
 8002260:	e09f      	b.n	80023a2 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	217e      	movs	r1, #126	@ 0x7e
 800226c:	187b      	adds	r3, r7, r1
 800226e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8002270:	187b      	adds	r3, r7, r1
 8002272:	881b      	ldrh	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d100      	bne.n	800227a <HAL_UART_IRQHandler+0x2fa>
 8002278:	e13e      	b.n	80024f8 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2258      	movs	r2, #88	@ 0x58
 800227e:	5a9b      	ldrh	r3, [r3, r2]
 8002280:	187a      	adds	r2, r7, r1
 8002282:	8812      	ldrh	r2, [r2, #0]
 8002284:	429a      	cmp	r2, r3
 8002286:	d300      	bcc.n	800228a <HAL_UART_IRQHandler+0x30a>
 8002288:	e136      	b.n	80024f8 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	187a      	adds	r2, r7, r1
 800228e:	215a      	movs	r1, #90	@ 0x5a
 8002290:	8812      	ldrh	r2, [r2, #0]
 8002292:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002298:	699b      	ldr	r3, [r3, #24]
 800229a:	2b20      	cmp	r3, #32
 800229c:	d06f      	beq.n	800237e <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800229e:	f3ef 8310 	mrs	r3, PRIMASK
 80022a2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80022a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80022a6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80022a8:	2301      	movs	r3, #1
 80022aa:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022ae:	f383 8810 	msr	PRIMASK, r3
}
 80022b2:	46c0      	nop			@ (mov r8, r8)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	681a      	ldr	r2, [r3, #0]
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4992      	ldr	r1, [pc, #584]	@ (8002508 <HAL_UART_IRQHandler+0x588>)
 80022c0:	400a      	ands	r2, r1
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80022c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022ca:	f383 8810 	msr	PRIMASK, r3
}
 80022ce:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80022d0:	f3ef 8310 	mrs	r3, PRIMASK
 80022d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 80022d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022d8:	677b      	str	r3, [r7, #116]	@ 0x74
 80022da:	2301      	movs	r3, #1
 80022dc:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80022e0:	f383 8810 	msr	PRIMASK, r3
}
 80022e4:	46c0      	nop			@ (mov r8, r8)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	689a      	ldr	r2, [r3, #8]
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2101      	movs	r1, #1
 80022f2:	438a      	bics	r2, r1
 80022f4:	609a      	str	r2, [r3, #8]
 80022f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80022f8:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80022fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80022fc:	f383 8810 	msr	PRIMASK, r3
}
 8002300:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002302:	f3ef 8310 	mrs	r3, PRIMASK
 8002306:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8002308:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800230a:	673b      	str	r3, [r7, #112]	@ 0x70
 800230c:	2301      	movs	r3, #1
 800230e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002312:	f383 8810 	msr	PRIMASK, r3
}
 8002316:	46c0      	nop			@ (mov r8, r8)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	689a      	ldr	r2, [r3, #8]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	2140      	movs	r1, #64	@ 0x40
 8002324:	438a      	bics	r2, r1
 8002326:	609a      	str	r2, [r3, #8]
 8002328:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800232a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800232c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800232e:	f383 8810 	msr	PRIMASK, r3
}
 8002332:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2280      	movs	r2, #128	@ 0x80
 8002338:	2120      	movs	r1, #32
 800233a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002342:	f3ef 8310 	mrs	r3, PRIMASK
 8002346:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8002348:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800234a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800234c:	2301      	movs	r3, #1
 800234e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002350:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002352:	f383 8810 	msr	PRIMASK, r3
}
 8002356:	46c0      	nop			@ (mov r8, r8)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2110      	movs	r1, #16
 8002364:	438a      	bics	r2, r1
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800236a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800236c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800236e:	f383 8810 	msr	PRIMASK, r3
}
 8002372:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002378:	0018      	movs	r0, r3
 800237a:	f7fe fb95 	bl	8000aa8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	2202      	movs	r2, #2
 8002382:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2258      	movs	r2, #88	@ 0x58
 8002388:	5a9a      	ldrh	r2, [r3, r2]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	215a      	movs	r1, #90	@ 0x5a
 800238e:	5a5b      	ldrh	r3, [r3, r1]
 8002390:	b29b      	uxth	r3, r3
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	b29a      	uxth	r2, r3
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	0011      	movs	r1, r2
 800239a:	0018      	movs	r0, r3
 800239c:	f000 f8c8 	bl	8002530 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80023a0:	e0aa      	b.n	80024f8 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2258      	movs	r2, #88	@ 0x58
 80023a6:	5a99      	ldrh	r1, [r3, r2]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	225a      	movs	r2, #90	@ 0x5a
 80023ac:	5a9b      	ldrh	r3, [r3, r2]
 80023ae:	b29a      	uxth	r2, r3
 80023b0:	208e      	movs	r0, #142	@ 0x8e
 80023b2:	183b      	adds	r3, r7, r0
 80023b4:	1a8a      	subs	r2, r1, r2
 80023b6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	225a      	movs	r2, #90	@ 0x5a
 80023bc:	5a9b      	ldrh	r3, [r3, r2]
 80023be:	b29b      	uxth	r3, r3
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d100      	bne.n	80023c6 <HAL_UART_IRQHandler+0x446>
 80023c4:	e09a      	b.n	80024fc <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 80023c6:	183b      	adds	r3, r7, r0
 80023c8:	881b      	ldrh	r3, [r3, #0]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d100      	bne.n	80023d0 <HAL_UART_IRQHandler+0x450>
 80023ce:	e095      	b.n	80024fc <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80023d0:	f3ef 8310 	mrs	r3, PRIMASK
 80023d4:	60fb      	str	r3, [r7, #12]
  return(result);
 80023d6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023d8:	2488      	movs	r4, #136	@ 0x88
 80023da:	193a      	adds	r2, r7, r4
 80023dc:	6013      	str	r3, [r2, #0]
 80023de:	2301      	movs	r3, #1
 80023e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	f383 8810 	msr	PRIMASK, r3
}
 80023e8:	46c0      	nop			@ (mov r8, r8)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4945      	ldr	r1, [pc, #276]	@ (800250c <HAL_UART_IRQHandler+0x58c>)
 80023f6:	400a      	ands	r2, r1
 80023f8:	601a      	str	r2, [r3, #0]
 80023fa:	193b      	adds	r3, r7, r4
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	f383 8810 	msr	PRIMASK, r3
}
 8002406:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002408:	f3ef 8310 	mrs	r3, PRIMASK
 800240c:	61bb      	str	r3, [r7, #24]
  return(result);
 800240e:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002410:	2484      	movs	r4, #132	@ 0x84
 8002412:	193a      	adds	r2, r7, r4
 8002414:	6013      	str	r3, [r2, #0]
 8002416:	2301      	movs	r3, #1
 8002418:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	f383 8810 	msr	PRIMASK, r3
}
 8002420:	46c0      	nop			@ (mov r8, r8)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689a      	ldr	r2, [r3, #8]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2101      	movs	r1, #1
 800242e:	438a      	bics	r2, r1
 8002430:	609a      	str	r2, [r3, #8]
 8002432:	193b      	adds	r3, r7, r4
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002438:	6a3b      	ldr	r3, [r7, #32]
 800243a:	f383 8810 	msr	PRIMASK, r3
}
 800243e:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2280      	movs	r2, #128	@ 0x80
 8002444:	2120      	movs	r1, #32
 8002446:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002454:	f3ef 8310 	mrs	r3, PRIMASK
 8002458:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800245a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800245c:	2480      	movs	r4, #128	@ 0x80
 800245e:	193a      	adds	r2, r7, r4
 8002460:	6013      	str	r3, [r2, #0]
 8002462:	2301      	movs	r3, #1
 8002464:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002468:	f383 8810 	msr	PRIMASK, r3
}
 800246c:	46c0      	nop			@ (mov r8, r8)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	2110      	movs	r1, #16
 800247a:	438a      	bics	r2, r1
 800247c:	601a      	str	r2, [r3, #0]
 800247e:	193b      	adds	r3, r7, r4
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002486:	f383 8810 	msr	PRIMASK, r3
}
 800248a:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	2202      	movs	r2, #2
 8002490:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002492:	183b      	adds	r3, r7, r0
 8002494:	881a      	ldrh	r2, [r3, #0]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	0011      	movs	r1, r2
 800249a:	0018      	movs	r0, r3
 800249c:	f000 f848 	bl	8002530 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80024a0:	e02c      	b.n	80024fc <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80024a2:	23a4      	movs	r3, #164	@ 0xa4
 80024a4:	18fb      	adds	r3, r7, r3
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2280      	movs	r2, #128	@ 0x80
 80024aa:	4013      	ands	r3, r2
 80024ac:	d00f      	beq.n	80024ce <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80024ae:	23a0      	movs	r3, #160	@ 0xa0
 80024b0:	18fb      	adds	r3, r7, r3
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	2280      	movs	r2, #128	@ 0x80
 80024b6:	4013      	ands	r3, r2
 80024b8:	d009      	beq.n	80024ce <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d01e      	beq.n	8002500 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80024c6:	687a      	ldr	r2, [r7, #4]
 80024c8:	0010      	movs	r0, r2
 80024ca:	4798      	blx	r3
    }
    return;
 80024cc:	e018      	b.n	8002500 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80024ce:	23a4      	movs	r3, #164	@ 0xa4
 80024d0:	18fb      	adds	r3, r7, r3
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	2240      	movs	r2, #64	@ 0x40
 80024d6:	4013      	ands	r3, r2
 80024d8:	d013      	beq.n	8002502 <HAL_UART_IRQHandler+0x582>
 80024da:	23a0      	movs	r3, #160	@ 0xa0
 80024dc:	18fb      	adds	r3, r7, r3
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	2240      	movs	r2, #64	@ 0x40
 80024e2:	4013      	ands	r3, r2
 80024e4:	d00d      	beq.n	8002502 <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	0018      	movs	r0, r3
 80024ea:	f000 fc6a 	bl	8002dc2 <UART_EndTransmit_IT>
    return;
 80024ee:	e008      	b.n	8002502 <HAL_UART_IRQHandler+0x582>
      return;
 80024f0:	46c0      	nop			@ (mov r8, r8)
 80024f2:	e006      	b.n	8002502 <HAL_UART_IRQHandler+0x582>
    return;
 80024f4:	46c0      	nop			@ (mov r8, r8)
 80024f6:	e004      	b.n	8002502 <HAL_UART_IRQHandler+0x582>
      return;
 80024f8:	46c0      	nop			@ (mov r8, r8)
 80024fa:	e002      	b.n	8002502 <HAL_UART_IRQHandler+0x582>
      return;
 80024fc:	46c0      	nop			@ (mov r8, r8)
 80024fe:	e000      	b.n	8002502 <HAL_UART_IRQHandler+0x582>
    return;
 8002500:	46c0      	nop			@ (mov r8, r8)
  }

}
 8002502:	46bd      	mov	sp, r7
 8002504:	b02b      	add	sp, #172	@ 0xac
 8002506:	bd90      	pop	{r4, r7, pc}
 8002508:	fffffeff 	.word	0xfffffeff
 800250c:	fffffedf 	.word	0xfffffedf

08002510 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002510:	b580      	push	{r7, lr}
 8002512:	b082      	sub	sp, #8
 8002514:	af00      	add	r7, sp, #0
 8002516:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002518:	46c0      	nop			@ (mov r8, r8)
 800251a:	46bd      	mov	sp, r7
 800251c:	b002      	add	sp, #8
 800251e:	bd80      	pop	{r7, pc}

08002520 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002528:	46c0      	nop			@ (mov r8, r8)
 800252a:	46bd      	mov	sp, r7
 800252c:	b002      	add	sp, #8
 800252e:	bd80      	pop	{r7, pc}

08002530 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	000a      	movs	r2, r1
 800253a:	1cbb      	adds	r3, r7, #2
 800253c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800253e:	46c0      	nop			@ (mov r8, r8)
 8002540:	46bd      	mov	sp, r7
 8002542:	b002      	add	sp, #8
 8002544:	bd80      	pop	{r7, pc}
	...

08002548 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b088      	sub	sp, #32
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002550:	231e      	movs	r3, #30
 8002552:	18fb      	adds	r3, r7, r3
 8002554:	2200      	movs	r2, #0
 8002556:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	689a      	ldr	r2, [r3, #8]
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	691b      	ldr	r3, [r3, #16]
 8002560:	431a      	orrs	r2, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	431a      	orrs	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	69db      	ldr	r3, [r3, #28]
 800256c:	4313      	orrs	r3, r2
 800256e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	4a8d      	ldr	r2, [pc, #564]	@ (80027ac <UART_SetConfig+0x264>)
 8002578:	4013      	ands	r3, r2
 800257a:	0019      	movs	r1, r3
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	697a      	ldr	r2, [r7, #20]
 8002582:	430a      	orrs	r2, r1
 8002584:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	4a88      	ldr	r2, [pc, #544]	@ (80027b0 <UART_SetConfig+0x268>)
 800258e:	4013      	ands	r3, r2
 8002590:	0019      	movs	r1, r3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	68da      	ldr	r2, [r3, #12]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	430a      	orrs	r2, r1
 800259c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	699b      	ldr	r3, [r3, #24]
 80025a2:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6a1b      	ldr	r3, [r3, #32]
 80025a8:	697a      	ldr	r2, [r7, #20]
 80025aa:	4313      	orrs	r3, r2
 80025ac:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	4a7f      	ldr	r2, [pc, #508]	@ (80027b4 <UART_SetConfig+0x26c>)
 80025b6:	4013      	ands	r3, r2
 80025b8:	0019      	movs	r1, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	430a      	orrs	r2, r1
 80025c2:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a7b      	ldr	r2, [pc, #492]	@ (80027b8 <UART_SetConfig+0x270>)
 80025ca:	4293      	cmp	r3, r2
 80025cc:	d127      	bne.n	800261e <UART_SetConfig+0xd6>
 80025ce:	4b7b      	ldr	r3, [pc, #492]	@ (80027bc <UART_SetConfig+0x274>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	2203      	movs	r2, #3
 80025d4:	4013      	ands	r3, r2
 80025d6:	2b03      	cmp	r3, #3
 80025d8:	d00d      	beq.n	80025f6 <UART_SetConfig+0xae>
 80025da:	d81b      	bhi.n	8002614 <UART_SetConfig+0xcc>
 80025dc:	2b02      	cmp	r3, #2
 80025de:	d014      	beq.n	800260a <UART_SetConfig+0xc2>
 80025e0:	d818      	bhi.n	8002614 <UART_SetConfig+0xcc>
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d002      	beq.n	80025ec <UART_SetConfig+0xa4>
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d00a      	beq.n	8002600 <UART_SetConfig+0xb8>
 80025ea:	e013      	b.n	8002614 <UART_SetConfig+0xcc>
 80025ec:	231f      	movs	r3, #31
 80025ee:	18fb      	adds	r3, r7, r3
 80025f0:	2200      	movs	r2, #0
 80025f2:	701a      	strb	r2, [r3, #0]
 80025f4:	e021      	b.n	800263a <UART_SetConfig+0xf2>
 80025f6:	231f      	movs	r3, #31
 80025f8:	18fb      	adds	r3, r7, r3
 80025fa:	2202      	movs	r2, #2
 80025fc:	701a      	strb	r2, [r3, #0]
 80025fe:	e01c      	b.n	800263a <UART_SetConfig+0xf2>
 8002600:	231f      	movs	r3, #31
 8002602:	18fb      	adds	r3, r7, r3
 8002604:	2204      	movs	r2, #4
 8002606:	701a      	strb	r2, [r3, #0]
 8002608:	e017      	b.n	800263a <UART_SetConfig+0xf2>
 800260a:	231f      	movs	r3, #31
 800260c:	18fb      	adds	r3, r7, r3
 800260e:	2208      	movs	r2, #8
 8002610:	701a      	strb	r2, [r3, #0]
 8002612:	e012      	b.n	800263a <UART_SetConfig+0xf2>
 8002614:	231f      	movs	r3, #31
 8002616:	18fb      	adds	r3, r7, r3
 8002618:	2210      	movs	r2, #16
 800261a:	701a      	strb	r2, [r3, #0]
 800261c:	e00d      	b.n	800263a <UART_SetConfig+0xf2>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a67      	ldr	r2, [pc, #412]	@ (80027c0 <UART_SetConfig+0x278>)
 8002624:	4293      	cmp	r3, r2
 8002626:	d104      	bne.n	8002632 <UART_SetConfig+0xea>
 8002628:	231f      	movs	r3, #31
 800262a:	18fb      	adds	r3, r7, r3
 800262c:	2200      	movs	r2, #0
 800262e:	701a      	strb	r2, [r3, #0]
 8002630:	e003      	b.n	800263a <UART_SetConfig+0xf2>
 8002632:	231f      	movs	r3, #31
 8002634:	18fb      	adds	r3, r7, r3
 8002636:	2210      	movs	r2, #16
 8002638:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	69da      	ldr	r2, [r3, #28]
 800263e:	2380      	movs	r3, #128	@ 0x80
 8002640:	021b      	lsls	r3, r3, #8
 8002642:	429a      	cmp	r2, r3
 8002644:	d15c      	bne.n	8002700 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 8002646:	231f      	movs	r3, #31
 8002648:	18fb      	adds	r3, r7, r3
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	2b08      	cmp	r3, #8
 800264e:	d015      	beq.n	800267c <UART_SetConfig+0x134>
 8002650:	dc18      	bgt.n	8002684 <UART_SetConfig+0x13c>
 8002652:	2b04      	cmp	r3, #4
 8002654:	d00d      	beq.n	8002672 <UART_SetConfig+0x12a>
 8002656:	dc15      	bgt.n	8002684 <UART_SetConfig+0x13c>
 8002658:	2b00      	cmp	r3, #0
 800265a:	d002      	beq.n	8002662 <UART_SetConfig+0x11a>
 800265c:	2b02      	cmp	r3, #2
 800265e:	d005      	beq.n	800266c <UART_SetConfig+0x124>
 8002660:	e010      	b.n	8002684 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002662:	f7ff f9a7 	bl	80019b4 <HAL_RCC_GetPCLK1Freq>
 8002666:	0003      	movs	r3, r0
 8002668:	61bb      	str	r3, [r7, #24]
        break;
 800266a:	e012      	b.n	8002692 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800266c:	4b55      	ldr	r3, [pc, #340]	@ (80027c4 <UART_SetConfig+0x27c>)
 800266e:	61bb      	str	r3, [r7, #24]
        break;
 8002670:	e00f      	b.n	8002692 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002672:	f7ff f93f 	bl	80018f4 <HAL_RCC_GetSysClockFreq>
 8002676:	0003      	movs	r3, r0
 8002678:	61bb      	str	r3, [r7, #24]
        break;
 800267a:	e00a      	b.n	8002692 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800267c:	2380      	movs	r3, #128	@ 0x80
 800267e:	021b      	lsls	r3, r3, #8
 8002680:	61bb      	str	r3, [r7, #24]
        break;
 8002682:	e006      	b.n	8002692 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 8002684:	2300      	movs	r3, #0
 8002686:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002688:	231e      	movs	r3, #30
 800268a:	18fb      	adds	r3, r7, r3
 800268c:	2201      	movs	r2, #1
 800268e:	701a      	strb	r2, [r3, #0]
        break;
 8002690:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d100      	bne.n	800269a <UART_SetConfig+0x152>
 8002698:	e07a      	b.n	8002790 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800269a:	69bb      	ldr	r3, [r7, #24]
 800269c:	005a      	lsls	r2, r3, #1
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	685b      	ldr	r3, [r3, #4]
 80026a2:	085b      	lsrs	r3, r3, #1
 80026a4:	18d2      	adds	r2, r2, r3
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	0019      	movs	r1, r3
 80026ac:	0010      	movs	r0, r2
 80026ae:	f7fd fd3d 	bl	800012c <__udivsi3>
 80026b2:	0003      	movs	r3, r0
 80026b4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	2b0f      	cmp	r3, #15
 80026ba:	d91c      	bls.n	80026f6 <UART_SetConfig+0x1ae>
 80026bc:	693a      	ldr	r2, [r7, #16]
 80026be:	2380      	movs	r3, #128	@ 0x80
 80026c0:	025b      	lsls	r3, r3, #9
 80026c2:	429a      	cmp	r2, r3
 80026c4:	d217      	bcs.n	80026f6 <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	b29a      	uxth	r2, r3
 80026ca:	200e      	movs	r0, #14
 80026cc:	183b      	adds	r3, r7, r0
 80026ce:	210f      	movs	r1, #15
 80026d0:	438a      	bics	r2, r1
 80026d2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80026d4:	693b      	ldr	r3, [r7, #16]
 80026d6:	085b      	lsrs	r3, r3, #1
 80026d8:	b29b      	uxth	r3, r3
 80026da:	2207      	movs	r2, #7
 80026dc:	4013      	ands	r3, r2
 80026de:	b299      	uxth	r1, r3
 80026e0:	183b      	adds	r3, r7, r0
 80026e2:	183a      	adds	r2, r7, r0
 80026e4:	8812      	ldrh	r2, [r2, #0]
 80026e6:	430a      	orrs	r2, r1
 80026e8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	183a      	adds	r2, r7, r0
 80026f0:	8812      	ldrh	r2, [r2, #0]
 80026f2:	60da      	str	r2, [r3, #12]
 80026f4:	e04c      	b.n	8002790 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80026f6:	231e      	movs	r3, #30
 80026f8:	18fb      	adds	r3, r7, r3
 80026fa:	2201      	movs	r2, #1
 80026fc:	701a      	strb	r2, [r3, #0]
 80026fe:	e047      	b.n	8002790 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002700:	231f      	movs	r3, #31
 8002702:	18fb      	adds	r3, r7, r3
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	2b08      	cmp	r3, #8
 8002708:	d015      	beq.n	8002736 <UART_SetConfig+0x1ee>
 800270a:	dc18      	bgt.n	800273e <UART_SetConfig+0x1f6>
 800270c:	2b04      	cmp	r3, #4
 800270e:	d00d      	beq.n	800272c <UART_SetConfig+0x1e4>
 8002710:	dc15      	bgt.n	800273e <UART_SetConfig+0x1f6>
 8002712:	2b00      	cmp	r3, #0
 8002714:	d002      	beq.n	800271c <UART_SetConfig+0x1d4>
 8002716:	2b02      	cmp	r3, #2
 8002718:	d005      	beq.n	8002726 <UART_SetConfig+0x1de>
 800271a:	e010      	b.n	800273e <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800271c:	f7ff f94a 	bl	80019b4 <HAL_RCC_GetPCLK1Freq>
 8002720:	0003      	movs	r3, r0
 8002722:	61bb      	str	r3, [r7, #24]
        break;
 8002724:	e012      	b.n	800274c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002726:	4b27      	ldr	r3, [pc, #156]	@ (80027c4 <UART_SetConfig+0x27c>)
 8002728:	61bb      	str	r3, [r7, #24]
        break;
 800272a:	e00f      	b.n	800274c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800272c:	f7ff f8e2 	bl	80018f4 <HAL_RCC_GetSysClockFreq>
 8002730:	0003      	movs	r3, r0
 8002732:	61bb      	str	r3, [r7, #24]
        break;
 8002734:	e00a      	b.n	800274c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002736:	2380      	movs	r3, #128	@ 0x80
 8002738:	021b      	lsls	r3, r3, #8
 800273a:	61bb      	str	r3, [r7, #24]
        break;
 800273c:	e006      	b.n	800274c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 800273e:	2300      	movs	r3, #0
 8002740:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002742:	231e      	movs	r3, #30
 8002744:	18fb      	adds	r3, r7, r3
 8002746:	2201      	movs	r2, #1
 8002748:	701a      	strb	r2, [r3, #0]
        break;
 800274a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800274c:	69bb      	ldr	r3, [r7, #24]
 800274e:	2b00      	cmp	r3, #0
 8002750:	d01e      	beq.n	8002790 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	685b      	ldr	r3, [r3, #4]
 8002756:	085a      	lsrs	r2, r3, #1
 8002758:	69bb      	ldr	r3, [r7, #24]
 800275a:	18d2      	adds	r2, r2, r3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	685b      	ldr	r3, [r3, #4]
 8002760:	0019      	movs	r1, r3
 8002762:	0010      	movs	r0, r2
 8002764:	f7fd fce2 	bl	800012c <__udivsi3>
 8002768:	0003      	movs	r3, r0
 800276a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	2b0f      	cmp	r3, #15
 8002770:	d90a      	bls.n	8002788 <UART_SetConfig+0x240>
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	2380      	movs	r3, #128	@ 0x80
 8002776:	025b      	lsls	r3, r3, #9
 8002778:	429a      	cmp	r2, r3
 800277a:	d205      	bcs.n	8002788 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800277c:	693b      	ldr	r3, [r7, #16]
 800277e:	b29a      	uxth	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	60da      	str	r2, [r3, #12]
 8002786:	e003      	b.n	8002790 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8002788:	231e      	movs	r3, #30
 800278a:	18fb      	adds	r3, r7, r3
 800278c:	2201      	movs	r2, #1
 800278e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2200      	movs	r2, #0
 8002794:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800279c:	231e      	movs	r3, #30
 800279e:	18fb      	adds	r3, r7, r3
 80027a0:	781b      	ldrb	r3, [r3, #0]
}
 80027a2:	0018      	movs	r0, r3
 80027a4:	46bd      	mov	sp, r7
 80027a6:	b008      	add	sp, #32
 80027a8:	bd80      	pop	{r7, pc}
 80027aa:	46c0      	nop			@ (mov r8, r8)
 80027ac:	ffff69f3 	.word	0xffff69f3
 80027b0:	ffffcfff 	.word	0xffffcfff
 80027b4:	fffff4ff 	.word	0xfffff4ff
 80027b8:	40013800 	.word	0x40013800
 80027bc:	40021000 	.word	0x40021000
 80027c0:	40004400 	.word	0x40004400
 80027c4:	007a1200 	.word	0x007a1200

080027c8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	b082      	sub	sp, #8
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d4:	2208      	movs	r2, #8
 80027d6:	4013      	ands	r3, r2
 80027d8:	d00b      	beq.n	80027f2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	4a4a      	ldr	r2, [pc, #296]	@ (800290c <UART_AdvFeatureConfig+0x144>)
 80027e2:	4013      	ands	r3, r2
 80027e4:	0019      	movs	r1, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	430a      	orrs	r2, r1
 80027f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f6:	2201      	movs	r2, #1
 80027f8:	4013      	ands	r3, r2
 80027fa:	d00b      	beq.n	8002814 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	4a43      	ldr	r2, [pc, #268]	@ (8002910 <UART_AdvFeatureConfig+0x148>)
 8002804:	4013      	ands	r3, r2
 8002806:	0019      	movs	r1, r3
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	430a      	orrs	r2, r1
 8002812:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002818:	2202      	movs	r2, #2
 800281a:	4013      	ands	r3, r2
 800281c:	d00b      	beq.n	8002836 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	685b      	ldr	r3, [r3, #4]
 8002824:	4a3b      	ldr	r2, [pc, #236]	@ (8002914 <UART_AdvFeatureConfig+0x14c>)
 8002826:	4013      	ands	r3, r2
 8002828:	0019      	movs	r1, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	430a      	orrs	r2, r1
 8002834:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800283a:	2204      	movs	r2, #4
 800283c:	4013      	ands	r3, r2
 800283e:	d00b      	beq.n	8002858 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	685b      	ldr	r3, [r3, #4]
 8002846:	4a34      	ldr	r2, [pc, #208]	@ (8002918 <UART_AdvFeatureConfig+0x150>)
 8002848:	4013      	ands	r3, r2
 800284a:	0019      	movs	r1, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	430a      	orrs	r2, r1
 8002856:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285c:	2210      	movs	r2, #16
 800285e:	4013      	ands	r3, r2
 8002860:	d00b      	beq.n	800287a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	4a2c      	ldr	r2, [pc, #176]	@ (800291c <UART_AdvFeatureConfig+0x154>)
 800286a:	4013      	ands	r3, r2
 800286c:	0019      	movs	r1, r3
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	430a      	orrs	r2, r1
 8002878:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800287e:	2220      	movs	r2, #32
 8002880:	4013      	ands	r3, r2
 8002882:	d00b      	beq.n	800289c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	4a25      	ldr	r2, [pc, #148]	@ (8002920 <UART_AdvFeatureConfig+0x158>)
 800288c:	4013      	ands	r3, r2
 800288e:	0019      	movs	r1, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	430a      	orrs	r2, r1
 800289a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028a0:	2240      	movs	r2, #64	@ 0x40
 80028a2:	4013      	ands	r3, r2
 80028a4:	d01d      	beq.n	80028e2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	4a1d      	ldr	r2, [pc, #116]	@ (8002924 <UART_AdvFeatureConfig+0x15c>)
 80028ae:	4013      	ands	r3, r2
 80028b0:	0019      	movs	r1, r3
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80028c2:	2380      	movs	r3, #128	@ 0x80
 80028c4:	035b      	lsls	r3, r3, #13
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d10b      	bne.n	80028e2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	4a15      	ldr	r2, [pc, #84]	@ (8002928 <UART_AdvFeatureConfig+0x160>)
 80028d2:	4013      	ands	r3, r2
 80028d4:	0019      	movs	r1, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	430a      	orrs	r2, r1
 80028e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e6:	2280      	movs	r2, #128	@ 0x80
 80028e8:	4013      	ands	r3, r2
 80028ea:	d00b      	beq.n	8002904 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	4a0e      	ldr	r2, [pc, #56]	@ (800292c <UART_AdvFeatureConfig+0x164>)
 80028f4:	4013      	ands	r3, r2
 80028f6:	0019      	movs	r1, r3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	430a      	orrs	r2, r1
 8002902:	605a      	str	r2, [r3, #4]
  }
}
 8002904:	46c0      	nop			@ (mov r8, r8)
 8002906:	46bd      	mov	sp, r7
 8002908:	b002      	add	sp, #8
 800290a:	bd80      	pop	{r7, pc}
 800290c:	ffff7fff 	.word	0xffff7fff
 8002910:	fffdffff 	.word	0xfffdffff
 8002914:	fffeffff 	.word	0xfffeffff
 8002918:	fffbffff 	.word	0xfffbffff
 800291c:	ffffefff 	.word	0xffffefff
 8002920:	ffffdfff 	.word	0xffffdfff
 8002924:	ffefffff 	.word	0xffefffff
 8002928:	ff9fffff 	.word	0xff9fffff
 800292c:	fff7ffff 	.word	0xfff7ffff

08002930 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b092      	sub	sp, #72	@ 0x48
 8002934:	af02      	add	r7, sp, #8
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2284      	movs	r2, #132	@ 0x84
 800293c:	2100      	movs	r1, #0
 800293e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002940:	f7fd ffa6 	bl	8000890 <HAL_GetTick>
 8002944:	0003      	movs	r3, r0
 8002946:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	2208      	movs	r2, #8
 8002950:	4013      	ands	r3, r2
 8002952:	2b08      	cmp	r3, #8
 8002954:	d12c      	bne.n	80029b0 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002956:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002958:	2280      	movs	r2, #128	@ 0x80
 800295a:	0391      	lsls	r1, r2, #14
 800295c:	6878      	ldr	r0, [r7, #4]
 800295e:	4a46      	ldr	r2, [pc, #280]	@ (8002a78 <UART_CheckIdleState+0x148>)
 8002960:	9200      	str	r2, [sp, #0]
 8002962:	2200      	movs	r2, #0
 8002964:	f000 f88c 	bl	8002a80 <UART_WaitOnFlagUntilTimeout>
 8002968:	1e03      	subs	r3, r0, #0
 800296a:	d021      	beq.n	80029b0 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800296c:	f3ef 8310 	mrs	r3, PRIMASK
 8002970:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002974:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002976:	2301      	movs	r3, #1
 8002978:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800297a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800297c:	f383 8810 	msr	PRIMASK, r3
}
 8002980:	46c0      	nop			@ (mov r8, r8)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	681a      	ldr	r2, [r3, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	2180      	movs	r1, #128	@ 0x80
 800298e:	438a      	bics	r2, r1
 8002990:	601a      	str	r2, [r3, #0]
 8002992:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002994:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002996:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002998:	f383 8810 	msr	PRIMASK, r3
}
 800299c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2220      	movs	r2, #32
 80029a2:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2278      	movs	r2, #120	@ 0x78
 80029a8:	2100      	movs	r1, #0
 80029aa:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80029ac:	2303      	movs	r3, #3
 80029ae:	e05f      	b.n	8002a70 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	2204      	movs	r2, #4
 80029b8:	4013      	ands	r3, r2
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	d146      	bne.n	8002a4c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029c0:	2280      	movs	r2, #128	@ 0x80
 80029c2:	03d1      	lsls	r1, r2, #15
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	4a2c      	ldr	r2, [pc, #176]	@ (8002a78 <UART_CheckIdleState+0x148>)
 80029c8:	9200      	str	r2, [sp, #0]
 80029ca:	2200      	movs	r2, #0
 80029cc:	f000 f858 	bl	8002a80 <UART_WaitOnFlagUntilTimeout>
 80029d0:	1e03      	subs	r3, r0, #0
 80029d2:	d03b      	beq.n	8002a4c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029d4:	f3ef 8310 	mrs	r3, PRIMASK
 80029d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80029da:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80029de:	2301      	movs	r3, #1
 80029e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	f383 8810 	msr	PRIMASK, r3
}
 80029e8:	46c0      	nop			@ (mov r8, r8)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4921      	ldr	r1, [pc, #132]	@ (8002a7c <UART_CheckIdleState+0x14c>)
 80029f6:	400a      	ands	r2, r1
 80029f8:	601a      	str	r2, [r3, #0]
 80029fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	f383 8810 	msr	PRIMASK, r3
}
 8002a04:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a06:	f3ef 8310 	mrs	r3, PRIMASK
 8002a0a:	61bb      	str	r3, [r7, #24]
  return(result);
 8002a0c:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a10:	2301      	movs	r3, #1
 8002a12:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a14:	69fb      	ldr	r3, [r7, #28]
 8002a16:	f383 8810 	msr	PRIMASK, r3
}
 8002a1a:	46c0      	nop			@ (mov r8, r8)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	689a      	ldr	r2, [r3, #8]
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	2101      	movs	r1, #1
 8002a28:	438a      	bics	r2, r1
 8002a2a:	609a      	str	r2, [r3, #8]
 8002a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a2e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a30:	6a3b      	ldr	r3, [r7, #32]
 8002a32:	f383 8810 	msr	PRIMASK, r3
}
 8002a36:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2280      	movs	r2, #128	@ 0x80
 8002a3c:	2120      	movs	r1, #32
 8002a3e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2278      	movs	r2, #120	@ 0x78
 8002a44:	2100      	movs	r1, #0
 8002a46:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a48:	2303      	movs	r3, #3
 8002a4a:	e011      	b.n	8002a70 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2220      	movs	r2, #32
 8002a50:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2280      	movs	r2, #128	@ 0x80
 8002a56:	2120      	movs	r1, #32
 8002a58:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2278      	movs	r2, #120	@ 0x78
 8002a6a:	2100      	movs	r1, #0
 8002a6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a6e:	2300      	movs	r3, #0
}
 8002a70:	0018      	movs	r0, r3
 8002a72:	46bd      	mov	sp, r7
 8002a74:	b010      	add	sp, #64	@ 0x40
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	01ffffff 	.word	0x01ffffff
 8002a7c:	fffffedf 	.word	0xfffffedf

08002a80 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	603b      	str	r3, [r7, #0]
 8002a8c:	1dfb      	adds	r3, r7, #7
 8002a8e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a90:	e051      	b.n	8002b36 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a92:	69bb      	ldr	r3, [r7, #24]
 8002a94:	3301      	adds	r3, #1
 8002a96:	d04e      	beq.n	8002b36 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a98:	f7fd fefa 	bl	8000890 <HAL_GetTick>
 8002a9c:	0002      	movs	r2, r0
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	69ba      	ldr	r2, [r7, #24]
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d302      	bcc.n	8002aae <UART_WaitOnFlagUntilTimeout+0x2e>
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e051      	b.n	8002b56 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2204      	movs	r2, #4
 8002aba:	4013      	ands	r3, r2
 8002abc:	d03b      	beq.n	8002b36 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	2b80      	cmp	r3, #128	@ 0x80
 8002ac2:	d038      	beq.n	8002b36 <UART_WaitOnFlagUntilTimeout+0xb6>
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	2b40      	cmp	r3, #64	@ 0x40
 8002ac8:	d035      	beq.n	8002b36 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	69db      	ldr	r3, [r3, #28]
 8002ad0:	2208      	movs	r2, #8
 8002ad2:	4013      	ands	r3, r2
 8002ad4:	2b08      	cmp	r3, #8
 8002ad6:	d111      	bne.n	8002afc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2208      	movs	r2, #8
 8002ade:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	0018      	movs	r0, r3
 8002ae4:	f000 f8f2 	bl	8002ccc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2284      	movs	r2, #132	@ 0x84
 8002aec:	2108      	movs	r1, #8
 8002aee:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2278      	movs	r2, #120	@ 0x78
 8002af4:	2100      	movs	r1, #0
 8002af6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e02c      	b.n	8002b56 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	69da      	ldr	r2, [r3, #28]
 8002b02:	2380      	movs	r3, #128	@ 0x80
 8002b04:	011b      	lsls	r3, r3, #4
 8002b06:	401a      	ands	r2, r3
 8002b08:	2380      	movs	r3, #128	@ 0x80
 8002b0a:	011b      	lsls	r3, r3, #4
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d112      	bne.n	8002b36 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2280      	movs	r2, #128	@ 0x80
 8002b16:	0112      	lsls	r2, r2, #4
 8002b18:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	f000 f8d5 	bl	8002ccc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2284      	movs	r2, #132	@ 0x84
 8002b26:	2120      	movs	r1, #32
 8002b28:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2278      	movs	r2, #120	@ 0x78
 8002b2e:	2100      	movs	r1, #0
 8002b30:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002b32:	2303      	movs	r3, #3
 8002b34:	e00f      	b.n	8002b56 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	69db      	ldr	r3, [r3, #28]
 8002b3c:	68ba      	ldr	r2, [r7, #8]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	68ba      	ldr	r2, [r7, #8]
 8002b42:	1ad3      	subs	r3, r2, r3
 8002b44:	425a      	negs	r2, r3
 8002b46:	4153      	adcs	r3, r2
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	001a      	movs	r2, r3
 8002b4c:	1dfb      	adds	r3, r7, #7
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d09e      	beq.n	8002a92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	0018      	movs	r0, r3
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	b004      	add	sp, #16
 8002b5c:	bd80      	pop	{r7, pc}
	...

08002b60 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b090      	sub	sp, #64	@ 0x40
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	1dbb      	adds	r3, r7, #6
 8002b6c:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	68ba      	ldr	r2, [r7, #8]
 8002b72:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	1dba      	adds	r2, r7, #6
 8002b78:	2158      	movs	r1, #88	@ 0x58
 8002b7a:	8812      	ldrh	r2, [r2, #0]
 8002b7c:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	1dba      	adds	r2, r7, #6
 8002b82:	215a      	movs	r1, #90	@ 0x5a
 8002b84:	8812      	ldrh	r2, [r2, #0]
 8002b86:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	689a      	ldr	r2, [r3, #8]
 8002b92:	2380      	movs	r3, #128	@ 0x80
 8002b94:	015b      	lsls	r3, r3, #5
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d10d      	bne.n	8002bb6 <UART_Start_Receive_IT+0x56>
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d104      	bne.n	8002bac <UART_Start_Receive_IT+0x4c>
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	225c      	movs	r2, #92	@ 0x5c
 8002ba6:	4946      	ldr	r1, [pc, #280]	@ (8002cc0 <UART_Start_Receive_IT+0x160>)
 8002ba8:	5299      	strh	r1, [r3, r2]
 8002baa:	e01a      	b.n	8002be2 <UART_Start_Receive_IT+0x82>
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	225c      	movs	r2, #92	@ 0x5c
 8002bb0:	21ff      	movs	r1, #255	@ 0xff
 8002bb2:	5299      	strh	r1, [r3, r2]
 8002bb4:	e015      	b.n	8002be2 <UART_Start_Receive_IT+0x82>
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d10d      	bne.n	8002bda <UART_Start_Receive_IT+0x7a>
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	691b      	ldr	r3, [r3, #16]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d104      	bne.n	8002bd0 <UART_Start_Receive_IT+0x70>
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	225c      	movs	r2, #92	@ 0x5c
 8002bca:	21ff      	movs	r1, #255	@ 0xff
 8002bcc:	5299      	strh	r1, [r3, r2]
 8002bce:	e008      	b.n	8002be2 <UART_Start_Receive_IT+0x82>
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	225c      	movs	r2, #92	@ 0x5c
 8002bd4:	217f      	movs	r1, #127	@ 0x7f
 8002bd6:	5299      	strh	r1, [r3, r2]
 8002bd8:	e003      	b.n	8002be2 <UART_Start_Receive_IT+0x82>
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	225c      	movs	r2, #92	@ 0x5c
 8002bde:	2100      	movs	r1, #0
 8002be0:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2284      	movs	r2, #132	@ 0x84
 8002be6:	2100      	movs	r1, #0
 8002be8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	2280      	movs	r2, #128	@ 0x80
 8002bee:	2122      	movs	r1, #34	@ 0x22
 8002bf0:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bf2:	f3ef 8310 	mrs	r3, PRIMASK
 8002bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8002bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002bfc:	2301      	movs	r3, #1
 8002bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002c02:	f383 8810 	msr	PRIMASK, r3
}
 8002c06:	46c0      	nop			@ (mov r8, r8)
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	689a      	ldr	r2, [r3, #8]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	2101      	movs	r1, #1
 8002c14:	430a      	orrs	r2, r1
 8002c16:	609a      	str	r2, [r3, #8]
 8002c18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002c1a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c1e:	f383 8810 	msr	PRIMASK, r3
}
 8002c22:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	689a      	ldr	r2, [r3, #8]
 8002c28:	2380      	movs	r3, #128	@ 0x80
 8002c2a:	015b      	lsls	r3, r3, #5
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d107      	bne.n	8002c40 <UART_Start_Receive_IT+0xe0>
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d103      	bne.n	8002c40 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4a22      	ldr	r2, [pc, #136]	@ (8002cc4 <UART_Start_Receive_IT+0x164>)
 8002c3c:	669a      	str	r2, [r3, #104]	@ 0x68
 8002c3e:	e002      	b.n	8002c46 <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	4a21      	ldr	r2, [pc, #132]	@ (8002cc8 <UART_Start_Receive_IT+0x168>)
 8002c44:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	691b      	ldr	r3, [r3, #16]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d019      	beq.n	8002c82 <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c4e:	f3ef 8310 	mrs	r3, PRIMASK
 8002c52:	61fb      	str	r3, [r7, #28]
  return(result);
 8002c54:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002c56:	637b      	str	r3, [r7, #52]	@ 0x34
 8002c58:	2301      	movs	r3, #1
 8002c5a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c5c:	6a3b      	ldr	r3, [r7, #32]
 8002c5e:	f383 8810 	msr	PRIMASK, r3
}
 8002c62:	46c0      	nop			@ (mov r8, r8)
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681a      	ldr	r2, [r3, #0]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	2190      	movs	r1, #144	@ 0x90
 8002c70:	0049      	lsls	r1, r1, #1
 8002c72:	430a      	orrs	r2, r1
 8002c74:	601a      	str	r2, [r3, #0]
 8002c76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c78:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c7c:	f383 8810 	msr	PRIMASK, r3
}
 8002c80:	e018      	b.n	8002cb4 <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c82:	f3ef 8310 	mrs	r3, PRIMASK
 8002c86:	613b      	str	r3, [r7, #16]
  return(result);
 8002c88:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8002c8a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	f383 8810 	msr	PRIMASK, r3
}
 8002c96:	46c0      	nop			@ (mov r8, r8)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2120      	movs	r1, #32
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002caa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	f383 8810 	msr	PRIMASK, r3
}
 8002cb2:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
}
 8002cb6:	0018      	movs	r0, r3
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	b010      	add	sp, #64	@ 0x40
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	46c0      	nop			@ (mov r8, r8)
 8002cc0:	000001ff 	.word	0x000001ff
 8002cc4:	08002fd1 	.word	0x08002fd1
 8002cc8:	08002e19 	.word	0x08002e19

08002ccc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b08e      	sub	sp, #56	@ 0x38
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002cd4:	f3ef 8310 	mrs	r3, PRIMASK
 8002cd8:	617b      	str	r3, [r7, #20]
  return(result);
 8002cda:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002cdc:	637b      	str	r3, [r7, #52]	@ 0x34
 8002cde:	2301      	movs	r3, #1
 8002ce0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	f383 8810 	msr	PRIMASK, r3
}
 8002ce8:	46c0      	nop			@ (mov r8, r8)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	681a      	ldr	r2, [r3, #0]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4926      	ldr	r1, [pc, #152]	@ (8002d90 <UART_EndRxTransfer+0xc4>)
 8002cf6:	400a      	ands	r2, r1
 8002cf8:	601a      	str	r2, [r3, #0]
 8002cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002cfc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	f383 8810 	msr	PRIMASK, r3
}
 8002d04:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d06:	f3ef 8310 	mrs	r3, PRIMASK
 8002d0a:	623b      	str	r3, [r7, #32]
  return(result);
 8002d0c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d0e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002d10:	2301      	movs	r3, #1
 8002d12:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d16:	f383 8810 	msr	PRIMASK, r3
}
 8002d1a:	46c0      	nop			@ (mov r8, r8)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	689a      	ldr	r2, [r3, #8]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2101      	movs	r1, #1
 8002d28:	438a      	bics	r2, r1
 8002d2a:	609a      	str	r2, [r3, #8]
 8002d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d32:	f383 8810 	msr	PRIMASK, r3
}
 8002d36:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d3c:	2b01      	cmp	r3, #1
 8002d3e:	d118      	bne.n	8002d72 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002d40:	f3ef 8310 	mrs	r3, PRIMASK
 8002d44:	60bb      	str	r3, [r7, #8]
  return(result);
 8002d46:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d48:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002d4a:	2301      	movs	r3, #1
 8002d4c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f383 8810 	msr	PRIMASK, r3
}
 8002d54:	46c0      	nop			@ (mov r8, r8)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681a      	ldr	r2, [r3, #0]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2110      	movs	r1, #16
 8002d62:	438a      	bics	r2, r1
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d68:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	f383 8810 	msr	PRIMASK, r3
}
 8002d70:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2280      	movs	r2, #128	@ 0x80
 8002d76:	2120      	movs	r1, #32
 8002d78:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2200      	movs	r2, #0
 8002d84:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002d86:	46c0      	nop			@ (mov r8, r8)
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	b00e      	add	sp, #56	@ 0x38
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	46c0      	nop			@ (mov r8, r8)
 8002d90:	fffffedf 	.word	0xfffffedf

08002d94 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b084      	sub	sp, #16
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002da0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	225a      	movs	r2, #90	@ 0x5a
 8002da6:	2100      	movs	r1, #0
 8002da8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2252      	movs	r2, #82	@ 0x52
 8002dae:	2100      	movs	r1, #0
 8002db0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	0018      	movs	r0, r3
 8002db6:	f7ff fbb3 	bl	8002520 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002dba:	46c0      	nop			@ (mov r8, r8)
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	b004      	add	sp, #16
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b086      	sub	sp, #24
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002dca:	f3ef 8310 	mrs	r3, PRIMASK
 8002dce:	60bb      	str	r3, [r7, #8]
  return(result);
 8002dd0:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002dd2:	617b      	str	r3, [r7, #20]
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f383 8810 	msr	PRIMASK, r3
}
 8002dde:	46c0      	nop			@ (mov r8, r8)
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2140      	movs	r1, #64	@ 0x40
 8002dec:	438a      	bics	r2, r1
 8002dee:	601a      	str	r2, [r3, #0]
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	f383 8810 	msr	PRIMASK, r3
}
 8002dfa:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2220      	movs	r2, #32
 8002e00:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	2200      	movs	r2, #0
 8002e06:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	0018      	movs	r0, r3
 8002e0c:	f7ff fb80 	bl	8002510 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002e10:	46c0      	nop			@ (mov r8, r8)
 8002e12:	46bd      	mov	sp, r7
 8002e14:	b006      	add	sp, #24
 8002e16:	bd80      	pop	{r7, pc}

08002e18 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b094      	sub	sp, #80	@ 0x50
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8002e20:	204e      	movs	r0, #78	@ 0x4e
 8002e22:	183b      	adds	r3, r7, r0
 8002e24:	687a      	ldr	r2, [r7, #4]
 8002e26:	215c      	movs	r1, #92	@ 0x5c
 8002e28:	5a52      	ldrh	r2, [r2, r1]
 8002e2a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2280      	movs	r2, #128	@ 0x80
 8002e30:	589b      	ldr	r3, [r3, r2]
 8002e32:	2b22      	cmp	r3, #34	@ 0x22
 8002e34:	d000      	beq.n	8002e38 <UART_RxISR_8BIT+0x20>
 8002e36:	e0ba      	b.n	8002fae <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681a      	ldr	r2, [r3, #0]
 8002e3c:	214c      	movs	r1, #76	@ 0x4c
 8002e3e:	187b      	adds	r3, r7, r1
 8002e40:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8002e42:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002e44:	187b      	adds	r3, r7, r1
 8002e46:	881b      	ldrh	r3, [r3, #0]
 8002e48:	b2da      	uxtb	r2, r3
 8002e4a:	183b      	adds	r3, r7, r0
 8002e4c:	881b      	ldrh	r3, [r3, #0]
 8002e4e:	b2d9      	uxtb	r1, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e54:	400a      	ands	r2, r1
 8002e56:	b2d2      	uxtb	r2, r2
 8002e58:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e5e:	1c5a      	adds	r2, r3, #1
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	225a      	movs	r2, #90	@ 0x5a
 8002e68:	5a9b      	ldrh	r3, [r3, r2]
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	b299      	uxth	r1, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	225a      	movs	r2, #90	@ 0x5a
 8002e74:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	225a      	movs	r2, #90	@ 0x5a
 8002e7a:	5a9b      	ldrh	r3, [r3, r2]
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d000      	beq.n	8002e84 <UART_RxISR_8BIT+0x6c>
 8002e82:	e09c      	b.n	8002fbe <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e84:	f3ef 8310 	mrs	r3, PRIMASK
 8002e88:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e8c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002e8e:	2301      	movs	r3, #1
 8002e90:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e94:	f383 8810 	msr	PRIMASK, r3
}
 8002e98:	46c0      	nop			@ (mov r8, r8)
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4948      	ldr	r1, [pc, #288]	@ (8002fc8 <UART_RxISR_8BIT+0x1b0>)
 8002ea6:	400a      	ands	r2, r1
 8002ea8:	601a      	str	r2, [r3, #0]
 8002eaa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002eac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eb0:	f383 8810 	msr	PRIMASK, r3
}
 8002eb4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002eb6:	f3ef 8310 	mrs	r3, PRIMASK
 8002eba:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ebe:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002ec6:	f383 8810 	msr	PRIMASK, r3
}
 8002eca:	46c0      	nop			@ (mov r8, r8)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	689a      	ldr	r2, [r3, #8]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	438a      	bics	r2, r1
 8002eda:	609a      	str	r2, [r3, #8]
 8002edc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002ede:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ee2:	f383 8810 	msr	PRIMASK, r3
}
 8002ee6:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2280      	movs	r2, #128	@ 0x80
 8002eec:	2120      	movs	r1, #32
 8002eee:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	685a      	ldr	r2, [r3, #4]
 8002f02:	2380      	movs	r3, #128	@ 0x80
 8002f04:	041b      	lsls	r3, r3, #16
 8002f06:	4013      	ands	r3, r2
 8002f08:	d018      	beq.n	8002f3c <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f0a:	f3ef 8310 	mrs	r3, PRIMASK
 8002f0e:	61bb      	str	r3, [r7, #24]
  return(result);
 8002f10:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8002f12:	643b      	str	r3, [r7, #64]	@ 0x40
 8002f14:	2301      	movs	r3, #1
 8002f16:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	f383 8810 	msr	PRIMASK, r3
}
 8002f1e:	46c0      	nop			@ (mov r8, r8)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	4928      	ldr	r1, [pc, #160]	@ (8002fcc <UART_RxISR_8BIT+0x1b4>)
 8002f2c:	400a      	ands	r2, r1
 8002f2e:	601a      	str	r2, [r3, #0]
 8002f30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002f32:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f34:	6a3b      	ldr	r3, [r7, #32]
 8002f36:	f383 8810 	msr	PRIMASK, r3
}
 8002f3a:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d12f      	bne.n	8002fa4 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2200      	movs	r2, #0
 8002f48:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f4a:	f3ef 8310 	mrs	r3, PRIMASK
 8002f4e:	60fb      	str	r3, [r7, #12]
  return(result);
 8002f50:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f54:	2301      	movs	r3, #1
 8002f56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f58:	693b      	ldr	r3, [r7, #16]
 8002f5a:	f383 8810 	msr	PRIMASK, r3
}
 8002f5e:	46c0      	nop			@ (mov r8, r8)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	681a      	ldr	r2, [r3, #0]
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2110      	movs	r1, #16
 8002f6c:	438a      	bics	r2, r1
 8002f6e:	601a      	str	r2, [r3, #0]
 8002f70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002f72:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f74:	697b      	ldr	r3, [r7, #20]
 8002f76:	f383 8810 	msr	PRIMASK, r3
}
 8002f7a:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	2210      	movs	r2, #16
 8002f84:	4013      	ands	r3, r2
 8002f86:	2b10      	cmp	r3, #16
 8002f88:	d103      	bne.n	8002f92 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2210      	movs	r2, #16
 8002f90:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2258      	movs	r2, #88	@ 0x58
 8002f96:	5a9a      	ldrh	r2, [r3, r2]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	0011      	movs	r1, r2
 8002f9c:	0018      	movs	r0, r3
 8002f9e:	f7ff fac7 	bl	8002530 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8002fa2:	e00c      	b.n	8002fbe <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	f7fd fa8a 	bl	80004c0 <HAL_UART_RxCpltCallback>
}
 8002fac:	e007      	b.n	8002fbe <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	699a      	ldr	r2, [r3, #24]
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2108      	movs	r1, #8
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	619a      	str	r2, [r3, #24]
}
 8002fbe:	46c0      	nop			@ (mov r8, r8)
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	b014      	add	sp, #80	@ 0x50
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	46c0      	nop			@ (mov r8, r8)
 8002fc8:	fffffedf 	.word	0xfffffedf
 8002fcc:	fbffffff 	.word	0xfbffffff

08002fd0 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b094      	sub	sp, #80	@ 0x50
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8002fd8:	204e      	movs	r0, #78	@ 0x4e
 8002fda:	183b      	adds	r3, r7, r0
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	215c      	movs	r1, #92	@ 0x5c
 8002fe0:	5a52      	ldrh	r2, [r2, r1]
 8002fe2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2280      	movs	r2, #128	@ 0x80
 8002fe8:	589b      	ldr	r3, [r3, r2]
 8002fea:	2b22      	cmp	r3, #34	@ 0x22
 8002fec:	d000      	beq.n	8002ff0 <UART_RxISR_16BIT+0x20>
 8002fee:	e0ba      	b.n	8003166 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681a      	ldr	r2, [r3, #0]
 8002ff4:	214c      	movs	r1, #76	@ 0x4c
 8002ff6:	187b      	adds	r3, r7, r1
 8002ff8:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 8002ffa:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003000:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8003002:	187b      	adds	r3, r7, r1
 8003004:	183a      	adds	r2, r7, r0
 8003006:	881b      	ldrh	r3, [r3, #0]
 8003008:	8812      	ldrh	r2, [r2, #0]
 800300a:	4013      	ands	r3, r2
 800300c:	b29a      	uxth	r2, r3
 800300e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003010:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003016:	1c9a      	adds	r2, r3, #2
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	225a      	movs	r2, #90	@ 0x5a
 8003020:	5a9b      	ldrh	r3, [r3, r2]
 8003022:	b29b      	uxth	r3, r3
 8003024:	3b01      	subs	r3, #1
 8003026:	b299      	uxth	r1, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	225a      	movs	r2, #90	@ 0x5a
 800302c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	225a      	movs	r2, #90	@ 0x5a
 8003032:	5a9b      	ldrh	r3, [r3, r2]
 8003034:	b29b      	uxth	r3, r3
 8003036:	2b00      	cmp	r3, #0
 8003038:	d000      	beq.n	800303c <UART_RxISR_16BIT+0x6c>
 800303a:	e09c      	b.n	8003176 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800303c:	f3ef 8310 	mrs	r3, PRIMASK
 8003040:	623b      	str	r3, [r7, #32]
  return(result);
 8003042:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003044:	647b      	str	r3, [r7, #68]	@ 0x44
 8003046:	2301      	movs	r3, #1
 8003048:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800304a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304c:	f383 8810 	msr	PRIMASK, r3
}
 8003050:	46c0      	nop			@ (mov r8, r8)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4948      	ldr	r1, [pc, #288]	@ (8003180 <UART_RxISR_16BIT+0x1b0>)
 800305e:	400a      	ands	r2, r1
 8003060:	601a      	str	r2, [r3, #0]
 8003062:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003064:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003066:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003068:	f383 8810 	msr	PRIMASK, r3
}
 800306c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800306e:	f3ef 8310 	mrs	r3, PRIMASK
 8003072:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 8003074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003076:	643b      	str	r3, [r7, #64]	@ 0x40
 8003078:	2301      	movs	r3, #1
 800307a:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800307c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800307e:	f383 8810 	msr	PRIMASK, r3
}
 8003082:	46c0      	nop			@ (mov r8, r8)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	689a      	ldr	r2, [r3, #8]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2101      	movs	r1, #1
 8003090:	438a      	bics	r2, r1
 8003092:	609a      	str	r2, [r3, #8]
 8003094:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003096:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003098:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800309a:	f383 8810 	msr	PRIMASK, r3
}
 800309e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2280      	movs	r2, #128	@ 0x80
 80030a4:	2120      	movs	r1, #32
 80030a6:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2200      	movs	r2, #0
 80030ac:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2200      	movs	r2, #0
 80030b2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	685a      	ldr	r2, [r3, #4]
 80030ba:	2380      	movs	r3, #128	@ 0x80
 80030bc:	041b      	lsls	r3, r3, #16
 80030be:	4013      	ands	r3, r2
 80030c0:	d018      	beq.n	80030f4 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030c2:	f3ef 8310 	mrs	r3, PRIMASK
 80030c6:	617b      	str	r3, [r7, #20]
  return(result);
 80030c8:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80030ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80030cc:	2301      	movs	r3, #1
 80030ce:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	f383 8810 	msr	PRIMASK, r3
}
 80030d6:	46c0      	nop			@ (mov r8, r8)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681a      	ldr	r2, [r3, #0]
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4928      	ldr	r1, [pc, #160]	@ (8003184 <UART_RxISR_16BIT+0x1b4>)
 80030e4:	400a      	ands	r2, r1
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80030ea:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	f383 8810 	msr	PRIMASK, r3
}
 80030f2:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d12f      	bne.n	800315c <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	2200      	movs	r2, #0
 8003100:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003102:	f3ef 8310 	mrs	r3, PRIMASK
 8003106:	60bb      	str	r3, [r7, #8]
  return(result);
 8003108:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800310a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800310c:	2301      	movs	r3, #1
 800310e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	f383 8810 	msr	PRIMASK, r3
}
 8003116:	46c0      	nop			@ (mov r8, r8)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	2110      	movs	r1, #16
 8003124:	438a      	bics	r2, r1
 8003126:	601a      	str	r2, [r3, #0]
 8003128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800312a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800312c:	693b      	ldr	r3, [r7, #16]
 800312e:	f383 8810 	msr	PRIMASK, r3
}
 8003132:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	69db      	ldr	r3, [r3, #28]
 800313a:	2210      	movs	r2, #16
 800313c:	4013      	ands	r3, r2
 800313e:	2b10      	cmp	r3, #16
 8003140:	d103      	bne.n	800314a <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	2210      	movs	r2, #16
 8003148:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2258      	movs	r2, #88	@ 0x58
 800314e:	5a9a      	ldrh	r2, [r3, r2]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	0011      	movs	r1, r2
 8003154:	0018      	movs	r0, r3
 8003156:	f7ff f9eb 	bl	8002530 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800315a:	e00c      	b.n	8003176 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	0018      	movs	r0, r3
 8003160:	f7fd f9ae 	bl	80004c0 <HAL_UART_RxCpltCallback>
}
 8003164:	e007      	b.n	8003176 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	699a      	ldr	r2, [r3, #24]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2108      	movs	r1, #8
 8003172:	430a      	orrs	r2, r1
 8003174:	619a      	str	r2, [r3, #24]
}
 8003176:	46c0      	nop			@ (mov r8, r8)
 8003178:	46bd      	mov	sp, r7
 800317a:	b014      	add	sp, #80	@ 0x50
 800317c:	bd80      	pop	{r7, pc}
 800317e:	46c0      	nop			@ (mov r8, r8)
 8003180:	fffffedf 	.word	0xfffffedf
 8003184:	fbffffff 	.word	0xfbffffff

08003188 <disable_unpend_all_ints>:
}

// ICTR values F401:2

static inline void disable_unpend_all_ints(void)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b082      	sub	sp, #8
 800318c:	af00      	add	r7, sp, #0
	SysTick->CTRL = 0;
 800318e:	4b13      	ldr	r3, [pc, #76]	@ (80031dc <disable_unpend_all_ints+0x54>)
 8003190:	2200      	movs	r2, #0
 8003192:	601a      	str	r2, [r3, #0]
	SCB->ICSR = SCB_ICSR_PENDSTCLR_Msk | SCB_ICSR_PENDSVCLR_Msk;
 8003194:	4b12      	ldr	r3, [pc, #72]	@ (80031e0 <disable_unpend_all_ints+0x58>)
 8003196:	22a0      	movs	r2, #160	@ 0xa0
 8003198:	0512      	lsls	r2, r2, #20
 800319a:	605a      	str	r2, [r3, #4]

	for (uint8_t i = 0; i < NELEMSOF(NVIC->ICER); i++)
 800319c:	1dfb      	adds	r3, r7, #7
 800319e:	2200      	movs	r2, #0
 80031a0:	701a      	strb	r2, [r3, #0]
 80031a2:	e012      	b.n	80031ca <disable_unpend_all_ints+0x42>
	{
		NVIC->ICER[i] = 0;
 80031a4:	4a0f      	ldr	r2, [pc, #60]	@ (80031e4 <disable_unpend_all_ints+0x5c>)
 80031a6:	1dfb      	adds	r3, r7, #7
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	3320      	adds	r3, #32
 80031ac:	009b      	lsls	r3, r3, #2
 80031ae:	2100      	movs	r1, #0
 80031b0:	5099      	str	r1, [r3, r2]
		NVIC->ICPR[i] = 0;
 80031b2:	4a0c      	ldr	r2, [pc, #48]	@ (80031e4 <disable_unpend_all_ints+0x5c>)
 80031b4:	1dfb      	adds	r3, r7, #7
 80031b6:	781b      	ldrb	r3, [r3, #0]
 80031b8:	3360      	adds	r3, #96	@ 0x60
 80031ba:	009b      	lsls	r3, r3, #2
 80031bc:	2100      	movs	r1, #0
 80031be:	5099      	str	r1, [r3, r2]
	for (uint8_t i = 0; i < NELEMSOF(NVIC->ICER); i++)
 80031c0:	1dfb      	adds	r3, r7, #7
 80031c2:	781a      	ldrb	r2, [r3, #0]
 80031c4:	1dfb      	adds	r3, r7, #7
 80031c6:	3201      	adds	r2, #1
 80031c8:	701a      	strb	r2, [r3, #0]
 80031ca:	1dfb      	adds	r3, r7, #7
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d0e8      	beq.n	80031a4 <disable_unpend_all_ints+0x1c>
	}
}
 80031d2:	46c0      	nop			@ (mov r8, r8)
 80031d4:	46c0      	nop			@ (mov r8, r8)
 80031d6:	46bd      	mov	sp, r7
 80031d8:	b002      	add	sp, #8
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	e000e010 	.word	0xe000e010
 80031e0:	e000ed00 	.word	0xe000ed00
 80031e4:	e000e100 	.word	0xe000e100

080031e8 <vectable_setup>:

extern struct cm0_vectable_ g_pfnVectors;
#endif

static inline void vectable_setup(uint32_t addr)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b082      	sub	sp, #8
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
#ifdef __VTOR_PRESENT
	SCB->VTOR = addr;
#else	// Cortex-M0
	// define with __attribute__((section(".ram_isr_vector")))
	extern struct cm0_vectable_ ram_vectable;
	ram_vectable = *(const struct cm0_vectable_ *)addr;	// copy vectors to start of RAM
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a05      	ldr	r2, [pc, #20]	@ (8003208 <vectable_setup+0x20>)
 80031f4:	0010      	movs	r0, r2
 80031f6:	0019      	movs	r1, r3
 80031f8:	23c0      	movs	r3, #192	@ 0xc0
 80031fa:	001a      	movs	r2, r3
 80031fc:	f000 f982 	bl	8003504 <memcpy>
#endif
}
 8003200:	46c0      	nop			@ (mov r8, r8)
 8003202:	46bd      	mov	sp, r7
 8003204:	b002      	add	sp, #8
 8003206:	bd80      	pop	{r7, pc}
 8003208:	20000000 	.word	0x20000000

0800320c <app_start>:

static inline void app_start(uint32_t addr)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
	// at this point all interrupts must be disabled (NVIC, SysTick)
	const struct cm_init_ *app_init = (const struct cm_init_ *) addr;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	60fb      	str	r3, [r7, #12]
	__set_MSP(app_init->Init_SP);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	f383 8808 	msr	MSP, r3
}
 8003224:	46c0      	nop			@ (mov r8, r8)
	// SP register should not be used in the assembly instructions implementing the statement below
	app_init->Reset_Handler();
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	685b      	ldr	r3, [r3, #4]
 800322a:	4798      	blx	r3
}
 800322c:	46c0      	nop			@ (mov r8, r8)
 800322e:	46bd      	mov	sp, r7
 8003230:	b004      	add	sp, #16
 8003232:	bd80      	pop	{r7, pc}

08003234 <bl_usart_printf>:
uint32_t  flash_addr	 = 	(uint32_t)0x08006000U; 			// Variable for erasing and flashing flash memory
uint16_t i=0;

// Function for printing messages to terminal via USART
void bl_usart_printf(char *format,...)
{
 8003234:	b40f      	push	{r0, r1, r2, r3}
 8003236:	b590      	push	{r4, r7, lr}
 8003238:	b097      	sub	sp, #92	@ 0x5c
 800323a:	af00      	add	r7, sp, #0
	char str[80] = {0};														// Created array variable in type of "char"
 800323c:	2408      	movs	r4, #8
 800323e:	193b      	adds	r3, r7, r4
 8003240:	0018      	movs	r0, r3
 8003242:	2350      	movs	r3, #80	@ 0x50
 8003244:	001a      	movs	r2, r3
 8003246:	2100      	movs	r1, #0
 8003248:	f000 f928 	bl	800349c <memset>
	va_list	args;															// Creates an object of the type of va_list
	va_start(args, format);													// Begins to reading arguments which is given to this functions
 800324c:	2364      	movs	r3, #100	@ 0x64
 800324e:	2208      	movs	r2, #8
 8003250:	189b      	adds	r3, r3, r2
 8003252:	19db      	adds	r3, r3, r7
 8003254:	607b      	str	r3, [r7, #4]
	vsprintf(str, format, args);											// Writes the arguments from args to str array in the format of "format"
 8003256:	687a      	ldr	r2, [r7, #4]
 8003258:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800325a:	193b      	adds	r3, r7, r4
 800325c:	0018      	movs	r0, r3
 800325e:	f000 f911 	bl	8003484 <vsiprintf>
	HAL_UART_Transmit(_USART1, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);	// Tranmits data
 8003262:	193b      	adds	r3, r7, r4
 8003264:	0018      	movs	r0, r3
 8003266:	f7fc ff4f 	bl	8000108 <strlen>
 800326a:	0003      	movs	r3, r0
 800326c:	b29a      	uxth	r2, r3
 800326e:	2301      	movs	r3, #1
 8003270:	425b      	negs	r3, r3
 8003272:	1939      	adds	r1, r7, r4
 8003274:	4804      	ldr	r0, [pc, #16]	@ (8003288 <bl_usart_printf+0x54>)
 8003276:	f7fe fd8d 	bl	8001d94 <HAL_UART_Transmit>
	/*
	 * Usage of this function:
	 *
	 * usart_printf("Hello World = %d", int_value);
	 */
}
 800327a:	46c0      	nop			@ (mov r8, r8)
 800327c:	46bd      	mov	sp, r7
 800327e:	b017      	add	sp, #92	@ 0x5c
 8003280:	bc90      	pop	{r4, r7}
 8003282:	bc08      	pop	{r3}
 8003284:	b004      	add	sp, #16
 8003286:	4718      	bx	r3
 8003288:	200001b8 	.word	0x200001b8

0800328c <bl_jump_to_app>:

// Function for jumping bootloader to application code
void bl_jump_to_app(void)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b082      	sub	sp, #8
 8003290:	af00      	add	r7, sp, #0

    uint32_t app_reset   = *((uint32_t *)(APP_START_ADDR + 4));
 8003292:	4b14      	ldr	r3, [pc, #80]	@ (80032e4 <bl_jump_to_app+0x58>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	3304      	adds	r3, #4
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	607b      	str	r3, [r7, #4]
    void (*reset_handler)(void) = (void (*)(void))app_reset;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	603b      	str	r3, [r7, #0]

	bl_usart_printf("BL_DBG_MSG: Bootloader jump to user app\r\n");
 80032a0:	4b11      	ldr	r3, [pc, #68]	@ (80032e8 <bl_jump_to_app+0x5c>)
 80032a2:	0018      	movs	r0, r3
 80032a4:	f7ff ffc6 	bl	8003234 <bl_usart_printf>
	bl_usart_printf("BL_DBG_MSG: App reset handler addr: %#x\r\n\n\n\n", reset_handler);
 80032a8:	683a      	ldr	r2, [r7, #0]
 80032aa:	4b10      	ldr	r3, [pc, #64]	@ (80032ec <bl_jump_to_app+0x60>)
 80032ac:	0011      	movs	r1, r2
 80032ae:	0018      	movs	r0, r3
 80032b0:	f7ff ffc0 	bl	8003234 <bl_usart_printf>
	HAL_Delay(5000);
 80032b4:	4b0e      	ldr	r3, [pc, #56]	@ (80032f0 <bl_jump_to_app+0x64>)
 80032b6:	0018      	movs	r0, r3
 80032b8:	f7fd faf4 	bl	80008a4 <HAL_Delay>

	disable_unpend_all_ints();
 80032bc:	f7ff ff64 	bl	8003188 <disable_unpend_all_ints>
	vectable_setup(APP_START_ADDR);
 80032c0:	4b08      	ldr	r3, [pc, #32]	@ (80032e4 <bl_jump_to_app+0x58>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	0018      	movs	r0, r3
 80032c6:	f7ff ff8f 	bl	80031e8 <vectable_setup>
	SYSCFG->CFGR1 = SYSCFG_CFGR1_MEM_MODE;	// map RAM at 0
 80032ca:	4b0a      	ldr	r3, [pc, #40]	@ (80032f4 <bl_jump_to_app+0x68>)
 80032cc:	2203      	movs	r2, #3
 80032ce:	601a      	str	r2, [r3, #0]
	app_start(APP_START_ADDR);
 80032d0:	4b04      	ldr	r3, [pc, #16]	@ (80032e4 <bl_jump_to_app+0x58>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	0018      	movs	r0, r3
 80032d6:	f7ff ff99 	bl	800320c <app_start>
}
 80032da:	46c0      	nop			@ (mov r8, r8)
 80032dc:	46bd      	mov	sp, r7
 80032de:	b002      	add	sp, #8
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	46c0      	nop			@ (mov r8, r8)
 80032e4:	200000e4 	.word	0x200000e4
 80032e8:	08003dac 	.word	0x08003dac
 80032ec:	08003dd8 	.word	0x08003dd8
 80032f0:	00001388 	.word	0x00001388
 80032f4:	40010000 	.word	0x40010000

080032f8 <bl_erase_20kB_mem>:

// Function for erase 20kB application code area in flash
void bl_erase_20kB_mem(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
	FLASH_EraseInitTypeDef flash = {0};				// Flash erasing object
 80032fe:	1d3b      	adds	r3, r7, #4
 8003300:	0018      	movs	r0, r3
 8003302:	230c      	movs	r3, #12
 8003304:	001a      	movs	r2, r3
 8003306:	2100      	movs	r1, #0
 8003308:	f000 f8c8 	bl	800349c <memset>
	HAL_FLASH_Unlock();								// Unlocks the flash to erase
 800330c:	f7fd fc4a 	bl	8000ba4 <HAL_FLASH_Unlock>

	// Erasing flash area of code
	flash.TypeErase  	= 	FLASH_TYPEERASE_PAGES;	// Erase type is page erase
 8003310:	1d3b      	adds	r3, r7, #4
 8003312:	2200      	movs	r2, #0
 8003314:	601a      	str	r2, [r3, #0]
	flash.PageAddress	= 	APP_START_ADDR;			// Erasing start address
 8003316:	4b0d      	ldr	r3, [pc, #52]	@ (800334c <bl_erase_20kB_mem+0x54>)
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	1d3b      	adds	r3, r7, #4
 800331c:	605a      	str	r2, [r3, #4]
	flash.NbPages		=	APP_PAGE_COUNT;			// Number of pages to be erased
 800331e:	1d3b      	adds	r3, r7, #4
 8003320:	2214      	movs	r2, #20
 8003322:	609a      	str	r2, [r3, #8]
	uint32_t PageError	= 0;						// Error flag definition
 8003324:	2300      	movs	r3, #0
 8003326:	603b      	str	r3, [r7, #0]
	HAL_FLASHEx_Erase(&flash, &PageError);
 8003328:	003a      	movs	r2, r7
 800332a:	1d3b      	adds	r3, r7, #4
 800332c:	0011      	movs	r1, r2
 800332e:	0018      	movs	r0, r3
 8003330:	f7fd fcdc 	bl	8000cec <HAL_FLASHEx_Erase>

	HAL_FLASH_Lock();								// Locks the flash
 8003334:	f7fd fc5c 	bl	8000bf0 <HAL_FLASH_Lock>
	bl_usart_printf("### Erased 20kB application code pages. Page error code: 0x%08lX ###\r\n", PageError);
 8003338:	683a      	ldr	r2, [r7, #0]
 800333a:	4b05      	ldr	r3, [pc, #20]	@ (8003350 <bl_erase_20kB_mem+0x58>)
 800333c:	0011      	movs	r1, r2
 800333e:	0018      	movs	r0, r3
 8003340:	f7ff ff78 	bl	8003234 <bl_usart_printf>
}
 8003344:	46c0      	nop			@ (mov r8, r8)
 8003346:	46bd      	mov	sp, r7
 8003348:	b004      	add	sp, #16
 800334a:	bd80      	pop	{r7, pc}
 800334c:	200000e4 	.word	0x200000e4
 8003350:	08003e08 	.word	0x08003e08

08003354 <bl_execute_cmd>:
	HAL_FLASH_Lock();								// Locking the flash
}

// Function for executing commands
void bl_execute_cmd(uint8_t cmd)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	0002      	movs	r2, r0
 800335c:	1dfb      	adds	r3, r7, #7
 800335e:	701a      	strb	r2, [r3, #0]
	switch(cmd)
 8003360:	1dfb      	adds	r3, r7, #7
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	2b03      	cmp	r3, #3
 8003366:	d008      	beq.n	800337a <bl_execute_cmd+0x26>
 8003368:	dc0d      	bgt.n	8003386 <bl_execute_cmd+0x32>
 800336a:	2b02      	cmp	r3, #2
 800336c:	d00e      	beq.n	800338c <bl_execute_cmd+0x38>
 800336e:	dc0a      	bgt.n	8003386 <bl_execute_cmd+0x32>
 8003370:	2b00      	cmp	r3, #0
 8003372:	d00d      	beq.n	8003390 <bl_execute_cmd+0x3c>
 8003374:	2b01      	cmp	r3, #1
 8003376:	d003      	beq.n	8003380 <bl_execute_cmd+0x2c>
 8003378:	e005      	b.n	8003386 <bl_execute_cmd+0x32>
	{
	case BL_CMD_JMP_TO_APP:	// Jumping application code
		bl_jump_to_app();
 800337a:	f7ff ff87 	bl	800328c <bl_jump_to_app>
		break;
 800337e:	e008      	b.n	8003392 <bl_execute_cmd+0x3e>
	case BL_CMD_ERASE_MEM:	// Erasing 20kB application code area
		bl_erase_20kB_mem();
 8003380:	f7ff ffba 	bl	80032f8 <bl_erase_20kB_mem>
		break;
 8003384:	e005      	b.n	8003392 <bl_execute_cmd+0x3e>
		break;
	case BL_CMD_GET_CRC16:
		// Calculate CRC16 value of last firmware and send to host
		break;
	default:
		Error_Handler();
 8003386:	f7fd f8d1 	bl	800052c <Error_Handler>
		break;
 800338a:	e002      	b.n	8003392 <bl_execute_cmd+0x3e>
		break;
 800338c:	46c0      	nop			@ (mov r8, r8)
 800338e:	e000      	b.n	8003392 <bl_execute_cmd+0x3e>
		break;
 8003390:	46c0      	nop			@ (mov r8, r8)
	}
}
 8003392:	46c0      	nop			@ (mov r8, r8)
 8003394:	46bd      	mov	sp, r7
 8003396:	b002      	add	sp, #8
 8003398:	bd80      	pop	{r7, pc}

0800339a <crc_calc_crc8>:
 * 5. Her bitin XOR sonucu ayr birer sonu olarak kar ve toplam sonu byte'nda her biri bir biti temsil eder.
 */


uint8_t crc_calc_crc8(uint8_t* message, uint16_t length)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b084      	sub	sp, #16
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
 80033a2:	000a      	movs	r2, r1
 80033a4:	1cbb      	adds	r3, r7, #2
 80033a6:	801a      	strh	r2, [r3, #0]
	uint8_t crc 	 = 0;					// CRC value initialization
 80033a8:	230f      	movs	r3, #15
 80033aa:	18fb      	adds	r3, r7, r3
 80033ac:	2200      	movs	r2, #0
 80033ae:	701a      	strb	r2, [r3, #0]
	uint8_t divisor  = 0x07;				// Dividor initialization
 80033b0:	230a      	movs	r3, #10
 80033b2:	18fb      	adds	r3, r7, r3
 80033b4:	2207      	movs	r2, #7
 80033b6:	701a      	strb	r2, [r3, #0]

	for(uint16_t B=0; B<length; B++)		// Bytes of message
 80033b8:	230c      	movs	r3, #12
 80033ba:	18fb      	adds	r3, r7, r3
 80033bc:	2200      	movs	r2, #0
 80033be:	801a      	strh	r2, [r3, #0]
 80033c0:	e03b      	b.n	800343a <crc_calc_crc8+0xa0>
	{
		crc ^= message[B];
 80033c2:	230c      	movs	r3, #12
 80033c4:	18fb      	adds	r3, r7, r3
 80033c6:	881b      	ldrh	r3, [r3, #0]
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	18d3      	adds	r3, r2, r3
 80033cc:	7819      	ldrb	r1, [r3, #0]
 80033ce:	220f      	movs	r2, #15
 80033d0:	18bb      	adds	r3, r7, r2
 80033d2:	18ba      	adds	r2, r7, r2
 80033d4:	7812      	ldrb	r2, [r2, #0]
 80033d6:	404a      	eors	r2, r1
 80033d8:	701a      	strb	r2, [r3, #0]

		for(uint8_t b=0; b<8; b++)			// bits of message's byte
 80033da:	230b      	movs	r3, #11
 80033dc:	18fb      	adds	r3, r7, r3
 80033de:	2200      	movs	r2, #0
 80033e0:	701a      	strb	r2, [r3, #0]
 80033e2:	e01f      	b.n	8003424 <crc_calc_crc8+0x8a>
		{
			if(crc & 0x80)					// Controlling first bit of dividend if it is 1 or not
 80033e4:	210f      	movs	r1, #15
 80033e6:	187b      	adds	r3, r7, r1
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	b25b      	sxtb	r3, r3
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	da0d      	bge.n	800340c <crc_calc_crc8+0x72>
			{
				crc = (crc << 1) ^ divisor;	// Shifting by 1 and XOR operation with divisor
 80033f0:	187b      	adds	r3, r7, r1
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	b25b      	sxtb	r3, r3
 80033f6:	18db      	adds	r3, r3, r3
 80033f8:	b25a      	sxtb	r2, r3
 80033fa:	230a      	movs	r3, #10
 80033fc:	18fb      	adds	r3, r7, r3
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	b25b      	sxtb	r3, r3
 8003402:	4053      	eors	r3, r2
 8003404:	b25a      	sxtb	r2, r3
 8003406:	187b      	adds	r3, r7, r1
 8003408:	701a      	strb	r2, [r3, #0]
 800340a:	e005      	b.n	8003418 <crc_calc_crc8+0x7e>
			}
			else
			{
				crc <<= 1;					// CRC value (message) shifting by 1 if firts bit is not 1
 800340c:	230f      	movs	r3, #15
 800340e:	18fa      	adds	r2, r7, r3
 8003410:	18fb      	adds	r3, r7, r3
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	18db      	adds	r3, r3, r3
 8003416:	7013      	strb	r3, [r2, #0]
		for(uint8_t b=0; b<8; b++)			// bits of message's byte
 8003418:	210b      	movs	r1, #11
 800341a:	187b      	adds	r3, r7, r1
 800341c:	781a      	ldrb	r2, [r3, #0]
 800341e:	187b      	adds	r3, r7, r1
 8003420:	3201      	adds	r2, #1
 8003422:	701a      	strb	r2, [r3, #0]
 8003424:	230b      	movs	r3, #11
 8003426:	18fb      	adds	r3, r7, r3
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	2b07      	cmp	r3, #7
 800342c:	d9da      	bls.n	80033e4 <crc_calc_crc8+0x4a>
	for(uint16_t B=0; B<length; B++)		// Bytes of message
 800342e:	210c      	movs	r1, #12
 8003430:	187b      	adds	r3, r7, r1
 8003432:	881a      	ldrh	r2, [r3, #0]
 8003434:	187b      	adds	r3, r7, r1
 8003436:	3201      	adds	r2, #1
 8003438:	801a      	strh	r2, [r3, #0]
 800343a:	230c      	movs	r3, #12
 800343c:	18fa      	adds	r2, r7, r3
 800343e:	1cbb      	adds	r3, r7, #2
 8003440:	8812      	ldrh	r2, [r2, #0]
 8003442:	881b      	ldrh	r3, [r3, #0]
 8003444:	429a      	cmp	r2, r3
 8003446:	d3bc      	bcc.n	80033c2 <crc_calc_crc8+0x28>
			}
		}
	}

	return crc;
 8003448:	230f      	movs	r3, #15
 800344a:	18fb      	adds	r3, r7, r3
 800344c:	781b      	ldrb	r3, [r3, #0]
}
 800344e:	0018      	movs	r0, r3
 8003450:	46bd      	mov	sp, r7
 8003452:	b004      	add	sp, #16
 8003454:	bd80      	pop	{r7, pc}
	...

08003458 <_vsiprintf_r>:
 8003458:	b510      	push	{r4, lr}
 800345a:	2400      	movs	r4, #0
 800345c:	b09a      	sub	sp, #104	@ 0x68
 800345e:	9100      	str	r1, [sp, #0]
 8003460:	9104      	str	r1, [sp, #16]
 8003462:	4906      	ldr	r1, [pc, #24]	@ (800347c <_vsiprintf_r+0x24>)
 8003464:	9419      	str	r4, [sp, #100]	@ 0x64
 8003466:	9105      	str	r1, [sp, #20]
 8003468:	9102      	str	r1, [sp, #8]
 800346a:	4905      	ldr	r1, [pc, #20]	@ (8003480 <_vsiprintf_r+0x28>)
 800346c:	9103      	str	r1, [sp, #12]
 800346e:	4669      	mov	r1, sp
 8003470:	f000 f9ae 	bl	80037d0 <_svfiprintf_r>
 8003474:	9b00      	ldr	r3, [sp, #0]
 8003476:	701c      	strb	r4, [r3, #0]
 8003478:	b01a      	add	sp, #104	@ 0x68
 800347a:	bd10      	pop	{r4, pc}
 800347c:	7fffffff 	.word	0x7fffffff
 8003480:	ffff0208 	.word	0xffff0208

08003484 <vsiprintf>:
 8003484:	b510      	push	{r4, lr}
 8003486:	4c04      	ldr	r4, [pc, #16]	@ (8003498 <vsiprintf+0x14>)
 8003488:	0013      	movs	r3, r2
 800348a:	000a      	movs	r2, r1
 800348c:	0001      	movs	r1, r0
 800348e:	6820      	ldr	r0, [r4, #0]
 8003490:	f7ff ffe2 	bl	8003458 <_vsiprintf_r>
 8003494:	bd10      	pop	{r4, pc}
 8003496:	46c0      	nop			@ (mov r8, r8)
 8003498:	200000e8 	.word	0x200000e8

0800349c <memset>:
 800349c:	0003      	movs	r3, r0
 800349e:	1882      	adds	r2, r0, r2
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d100      	bne.n	80034a6 <memset+0xa>
 80034a4:	4770      	bx	lr
 80034a6:	7019      	strb	r1, [r3, #0]
 80034a8:	3301      	adds	r3, #1
 80034aa:	e7f9      	b.n	80034a0 <memset+0x4>

080034ac <__errno>:
 80034ac:	4b01      	ldr	r3, [pc, #4]	@ (80034b4 <__errno+0x8>)
 80034ae:	6818      	ldr	r0, [r3, #0]
 80034b0:	4770      	bx	lr
 80034b2:	46c0      	nop			@ (mov r8, r8)
 80034b4:	200000e8 	.word	0x200000e8

080034b8 <__libc_init_array>:
 80034b8:	b570      	push	{r4, r5, r6, lr}
 80034ba:	2600      	movs	r6, #0
 80034bc:	4c0c      	ldr	r4, [pc, #48]	@ (80034f0 <__libc_init_array+0x38>)
 80034be:	4d0d      	ldr	r5, [pc, #52]	@ (80034f4 <__libc_init_array+0x3c>)
 80034c0:	1b64      	subs	r4, r4, r5
 80034c2:	10a4      	asrs	r4, r4, #2
 80034c4:	42a6      	cmp	r6, r4
 80034c6:	d109      	bne.n	80034dc <__libc_init_array+0x24>
 80034c8:	2600      	movs	r6, #0
 80034ca:	f000 fc63 	bl	8003d94 <_init>
 80034ce:	4c0a      	ldr	r4, [pc, #40]	@ (80034f8 <__libc_init_array+0x40>)
 80034d0:	4d0a      	ldr	r5, [pc, #40]	@ (80034fc <__libc_init_array+0x44>)
 80034d2:	1b64      	subs	r4, r4, r5
 80034d4:	10a4      	asrs	r4, r4, #2
 80034d6:	42a6      	cmp	r6, r4
 80034d8:	d105      	bne.n	80034e6 <__libc_init_array+0x2e>
 80034da:	bd70      	pop	{r4, r5, r6, pc}
 80034dc:	00b3      	lsls	r3, r6, #2
 80034de:	58eb      	ldr	r3, [r5, r3]
 80034e0:	4798      	blx	r3
 80034e2:	3601      	adds	r6, #1
 80034e4:	e7ee      	b.n	80034c4 <__libc_init_array+0xc>
 80034e6:	00b3      	lsls	r3, r6, #2
 80034e8:	58eb      	ldr	r3, [r5, r3]
 80034ea:	4798      	blx	r3
 80034ec:	3601      	adds	r6, #1
 80034ee:	e7f2      	b.n	80034d6 <__libc_init_array+0x1e>
 80034f0:	08003ebc 	.word	0x08003ebc
 80034f4:	08003ebc 	.word	0x08003ebc
 80034f8:	08003ec0 	.word	0x08003ec0
 80034fc:	08003ebc 	.word	0x08003ebc

08003500 <__retarget_lock_acquire_recursive>:
 8003500:	4770      	bx	lr

08003502 <__retarget_lock_release_recursive>:
 8003502:	4770      	bx	lr

08003504 <memcpy>:
 8003504:	2300      	movs	r3, #0
 8003506:	b510      	push	{r4, lr}
 8003508:	429a      	cmp	r2, r3
 800350a:	d100      	bne.n	800350e <memcpy+0xa>
 800350c:	bd10      	pop	{r4, pc}
 800350e:	5ccc      	ldrb	r4, [r1, r3]
 8003510:	54c4      	strb	r4, [r0, r3]
 8003512:	3301      	adds	r3, #1
 8003514:	e7f8      	b.n	8003508 <memcpy+0x4>
	...

08003518 <_free_r>:
 8003518:	b570      	push	{r4, r5, r6, lr}
 800351a:	0005      	movs	r5, r0
 800351c:	1e0c      	subs	r4, r1, #0
 800351e:	d010      	beq.n	8003542 <_free_r+0x2a>
 8003520:	3c04      	subs	r4, #4
 8003522:	6823      	ldr	r3, [r4, #0]
 8003524:	2b00      	cmp	r3, #0
 8003526:	da00      	bge.n	800352a <_free_r+0x12>
 8003528:	18e4      	adds	r4, r4, r3
 800352a:	0028      	movs	r0, r5
 800352c:	f000 f8e0 	bl	80036f0 <__malloc_lock>
 8003530:	4a1d      	ldr	r2, [pc, #116]	@ (80035a8 <_free_r+0x90>)
 8003532:	6813      	ldr	r3, [r2, #0]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d105      	bne.n	8003544 <_free_r+0x2c>
 8003538:	6063      	str	r3, [r4, #4]
 800353a:	6014      	str	r4, [r2, #0]
 800353c:	0028      	movs	r0, r5
 800353e:	f000 f8df 	bl	8003700 <__malloc_unlock>
 8003542:	bd70      	pop	{r4, r5, r6, pc}
 8003544:	42a3      	cmp	r3, r4
 8003546:	d908      	bls.n	800355a <_free_r+0x42>
 8003548:	6820      	ldr	r0, [r4, #0]
 800354a:	1821      	adds	r1, r4, r0
 800354c:	428b      	cmp	r3, r1
 800354e:	d1f3      	bne.n	8003538 <_free_r+0x20>
 8003550:	6819      	ldr	r1, [r3, #0]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	1809      	adds	r1, r1, r0
 8003556:	6021      	str	r1, [r4, #0]
 8003558:	e7ee      	b.n	8003538 <_free_r+0x20>
 800355a:	001a      	movs	r2, r3
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <_free_r+0x4e>
 8003562:	42a3      	cmp	r3, r4
 8003564:	d9f9      	bls.n	800355a <_free_r+0x42>
 8003566:	6811      	ldr	r1, [r2, #0]
 8003568:	1850      	adds	r0, r2, r1
 800356a:	42a0      	cmp	r0, r4
 800356c:	d10b      	bne.n	8003586 <_free_r+0x6e>
 800356e:	6820      	ldr	r0, [r4, #0]
 8003570:	1809      	adds	r1, r1, r0
 8003572:	1850      	adds	r0, r2, r1
 8003574:	6011      	str	r1, [r2, #0]
 8003576:	4283      	cmp	r3, r0
 8003578:	d1e0      	bne.n	800353c <_free_r+0x24>
 800357a:	6818      	ldr	r0, [r3, #0]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	1841      	adds	r1, r0, r1
 8003580:	6011      	str	r1, [r2, #0]
 8003582:	6053      	str	r3, [r2, #4]
 8003584:	e7da      	b.n	800353c <_free_r+0x24>
 8003586:	42a0      	cmp	r0, r4
 8003588:	d902      	bls.n	8003590 <_free_r+0x78>
 800358a:	230c      	movs	r3, #12
 800358c:	602b      	str	r3, [r5, #0]
 800358e:	e7d5      	b.n	800353c <_free_r+0x24>
 8003590:	6820      	ldr	r0, [r4, #0]
 8003592:	1821      	adds	r1, r4, r0
 8003594:	428b      	cmp	r3, r1
 8003596:	d103      	bne.n	80035a0 <_free_r+0x88>
 8003598:	6819      	ldr	r1, [r3, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	1809      	adds	r1, r1, r0
 800359e:	6021      	str	r1, [r4, #0]
 80035a0:	6063      	str	r3, [r4, #4]
 80035a2:	6054      	str	r4, [r2, #4]
 80035a4:	e7ca      	b.n	800353c <_free_r+0x24>
 80035a6:	46c0      	nop			@ (mov r8, r8)
 80035a8:	200004b4 	.word	0x200004b4

080035ac <sbrk_aligned>:
 80035ac:	b570      	push	{r4, r5, r6, lr}
 80035ae:	4e0f      	ldr	r6, [pc, #60]	@ (80035ec <sbrk_aligned+0x40>)
 80035b0:	000d      	movs	r5, r1
 80035b2:	6831      	ldr	r1, [r6, #0]
 80035b4:	0004      	movs	r4, r0
 80035b6:	2900      	cmp	r1, #0
 80035b8:	d102      	bne.n	80035c0 <sbrk_aligned+0x14>
 80035ba:	f000 fb95 	bl	8003ce8 <_sbrk_r>
 80035be:	6030      	str	r0, [r6, #0]
 80035c0:	0029      	movs	r1, r5
 80035c2:	0020      	movs	r0, r4
 80035c4:	f000 fb90 	bl	8003ce8 <_sbrk_r>
 80035c8:	1c43      	adds	r3, r0, #1
 80035ca:	d103      	bne.n	80035d4 <sbrk_aligned+0x28>
 80035cc:	2501      	movs	r5, #1
 80035ce:	426d      	negs	r5, r5
 80035d0:	0028      	movs	r0, r5
 80035d2:	bd70      	pop	{r4, r5, r6, pc}
 80035d4:	2303      	movs	r3, #3
 80035d6:	1cc5      	adds	r5, r0, #3
 80035d8:	439d      	bics	r5, r3
 80035da:	42a8      	cmp	r0, r5
 80035dc:	d0f8      	beq.n	80035d0 <sbrk_aligned+0x24>
 80035de:	1a29      	subs	r1, r5, r0
 80035e0:	0020      	movs	r0, r4
 80035e2:	f000 fb81 	bl	8003ce8 <_sbrk_r>
 80035e6:	3001      	adds	r0, #1
 80035e8:	d1f2      	bne.n	80035d0 <sbrk_aligned+0x24>
 80035ea:	e7ef      	b.n	80035cc <sbrk_aligned+0x20>
 80035ec:	200004b0 	.word	0x200004b0

080035f0 <_malloc_r>:
 80035f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035f2:	2203      	movs	r2, #3
 80035f4:	1ccb      	adds	r3, r1, #3
 80035f6:	4393      	bics	r3, r2
 80035f8:	3308      	adds	r3, #8
 80035fa:	0005      	movs	r5, r0
 80035fc:	001f      	movs	r7, r3
 80035fe:	2b0c      	cmp	r3, #12
 8003600:	d234      	bcs.n	800366c <_malloc_r+0x7c>
 8003602:	270c      	movs	r7, #12
 8003604:	42b9      	cmp	r1, r7
 8003606:	d833      	bhi.n	8003670 <_malloc_r+0x80>
 8003608:	0028      	movs	r0, r5
 800360a:	f000 f871 	bl	80036f0 <__malloc_lock>
 800360e:	4e37      	ldr	r6, [pc, #220]	@ (80036ec <_malloc_r+0xfc>)
 8003610:	6833      	ldr	r3, [r6, #0]
 8003612:	001c      	movs	r4, r3
 8003614:	2c00      	cmp	r4, #0
 8003616:	d12f      	bne.n	8003678 <_malloc_r+0x88>
 8003618:	0039      	movs	r1, r7
 800361a:	0028      	movs	r0, r5
 800361c:	f7ff ffc6 	bl	80035ac <sbrk_aligned>
 8003620:	0004      	movs	r4, r0
 8003622:	1c43      	adds	r3, r0, #1
 8003624:	d15f      	bne.n	80036e6 <_malloc_r+0xf6>
 8003626:	6834      	ldr	r4, [r6, #0]
 8003628:	9400      	str	r4, [sp, #0]
 800362a:	9b00      	ldr	r3, [sp, #0]
 800362c:	2b00      	cmp	r3, #0
 800362e:	d14a      	bne.n	80036c6 <_malloc_r+0xd6>
 8003630:	2c00      	cmp	r4, #0
 8003632:	d052      	beq.n	80036da <_malloc_r+0xea>
 8003634:	6823      	ldr	r3, [r4, #0]
 8003636:	0028      	movs	r0, r5
 8003638:	18e3      	adds	r3, r4, r3
 800363a:	9900      	ldr	r1, [sp, #0]
 800363c:	9301      	str	r3, [sp, #4]
 800363e:	f000 fb53 	bl	8003ce8 <_sbrk_r>
 8003642:	9b01      	ldr	r3, [sp, #4]
 8003644:	4283      	cmp	r3, r0
 8003646:	d148      	bne.n	80036da <_malloc_r+0xea>
 8003648:	6823      	ldr	r3, [r4, #0]
 800364a:	0028      	movs	r0, r5
 800364c:	1aff      	subs	r7, r7, r3
 800364e:	0039      	movs	r1, r7
 8003650:	f7ff ffac 	bl	80035ac <sbrk_aligned>
 8003654:	3001      	adds	r0, #1
 8003656:	d040      	beq.n	80036da <_malloc_r+0xea>
 8003658:	6823      	ldr	r3, [r4, #0]
 800365a:	19db      	adds	r3, r3, r7
 800365c:	6023      	str	r3, [r4, #0]
 800365e:	6833      	ldr	r3, [r6, #0]
 8003660:	685a      	ldr	r2, [r3, #4]
 8003662:	2a00      	cmp	r2, #0
 8003664:	d133      	bne.n	80036ce <_malloc_r+0xde>
 8003666:	9b00      	ldr	r3, [sp, #0]
 8003668:	6033      	str	r3, [r6, #0]
 800366a:	e019      	b.n	80036a0 <_malloc_r+0xb0>
 800366c:	2b00      	cmp	r3, #0
 800366e:	dac9      	bge.n	8003604 <_malloc_r+0x14>
 8003670:	230c      	movs	r3, #12
 8003672:	602b      	str	r3, [r5, #0]
 8003674:	2000      	movs	r0, #0
 8003676:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003678:	6821      	ldr	r1, [r4, #0]
 800367a:	1bc9      	subs	r1, r1, r7
 800367c:	d420      	bmi.n	80036c0 <_malloc_r+0xd0>
 800367e:	290b      	cmp	r1, #11
 8003680:	d90a      	bls.n	8003698 <_malloc_r+0xa8>
 8003682:	19e2      	adds	r2, r4, r7
 8003684:	6027      	str	r7, [r4, #0]
 8003686:	42a3      	cmp	r3, r4
 8003688:	d104      	bne.n	8003694 <_malloc_r+0xa4>
 800368a:	6032      	str	r2, [r6, #0]
 800368c:	6863      	ldr	r3, [r4, #4]
 800368e:	6011      	str	r1, [r2, #0]
 8003690:	6053      	str	r3, [r2, #4]
 8003692:	e005      	b.n	80036a0 <_malloc_r+0xb0>
 8003694:	605a      	str	r2, [r3, #4]
 8003696:	e7f9      	b.n	800368c <_malloc_r+0x9c>
 8003698:	6862      	ldr	r2, [r4, #4]
 800369a:	42a3      	cmp	r3, r4
 800369c:	d10e      	bne.n	80036bc <_malloc_r+0xcc>
 800369e:	6032      	str	r2, [r6, #0]
 80036a0:	0028      	movs	r0, r5
 80036a2:	f000 f82d 	bl	8003700 <__malloc_unlock>
 80036a6:	0020      	movs	r0, r4
 80036a8:	2207      	movs	r2, #7
 80036aa:	300b      	adds	r0, #11
 80036ac:	1d23      	adds	r3, r4, #4
 80036ae:	4390      	bics	r0, r2
 80036b0:	1ac2      	subs	r2, r0, r3
 80036b2:	4298      	cmp	r0, r3
 80036b4:	d0df      	beq.n	8003676 <_malloc_r+0x86>
 80036b6:	1a1b      	subs	r3, r3, r0
 80036b8:	50a3      	str	r3, [r4, r2]
 80036ba:	e7dc      	b.n	8003676 <_malloc_r+0x86>
 80036bc:	605a      	str	r2, [r3, #4]
 80036be:	e7ef      	b.n	80036a0 <_malloc_r+0xb0>
 80036c0:	0023      	movs	r3, r4
 80036c2:	6864      	ldr	r4, [r4, #4]
 80036c4:	e7a6      	b.n	8003614 <_malloc_r+0x24>
 80036c6:	9c00      	ldr	r4, [sp, #0]
 80036c8:	6863      	ldr	r3, [r4, #4]
 80036ca:	9300      	str	r3, [sp, #0]
 80036cc:	e7ad      	b.n	800362a <_malloc_r+0x3a>
 80036ce:	001a      	movs	r2, r3
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	42a3      	cmp	r3, r4
 80036d4:	d1fb      	bne.n	80036ce <_malloc_r+0xde>
 80036d6:	2300      	movs	r3, #0
 80036d8:	e7da      	b.n	8003690 <_malloc_r+0xa0>
 80036da:	230c      	movs	r3, #12
 80036dc:	0028      	movs	r0, r5
 80036de:	602b      	str	r3, [r5, #0]
 80036e0:	f000 f80e 	bl	8003700 <__malloc_unlock>
 80036e4:	e7c6      	b.n	8003674 <_malloc_r+0x84>
 80036e6:	6007      	str	r7, [r0, #0]
 80036e8:	e7da      	b.n	80036a0 <_malloc_r+0xb0>
 80036ea:	46c0      	nop			@ (mov r8, r8)
 80036ec:	200004b4 	.word	0x200004b4

080036f0 <__malloc_lock>:
 80036f0:	b510      	push	{r4, lr}
 80036f2:	4802      	ldr	r0, [pc, #8]	@ (80036fc <__malloc_lock+0xc>)
 80036f4:	f7ff ff04 	bl	8003500 <__retarget_lock_acquire_recursive>
 80036f8:	bd10      	pop	{r4, pc}
 80036fa:	46c0      	nop			@ (mov r8, r8)
 80036fc:	200004ac 	.word	0x200004ac

08003700 <__malloc_unlock>:
 8003700:	b510      	push	{r4, lr}
 8003702:	4802      	ldr	r0, [pc, #8]	@ (800370c <__malloc_unlock+0xc>)
 8003704:	f7ff fefd 	bl	8003502 <__retarget_lock_release_recursive>
 8003708:	bd10      	pop	{r4, pc}
 800370a:	46c0      	nop			@ (mov r8, r8)
 800370c:	200004ac 	.word	0x200004ac

08003710 <__ssputs_r>:
 8003710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003712:	688e      	ldr	r6, [r1, #8]
 8003714:	b085      	sub	sp, #20
 8003716:	001f      	movs	r7, r3
 8003718:	000c      	movs	r4, r1
 800371a:	680b      	ldr	r3, [r1, #0]
 800371c:	9002      	str	r0, [sp, #8]
 800371e:	9203      	str	r2, [sp, #12]
 8003720:	42be      	cmp	r6, r7
 8003722:	d830      	bhi.n	8003786 <__ssputs_r+0x76>
 8003724:	210c      	movs	r1, #12
 8003726:	5e62      	ldrsh	r2, [r4, r1]
 8003728:	2190      	movs	r1, #144	@ 0x90
 800372a:	00c9      	lsls	r1, r1, #3
 800372c:	420a      	tst	r2, r1
 800372e:	d028      	beq.n	8003782 <__ssputs_r+0x72>
 8003730:	2003      	movs	r0, #3
 8003732:	6921      	ldr	r1, [r4, #16]
 8003734:	1a5b      	subs	r3, r3, r1
 8003736:	9301      	str	r3, [sp, #4]
 8003738:	6963      	ldr	r3, [r4, #20]
 800373a:	4343      	muls	r3, r0
 800373c:	9801      	ldr	r0, [sp, #4]
 800373e:	0fdd      	lsrs	r5, r3, #31
 8003740:	18ed      	adds	r5, r5, r3
 8003742:	1c7b      	adds	r3, r7, #1
 8003744:	181b      	adds	r3, r3, r0
 8003746:	106d      	asrs	r5, r5, #1
 8003748:	42ab      	cmp	r3, r5
 800374a:	d900      	bls.n	800374e <__ssputs_r+0x3e>
 800374c:	001d      	movs	r5, r3
 800374e:	0552      	lsls	r2, r2, #21
 8003750:	d528      	bpl.n	80037a4 <__ssputs_r+0x94>
 8003752:	0029      	movs	r1, r5
 8003754:	9802      	ldr	r0, [sp, #8]
 8003756:	f7ff ff4b 	bl	80035f0 <_malloc_r>
 800375a:	1e06      	subs	r6, r0, #0
 800375c:	d02c      	beq.n	80037b8 <__ssputs_r+0xa8>
 800375e:	9a01      	ldr	r2, [sp, #4]
 8003760:	6921      	ldr	r1, [r4, #16]
 8003762:	f7ff fecf 	bl	8003504 <memcpy>
 8003766:	89a2      	ldrh	r2, [r4, #12]
 8003768:	4b18      	ldr	r3, [pc, #96]	@ (80037cc <__ssputs_r+0xbc>)
 800376a:	401a      	ands	r2, r3
 800376c:	2380      	movs	r3, #128	@ 0x80
 800376e:	4313      	orrs	r3, r2
 8003770:	81a3      	strh	r3, [r4, #12]
 8003772:	9b01      	ldr	r3, [sp, #4]
 8003774:	6126      	str	r6, [r4, #16]
 8003776:	18f6      	adds	r6, r6, r3
 8003778:	6026      	str	r6, [r4, #0]
 800377a:	003e      	movs	r6, r7
 800377c:	6165      	str	r5, [r4, #20]
 800377e:	1aed      	subs	r5, r5, r3
 8003780:	60a5      	str	r5, [r4, #8]
 8003782:	42be      	cmp	r6, r7
 8003784:	d900      	bls.n	8003788 <__ssputs_r+0x78>
 8003786:	003e      	movs	r6, r7
 8003788:	0032      	movs	r2, r6
 800378a:	9903      	ldr	r1, [sp, #12]
 800378c:	6820      	ldr	r0, [r4, #0]
 800378e:	f000 fa99 	bl	8003cc4 <memmove>
 8003792:	2000      	movs	r0, #0
 8003794:	68a3      	ldr	r3, [r4, #8]
 8003796:	1b9b      	subs	r3, r3, r6
 8003798:	60a3      	str	r3, [r4, #8]
 800379a:	6823      	ldr	r3, [r4, #0]
 800379c:	199b      	adds	r3, r3, r6
 800379e:	6023      	str	r3, [r4, #0]
 80037a0:	b005      	add	sp, #20
 80037a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037a4:	002a      	movs	r2, r5
 80037a6:	9802      	ldr	r0, [sp, #8]
 80037a8:	f000 fabb 	bl	8003d22 <_realloc_r>
 80037ac:	1e06      	subs	r6, r0, #0
 80037ae:	d1e0      	bne.n	8003772 <__ssputs_r+0x62>
 80037b0:	6921      	ldr	r1, [r4, #16]
 80037b2:	9802      	ldr	r0, [sp, #8]
 80037b4:	f7ff feb0 	bl	8003518 <_free_r>
 80037b8:	230c      	movs	r3, #12
 80037ba:	2001      	movs	r0, #1
 80037bc:	9a02      	ldr	r2, [sp, #8]
 80037be:	4240      	negs	r0, r0
 80037c0:	6013      	str	r3, [r2, #0]
 80037c2:	89a2      	ldrh	r2, [r4, #12]
 80037c4:	3334      	adds	r3, #52	@ 0x34
 80037c6:	4313      	orrs	r3, r2
 80037c8:	81a3      	strh	r3, [r4, #12]
 80037ca:	e7e9      	b.n	80037a0 <__ssputs_r+0x90>
 80037cc:	fffffb7f 	.word	0xfffffb7f

080037d0 <_svfiprintf_r>:
 80037d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037d2:	b0a1      	sub	sp, #132	@ 0x84
 80037d4:	9003      	str	r0, [sp, #12]
 80037d6:	001d      	movs	r5, r3
 80037d8:	898b      	ldrh	r3, [r1, #12]
 80037da:	000f      	movs	r7, r1
 80037dc:	0016      	movs	r6, r2
 80037de:	061b      	lsls	r3, r3, #24
 80037e0:	d511      	bpl.n	8003806 <_svfiprintf_r+0x36>
 80037e2:	690b      	ldr	r3, [r1, #16]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d10e      	bne.n	8003806 <_svfiprintf_r+0x36>
 80037e8:	2140      	movs	r1, #64	@ 0x40
 80037ea:	f7ff ff01 	bl	80035f0 <_malloc_r>
 80037ee:	6038      	str	r0, [r7, #0]
 80037f0:	6138      	str	r0, [r7, #16]
 80037f2:	2800      	cmp	r0, #0
 80037f4:	d105      	bne.n	8003802 <_svfiprintf_r+0x32>
 80037f6:	230c      	movs	r3, #12
 80037f8:	9a03      	ldr	r2, [sp, #12]
 80037fa:	6013      	str	r3, [r2, #0]
 80037fc:	2001      	movs	r0, #1
 80037fe:	4240      	negs	r0, r0
 8003800:	e0cf      	b.n	80039a2 <_svfiprintf_r+0x1d2>
 8003802:	2340      	movs	r3, #64	@ 0x40
 8003804:	617b      	str	r3, [r7, #20]
 8003806:	2300      	movs	r3, #0
 8003808:	ac08      	add	r4, sp, #32
 800380a:	6163      	str	r3, [r4, #20]
 800380c:	3320      	adds	r3, #32
 800380e:	7663      	strb	r3, [r4, #25]
 8003810:	3310      	adds	r3, #16
 8003812:	76a3      	strb	r3, [r4, #26]
 8003814:	9507      	str	r5, [sp, #28]
 8003816:	0035      	movs	r5, r6
 8003818:	782b      	ldrb	r3, [r5, #0]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d001      	beq.n	8003822 <_svfiprintf_r+0x52>
 800381e:	2b25      	cmp	r3, #37	@ 0x25
 8003820:	d148      	bne.n	80038b4 <_svfiprintf_r+0xe4>
 8003822:	1bab      	subs	r3, r5, r6
 8003824:	9305      	str	r3, [sp, #20]
 8003826:	42b5      	cmp	r5, r6
 8003828:	d00b      	beq.n	8003842 <_svfiprintf_r+0x72>
 800382a:	0032      	movs	r2, r6
 800382c:	0039      	movs	r1, r7
 800382e:	9803      	ldr	r0, [sp, #12]
 8003830:	f7ff ff6e 	bl	8003710 <__ssputs_r>
 8003834:	3001      	adds	r0, #1
 8003836:	d100      	bne.n	800383a <_svfiprintf_r+0x6a>
 8003838:	e0ae      	b.n	8003998 <_svfiprintf_r+0x1c8>
 800383a:	6963      	ldr	r3, [r4, #20]
 800383c:	9a05      	ldr	r2, [sp, #20]
 800383e:	189b      	adds	r3, r3, r2
 8003840:	6163      	str	r3, [r4, #20]
 8003842:	782b      	ldrb	r3, [r5, #0]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d100      	bne.n	800384a <_svfiprintf_r+0x7a>
 8003848:	e0a6      	b.n	8003998 <_svfiprintf_r+0x1c8>
 800384a:	2201      	movs	r2, #1
 800384c:	2300      	movs	r3, #0
 800384e:	4252      	negs	r2, r2
 8003850:	6062      	str	r2, [r4, #4]
 8003852:	a904      	add	r1, sp, #16
 8003854:	3254      	adds	r2, #84	@ 0x54
 8003856:	1852      	adds	r2, r2, r1
 8003858:	1c6e      	adds	r6, r5, #1
 800385a:	6023      	str	r3, [r4, #0]
 800385c:	60e3      	str	r3, [r4, #12]
 800385e:	60a3      	str	r3, [r4, #8]
 8003860:	7013      	strb	r3, [r2, #0]
 8003862:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003864:	4b54      	ldr	r3, [pc, #336]	@ (80039b8 <_svfiprintf_r+0x1e8>)
 8003866:	2205      	movs	r2, #5
 8003868:	0018      	movs	r0, r3
 800386a:	7831      	ldrb	r1, [r6, #0]
 800386c:	9305      	str	r3, [sp, #20]
 800386e:	f000 fa4d 	bl	8003d0c <memchr>
 8003872:	1c75      	adds	r5, r6, #1
 8003874:	2800      	cmp	r0, #0
 8003876:	d11f      	bne.n	80038b8 <_svfiprintf_r+0xe8>
 8003878:	6822      	ldr	r2, [r4, #0]
 800387a:	06d3      	lsls	r3, r2, #27
 800387c:	d504      	bpl.n	8003888 <_svfiprintf_r+0xb8>
 800387e:	2353      	movs	r3, #83	@ 0x53
 8003880:	a904      	add	r1, sp, #16
 8003882:	185b      	adds	r3, r3, r1
 8003884:	2120      	movs	r1, #32
 8003886:	7019      	strb	r1, [r3, #0]
 8003888:	0713      	lsls	r3, r2, #28
 800388a:	d504      	bpl.n	8003896 <_svfiprintf_r+0xc6>
 800388c:	2353      	movs	r3, #83	@ 0x53
 800388e:	a904      	add	r1, sp, #16
 8003890:	185b      	adds	r3, r3, r1
 8003892:	212b      	movs	r1, #43	@ 0x2b
 8003894:	7019      	strb	r1, [r3, #0]
 8003896:	7833      	ldrb	r3, [r6, #0]
 8003898:	2b2a      	cmp	r3, #42	@ 0x2a
 800389a:	d016      	beq.n	80038ca <_svfiprintf_r+0xfa>
 800389c:	0035      	movs	r5, r6
 800389e:	2100      	movs	r1, #0
 80038a0:	200a      	movs	r0, #10
 80038a2:	68e3      	ldr	r3, [r4, #12]
 80038a4:	782a      	ldrb	r2, [r5, #0]
 80038a6:	1c6e      	adds	r6, r5, #1
 80038a8:	3a30      	subs	r2, #48	@ 0x30
 80038aa:	2a09      	cmp	r2, #9
 80038ac:	d950      	bls.n	8003950 <_svfiprintf_r+0x180>
 80038ae:	2900      	cmp	r1, #0
 80038b0:	d111      	bne.n	80038d6 <_svfiprintf_r+0x106>
 80038b2:	e017      	b.n	80038e4 <_svfiprintf_r+0x114>
 80038b4:	3501      	adds	r5, #1
 80038b6:	e7af      	b.n	8003818 <_svfiprintf_r+0x48>
 80038b8:	9b05      	ldr	r3, [sp, #20]
 80038ba:	6822      	ldr	r2, [r4, #0]
 80038bc:	1ac0      	subs	r0, r0, r3
 80038be:	2301      	movs	r3, #1
 80038c0:	4083      	lsls	r3, r0
 80038c2:	4313      	orrs	r3, r2
 80038c4:	002e      	movs	r6, r5
 80038c6:	6023      	str	r3, [r4, #0]
 80038c8:	e7cc      	b.n	8003864 <_svfiprintf_r+0x94>
 80038ca:	9b07      	ldr	r3, [sp, #28]
 80038cc:	1d19      	adds	r1, r3, #4
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	9107      	str	r1, [sp, #28]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	db01      	blt.n	80038da <_svfiprintf_r+0x10a>
 80038d6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80038d8:	e004      	b.n	80038e4 <_svfiprintf_r+0x114>
 80038da:	425b      	negs	r3, r3
 80038dc:	60e3      	str	r3, [r4, #12]
 80038de:	2302      	movs	r3, #2
 80038e0:	4313      	orrs	r3, r2
 80038e2:	6023      	str	r3, [r4, #0]
 80038e4:	782b      	ldrb	r3, [r5, #0]
 80038e6:	2b2e      	cmp	r3, #46	@ 0x2e
 80038e8:	d10c      	bne.n	8003904 <_svfiprintf_r+0x134>
 80038ea:	786b      	ldrb	r3, [r5, #1]
 80038ec:	2b2a      	cmp	r3, #42	@ 0x2a
 80038ee:	d134      	bne.n	800395a <_svfiprintf_r+0x18a>
 80038f0:	9b07      	ldr	r3, [sp, #28]
 80038f2:	3502      	adds	r5, #2
 80038f4:	1d1a      	adds	r2, r3, #4
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	9207      	str	r2, [sp, #28]
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	da01      	bge.n	8003902 <_svfiprintf_r+0x132>
 80038fe:	2301      	movs	r3, #1
 8003900:	425b      	negs	r3, r3
 8003902:	9309      	str	r3, [sp, #36]	@ 0x24
 8003904:	4e2d      	ldr	r6, [pc, #180]	@ (80039bc <_svfiprintf_r+0x1ec>)
 8003906:	2203      	movs	r2, #3
 8003908:	0030      	movs	r0, r6
 800390a:	7829      	ldrb	r1, [r5, #0]
 800390c:	f000 f9fe 	bl	8003d0c <memchr>
 8003910:	2800      	cmp	r0, #0
 8003912:	d006      	beq.n	8003922 <_svfiprintf_r+0x152>
 8003914:	2340      	movs	r3, #64	@ 0x40
 8003916:	1b80      	subs	r0, r0, r6
 8003918:	4083      	lsls	r3, r0
 800391a:	6822      	ldr	r2, [r4, #0]
 800391c:	3501      	adds	r5, #1
 800391e:	4313      	orrs	r3, r2
 8003920:	6023      	str	r3, [r4, #0]
 8003922:	7829      	ldrb	r1, [r5, #0]
 8003924:	2206      	movs	r2, #6
 8003926:	4826      	ldr	r0, [pc, #152]	@ (80039c0 <_svfiprintf_r+0x1f0>)
 8003928:	1c6e      	adds	r6, r5, #1
 800392a:	7621      	strb	r1, [r4, #24]
 800392c:	f000 f9ee 	bl	8003d0c <memchr>
 8003930:	2800      	cmp	r0, #0
 8003932:	d038      	beq.n	80039a6 <_svfiprintf_r+0x1d6>
 8003934:	4b23      	ldr	r3, [pc, #140]	@ (80039c4 <_svfiprintf_r+0x1f4>)
 8003936:	2b00      	cmp	r3, #0
 8003938:	d122      	bne.n	8003980 <_svfiprintf_r+0x1b0>
 800393a:	2207      	movs	r2, #7
 800393c:	9b07      	ldr	r3, [sp, #28]
 800393e:	3307      	adds	r3, #7
 8003940:	4393      	bics	r3, r2
 8003942:	3308      	adds	r3, #8
 8003944:	9307      	str	r3, [sp, #28]
 8003946:	6963      	ldr	r3, [r4, #20]
 8003948:	9a04      	ldr	r2, [sp, #16]
 800394a:	189b      	adds	r3, r3, r2
 800394c:	6163      	str	r3, [r4, #20]
 800394e:	e762      	b.n	8003816 <_svfiprintf_r+0x46>
 8003950:	4343      	muls	r3, r0
 8003952:	0035      	movs	r5, r6
 8003954:	2101      	movs	r1, #1
 8003956:	189b      	adds	r3, r3, r2
 8003958:	e7a4      	b.n	80038a4 <_svfiprintf_r+0xd4>
 800395a:	2300      	movs	r3, #0
 800395c:	200a      	movs	r0, #10
 800395e:	0019      	movs	r1, r3
 8003960:	3501      	adds	r5, #1
 8003962:	6063      	str	r3, [r4, #4]
 8003964:	782a      	ldrb	r2, [r5, #0]
 8003966:	1c6e      	adds	r6, r5, #1
 8003968:	3a30      	subs	r2, #48	@ 0x30
 800396a:	2a09      	cmp	r2, #9
 800396c:	d903      	bls.n	8003976 <_svfiprintf_r+0x1a6>
 800396e:	2b00      	cmp	r3, #0
 8003970:	d0c8      	beq.n	8003904 <_svfiprintf_r+0x134>
 8003972:	9109      	str	r1, [sp, #36]	@ 0x24
 8003974:	e7c6      	b.n	8003904 <_svfiprintf_r+0x134>
 8003976:	4341      	muls	r1, r0
 8003978:	0035      	movs	r5, r6
 800397a:	2301      	movs	r3, #1
 800397c:	1889      	adds	r1, r1, r2
 800397e:	e7f1      	b.n	8003964 <_svfiprintf_r+0x194>
 8003980:	aa07      	add	r2, sp, #28
 8003982:	9200      	str	r2, [sp, #0]
 8003984:	0021      	movs	r1, r4
 8003986:	003a      	movs	r2, r7
 8003988:	4b0f      	ldr	r3, [pc, #60]	@ (80039c8 <_svfiprintf_r+0x1f8>)
 800398a:	9803      	ldr	r0, [sp, #12]
 800398c:	e000      	b.n	8003990 <_svfiprintf_r+0x1c0>
 800398e:	bf00      	nop
 8003990:	9004      	str	r0, [sp, #16]
 8003992:	9b04      	ldr	r3, [sp, #16]
 8003994:	3301      	adds	r3, #1
 8003996:	d1d6      	bne.n	8003946 <_svfiprintf_r+0x176>
 8003998:	89bb      	ldrh	r3, [r7, #12]
 800399a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800399c:	065b      	lsls	r3, r3, #25
 800399e:	d500      	bpl.n	80039a2 <_svfiprintf_r+0x1d2>
 80039a0:	e72c      	b.n	80037fc <_svfiprintf_r+0x2c>
 80039a2:	b021      	add	sp, #132	@ 0x84
 80039a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039a6:	aa07      	add	r2, sp, #28
 80039a8:	9200      	str	r2, [sp, #0]
 80039aa:	0021      	movs	r1, r4
 80039ac:	003a      	movs	r2, r7
 80039ae:	4b06      	ldr	r3, [pc, #24]	@ (80039c8 <_svfiprintf_r+0x1f8>)
 80039b0:	9803      	ldr	r0, [sp, #12]
 80039b2:	f000 f87b 	bl	8003aac <_printf_i>
 80039b6:	e7eb      	b.n	8003990 <_svfiprintf_r+0x1c0>
 80039b8:	08003e88 	.word	0x08003e88
 80039bc:	08003e8e 	.word	0x08003e8e
 80039c0:	08003e92 	.word	0x08003e92
 80039c4:	00000000 	.word	0x00000000
 80039c8:	08003711 	.word	0x08003711

080039cc <_printf_common>:
 80039cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80039ce:	0016      	movs	r6, r2
 80039d0:	9301      	str	r3, [sp, #4]
 80039d2:	688a      	ldr	r2, [r1, #8]
 80039d4:	690b      	ldr	r3, [r1, #16]
 80039d6:	000c      	movs	r4, r1
 80039d8:	9000      	str	r0, [sp, #0]
 80039da:	4293      	cmp	r3, r2
 80039dc:	da00      	bge.n	80039e0 <_printf_common+0x14>
 80039de:	0013      	movs	r3, r2
 80039e0:	0022      	movs	r2, r4
 80039e2:	6033      	str	r3, [r6, #0]
 80039e4:	3243      	adds	r2, #67	@ 0x43
 80039e6:	7812      	ldrb	r2, [r2, #0]
 80039e8:	2a00      	cmp	r2, #0
 80039ea:	d001      	beq.n	80039f0 <_printf_common+0x24>
 80039ec:	3301      	adds	r3, #1
 80039ee:	6033      	str	r3, [r6, #0]
 80039f0:	6823      	ldr	r3, [r4, #0]
 80039f2:	069b      	lsls	r3, r3, #26
 80039f4:	d502      	bpl.n	80039fc <_printf_common+0x30>
 80039f6:	6833      	ldr	r3, [r6, #0]
 80039f8:	3302      	adds	r3, #2
 80039fa:	6033      	str	r3, [r6, #0]
 80039fc:	6822      	ldr	r2, [r4, #0]
 80039fe:	2306      	movs	r3, #6
 8003a00:	0015      	movs	r5, r2
 8003a02:	401d      	ands	r5, r3
 8003a04:	421a      	tst	r2, r3
 8003a06:	d027      	beq.n	8003a58 <_printf_common+0x8c>
 8003a08:	0023      	movs	r3, r4
 8003a0a:	3343      	adds	r3, #67	@ 0x43
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	1e5a      	subs	r2, r3, #1
 8003a10:	4193      	sbcs	r3, r2
 8003a12:	6822      	ldr	r2, [r4, #0]
 8003a14:	0692      	lsls	r2, r2, #26
 8003a16:	d430      	bmi.n	8003a7a <_printf_common+0xae>
 8003a18:	0022      	movs	r2, r4
 8003a1a:	9901      	ldr	r1, [sp, #4]
 8003a1c:	9800      	ldr	r0, [sp, #0]
 8003a1e:	9d08      	ldr	r5, [sp, #32]
 8003a20:	3243      	adds	r2, #67	@ 0x43
 8003a22:	47a8      	blx	r5
 8003a24:	3001      	adds	r0, #1
 8003a26:	d025      	beq.n	8003a74 <_printf_common+0xa8>
 8003a28:	2206      	movs	r2, #6
 8003a2a:	6823      	ldr	r3, [r4, #0]
 8003a2c:	2500      	movs	r5, #0
 8003a2e:	4013      	ands	r3, r2
 8003a30:	2b04      	cmp	r3, #4
 8003a32:	d105      	bne.n	8003a40 <_printf_common+0x74>
 8003a34:	6833      	ldr	r3, [r6, #0]
 8003a36:	68e5      	ldr	r5, [r4, #12]
 8003a38:	1aed      	subs	r5, r5, r3
 8003a3a:	43eb      	mvns	r3, r5
 8003a3c:	17db      	asrs	r3, r3, #31
 8003a3e:	401d      	ands	r5, r3
 8003a40:	68a3      	ldr	r3, [r4, #8]
 8003a42:	6922      	ldr	r2, [r4, #16]
 8003a44:	4293      	cmp	r3, r2
 8003a46:	dd01      	ble.n	8003a4c <_printf_common+0x80>
 8003a48:	1a9b      	subs	r3, r3, r2
 8003a4a:	18ed      	adds	r5, r5, r3
 8003a4c:	2600      	movs	r6, #0
 8003a4e:	42b5      	cmp	r5, r6
 8003a50:	d120      	bne.n	8003a94 <_printf_common+0xc8>
 8003a52:	2000      	movs	r0, #0
 8003a54:	e010      	b.n	8003a78 <_printf_common+0xac>
 8003a56:	3501      	adds	r5, #1
 8003a58:	68e3      	ldr	r3, [r4, #12]
 8003a5a:	6832      	ldr	r2, [r6, #0]
 8003a5c:	1a9b      	subs	r3, r3, r2
 8003a5e:	42ab      	cmp	r3, r5
 8003a60:	ddd2      	ble.n	8003a08 <_printf_common+0x3c>
 8003a62:	0022      	movs	r2, r4
 8003a64:	2301      	movs	r3, #1
 8003a66:	9901      	ldr	r1, [sp, #4]
 8003a68:	9800      	ldr	r0, [sp, #0]
 8003a6a:	9f08      	ldr	r7, [sp, #32]
 8003a6c:	3219      	adds	r2, #25
 8003a6e:	47b8      	blx	r7
 8003a70:	3001      	adds	r0, #1
 8003a72:	d1f0      	bne.n	8003a56 <_printf_common+0x8a>
 8003a74:	2001      	movs	r0, #1
 8003a76:	4240      	negs	r0, r0
 8003a78:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003a7a:	2030      	movs	r0, #48	@ 0x30
 8003a7c:	18e1      	adds	r1, r4, r3
 8003a7e:	3143      	adds	r1, #67	@ 0x43
 8003a80:	7008      	strb	r0, [r1, #0]
 8003a82:	0021      	movs	r1, r4
 8003a84:	1c5a      	adds	r2, r3, #1
 8003a86:	3145      	adds	r1, #69	@ 0x45
 8003a88:	7809      	ldrb	r1, [r1, #0]
 8003a8a:	18a2      	adds	r2, r4, r2
 8003a8c:	3243      	adds	r2, #67	@ 0x43
 8003a8e:	3302      	adds	r3, #2
 8003a90:	7011      	strb	r1, [r2, #0]
 8003a92:	e7c1      	b.n	8003a18 <_printf_common+0x4c>
 8003a94:	0022      	movs	r2, r4
 8003a96:	2301      	movs	r3, #1
 8003a98:	9901      	ldr	r1, [sp, #4]
 8003a9a:	9800      	ldr	r0, [sp, #0]
 8003a9c:	9f08      	ldr	r7, [sp, #32]
 8003a9e:	321a      	adds	r2, #26
 8003aa0:	47b8      	blx	r7
 8003aa2:	3001      	adds	r0, #1
 8003aa4:	d0e6      	beq.n	8003a74 <_printf_common+0xa8>
 8003aa6:	3601      	adds	r6, #1
 8003aa8:	e7d1      	b.n	8003a4e <_printf_common+0x82>
	...

08003aac <_printf_i>:
 8003aac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003aae:	b08b      	sub	sp, #44	@ 0x2c
 8003ab0:	9206      	str	r2, [sp, #24]
 8003ab2:	000a      	movs	r2, r1
 8003ab4:	3243      	adds	r2, #67	@ 0x43
 8003ab6:	9307      	str	r3, [sp, #28]
 8003ab8:	9005      	str	r0, [sp, #20]
 8003aba:	9203      	str	r2, [sp, #12]
 8003abc:	7e0a      	ldrb	r2, [r1, #24]
 8003abe:	000c      	movs	r4, r1
 8003ac0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003ac2:	2a78      	cmp	r2, #120	@ 0x78
 8003ac4:	d809      	bhi.n	8003ada <_printf_i+0x2e>
 8003ac6:	2a62      	cmp	r2, #98	@ 0x62
 8003ac8:	d80b      	bhi.n	8003ae2 <_printf_i+0x36>
 8003aca:	2a00      	cmp	r2, #0
 8003acc:	d100      	bne.n	8003ad0 <_printf_i+0x24>
 8003ace:	e0ba      	b.n	8003c46 <_printf_i+0x19a>
 8003ad0:	497a      	ldr	r1, [pc, #488]	@ (8003cbc <_printf_i+0x210>)
 8003ad2:	9104      	str	r1, [sp, #16]
 8003ad4:	2a58      	cmp	r2, #88	@ 0x58
 8003ad6:	d100      	bne.n	8003ada <_printf_i+0x2e>
 8003ad8:	e08e      	b.n	8003bf8 <_printf_i+0x14c>
 8003ada:	0025      	movs	r5, r4
 8003adc:	3542      	adds	r5, #66	@ 0x42
 8003ade:	702a      	strb	r2, [r5, #0]
 8003ae0:	e022      	b.n	8003b28 <_printf_i+0x7c>
 8003ae2:	0010      	movs	r0, r2
 8003ae4:	3863      	subs	r0, #99	@ 0x63
 8003ae6:	2815      	cmp	r0, #21
 8003ae8:	d8f7      	bhi.n	8003ada <_printf_i+0x2e>
 8003aea:	f7fc fb15 	bl	8000118 <__gnu_thumb1_case_shi>
 8003aee:	0016      	.short	0x0016
 8003af0:	fff6001f 	.word	0xfff6001f
 8003af4:	fff6fff6 	.word	0xfff6fff6
 8003af8:	001ffff6 	.word	0x001ffff6
 8003afc:	fff6fff6 	.word	0xfff6fff6
 8003b00:	fff6fff6 	.word	0xfff6fff6
 8003b04:	0036009f 	.word	0x0036009f
 8003b08:	fff6007e 	.word	0xfff6007e
 8003b0c:	00b0fff6 	.word	0x00b0fff6
 8003b10:	0036fff6 	.word	0x0036fff6
 8003b14:	fff6fff6 	.word	0xfff6fff6
 8003b18:	0082      	.short	0x0082
 8003b1a:	0025      	movs	r5, r4
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	3542      	adds	r5, #66	@ 0x42
 8003b20:	1d11      	adds	r1, r2, #4
 8003b22:	6019      	str	r1, [r3, #0]
 8003b24:	6813      	ldr	r3, [r2, #0]
 8003b26:	702b      	strb	r3, [r5, #0]
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e09e      	b.n	8003c6a <_printf_i+0x1be>
 8003b2c:	6818      	ldr	r0, [r3, #0]
 8003b2e:	6809      	ldr	r1, [r1, #0]
 8003b30:	1d02      	adds	r2, r0, #4
 8003b32:	060d      	lsls	r5, r1, #24
 8003b34:	d50b      	bpl.n	8003b4e <_printf_i+0xa2>
 8003b36:	6806      	ldr	r6, [r0, #0]
 8003b38:	601a      	str	r2, [r3, #0]
 8003b3a:	2e00      	cmp	r6, #0
 8003b3c:	da03      	bge.n	8003b46 <_printf_i+0x9a>
 8003b3e:	232d      	movs	r3, #45	@ 0x2d
 8003b40:	9a03      	ldr	r2, [sp, #12]
 8003b42:	4276      	negs	r6, r6
 8003b44:	7013      	strb	r3, [r2, #0]
 8003b46:	4b5d      	ldr	r3, [pc, #372]	@ (8003cbc <_printf_i+0x210>)
 8003b48:	270a      	movs	r7, #10
 8003b4a:	9304      	str	r3, [sp, #16]
 8003b4c:	e018      	b.n	8003b80 <_printf_i+0xd4>
 8003b4e:	6806      	ldr	r6, [r0, #0]
 8003b50:	601a      	str	r2, [r3, #0]
 8003b52:	0649      	lsls	r1, r1, #25
 8003b54:	d5f1      	bpl.n	8003b3a <_printf_i+0x8e>
 8003b56:	b236      	sxth	r6, r6
 8003b58:	e7ef      	b.n	8003b3a <_printf_i+0x8e>
 8003b5a:	6808      	ldr	r0, [r1, #0]
 8003b5c:	6819      	ldr	r1, [r3, #0]
 8003b5e:	c940      	ldmia	r1!, {r6}
 8003b60:	0605      	lsls	r5, r0, #24
 8003b62:	d402      	bmi.n	8003b6a <_printf_i+0xbe>
 8003b64:	0640      	lsls	r0, r0, #25
 8003b66:	d500      	bpl.n	8003b6a <_printf_i+0xbe>
 8003b68:	b2b6      	uxth	r6, r6
 8003b6a:	6019      	str	r1, [r3, #0]
 8003b6c:	4b53      	ldr	r3, [pc, #332]	@ (8003cbc <_printf_i+0x210>)
 8003b6e:	270a      	movs	r7, #10
 8003b70:	9304      	str	r3, [sp, #16]
 8003b72:	2a6f      	cmp	r2, #111	@ 0x6f
 8003b74:	d100      	bne.n	8003b78 <_printf_i+0xcc>
 8003b76:	3f02      	subs	r7, #2
 8003b78:	0023      	movs	r3, r4
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	3343      	adds	r3, #67	@ 0x43
 8003b7e:	701a      	strb	r2, [r3, #0]
 8003b80:	6863      	ldr	r3, [r4, #4]
 8003b82:	60a3      	str	r3, [r4, #8]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	db06      	blt.n	8003b96 <_printf_i+0xea>
 8003b88:	2104      	movs	r1, #4
 8003b8a:	6822      	ldr	r2, [r4, #0]
 8003b8c:	9d03      	ldr	r5, [sp, #12]
 8003b8e:	438a      	bics	r2, r1
 8003b90:	6022      	str	r2, [r4, #0]
 8003b92:	4333      	orrs	r3, r6
 8003b94:	d00c      	beq.n	8003bb0 <_printf_i+0x104>
 8003b96:	9d03      	ldr	r5, [sp, #12]
 8003b98:	0030      	movs	r0, r6
 8003b9a:	0039      	movs	r1, r7
 8003b9c:	f7fc fb4c 	bl	8000238 <__aeabi_uidivmod>
 8003ba0:	9b04      	ldr	r3, [sp, #16]
 8003ba2:	3d01      	subs	r5, #1
 8003ba4:	5c5b      	ldrb	r3, [r3, r1]
 8003ba6:	702b      	strb	r3, [r5, #0]
 8003ba8:	0033      	movs	r3, r6
 8003baa:	0006      	movs	r6, r0
 8003bac:	429f      	cmp	r7, r3
 8003bae:	d9f3      	bls.n	8003b98 <_printf_i+0xec>
 8003bb0:	2f08      	cmp	r7, #8
 8003bb2:	d109      	bne.n	8003bc8 <_printf_i+0x11c>
 8003bb4:	6823      	ldr	r3, [r4, #0]
 8003bb6:	07db      	lsls	r3, r3, #31
 8003bb8:	d506      	bpl.n	8003bc8 <_printf_i+0x11c>
 8003bba:	6862      	ldr	r2, [r4, #4]
 8003bbc:	6923      	ldr	r3, [r4, #16]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	dc02      	bgt.n	8003bc8 <_printf_i+0x11c>
 8003bc2:	2330      	movs	r3, #48	@ 0x30
 8003bc4:	3d01      	subs	r5, #1
 8003bc6:	702b      	strb	r3, [r5, #0]
 8003bc8:	9b03      	ldr	r3, [sp, #12]
 8003bca:	1b5b      	subs	r3, r3, r5
 8003bcc:	6123      	str	r3, [r4, #16]
 8003bce:	9b07      	ldr	r3, [sp, #28]
 8003bd0:	0021      	movs	r1, r4
 8003bd2:	9300      	str	r3, [sp, #0]
 8003bd4:	9805      	ldr	r0, [sp, #20]
 8003bd6:	9b06      	ldr	r3, [sp, #24]
 8003bd8:	aa09      	add	r2, sp, #36	@ 0x24
 8003bda:	f7ff fef7 	bl	80039cc <_printf_common>
 8003bde:	3001      	adds	r0, #1
 8003be0:	d148      	bne.n	8003c74 <_printf_i+0x1c8>
 8003be2:	2001      	movs	r0, #1
 8003be4:	4240      	negs	r0, r0
 8003be6:	b00b      	add	sp, #44	@ 0x2c
 8003be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bea:	2220      	movs	r2, #32
 8003bec:	6809      	ldr	r1, [r1, #0]
 8003bee:	430a      	orrs	r2, r1
 8003bf0:	6022      	str	r2, [r4, #0]
 8003bf2:	2278      	movs	r2, #120	@ 0x78
 8003bf4:	4932      	ldr	r1, [pc, #200]	@ (8003cc0 <_printf_i+0x214>)
 8003bf6:	9104      	str	r1, [sp, #16]
 8003bf8:	0021      	movs	r1, r4
 8003bfa:	3145      	adds	r1, #69	@ 0x45
 8003bfc:	700a      	strb	r2, [r1, #0]
 8003bfe:	6819      	ldr	r1, [r3, #0]
 8003c00:	6822      	ldr	r2, [r4, #0]
 8003c02:	c940      	ldmia	r1!, {r6}
 8003c04:	0610      	lsls	r0, r2, #24
 8003c06:	d402      	bmi.n	8003c0e <_printf_i+0x162>
 8003c08:	0650      	lsls	r0, r2, #25
 8003c0a:	d500      	bpl.n	8003c0e <_printf_i+0x162>
 8003c0c:	b2b6      	uxth	r6, r6
 8003c0e:	6019      	str	r1, [r3, #0]
 8003c10:	07d3      	lsls	r3, r2, #31
 8003c12:	d502      	bpl.n	8003c1a <_printf_i+0x16e>
 8003c14:	2320      	movs	r3, #32
 8003c16:	4313      	orrs	r3, r2
 8003c18:	6023      	str	r3, [r4, #0]
 8003c1a:	2e00      	cmp	r6, #0
 8003c1c:	d001      	beq.n	8003c22 <_printf_i+0x176>
 8003c1e:	2710      	movs	r7, #16
 8003c20:	e7aa      	b.n	8003b78 <_printf_i+0xcc>
 8003c22:	2220      	movs	r2, #32
 8003c24:	6823      	ldr	r3, [r4, #0]
 8003c26:	4393      	bics	r3, r2
 8003c28:	6023      	str	r3, [r4, #0]
 8003c2a:	e7f8      	b.n	8003c1e <_printf_i+0x172>
 8003c2c:	681a      	ldr	r2, [r3, #0]
 8003c2e:	680d      	ldr	r5, [r1, #0]
 8003c30:	1d10      	adds	r0, r2, #4
 8003c32:	6949      	ldr	r1, [r1, #20]
 8003c34:	6018      	str	r0, [r3, #0]
 8003c36:	6813      	ldr	r3, [r2, #0]
 8003c38:	062e      	lsls	r6, r5, #24
 8003c3a:	d501      	bpl.n	8003c40 <_printf_i+0x194>
 8003c3c:	6019      	str	r1, [r3, #0]
 8003c3e:	e002      	b.n	8003c46 <_printf_i+0x19a>
 8003c40:	066d      	lsls	r5, r5, #25
 8003c42:	d5fb      	bpl.n	8003c3c <_printf_i+0x190>
 8003c44:	8019      	strh	r1, [r3, #0]
 8003c46:	2300      	movs	r3, #0
 8003c48:	9d03      	ldr	r5, [sp, #12]
 8003c4a:	6123      	str	r3, [r4, #16]
 8003c4c:	e7bf      	b.n	8003bce <_printf_i+0x122>
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	1d11      	adds	r1, r2, #4
 8003c52:	6019      	str	r1, [r3, #0]
 8003c54:	6815      	ldr	r5, [r2, #0]
 8003c56:	2100      	movs	r1, #0
 8003c58:	0028      	movs	r0, r5
 8003c5a:	6862      	ldr	r2, [r4, #4]
 8003c5c:	f000 f856 	bl	8003d0c <memchr>
 8003c60:	2800      	cmp	r0, #0
 8003c62:	d001      	beq.n	8003c68 <_printf_i+0x1bc>
 8003c64:	1b40      	subs	r0, r0, r5
 8003c66:	6060      	str	r0, [r4, #4]
 8003c68:	6863      	ldr	r3, [r4, #4]
 8003c6a:	6123      	str	r3, [r4, #16]
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	9a03      	ldr	r2, [sp, #12]
 8003c70:	7013      	strb	r3, [r2, #0]
 8003c72:	e7ac      	b.n	8003bce <_printf_i+0x122>
 8003c74:	002a      	movs	r2, r5
 8003c76:	6923      	ldr	r3, [r4, #16]
 8003c78:	9906      	ldr	r1, [sp, #24]
 8003c7a:	9805      	ldr	r0, [sp, #20]
 8003c7c:	9d07      	ldr	r5, [sp, #28]
 8003c7e:	47a8      	blx	r5
 8003c80:	3001      	adds	r0, #1
 8003c82:	d0ae      	beq.n	8003be2 <_printf_i+0x136>
 8003c84:	6823      	ldr	r3, [r4, #0]
 8003c86:	079b      	lsls	r3, r3, #30
 8003c88:	d415      	bmi.n	8003cb6 <_printf_i+0x20a>
 8003c8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c8c:	68e0      	ldr	r0, [r4, #12]
 8003c8e:	4298      	cmp	r0, r3
 8003c90:	daa9      	bge.n	8003be6 <_printf_i+0x13a>
 8003c92:	0018      	movs	r0, r3
 8003c94:	e7a7      	b.n	8003be6 <_printf_i+0x13a>
 8003c96:	0022      	movs	r2, r4
 8003c98:	2301      	movs	r3, #1
 8003c9a:	9906      	ldr	r1, [sp, #24]
 8003c9c:	9805      	ldr	r0, [sp, #20]
 8003c9e:	9e07      	ldr	r6, [sp, #28]
 8003ca0:	3219      	adds	r2, #25
 8003ca2:	47b0      	blx	r6
 8003ca4:	3001      	adds	r0, #1
 8003ca6:	d09c      	beq.n	8003be2 <_printf_i+0x136>
 8003ca8:	3501      	adds	r5, #1
 8003caa:	68e3      	ldr	r3, [r4, #12]
 8003cac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003cae:	1a9b      	subs	r3, r3, r2
 8003cb0:	42ab      	cmp	r3, r5
 8003cb2:	dcf0      	bgt.n	8003c96 <_printf_i+0x1ea>
 8003cb4:	e7e9      	b.n	8003c8a <_printf_i+0x1de>
 8003cb6:	2500      	movs	r5, #0
 8003cb8:	e7f7      	b.n	8003caa <_printf_i+0x1fe>
 8003cba:	46c0      	nop			@ (mov r8, r8)
 8003cbc:	08003e99 	.word	0x08003e99
 8003cc0:	08003eaa 	.word	0x08003eaa

08003cc4 <memmove>:
 8003cc4:	b510      	push	{r4, lr}
 8003cc6:	4288      	cmp	r0, r1
 8003cc8:	d902      	bls.n	8003cd0 <memmove+0xc>
 8003cca:	188b      	adds	r3, r1, r2
 8003ccc:	4298      	cmp	r0, r3
 8003cce:	d308      	bcc.n	8003ce2 <memmove+0x1e>
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	429a      	cmp	r2, r3
 8003cd4:	d007      	beq.n	8003ce6 <memmove+0x22>
 8003cd6:	5ccc      	ldrb	r4, [r1, r3]
 8003cd8:	54c4      	strb	r4, [r0, r3]
 8003cda:	3301      	adds	r3, #1
 8003cdc:	e7f9      	b.n	8003cd2 <memmove+0xe>
 8003cde:	5c8b      	ldrb	r3, [r1, r2]
 8003ce0:	5483      	strb	r3, [r0, r2]
 8003ce2:	3a01      	subs	r2, #1
 8003ce4:	d2fb      	bcs.n	8003cde <memmove+0x1a>
 8003ce6:	bd10      	pop	{r4, pc}

08003ce8 <_sbrk_r>:
 8003ce8:	2300      	movs	r3, #0
 8003cea:	b570      	push	{r4, r5, r6, lr}
 8003cec:	4d06      	ldr	r5, [pc, #24]	@ (8003d08 <_sbrk_r+0x20>)
 8003cee:	0004      	movs	r4, r0
 8003cf0:	0008      	movs	r0, r1
 8003cf2:	602b      	str	r3, [r5, #0]
 8003cf4:	f7fc fd0c 	bl	8000710 <_sbrk>
 8003cf8:	1c43      	adds	r3, r0, #1
 8003cfa:	d103      	bne.n	8003d04 <_sbrk_r+0x1c>
 8003cfc:	682b      	ldr	r3, [r5, #0]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d000      	beq.n	8003d04 <_sbrk_r+0x1c>
 8003d02:	6023      	str	r3, [r4, #0]
 8003d04:	bd70      	pop	{r4, r5, r6, pc}
 8003d06:	46c0      	nop			@ (mov r8, r8)
 8003d08:	200004a8 	.word	0x200004a8

08003d0c <memchr>:
 8003d0c:	b2c9      	uxtb	r1, r1
 8003d0e:	1882      	adds	r2, r0, r2
 8003d10:	4290      	cmp	r0, r2
 8003d12:	d101      	bne.n	8003d18 <memchr+0xc>
 8003d14:	2000      	movs	r0, #0
 8003d16:	4770      	bx	lr
 8003d18:	7803      	ldrb	r3, [r0, #0]
 8003d1a:	428b      	cmp	r3, r1
 8003d1c:	d0fb      	beq.n	8003d16 <memchr+0xa>
 8003d1e:	3001      	adds	r0, #1
 8003d20:	e7f6      	b.n	8003d10 <memchr+0x4>

08003d22 <_realloc_r>:
 8003d22:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003d24:	0006      	movs	r6, r0
 8003d26:	000c      	movs	r4, r1
 8003d28:	0015      	movs	r5, r2
 8003d2a:	2900      	cmp	r1, #0
 8003d2c:	d105      	bne.n	8003d3a <_realloc_r+0x18>
 8003d2e:	0011      	movs	r1, r2
 8003d30:	f7ff fc5e 	bl	80035f0 <_malloc_r>
 8003d34:	0004      	movs	r4, r0
 8003d36:	0020      	movs	r0, r4
 8003d38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003d3a:	2a00      	cmp	r2, #0
 8003d3c:	d103      	bne.n	8003d46 <_realloc_r+0x24>
 8003d3e:	f7ff fbeb 	bl	8003518 <_free_r>
 8003d42:	002c      	movs	r4, r5
 8003d44:	e7f7      	b.n	8003d36 <_realloc_r+0x14>
 8003d46:	f000 f81c 	bl	8003d82 <_malloc_usable_size_r>
 8003d4a:	0007      	movs	r7, r0
 8003d4c:	4285      	cmp	r5, r0
 8003d4e:	d802      	bhi.n	8003d56 <_realloc_r+0x34>
 8003d50:	0843      	lsrs	r3, r0, #1
 8003d52:	42ab      	cmp	r3, r5
 8003d54:	d3ef      	bcc.n	8003d36 <_realloc_r+0x14>
 8003d56:	0029      	movs	r1, r5
 8003d58:	0030      	movs	r0, r6
 8003d5a:	f7ff fc49 	bl	80035f0 <_malloc_r>
 8003d5e:	9001      	str	r0, [sp, #4]
 8003d60:	2800      	cmp	r0, #0
 8003d62:	d101      	bne.n	8003d68 <_realloc_r+0x46>
 8003d64:	9c01      	ldr	r4, [sp, #4]
 8003d66:	e7e6      	b.n	8003d36 <_realloc_r+0x14>
 8003d68:	002a      	movs	r2, r5
 8003d6a:	42bd      	cmp	r5, r7
 8003d6c:	d900      	bls.n	8003d70 <_realloc_r+0x4e>
 8003d6e:	003a      	movs	r2, r7
 8003d70:	0021      	movs	r1, r4
 8003d72:	9801      	ldr	r0, [sp, #4]
 8003d74:	f7ff fbc6 	bl	8003504 <memcpy>
 8003d78:	0021      	movs	r1, r4
 8003d7a:	0030      	movs	r0, r6
 8003d7c:	f7ff fbcc 	bl	8003518 <_free_r>
 8003d80:	e7f0      	b.n	8003d64 <_realloc_r+0x42>

08003d82 <_malloc_usable_size_r>:
 8003d82:	1f0b      	subs	r3, r1, #4
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	1f18      	subs	r0, r3, #4
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	da01      	bge.n	8003d90 <_malloc_usable_size_r+0xe>
 8003d8c:	580b      	ldr	r3, [r1, r0]
 8003d8e:	18c0      	adds	r0, r0, r3
 8003d90:	4770      	bx	lr
	...

08003d94 <_init>:
 8003d94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d96:	46c0      	nop			@ (mov r8, r8)
 8003d98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003d9a:	bc08      	pop	{r3}
 8003d9c:	469e      	mov	lr, r3
 8003d9e:	4770      	bx	lr

08003da0 <_fini>:
 8003da0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003da2:	46c0      	nop			@ (mov r8, r8)
 8003da4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003da6:	bc08      	pop	{r3}
 8003da8:	469e      	mov	lr, r3
 8003daa:	4770      	bx	lr
