//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused_add_leaky_relu_4 // -- Begin function triton_poi_fused_add_leaky_relu_4
                                        // @triton_poi_fused_add_leaky_relu_4
.visible .entry triton_poi_fused_add_leaky_relu_4(
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_leaky_relu_4_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_leaky_relu_4_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_leaky_relu_4_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_leaky_relu_4_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_leaky_relu_4_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_leaky_relu_4_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused_add_leaky_relu_4_param_6,
	.param .u32 triton_poi_fused_add_leaky_relu_4_param_7
)
.reqntid 32, 1, 1
{
	.reg .pred 	%p<11>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<18>;
	.reg .f32 	%f<12>;
	.reg .b64 	%rd<19>;
	.loc	1 19 0                          // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:19:0

// %bb.0:
	ld.param.u64 	%rd9, [triton_poi_fused_add_leaky_relu_4_param_0];
	ld.param.u64 	%rd10, [triton_poi_fused_add_leaky_relu_4_param_1];
$L__tmp0:
	.loc	1 21 28                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:21:33
	shl.b32 	%r9, %r1, 4;
	ld.param.u64 	%rd11, [triton_poi_fused_add_leaky_relu_4_param_2];
	ld.param.u64 	%rd12, [triton_poi_fused_add_leaky_relu_4_param_3];
	.loc	1 22 36                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:22:36
	mov.u32 	%r10, %tid.x;
	and.b32  	%r11, %r10, 16;
	ld.param.u64 	%rd13, [triton_poi_fused_add_leaky_relu_4_param_4];
	and.b32  	%r12, %r10, 15;
	ld.param.u64 	%rd14, [triton_poi_fused_add_leaky_relu_4_param_5];
	.loc	1 22 23                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:22:23
	or.b32  	%r13, %r9, %r12;
	ld.param.u64 	%rd15, [triton_poi_fused_add_leaky_relu_4_param_6];
	.loc	1 23 21                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:23:21
	setp.lt.s32 	%p1, %r13, 16;
	.loc	1 25 19                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:25:19
	bfe.s32 	%r14, %r1, 27, 1;
	shr.u32 	%r15, %r14, 30;
	add.s32 	%r16, %r13, %r15;
	shr.s32 	%r17, %r16, 2;
	.loc	1 26 34                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:26:34
	cvt.s64.s32 	%rd16, %r13;
	mul.wide.s32 	%rd17, %r13, 4;
	add.s64 	%rd1, %rd9, %rd17;
	.loc	1 26 39                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:26:39
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 27 30                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:27:30
	mul.wide.s32 	%rd18, %r17, 4;
	add.s64 	%rd2, %rd10, %rd18;
	.loc	1 27 35                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:27:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 28 30                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:28:30
	add.s64 	%rd3, %rd11, %rd17;
	.loc	1 28 35                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:28:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 29 30                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:29:30
	add.s64 	%rd4, %rd12, %rd18;
	.loc	1 29 35                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:29:35
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 30 30                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:30:30
	add.s64 	%rd5, %rd13, %rd17;
	.loc	1 30 35                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:30:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r6;
	.loc	1 26 39                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:26:39
	mov.b32 	%f2, %r4;
	mov.b32 	%f3, %r2;
	.loc	1 27 35                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:27:35
	mov.b32 	%f4, %r5;
	mov.b32 	%f5, %r3;
	.loc	1 31 18                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:31:18
	add.f32 	%f6, %f3, %f5;
	add.f32 	%f7, %f2, %f4;
	.loc	1 33 18                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:33:18
	add.f32 	%f8, %f7, %f1;
	.loc	1 34 18                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:34:18
	add.f32 	%f9, %f6, %f8;
	.loc	1 36 19                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:36:19
	setp.gt.f32 	%p9, %f9, 0f00000000;
	.loc	1 38 19                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:38:19
	mul.f32 	%f10, %f9, 0f3DCCCCCD;
	.loc	1 39 34                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:39:34
	selp.f32 	%f11, %f9, %f10, %p9;
	.loc	1 40 39                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:40:39
	setp.eq.s32 	%p10, %r11, 0;
	mov.b32 	%r7, %f9;
	and.pred  	%p6, %p10, %p1;
	// begin inline asm
	@%p6 st.global.b32 [ %rd1 + 0 ], { %r7 };
	// end inline asm
	.loc	1 41 25                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:41:25
	add.s64 	%rd7, %rd14, %rd16;
	.loc	1 41 37                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:41:37
	selp.u16 	%rs1, 1, 0, %p9;
	// begin inline asm
	@%p6 st.global.b8 [ %rd7 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 42 25                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:42:25
	add.s64 	%rd8, %rd15, %rd17;
	.loc	1 42 37                         // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:42:37
	mov.b32 	%r8, %f11;
	// begin inline asm
	@%p6 st.global.b32 [ %rd8 + 0 ], { %r8 };
	// end inline asm
	.loc	1 42 4                          // ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py:42:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/tv/ctvujn4qhsbvrl3k7coaxzmu6zirh444svfgfroxvwri5w5jwpyz.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 116
.b8 118
.b8 117
.b8 106
.b8 110
.b8 52
.b8 113
.b8 104
.b8 115
.b8 98
.b8 118
.b8 114
.b8 108
.b8 51
.b8 107
.b8 55
.b8 99
.b8 111
.b8 97
.b8 120
.b8 122
.b8 109
.b8 117
.b8 54
.b8 122
.b8 105
.b8 114
.b8 104
.b8 52
.b8 52
.b8 52
.b8 115
.b8 118
.b8 102
.b8 103
.b8 102
.b8 114
.b8 111
.b8 120
.b8 118
.b8 119
.b8 114
.b8 105
.b8 53
.b8 119
.b8 53
.b8 106
.b8 119
.b8 112
.b8 121
.b8 122
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 116
.b8 118
.b8 0
	}
	.section	.debug_macinfo	{	}
