// Seed: 1246009072
module module_0;
  assign module_2.id_10 = 0;
endmodule : SymbolIdentifier
module module_1 (
    output wand id_0
);
  logic [7:0][1] id_2 (
      1,
      1,
      1
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input tri1 id_1
    , id_10,
    input wand id_2,
    output supply0 id_3,
    output tri0 id_4,
    output tri id_5,
    input tri1 id_6,
    input wire id_7,
    input supply1 id_8
);
  id_11 :
  assert property (@(posedge 1 or posedge id_1) 1 & "" + id_2);
  module_0 modCall_1 ();
  assign id_4 = 1;
  always id_10 <= 1;
endmodule
