<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1698499.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1698499.v</a>
defines: 
time_elapsed: 0.156s
ram usage: 10876 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1698499.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1698499.v</a>
module sysSimpleTest;
	reg CLK;
	reg RST_N;
	initial begin
		#(0) RST_N = 1&#39;b0;
		#(1)
			;
		CLK = 1&#39;b1;
		$display(&#34;reset&#34;);
		#(1)
			;
		RST_N = 1&#39;b1;
		$display(&#34;reset done&#34;);
	end
	always begin
		#(5)
			;
		CLK = 1&#39;b0;
		#(5)
			;
		CLK = 1&#39;b1;
	end
	reg [98:0] y;
	wire [98:0] y$D_IN;
	wire y$EN;
	reg [98:0] z;
	wire [98:0] z$D_IN;
	wire z$EN;
	wire [98:0] IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT_0_AND__ETC___d29;
	wire [98:0] IF_y_SLT_0_THEN_NEG_IF_y_SLT_0_THEN_NEG_y_0_EL_ETC___d28;
	wire [98:0] IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_QUOT_IF_z_SLT_ETC___d30;
	wire [98:0] IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_REM_IF_z_SLT__ETC___d31;
	wire [98:0] x__h201;
	wire [98:0] y__h141;
	wire [98:0] z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d17;
	wire y_SLT_0___d33;
	wire z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d22;
	wire z_SLT_0___d32;
	assign y$D_IN = 99&#39;h0000000000000000000000000;
	assign y$EN = 1&#39;b0;
	assign z$EN = 1&#39;b0;
	assign z$D_IN = 99&#39;h0000000000000000000000000;
	assign IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT_0_AND__ETC___d29 = ((y_SLT_0___d33 &amp;&amp; !z_SLT_0___d32) || (!y_SLT_0___d33 &amp;&amp; z_SLT_0___d32) ? -IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_QUOT_IF_z_SLT_ETC___d30 : IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_QUOT_IF_z_SLT_ETC___d30);
	assign IF_y_SLT_0_THEN_NEG_IF_y_SLT_0_THEN_NEG_y_0_EL_ETC___d28 = (y_SLT_0___d33 ? -IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_REM_IF_z_SLT__ETC___d31 : IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_REM_IF_z_SLT__ETC___d31);
	assign IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_QUOT_IF_z_SLT_ETC___d30 = x__h201 / y__h141;
	assign IF_y_SLT_0_THEN_NEG_y_0_ELSE_y_1_REM_IF_z_SLT__ETC___d31 = x__h201 % y__h141;
	assign x__h201 = (y_SLT_0___d33 ? -y : y);
	assign y_SLT_0___d33 = (y ^ 99&#39;h4000000000000000000000000) &lt; 99&#39;h4000000000000000000000000;
	assign y__h141 = (z_SLT_0___d32 ? -z : z);
	assign z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d17 = z * IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT_0_AND__ETC___d29;
	assign z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d22 = (z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d17 + IF_y_SLT_0_THEN_NEG_IF_y_SLT_0_THEN_NEG_y_0_EL_ETC___d28) == y;
	assign z_SLT_0___d32 = (z ^ 99&#39;h4000000000000000000000000) &lt; 99&#39;h4000000000000000000000000;
	always @(posedge CLK)
		if (!RST_N) begin
			y &lt;= 99&#39;h7ffffff04a62a1453402211b2;
			z &lt;= 99&#39;h000000023e84321aafccc70c2;
		end
		else begin
			if (y$EN)
				y &lt;= y$D_IN;
			if (z$EN)
				z &lt;= z$D_IN;
		end
	initial begin
		y = 99&#39;h2aaaaaaaaaaaaaaaaaaaaaaaa;
		z = 99&#39;h2aaaaaaaaaaaaaaaaaaaaaaaa;
	end
	always @(negedge CLK) begin
		#(0)
			;
		if (RST_N)
			if (z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d22)
				$display(&#34;OK:  %0d * %0d + %0d == %0d&#34;, $signed(z), $signed(IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT_0_AND__ETC___d29), $signed(IF_y_SLT_0_THEN_NEG_IF_y_SLT_0_THEN_NEG_y_0_EL_ETC___d28), $signed(y));
		if (RST_N)
			if (!z_MUL_IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT__ETC___d22)
				$display(&#34;BAD: %0d * %0d + %0d != %0d&#34;, $signed(z), $signed(IF_y_SLT_0_AND_NOT_z_SLT_0_OR_NOT_y_SLT_0_AND__ETC___d29), $signed(IF_y_SLT_0_THEN_NEG_IF_y_SLT_0_THEN_NEG_y_0_EL_ETC___d28), $signed(y));
		if (RST_N)
			$finish(32&#39;d0);
	end
endmodule

</pre>
</body>