// Seed: 2569718241
module module_0 (
    output wor  id_0,
    input  tri1 id_1,
    input  tri0 id_2,
    output tri  id_3,
    input  wand id_4
);
  tri id_6;
  assign id_3 = id_6 ? 1 : 1 == 1 > 1 - 1 ? id_2 : id_6 ? id_2 : id_2 ? id_2 == id_6 : 1'd0 - 1;
  tri id_7 = id_1 + id_2 ~^ {1{id_4}};
  assign id_0 = 1'b0 == 1;
  tri0 id_8 = 1;
  wire id_9;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output wire id_2,
    input supply0 id_3,
    input wire id_4
    , id_11,
    input tri0 id_5,
    input wand id_6,
    input wand id_7,
    output wand id_8,
    input tri0 id_9
);
  wire id_12;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_9,
      id_8,
      id_6
  );
  assign modCall_1.id_4 = 0;
endmodule
