// Seed: 3549763591
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    output id_5,
    input id_6,
    output logic id_7,
    output logic id_8,
    input id_9
);
  logic id_10 = id_10;
  logic id_11 = id_0;
  logic id_12;
  always @(negedge id_10, posedge 1'b0) id_5 = id_0;
endmodule
