// Seed: 1650020710
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = -1;
  wire id_8;
  id_9(
      1
  );
  wire id_10;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  reg id_2;
  initial #id_3 id_1 <= 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_2 = (id_1);
endmodule
