// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _gsnh_nms_HH_
#define _gsnh_nms_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "gsnh_gsnh_add_6ns_6ns_6_1_1.h"
#include "gsnh_gsnh_sub_5s_5ns_5_1_1.h"
#include "gsnh_gsnh_add_19ns_19ns_19_1_1.h"
#include "gsnh_gsnh_add_10ns_10ns_10_1_1.h"
#include "gsnh_gsnh_add_18ns_18ns_18_1_1.h"
#include "gsnh_sobel_line_buf.h"

namespace ap_rtl {

struct gsnh_nms : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<18> > data_value_address0;
    sc_out< sc_logic > data_value_ce0;
    sc_in< sc_lv<8> > data_value_q0;
    sc_out< sc_lv<18> > data_grad_address0;
    sc_out< sc_logic > data_grad_ce0;
    sc_in< sc_lv<8> > data_grad_q0;
    sc_out< sc_lv<18> > out_r_address0;
    sc_out< sc_logic > out_r_ce0;
    sc_out< sc_logic > out_r_we0;
    sc_out< sc_lv<8> > out_r_d0;
    sc_signal< sc_lv<6> > ap_var_for_const0;
    sc_signal< sc_lv<5> > ap_var_for_const1;
    sc_signal< sc_lv<19> > ap_var_for_const2;
    sc_signal< sc_lv<10> > ap_var_for_const3;


    // Module declarations
    gsnh_nms(sc_module_name name);
    SC_HAS_PROCESS(gsnh_nms);

    ~gsnh_nms();

    sc_trace_file* mVcdFile;

    gsnh_sobel_line_buf* line_buf_0_U;
    gsnh_sobel_line_buf* line_buf_1_U;
    gsnh_gsnh_add_6ns_6ns_6_1_1<1,1,6,6,6>* gsnh_add_6ns_6ns_6_1_1_U49;
    gsnh_gsnh_sub_5s_5ns_5_1_1<1,1,5,5,5>* gsnh_sub_5s_5ns_5_1_1_U50;
    gsnh_gsnh_add_19ns_19ns_19_1_1<1,1,19,19,19>* gsnh_add_19ns_19ns_19_1_1_U51;
    gsnh_gsnh_add_10ns_10ns_10_1_1<1,1,10,10,10>* gsnh_add_10ns_10ns_10_1_1_U52;
    gsnh_gsnh_add_10ns_10ns_10_1_1<1,1,10,10,10>* gsnh_add_10ns_10ns_10_1_1_U53;
    gsnh_gsnh_add_18ns_18ns_18_1_1<1,1,18,18,18>* gsnh_add_18ns_18ns_18_1_1_U54;
    sc_signal< sc_lv<20> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<6> > empty_reg_633;
    sc_signal< sc_lv<19> > indvar_flatten_reg_644;
    sc_signal< sc_lv<10> > yi_reg_655;
    sc_signal< sc_lv<10> > xi_reg_666;
    sc_signal< sc_lv<8> > window_buf_2_2_0_1_reg_677;
    sc_signal< sc_lv<8> > window_buf_2_1_0_1_reg_689;
    sc_signal< sc_lv<8> > grad_nms_reg_701;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter4;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<8> > value_nms_reg_713;
    sc_signal< sc_lv<8> > window_buf_1_1_0_1_reg_725;
    sc_signal< sc_lv<8> > window_buf_0_2_0_1_reg_737;
    sc_signal< sc_lv<8> > window_buf_0_1_0_1_reg_749;
    sc_signal< sc_lv<1> > exitcond838_fu_782_p2;
    sc_signal< sc_lv<1> > exitcond838_reg_1587;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<6> > empty_107_fu_788_p2;
    sc_signal< sc_lv<6> > empty_107_reg_1591;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > empty_108_fu_794_p1;
    sc_signal< sc_lv<4> > empty_108_reg_1596;
    sc_signal< sc_lv<2> > tmp_7_fu_798_p4;
    sc_signal< sc_lv<2> > tmp_7_reg_1601;
    sc_signal< sc_lv<24> > empty_119_fu_884_p2;
    sc_signal< sc_lv<24> > empty_119_reg_1606;
    sc_signal< sc_lv<9> > tmp_s_fu_890_p3;
    sc_signal< sc_lv<9> > tmp_s_reg_1614;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<3> > mask_fu_906_p2;
    sc_signal< sc_lv<3> > mask_reg_1648;
    sc_signal< sc_lv<1> > icmp_ln195_fu_1286_p2;
    sc_signal< sc_lv<1> > icmp_ln195_reg_1656;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln195_reg_1656_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln195_reg_1656_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln195_reg_1656_pp1_iter3_reg;
    sc_signal< sc_lv<19> > add_ln195_fu_1292_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<10> > select_ln195_fu_1304_p3;
    sc_signal< sc_lv<10> > select_ln195_reg_1665;
    sc_signal< sc_lv<10> > select_ln195_1_fu_1318_p3;
    sc_signal< sc_lv<10> > select_ln195_1_reg_1673;
    sc_signal< sc_lv<9> > trunc_ln195_fu_1326_p1;
    sc_signal< sc_lv<9> > trunc_ln195_reg_1678;
    sc_signal< sc_lv<1> > select_ln195_2_fu_1358_p3;
    sc_signal< sc_lv<1> > select_ln195_2_reg_1683;
    sc_signal< sc_lv<1> > select_ln195_2_reg_1683_pp1_iter1_reg;
    sc_signal< sc_lv<1> > select_ln195_2_reg_1683_pp1_iter2_reg;
    sc_signal< sc_lv<1> > select_ln195_2_reg_1683_pp1_iter3_reg;
    sc_signal< sc_lv<10> > add_ln196_fu_1366_p2;
    sc_signal< sc_lv<9> > line_buf_0_addr_32_reg_1693;
    sc_signal< sc_lv<9> > line_buf_0_addr_32_reg_1693_pp1_iter2_reg;
    sc_signal< sc_lv<9> > line_buf_1_addr_32_reg_1699;
    sc_signal< sc_lv<9> > line_buf_1_addr_32_reg_1699_pp1_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln209_fu_1393_p1;
    sc_signal< sc_lv<64> > zext_ln209_reg_1705;
    sc_signal< sc_lv<64> > zext_ln209_reg_1705_pp1_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln209_reg_1705_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln254_fu_1408_p2;
    sc_signal< sc_lv<1> > icmp_ln254_reg_1720;
    sc_signal< sc_lv<1> > icmp_ln254_reg_1720_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln254_reg_1720_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln254_1_fu_1414_p2;
    sc_signal< sc_lv<1> > icmp_ln254_1_reg_1725;
    sc_signal< sc_lv<1> > icmp_ln254_1_reg_1725_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln254_1_reg_1725_pp1_iter3_reg;
    sc_signal< sc_lv<8> > tmp_9_reg_1730;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<8> > tmp_10_reg_1736;
    sc_signal< sc_lv<8> > tmp_11_reg_1742;
    sc_signal< sc_lv<8> > data_value_load_reg_1747;
    sc_signal< sc_lv<8> > data_grad_load_reg_1754;
    sc_signal< sc_lv<16> > tmp_12_reg_1759;
    sc_signal< sc_lv<16> > tmp_14_reg_1764;
    sc_signal< sc_lv<1> > icmp_ln247_fu_1469_p2;
    sc_signal< sc_lv<1> > icmp_ln247_reg_1769;
    sc_signal< sc_lv<8> > ap_phi_mux_grad_nms_phi_fu_705_p4;
    sc_signal< sc_lv<1> > icmp_ln241_fu_1475_p2;
    sc_signal< sc_lv<1> > icmp_ln241_reg_1774;
    sc_signal< sc_lv<1> > icmp_ln233_fu_1481_p2;
    sc_signal< sc_lv<1> > icmp_ln233_reg_1779;
    sc_signal< sc_lv<1> > icmp_ln226_fu_1487_p2;
    sc_signal< sc_lv<1> > icmp_ln226_reg_1784;
    sc_signal< sc_lv<8> > select_ln247_fu_1512_p3;
    sc_signal< sc_lv<8> > select_ln240_fu_1525_p3;
    sc_signal< sc_lv<8> > select_ln233_fu_1543_p3;
    sc_signal< sc_lv<8> > select_ln226_fu_1561_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage15_iter0;
    sc_signal< bool > ap_block_pp0_stage15_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage15;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_flush_enable;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter2_state22;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_lv<9> > line_buf_0_address0;
    sc_signal< sc_logic > line_buf_0_ce0;
    sc_signal< sc_lv<3> > line_buf_0_we0;
    sc_signal< sc_lv<24> > line_buf_0_q0;
    sc_signal< sc_lv<9> > line_buf_0_address1;
    sc_signal< sc_logic > line_buf_0_ce1;
    sc_signal< sc_lv<3> > line_buf_0_we1;
    sc_signal< sc_lv<24> > line_buf_0_d1;
    sc_signal< sc_lv<9> > line_buf_1_address0;
    sc_signal< sc_logic > line_buf_1_ce0;
    sc_signal< sc_lv<3> > line_buf_1_we0;
    sc_signal< sc_lv<24> > line_buf_1_q0;
    sc_signal< sc_lv<9> > line_buf_1_address1;
    sc_signal< sc_logic > line_buf_1_ce1;
    sc_signal< sc_lv<3> > line_buf_1_we1;
    sc_signal< sc_lv<24> > line_buf_1_d1;
    sc_signal< sc_lv<6> > ap_phi_mux_empty_phi_fu_637_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<10> > ap_phi_mux_yi_phi_fu_659_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<8> > ap_phi_mux_window_buf_2_2_0_1_phi_fu_681_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_window_buf_2_1_0_1_phi_fu_693_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_value_nms_phi_fu_717_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_window_buf_1_1_0_1_phi_fu_729_p4;
    sc_signal< sc_lv<8> > ap_phi_mux_window_buf_0_1_0_1_phi_fu_753_p4;
    sc_signal< sc_lv<8> > ap_phi_reg_pp1_iter0_value_nms_1_reg_761;
    sc_signal< sc_lv<8> > ap_phi_reg_pp1_iter1_value_nms_1_reg_761;
    sc_signal< sc_lv<8> > ap_phi_reg_pp1_iter2_value_nms_1_reg_761;
    sc_signal< sc_lv<8> > ap_phi_reg_pp1_iter3_value_nms_1_reg_761;
    sc_signal< sc_lv<8> > ap_phi_reg_pp1_iter4_value_nms_1_reg_761;
    sc_signal< sc_lv<64> > p_cast4_fu_897_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > p_cast7_fu_922_p1;
    sc_signal< sc_lv<64> > p_cast8_fu_933_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<64> > p_cast9_fu_944_p1;
    sc_signal< sc_lv<64> > p_cast10_fu_955_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< sc_lv<64> > p_cast11_fu_966_p1;
    sc_signal< sc_lv<64> > p_cast12_fu_977_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< sc_lv<64> > p_cast13_fu_988_p1;
    sc_signal< sc_lv<64> > p_cast14_fu_999_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > p_cast15_fu_1010_p1;
    sc_signal< sc_lv<64> > p_cast16_fu_1021_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage6;
    sc_signal< sc_lv<64> > p_cast17_fu_1032_p1;
    sc_signal< sc_lv<64> > p_cast18_fu_1043_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage7;
    sc_signal< sc_lv<64> > p_cast19_fu_1054_p1;
    sc_signal< sc_lv<64> > p_cast20_fu_1065_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< sc_lv<64> > p_cast21_fu_1076_p1;
    sc_signal< sc_lv<64> > p_cast22_fu_1087_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage9;
    sc_signal< bool > ap_block_pp0_stage9;
    sc_signal< sc_lv<64> > p_cast23_fu_1098_p1;
    sc_signal< sc_lv<64> > p_cast24_fu_1109_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage10;
    sc_signal< bool > ap_block_pp0_stage10;
    sc_signal< sc_lv<64> > p_cast25_fu_1120_p1;
    sc_signal< sc_lv<64> > p_cast26_fu_1131_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage11;
    sc_signal< bool > ap_block_pp0_stage11;
    sc_signal< sc_lv<64> > p_cast27_fu_1142_p1;
    sc_signal< sc_lv<64> > p_cast28_fu_1153_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage12;
    sc_signal< bool > ap_block_pp0_stage12;
    sc_signal< sc_lv<64> > p_cast29_fu_1164_p1;
    sc_signal< sc_lv<64> > p_cast30_fu_1175_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage13;
    sc_signal< bool > ap_block_pp0_stage13;
    sc_signal< sc_lv<64> > p_cast31_fu_1186_p1;
    sc_signal< sc_lv<64> > p_cast32_fu_1197_p1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage14;
    sc_signal< bool > ap_block_pp0_stage14;
    sc_signal< sc_lv<64> > p_cast33_fu_1208_p1;
    sc_signal< sc_lv<64> > p_cast34_fu_1219_p1;
    sc_signal< bool > ap_block_pp0_stage15;
    sc_signal< sc_lv<64> > p_cast35_fu_1230_p1;
    sc_signal< sc_lv<64> > p_cast36_fu_1241_p1;
    sc_signal< sc_lv<64> > p_cast37_fu_1252_p1;
    sc_signal< sc_lv<64> > zext_ln196_fu_1379_p1;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_11001;
    sc_signal< bool > ap_block_state10_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< bool > ap_block_state11_pp0_stage9_iter0;
    sc_signal< bool > ap_block_pp0_stage9_11001;
    sc_signal< bool > ap_block_state12_pp0_stage10_iter0;
    sc_signal< bool > ap_block_pp0_stage10_11001;
    sc_signal< bool > ap_block_state13_pp0_stage11_iter0;
    sc_signal< bool > ap_block_pp0_stage11_11001;
    sc_signal< bool > ap_block_state14_pp0_stage12_iter0;
    sc_signal< bool > ap_block_pp0_stage12_11001;
    sc_signal< bool > ap_block_state15_pp0_stage13_iter0;
    sc_signal< bool > ap_block_pp0_stage13_11001;
    sc_signal< bool > ap_block_state16_pp0_stage14_iter0;
    sc_signal< bool > ap_block_pp0_stage14_11001;
    sc_signal< bool > ap_block_pp0_stage15_11001;
    sc_signal< sc_lv<24> > tmp_13_fu_1493_p3;
    sc_signal< sc_lv<24> > tmp_16_fu_1500_p3;
    sc_signal< sc_lv<5> > tmp_8_fu_808_p3;
    sc_signal< sc_lv<5> > empty_109_fu_816_p2;
    sc_signal< sc_lv<1> > empty_110_fu_822_p2;
    sc_signal< sc_lv<5> > empty_113_fu_844_p1;
    sc_signal< sc_lv<5> > empty_112_fu_836_p3;
    sc_signal< sc_lv<5> > empty_113_fu_844_p2;
    sc_signal< sc_lv<24> > empty_114_fu_850_p1;
    sc_signal< sc_lv<24> > empty_115_fu_854_p1;
    sc_signal< sc_lv<24> > empty_117_fu_866_p2;
    sc_signal< sc_lv<24> > empty_118_fu_872_p2;
    sc_signal< sc_lv<24> > empty_116_fu_858_p3;
    sc_signal< sc_lv<24> > p_demorgan_fu_878_p2;
    sc_signal< sc_lv<3> > empty_120_fu_903_p1;
    sc_signal< sc_lv<9> > empty_121_fu_916_p2;
    sc_signal< sc_lv<9> > empty_122_fu_928_p2;
    sc_signal< sc_lv<9> > empty_123_fu_939_p2;
    sc_signal< sc_lv<9> > empty_124_fu_950_p2;
    sc_signal< sc_lv<9> > empty_125_fu_961_p2;
    sc_signal< sc_lv<9> > empty_126_fu_972_p2;
    sc_signal< sc_lv<9> > empty_127_fu_983_p2;
    sc_signal< sc_lv<9> > empty_128_fu_994_p2;
    sc_signal< sc_lv<9> > empty_129_fu_1005_p2;
    sc_signal< sc_lv<9> > empty_130_fu_1016_p2;
    sc_signal< sc_lv<9> > empty_131_fu_1027_p2;
    sc_signal< sc_lv<9> > empty_132_fu_1038_p2;
    sc_signal< sc_lv<9> > empty_133_fu_1049_p2;
    sc_signal< sc_lv<9> > empty_134_fu_1060_p2;
    sc_signal< sc_lv<9> > empty_135_fu_1071_p2;
    sc_signal< sc_lv<9> > empty_136_fu_1082_p2;
    sc_signal< sc_lv<9> > empty_137_fu_1093_p2;
    sc_signal< sc_lv<9> > empty_138_fu_1104_p2;
    sc_signal< sc_lv<9> > empty_139_fu_1115_p2;
    sc_signal< sc_lv<9> > empty_140_fu_1126_p2;
    sc_signal< sc_lv<9> > empty_141_fu_1137_p2;
    sc_signal< sc_lv<9> > empty_142_fu_1148_p2;
    sc_signal< sc_lv<9> > empty_143_fu_1159_p2;
    sc_signal< sc_lv<9> > empty_144_fu_1170_p2;
    sc_signal< sc_lv<9> > empty_145_fu_1181_p2;
    sc_signal< sc_lv<9> > empty_146_fu_1192_p2;
    sc_signal< sc_lv<9> > empty_147_fu_1203_p2;
    sc_signal< sc_lv<9> > empty_148_fu_1214_p2;
    sc_signal< sc_lv<9> > empty_149_fu_1225_p2;
    sc_signal< sc_lv<9> > empty_150_fu_1236_p2;
    sc_signal< sc_lv<9> > empty_151_fu_1247_p2;
    sc_signal< sc_lv<8> > tmp_fu_1258_p4;
    sc_signal< sc_lv<1> > icmp_fu_1268_p2;
    sc_signal< sc_lv<1> > cmp100_fu_1274_p2;
    sc_signal< sc_lv<1> > icmp_ln196_fu_1298_p2;
    sc_signal< sc_lv<10> > add_ln195_1_fu_1312_p2;
    sc_signal< sc_lv<8> > tmp_15_fu_1330_p4;
    sc_signal< sc_lv<1> > icmp265_fu_1340_p2;
    sc_signal< sc_lv<1> > cmp100_mid1_fu_1346_p2;
    sc_signal< sc_lv<1> > and_ln254_3_fu_1352_p2;
    sc_signal< sc_lv<1> > and_ln254_1_fu_1280_p2;
    sc_signal< sc_lv<10> > add_ln196_fu_1366_p0;
    sc_signal< sc_lv<18> > add_ln209_fu_1387_p0;
    sc_signal< sc_lv<18> > add_ln209_fu_1387_p1;
    sc_signal< sc_lv<18> > add_ln209_fu_1387_p2;
    sc_signal< sc_lv<8> > tmp_17_fu_1399_p4;
    sc_signal< sc_lv<1> > grp_fu_777_p2;
    sc_signal< sc_lv<1> > or_ln247_fu_1507_p2;
    sc_signal< sc_lv<1> > or_ln240_fu_1520_p2;
    sc_signal< sc_lv<1> > icmp_ln234_fu_1533_p2;
    sc_signal< sc_lv<1> > or_ln233_fu_1538_p2;
    sc_signal< sc_lv<1> > icmp_ln227_fu_1551_p2;
    sc_signal< sc_lv<1> > or_ln226_fu_1556_p2;
    sc_signal< sc_lv<1> > and_ln254_fu_1569_p2;
    sc_signal< sc_lv<1> > and_ln254_2_fu_1573_p2;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<20> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_pp0_stage9_subdone;
    sc_signal< bool > ap_block_pp0_stage10_subdone;
    sc_signal< bool > ap_block_pp0_stage11_subdone;
    sc_signal< bool > ap_block_pp0_stage12_subdone;
    sc_signal< bool > ap_block_pp0_stage13_subdone;
    sc_signal< bool > ap_block_pp0_stage14_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< bool > ap_condition_387;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<20> ap_ST_fsm_state1;
    static const sc_lv<20> ap_ST_fsm_pp0_stage0;
    static const sc_lv<20> ap_ST_fsm_pp0_stage1;
    static const sc_lv<20> ap_ST_fsm_pp0_stage2;
    static const sc_lv<20> ap_ST_fsm_pp0_stage3;
    static const sc_lv<20> ap_ST_fsm_pp0_stage4;
    static const sc_lv<20> ap_ST_fsm_pp0_stage5;
    static const sc_lv<20> ap_ST_fsm_pp0_stage6;
    static const sc_lv<20> ap_ST_fsm_pp0_stage7;
    static const sc_lv<20> ap_ST_fsm_pp0_stage8;
    static const sc_lv<20> ap_ST_fsm_pp0_stage9;
    static const sc_lv<20> ap_ST_fsm_pp0_stage10;
    static const sc_lv<20> ap_ST_fsm_pp0_stage11;
    static const sc_lv<20> ap_ST_fsm_pp0_stage12;
    static const sc_lv<20> ap_ST_fsm_pp0_stage13;
    static const sc_lv<20> ap_ST_fsm_pp0_stage14;
    static const sc_lv<20> ap_ST_fsm_pp0_stage15;
    static const sc_lv<20> ap_ST_fsm_state19;
    static const sc_lv<20> ap_ST_fsm_pp1_stage0;
    static const sc_lv<20> ap_ST_fsm_state25;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<8> ap_const_lv8_87;
    static const sc_lv<8> ap_const_lv8_5A;
    static const sc_lv<8> ap_const_lv8_2D;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<3> ap_const_lv3_7;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<24> ap_const_lv24_FFFFFF;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<9> ap_const_lv9_2;
    static const sc_lv<9> ap_const_lv9_3;
    static const sc_lv<9> ap_const_lv9_4;
    static const sc_lv<9> ap_const_lv9_5;
    static const sc_lv<9> ap_const_lv9_6;
    static const sc_lv<9> ap_const_lv9_7;
    static const sc_lv<9> ap_const_lv9_8;
    static const sc_lv<9> ap_const_lv9_9;
    static const sc_lv<9> ap_const_lv9_A;
    static const sc_lv<9> ap_const_lv9_B;
    static const sc_lv<9> ap_const_lv9_C;
    static const sc_lv<9> ap_const_lv9_D;
    static const sc_lv<9> ap_const_lv9_E;
    static const sc_lv<9> ap_const_lv9_F;
    static const sc_lv<9> ap_const_lv9_10;
    static const sc_lv<9> ap_const_lv9_11;
    static const sc_lv<9> ap_const_lv9_12;
    static const sc_lv<9> ap_const_lv9_13;
    static const sc_lv<9> ap_const_lv9_14;
    static const sc_lv<9> ap_const_lv9_15;
    static const sc_lv<9> ap_const_lv9_16;
    static const sc_lv<9> ap_const_lv9_17;
    static const sc_lv<9> ap_const_lv9_18;
    static const sc_lv<9> ap_const_lv9_19;
    static const sc_lv<9> ap_const_lv9_1A;
    static const sc_lv<9> ap_const_lv9_1B;
    static const sc_lv<9> ap_const_lv9_1C;
    static const sc_lv<9> ap_const_lv9_1D;
    static const sc_lv<9> ap_const_lv9_1E;
    static const sc_lv<9> ap_const_lv9_1F;
    static const sc_lv<10> ap_const_lv10_1FD;
    static const sc_lv<19> ap_const_lv19_40000;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_13;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_clk_no_reset_();
    void thread_add_ln196_fu_1366_p0();
    void thread_add_ln209_fu_1387_p0();
    void thread_add_ln209_fu_1387_p1();
    void thread_and_ln254_1_fu_1280_p2();
    void thread_and_ln254_2_fu_1573_p2();
    void thread_and_ln254_3_fu_1352_p2();
    void thread_and_ln254_fu_1569_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage10();
    void thread_ap_CS_fsm_pp0_stage11();
    void thread_ap_CS_fsm_pp0_stage12();
    void thread_ap_CS_fsm_pp0_stage13();
    void thread_ap_CS_fsm_pp0_stage14();
    void thread_ap_CS_fsm_pp0_stage15();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp0_stage9();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state25();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage10();
    void thread_ap_block_pp0_stage10_11001();
    void thread_ap_block_pp0_stage10_subdone();
    void thread_ap_block_pp0_stage11();
    void thread_ap_block_pp0_stage11_11001();
    void thread_ap_block_pp0_stage11_subdone();
    void thread_ap_block_pp0_stage12();
    void thread_ap_block_pp0_stage12_11001();
    void thread_ap_block_pp0_stage12_subdone();
    void thread_ap_block_pp0_stage13();
    void thread_ap_block_pp0_stage13_11001();
    void thread_ap_block_pp0_stage13_subdone();
    void thread_ap_block_pp0_stage14();
    void thread_ap_block_pp0_stage14_11001();
    void thread_ap_block_pp0_stage14_subdone();
    void thread_ap_block_pp0_stage15();
    void thread_ap_block_pp0_stage15_11001();
    void thread_ap_block_pp0_stage15_subdone();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7();
    void thread_ap_block_pp0_stage7_11001();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp0_stage9();
    void thread_ap_block_pp0_stage9_11001();
    void thread_ap_block_pp0_stage9_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp0_stage8_iter0();
    void thread_ap_block_state11_pp0_stage9_iter0();
    void thread_ap_block_state12_pp0_stage10_iter0();
    void thread_ap_block_state13_pp0_stage11_iter0();
    void thread_ap_block_state14_pp0_stage12_iter0();
    void thread_ap_block_state15_pp0_stage13_iter0();
    void thread_ap_block_state16_pp0_stage14_iter0();
    void thread_ap_block_state17_pp0_stage15_iter0();
    void thread_ap_block_state18_pp0_stage0_iter1();
    void thread_ap_block_state20_pp1_stage0_iter0();
    void thread_ap_block_state21_pp1_stage0_iter1();
    void thread_ap_block_state22_pp1_stage0_iter2();
    void thread_ap_block_state23_pp1_stage0_iter3();
    void thread_ap_block_state24_pp1_stage0_iter4();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_387();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter2_state22();
    void thread_ap_condition_pp1_flush_enable();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_empty_phi_fu_637_p4();
    void thread_ap_phi_mux_grad_nms_phi_fu_705_p4();
    void thread_ap_phi_mux_value_nms_phi_fu_717_p4();
    void thread_ap_phi_mux_window_buf_0_1_0_1_phi_fu_753_p4();
    void thread_ap_phi_mux_window_buf_1_1_0_1_phi_fu_729_p4();
    void thread_ap_phi_mux_window_buf_2_1_0_1_phi_fu_693_p4();
    void thread_ap_phi_mux_window_buf_2_2_0_1_phi_fu_681_p4();
    void thread_ap_phi_mux_yi_phi_fu_659_p4();
    void thread_ap_phi_reg_pp1_iter0_value_nms_1_reg_761();
    void thread_ap_ready();
    void thread_cmp100_fu_1274_p2();
    void thread_cmp100_mid1_fu_1346_p2();
    void thread_data_grad_address0();
    void thread_data_grad_ce0();
    void thread_data_value_address0();
    void thread_data_value_ce0();
    void thread_empty_108_fu_794_p1();
    void thread_empty_109_fu_816_p2();
    void thread_empty_110_fu_822_p2();
    void thread_empty_112_fu_836_p3();
    void thread_empty_113_fu_844_p1();
    void thread_empty_114_fu_850_p1();
    void thread_empty_115_fu_854_p1();
    void thread_empty_116_fu_858_p3();
    void thread_empty_117_fu_866_p2();
    void thread_empty_118_fu_872_p2();
    void thread_empty_119_fu_884_p2();
    void thread_empty_120_fu_903_p1();
    void thread_empty_121_fu_916_p2();
    void thread_empty_122_fu_928_p2();
    void thread_empty_123_fu_939_p2();
    void thread_empty_124_fu_950_p2();
    void thread_empty_125_fu_961_p2();
    void thread_empty_126_fu_972_p2();
    void thread_empty_127_fu_983_p2();
    void thread_empty_128_fu_994_p2();
    void thread_empty_129_fu_1005_p2();
    void thread_empty_130_fu_1016_p2();
    void thread_empty_131_fu_1027_p2();
    void thread_empty_132_fu_1038_p2();
    void thread_empty_133_fu_1049_p2();
    void thread_empty_134_fu_1060_p2();
    void thread_empty_135_fu_1071_p2();
    void thread_empty_136_fu_1082_p2();
    void thread_empty_137_fu_1093_p2();
    void thread_empty_138_fu_1104_p2();
    void thread_empty_139_fu_1115_p2();
    void thread_empty_140_fu_1126_p2();
    void thread_empty_141_fu_1137_p2();
    void thread_empty_142_fu_1148_p2();
    void thread_empty_143_fu_1159_p2();
    void thread_empty_144_fu_1170_p2();
    void thread_empty_145_fu_1181_p2();
    void thread_empty_146_fu_1192_p2();
    void thread_empty_147_fu_1203_p2();
    void thread_empty_148_fu_1214_p2();
    void thread_empty_149_fu_1225_p2();
    void thread_empty_150_fu_1236_p2();
    void thread_empty_151_fu_1247_p2();
    void thread_exitcond838_fu_782_p2();
    void thread_grp_fu_777_p2();
    void thread_icmp265_fu_1340_p2();
    void thread_icmp_fu_1268_p2();
    void thread_icmp_ln195_fu_1286_p2();
    void thread_icmp_ln196_fu_1298_p2();
    void thread_icmp_ln226_fu_1487_p2();
    void thread_icmp_ln227_fu_1551_p2();
    void thread_icmp_ln233_fu_1481_p2();
    void thread_icmp_ln234_fu_1533_p2();
    void thread_icmp_ln241_fu_1475_p2();
    void thread_icmp_ln247_fu_1469_p2();
    void thread_icmp_ln254_1_fu_1414_p2();
    void thread_icmp_ln254_fu_1408_p2();
    void thread_line_buf_0_address0();
    void thread_line_buf_0_address1();
    void thread_line_buf_0_ce0();
    void thread_line_buf_0_ce1();
    void thread_line_buf_0_d1();
    void thread_line_buf_0_we0();
    void thread_line_buf_0_we1();
    void thread_line_buf_1_address0();
    void thread_line_buf_1_address1();
    void thread_line_buf_1_ce0();
    void thread_line_buf_1_ce1();
    void thread_line_buf_1_d1();
    void thread_line_buf_1_we0();
    void thread_line_buf_1_we1();
    void thread_mask_fu_906_p2();
    void thread_or_ln226_fu_1556_p2();
    void thread_or_ln233_fu_1538_p2();
    void thread_or_ln240_fu_1520_p2();
    void thread_or_ln247_fu_1507_p2();
    void thread_out_r_address0();
    void thread_out_r_ce0();
    void thread_out_r_d0();
    void thread_out_r_we0();
    void thread_p_cast10_fu_955_p1();
    void thread_p_cast11_fu_966_p1();
    void thread_p_cast12_fu_977_p1();
    void thread_p_cast13_fu_988_p1();
    void thread_p_cast14_fu_999_p1();
    void thread_p_cast15_fu_1010_p1();
    void thread_p_cast16_fu_1021_p1();
    void thread_p_cast17_fu_1032_p1();
    void thread_p_cast18_fu_1043_p1();
    void thread_p_cast19_fu_1054_p1();
    void thread_p_cast20_fu_1065_p1();
    void thread_p_cast21_fu_1076_p1();
    void thread_p_cast22_fu_1087_p1();
    void thread_p_cast23_fu_1098_p1();
    void thread_p_cast24_fu_1109_p1();
    void thread_p_cast25_fu_1120_p1();
    void thread_p_cast26_fu_1131_p1();
    void thread_p_cast27_fu_1142_p1();
    void thread_p_cast28_fu_1153_p1();
    void thread_p_cast29_fu_1164_p1();
    void thread_p_cast30_fu_1175_p1();
    void thread_p_cast31_fu_1186_p1();
    void thread_p_cast32_fu_1197_p1();
    void thread_p_cast33_fu_1208_p1();
    void thread_p_cast34_fu_1219_p1();
    void thread_p_cast35_fu_1230_p1();
    void thread_p_cast36_fu_1241_p1();
    void thread_p_cast37_fu_1252_p1();
    void thread_p_cast4_fu_897_p1();
    void thread_p_cast7_fu_922_p1();
    void thread_p_cast8_fu_933_p1();
    void thread_p_cast9_fu_944_p1();
    void thread_p_demorgan_fu_878_p2();
    void thread_select_ln195_1_fu_1318_p3();
    void thread_select_ln195_2_fu_1358_p3();
    void thread_select_ln195_fu_1304_p3();
    void thread_select_ln226_fu_1561_p3();
    void thread_select_ln233_fu_1543_p3();
    void thread_select_ln240_fu_1525_p3();
    void thread_select_ln247_fu_1512_p3();
    void thread_tmp_13_fu_1493_p3();
    void thread_tmp_15_fu_1330_p4();
    void thread_tmp_16_fu_1500_p3();
    void thread_tmp_17_fu_1399_p4();
    void thread_tmp_7_fu_798_p4();
    void thread_tmp_8_fu_808_p3();
    void thread_tmp_fu_1258_p4();
    void thread_tmp_s_fu_890_p3();
    void thread_trunc_ln195_fu_1326_p1();
    void thread_zext_ln196_fu_1379_p1();
    void thread_zext_ln209_fu_1393_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
