ISim log file
Running: C:\Users\Prakash Saini\Documents\study\hardwareprograming\verilog\bit_3_synch\main_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Prakash Saini/Documents/study/hardwareprograming/verilog/bit_3_synch/main_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance main/M2/, width 1 of formal port j is not equal to width 32 of actual constant.
WARNING:  For instance main/M2/, width 1 of formal port k is not equal to width 32 of actual constant.
WARNING:  For instance main/M1/, width 1 of formal port j is not equal to width 32 of actual constant.
WARNING:  For instance main/M1/, width 1 of formal port k is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /main/clk 0 -radix bin -value 1 -radix bin -time 12500 fs -repeat 25 ps
# isim force add /main/reset 0 -radix bin
# run 1.00us
