$date
	Wed Jul 10 15:13:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dffnSim $end
$var wire 2 ! o [1:0] $end
$var wire 1 " ck $end
$var reg 2 # i [1:0] $end
$scope module clk1 $end
$var reg 1 " ck $end
$upscope $end
$scope module dffn1 $end
$var wire 2 $ D [1:0] $end
$var wire 1 " ck $end
$var parameter 32 % N $end
$var reg 2 & Q [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 %
$end
#0
$dumpvars
b0 &
b0 $
b0 #
0"
b0 !
$end
#50
1"
#100
b1 !
b1 &
0"
b1 #
b1 $
#150
1"
#200
0"
#250
1"
#300
b10 !
b10 &
0"
b10 #
b10 $
#350
1"
#400
0"
