$date
	Fri Feb 20 10:29:30 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mul8s_fast $end
$var wire 16 ! y [15:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module DUT $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 16 & y [15:0] $end
$scope begin PARTIALS[0] $end
$upscope $end
$scope begin PARTIALS[1] $end
$upscope $end
$scope begin PARTIALS[2] $end
$upscope $end
$scope begin PARTIALS[3] $end
$upscope $end
$scope begin PARTIALS[4] $end
$upscope $end
$scope begin PARTIALS[5] $end
$upscope $end
$scope begin PARTIALS[6] $end
$upscope $end
$scope begin PARTIALS[7] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111110000000 &
b1 %
b10000000 $
b1 #
b10000000 "
b1111111110000000 !
$end
#10
b1000000010000000 !
b1000000010000000 &
b11111111 #
b11111111 %
#20
b11111100000001 !
b11111100000001 &
b1111111 #
b1111111 %
b1111111 "
b1111111 $
#30
b1111111111000001 !
b1111111111000001 &
b1001 #
b1001 %
b11111001 "
b11111001 $
#40
b101111010000 !
b101111010000 &
b11111100 #
b11111100 %
b1100 "
b1100 $
#50
b1001000100100 !
b1001000100100 &
b10000001 #
b10000001 %
b100100 "
b100100 $
#60
b1101111011 !
b1101111011 &
b1100011 #
b1100011 %
b1001 "
b1001 $
#70
b11100101001 !
b11100101001 &
b10001101 #
b10001101 %
b1101 "
b1101 $
#80
b11100011010 !
b11100011010 &
b10010 #
b10010 %
b1100101 "
b1100101 $
#90
b1101 !
b1101 &
b1101 #
b1101 %
b1 "
b1 $
#100
b1110000011110 !
b1110000011110 &
b111101 #
b111101 %
b1110110 "
b1110110 $
#110
b1111010110011100 !
b1111010110011100 &
b10001100 #
b10001100 %
b11101101 "
b11101101 $
#120
b1111101010010110 !
b1111101010010110 &
b11000110 #
b11000110 %
b11111001 "
b11111001 $
#130
b1101100011010010 !
b1101100011010010 &
b10101010 #
b10101010 %
b11000101 "
b11000101 $
#140
b1111001101110011 !
b1111001101110011 &
b1110111 #
b1110111 %
b11100101 "
b11100101 $
#150
