0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.sim/sim_1/synth/func/xsim/bench2_func_synth.v,1623352908,verilog,,C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sim_1/new/bench1.v,,glbl;trap_filter_2,,,,,,,,
C:/Users/jdiro/Desktop/git/Verilog Tests/trap_filter_2/trap_filter_2.srcs/sim_1/new/bench1.v,1623352457,verilog,,,,bench2,,,,,,,,
