ModuleName Enablechk
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: b9
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 72 ,Y1: 96 ,X2: 264 ,Y2: 96
End
Branches
Branch Left: 136 ,Top: 96
BranchStrList
7
End
Branch Left: 152 ,Top: 96
BranchStrList
6
End
Branch Left: 168 ,Top: 96
BranchStrList
5
End
Branch Left: 184 ,Top: 96
BranchStrList
4
End
Branch Left: 200 ,Top: 96
BranchStrList
3
End
Branch Left: 216 ,Top: 96
BranchStrList
2
End
Branch Left: 232 ,Top: 96
BranchStrList
1
End
Branch Left: 248 ,Top: 96
BranchStrList
0
End
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 136 ,Y1: 96 ,X2: 136 ,Y2: 264
Edge X1: 136 ,Y1: 264 ,X2: 352 ,Y2: 264
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 152 ,Y1: 96 ,X2: 152 ,Y2: 248
Edge X1: 152 ,Y1: 248 ,X2: 352 ,Y2: 248
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 168 ,Y1: 96 ,X2: 168 ,Y2: 232
Edge X1: 168 ,Y1: 232 ,X2: 352 ,Y2: 232
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 184 ,Y1: 96 ,X2: 184 ,Y2: 216
Edge X1: 184 ,Y1: 216 ,X2: 352 ,Y2: 216
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 200 ,Y1: 96 ,X2: 200 ,Y2: 200
Edge X1: 200 ,Y1: 200 ,X2: 352 ,Y2: 200
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 96 ,X2: 216 ,Y2: 184
Edge X1: 216 ,Y1: 184 ,X2: 352 ,Y2: 184
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 232 ,Y1: 96 ,X2: 232 ,Y2: 168
Edge X1: 232 ,Y1: 168 ,X2: 352 ,Y2: 168
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 248 ,Y1: 96 ,X2: 248 ,Y2: 152
Edge X1: 248 ,Y1: 152 ,X2: 352 ,Y2: 152
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 416 ,Y1: 208 ,X2: 440 ,Y2: 208
Edge X1: 440 ,Y1: 136 ,X2: 440 ,Y2: 208
Edge X1: 440 ,Y1: 136 ,X2: 688 ,Y2: 136
End
Branches
End
End
Ports
Port Left: 72 Top: 96 ,Orientation: 0
Portname: Input ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
7
,Width:
8
,RV:
0
Port Left: 688 Top: 136 ,Orientation: 0
Portname: out ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 352 Top: 152
Name: s2
LibraryName: PNULib
IpName: PNU_OR8
SymbolParameters
End
End
Texts
End
Links
End
