################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: ICer
#     Report Created on: Sun Aug 24 23:37:11 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     Report Location  : ./system_top_spyglass/cdc/cdc_verify/spyglass_reports/clock-reset/Ac_sync/ac_sync_05.csv
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : clock-reset(SpyGlass_vL-2016.06)
#     Comment          : CSV File for Clock Synchronization Checks
#
################################################################################
#CrossProbeTag:ADV_CLK_SYNC_SS_SCH
#RuleName:Ac_sync02
##Sheet_Prop:disable_msg_grouping
##Sheet_Prop:disable_row_filtering
##Sheet_Prop:waiver_file_name:Ac_sync02_waiver.csv
##Sheet_Prop:file_identifier:SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[7:0]
##Sheet_Prop:coltooltip:6##Unique tag number generated for clock net connected to sequential element/black-box.
Schematic,Type,Signal Name,Synchronization Scheme,Clock Names,Internal Clock Domain Tag,File:Line
10,Destination flop,SYSTEM_TOP.U0_UART.U0_TX.U0_PARITY_CALC.P_DATA_Valid[7:0],"Enable Based Synchronizer","SYSTEM_TOP.TX_CLK",1,../rtl/parity_calc.v:19
10,Source flop,SYSTEM_TOP.U0_ASYN_FIFO.U0_FIFO_MEM_CNTRL.fifo[7:0][7:0],"Enable Based Synchronizer","SYSTEM_TOP.REF_CLK",0,../rtl/FIFO_MEM_CNTRL.v:27
10,Qualifier (detected),SYSTEM_TOP.U0_ASYN_FIFO.U0_SYNC_W2R.q[0][0],"Conventional multi-flop for metastability technique","SYSTEM_TOP.TX_CLK",1,../rtl/BIT_SYNC.v:25
