Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sun Dec 10 21:01:48 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.420ns  (required time - arrival time)
  Source:                 gameplay_module/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            my_playback/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_audio_clk_wiz  {rise@0.000ns fall@5.087ns period=10.173ns})
  Path Group:             clk_out_audio_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.024ns  (clk_out_audio_clk_wiz rise@3326.623ns - clk_pixel_clk_wiz_0 rise@3326.599ns)
  Data Path Delay:        2.095ns  (logic 0.580ns (27.685%)  route 1.515ns (72.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 3331.394 - 3326.623 ) 
    Source Clock Delay      (SCD):    5.062ns = ( 3331.661 - 3326.599 ) 
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.707ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.532ns
    Phase Error              (PE):    0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                   3326.599  3326.599 r  
    N15                                               0.000  3326.599 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3326.599    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  3328.040 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972  3330.011    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096  3330.107 r  mbf/O
                         net (fo=2, estimated)        1.634  3331.741    mhdmicw/clk_ref
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393  3328.348 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661  3330.009    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  3330.105 r  mhdmicw/clkout1_buf/O
                         net (fo=4234, estimated)     1.556  3331.661    gameplay_module/clk_pixel
    SLICE_X15Y52         FDRE                                         r  gameplay_module/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456  3332.117 r  gameplay_module/state_reg[2]/Q
                         net (fo=65, estimated)       0.803  3332.920    gameplay_module/state_out[2]
    SLICE_X15Y48         LUT6 (Prop_lut6_I3_O)        0.124  3333.044 r  gameplay_module/counter[15]_i_1_comp_replica/O
                         net (fo=93, estimated)       0.712  3333.756    my_playback/p_0_in_repN_alias
    SLICE_X12Y51         FDRE                                         r  my_playback/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_audio_clk_wiz rise edge)
                                                   3326.623  3326.623 r  
    N15                                               0.000  3326.623 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  3326.623    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  3327.993 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873  3329.867    clk_100mhz_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091  3329.958 r  mbf/O
                         net (fo=2, estimated)        1.516  3331.474    macw/clk_in
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.191  3328.283 r  macw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583  3329.866    macw/clk_out_audio_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3329.957 r  macw/clkout1_buf/O
                         net (fo=172, estimated)      1.437  3331.394    my_playback/clk_m
    SLICE_X12Y51         FDRE                                         r  my_playback/counter_reg[9]/C
                         clock pessimism              0.174  3331.568    
                         clock uncertainty           -0.707  3330.861    
    SLICE_X12Y51         FDRE (Setup_fdre_C_R)       -0.524  3330.337    my_playback/counter_reg[9]
  -------------------------------------------------------------------
                         required time                       3330.336    
                         arrival time                       -3333.756    
  -------------------------------------------------------------------
                         slack                                 -3.420    




