
*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21048 
WARNING: [Synth 8-992] LWon is already implicitly declared earlier [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:61]
WARNING: [Synth 8-992] RWon is already implicitly declared earlier [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:61]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 706.090 ; gain = 182.398
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopLevel' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:3]
INFO: [Synth 8-6157] synthesizing module 'qsec_clks' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/qsec_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/qsec_clks.v:58]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (4#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/qsec_clks.v:58]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/qsec_clks.v:187]
INFO: [Synth 8-6157] synthesizing module 'count4_MSCLK_clkcntrl4' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/qsec_clks.v:324]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (5#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'count4_MSCLK_clkcntrl4' (6#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/qsec_clks.v:324]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (7#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (8#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (9#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/qsec_clks.v:187]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (10#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'qsec_clks' (11#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/imports/Desktop/qsec_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
WARNING: [Synth 8-7023] instance 'sync1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:25]
WARNING: [Synth 8-7023] instance 'sync2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:26]
WARNING: [Synth 8-7023] instance 'sync3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:27]
WARNING: [Synth 8-7023] instance 'sync4' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:28]
WARNING: [Synth 8-7023] instance 'sync5' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:29]
INFO: [Synth 8-6157] synthesizing module 'LSFR' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/LSFR.v:3]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized1' [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized1' (11#1) [C:/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
INFO: [Synth 8-6155] done synthesizing module 'LSFR' (12#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/LSFR.v:3]
INFO: [Synth 8-6157] synthesizing module 'Target' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Target.v:3]
WARNING: [Synth 8-7023] instance 'ff3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Target.v:12]
WARNING: [Synth 8-7023] instance 'ff2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Target.v:13]
WARNING: [Synth 8-7023] instance 'ff1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Target.v:14]
WARNING: [Synth 8-7023] instance 'ff0' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Target.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Target' (13#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Target.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'inputDecoder2' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/inputDecoder2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'inputDecoder2' (14#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/inputDecoder2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (15#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'Time_Counter' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Time_Counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'count4bit' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/count4bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'count4bit' (16#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/count4bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Time_Counter' (17#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Time_Counter.v:3]
WARNING: [Synth 8-7023] instance 'timeCounter2' of module 'Time_Counter' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:50]
WARNING: [Synth 8-7023] instance 'timeCounter' of module 'Time_Counter' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:51]
INFO: [Synth 8-6157] synthesizing module 'countUD4L' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/countUD4L.v:3]
INFO: [Synth 8-6155] done synthesizing module 'countUD4L' (18#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/countUD4L.v:3]
WARNING: [Synth 8-7023] instance 'scoreL' of module 'countUD4L' has 9 connections declared, but only 7 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:62]
WARNING: [Synth 8-7023] instance 'scoreR' of module 'countUD4L' has 9 connections declared, but only 7 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:63]
INFO: [Synth 8-6157] synthesizing module 'State_Machine' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/StateMachine.v:58]
INFO: [Synth 8-6157] synthesizing module 'SMachine_Logic' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/StateMachine.v:1]
WARNING: [Synth 8-3848] Net FlashScore in module/entity SMachine_Logic does not have driver. [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/StateMachine.v:19]
WARNING: [Synth 8-3848] Net FlashLed in module/entity SMachine_Logic does not have driver. [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/StateMachine.v:20]
INFO: [Synth 8-6155] done synthesizing module 'SMachine_Logic' (19#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/StateMachine.v:1]
WARNING: [Synth 8-7023] instance 'Q0FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/StateMachine.v:88]
WARNING: [Synth 8-7023] instance 'QFF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/StateMachine.v:89]
INFO: [Synth 8-6155] done synthesizing module 'State_Machine' (20#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/StateMachine.v:58]
WARNING: [Synth 8-689] width (9) of port connection 'states' does not match port width (8) of module 'State_Machine' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:75]
INFO: [Synth 8-6157] synthesizing module 'LedStateMachine' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/LedStateMachine.v:18]
WARNING: [Synth 8-7023] instance 'Q0FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/LedStateMachine.v:29]
WARNING: [Synth 8-7023] instance 'Q1FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/LedStateMachine.v:30]
INFO: [Synth 8-6157] synthesizing module 'LedStateMachineLogic' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/LedStateMachine.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LedStateMachineLogic' (21#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/LedStateMachine.v:1]
WARNING: [Synth 8-689] width (2) of port connection 'D' does not match port width (3) of module 'LedStateMachineLogic' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/LedStateMachine.v:34]
INFO: [Synth 8-6155] done synthesizing module 'LedStateMachine' (22#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/LedStateMachine.v:18]
WARNING: [Synth 8-689] width (3) of port connection 'states' does not match port width (2) of module 'LedStateMachine' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:80]
INFO: [Synth 8-6157] synthesizing module 'Led_Shifter' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Led_Shifter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Led_Shifter' (23#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Led_Shifter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Ring_Counter' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Ring_Counter.v:3]
WARNING: [Synth 8-7023] instance 'Q0_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Ring_Counter.v:9]
WARNING: [Synth 8-7023] instance 'Q1_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Ring_Counter.v:10]
WARNING: [Synth 8-7023] instance 'Q2_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Ring_Counter.v:11]
WARNING: [Synth 8-7023] instance 'Q3_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Ring_Counter.v:12]
INFO: [Synth 8-6155] done synthesizing module 'Ring_Counter' (24#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Ring_Counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'Selector' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Selector.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Selector' (25#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/Selector.v:3]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/hex7seg.v:3]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (26#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/hex7seg.v:3]
WARNING: [Synth 8-3848] Net decrementScore in module/entity TopLevel does not have driver. [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:59]
INFO: [Synth 8-6155] done synthesizing module 'TopLevel' (27#1) [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/sources_1/new/TopLevel.v:3]
WARNING: [Synth 8-3917] design TopLevel has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design TopLevel has port dp driven by constant 1
WARNING: [Synth 8-3331] design Led_Shifter has unconnected port stop
WARNING: [Synth 8-3331] design Led_Shifter has unconnected port go
WARNING: [Synth 8-3331] design LedStateMachineLogic has unconnected port D[2]
WARNING: [Synth 8-3331] design LedStateMachineLogic has unconnected port clk
WARNING: [Synth 8-3331] design LedStateMachineLogic has unconnected port Q[2]
WARNING: [Synth 8-3331] design SMachine_Logic has unconnected port FlashScore
WARNING: [Synth 8-3331] design SMachine_Logic has unconnected port FlashLed
WARNING: [Synth 8-3331] design SMachine_Logic has unconnected port clk
WARNING: [Synth 8-3331] design SMachine_Logic has unconnected port btnD
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[15]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[14]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[13]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[12]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[11]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[10]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[9]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[8]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[7]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[6]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[5]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[4]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[3]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[2]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 747.477 ; gain = 223.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 747.477 ; gain = 223.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 747.477 ; gain = 223.785
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/19722/Desktop/Lab_5/Lab_5.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 891.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  AND2 => LUT2: 1 instances
  BUF => LUT1: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 891.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 47    
	   4 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module count4_MSCLK_clkcntrl4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module LSFR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module count4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module countUD4L 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design TopLevel has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design TopLevel has port dp driven by constant 1
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[15]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[14]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[13]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[12]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[11]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[10]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[9]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[8]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[7]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[6]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[5]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[4]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[3]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[2]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[1]
WARNING: [Synth 8-3331] design TopLevel has unconnected port sw[0]
WARNING: [Synth 8-3332] Sequential element (slowit/slowclk/XLXI_44/MSCLK_CNT4ff_3) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (timeCounter2/count2/Q3_FF) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (timeCounter/count2/Q3_FF) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (sync1) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     1|
|2     |BUF        |     2|
|3     |BUFG       |     3|
|4     |LUT1       |     7|
|5     |LUT2       |    30|
|6     |LUT3       |    16|
|7     |LUT4       |    55|
|8     |LUT5       |    24|
|9     |LUT6       |    26|
|10    |MMCME2_ADV |     1|
|11    |STARTUPE2  |     1|
|12    |FDRE       |    97|
|13    |IBUF       |     6|
|14    |OBUF       |    28|
+------+-----------+------+

Report Instance Areas: 
+------+----------------+--------------------------+------+
|      |Instance        |Module                    |Cells |
+------+----------------+--------------------------+------+
|1     |top             |                          |   297|
|2     |  SMachine      |State_Machine             |    50|
|3     |  ledshift      |Led_Shifter               |    42|
|4     |  ledsmachine   |LedStateMachine           |     2|
|5     |  randomNumGen  |LSFR                      |     9|
|6     |  ringCounter   |Ring_Counter              |    15|
|7     |  scoreL        |countUD4L                 |     9|
|8     |  scoreR        |countUD4L_0               |    10|
|9     |  slowit        |qsec_clks                 |    70|
|10    |    my_clk_inst |clk_wiz_0                 |     4|
|11    |    slowclk     |clkcntrl4                 |    65|
|12    |      XLXI_37   |count4_MSCLK_clkcntrl4    |     9|
|13    |      XLXI_38   |count4_MSCLK_clkcntrl4_5  |     9|
|14    |      XLXI_39   |count4_MSCLK_clkcntrl4_6  |     8|
|15    |      XLXI_40   |count4_MSCLK_clkcntrl4_7  |     9|
|16    |      XLXI_44   |count4_MSCLK_clkcntrl4_8  |     6|
|17    |      XLXI_45   |count4_MSCLK_clkcntrl4_9  |     9|
|18    |      XLXI_49   |count4_MSCLK_clkcntrl4_10 |     9|
|19    |  targetMod     |Target                    |    18|
|20    |  timeCounter   |Time_Counter              |    16|
|21    |    count1      |count4bit_3               |    10|
|22    |    count2      |count4bit_4               |     6|
|23    |  timeCounter2  |Time_Counter_1            |    19|
|24    |    count1      |count4bit                 |    14|
|25    |    count2      |count4bit_2               |     5|
+------+----------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 891.855 ; gain = 368.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 891.855 ; gain = 223.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 891.855 ; gain = 368.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 900.375 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  AND2 => LUT2: 1 instances
  BUF => LUT1: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
73 Infos, 78 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 900.375 ; gain = 599.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.375 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/19722/Desktop/Lab_5/Lab_5.runs/synth_1/TopLevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopLevel_utilization_synth.rpt -pb TopLevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  2 06:37:52 2023...
