// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Sun Apr  6 02:42:06 2025
// Host        : xuelihao running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               c:/Users/xuelihao/Desktop/hw/hw/hw.srcs/sources_1/bd/hdmi/ip/hdmi_light_strip_output_0_4/hdmi_light_strip_output_0_4_sim_netlist.v
// Design      : hdmi_light_strip_output_0_4
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a200tsbg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "hdmi_light_strip_output_0_4,light_strip_output,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "light_strip_output,Vivado 2020.1" *) 
(* NotValidForBitStream *)
module hdmi_light_strip_output_0_4
   (pclk,
    reset,
    hs,
    vs,
    de,
    data888,
    light_rgb_data,
    uart_data_en);
  input pclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input reset;
  input hs;
  input vs;
  input de;
  input [23:0]data888;
  output light_rgb_data;
  output uart_data_en;

  wire [23:0]data888;
  wire de;
  wire hs;
  wire light_rgb_data;
  wire pclk;
  wire reset;
  wire uart_data_en;
  wire vs;

  (* IDLE = "3'b000" *) 
  (* R0 = "3'b001" *) 
  (* R1 = "3'b010" *) 
  (* R2 = "3'b011" *) 
  (* R3 = "3'b100" *) 
  (* green_fix = "0" *) 
  hdmi_light_strip_output_0_4_light_strip_output inst
       (.data888(data888),
        .de(de),
        .hs(hs),
        .light_rgb_data(light_rgb_data),
        .pclk(pclk),
        .reset(reset),
        .uart_data_en(uart_data_en),
        .vs(vs));
endmodule

(* ORIG_REF_NAME = "RZ_Code" *) 
module hdmi_light_strip_output_0_4_RZ_Code
   (light_rgb_data,
    rst_n,
    fifo_read_en0,
    pclk,
    fifo_r_begin_reg__0,
    fifo_r_begin,
    empty,
    reset,
    dout);
  output light_rgb_data;
  output rst_n;
  output fifo_read_en0;
  input pclk;
  input fifo_r_begin_reg__0;
  input fifo_r_begin;
  input empty;
  input reset;
  input [15:0]dout;

  wire \bit_index[0]_i_1_n_0 ;
  wire \bit_index[2]_i_1_n_0 ;
  wire \bit_index[3]_i_1_n_0 ;
  wire \bit_index[4]_i_1_n_0 ;
  wire \bit_index[4]_i_3_n_0 ;
  wire \bit_index[4]_i_4_n_0 ;
  wire \bit_index[4]_i_5_n_0 ;
  wire \bit_index[4]_i_6_n_0 ;
  wire \bit_index[4]_i_7_n_0 ;
  wire \bit_index[4]_i_8_n_0 ;
  wire \bit_index[4]_i_9_n_0 ;
  wire [4:0]bit_index_reg;
  wire current_bit_i_10_n_0;
  wire current_bit_i_11_n_0;
  wire current_bit_i_12_n_0;
  wire current_bit_i_13_n_0;
  wire current_bit_i_14_n_0;
  wire current_bit_i_15_n_0;
  wire current_bit_i_16_n_0;
  wire current_bit_i_17_n_0;
  wire current_bit_i_18_n_0;
  wire current_bit_i_19_n_0;
  wire current_bit_i_1_n_0;
  wire current_bit_i_20_n_0;
  wire current_bit_i_21_n_0;
  wire current_bit_i_22_n_0;
  wire current_bit_i_23_n_0;
  wire current_bit_i_2_n_0;
  wire current_bit_i_3_n_0;
  wire current_bit_i_4_n_0;
  wire current_bit_i_5_n_0;
  wire current_bit_i_6_n_0;
  wire current_bit_i_7_n_0;
  wire current_bit_i_8_n_0;
  wire current_bit_i_9_n_0;
  wire current_bit_reg_n_0;
  wire \cycle_count[31]_i_3_n_0 ;
  wire \cycle_count[31]_i_4_n_0 ;
  wire \cycle_count[31]_i_5_n_0 ;
  wire \cycle_count[31]_i_6_n_0 ;
  wire \cycle_count[31]_i_7_n_0 ;
  wire \cycle_count[31]_i_8_n_0 ;
  wire \cycle_count[31]_i_9_n_0 ;
  wire \cycle_count_reg[12]_i_2_n_0 ;
  wire \cycle_count_reg[12]_i_2_n_1 ;
  wire \cycle_count_reg[12]_i_2_n_2 ;
  wire \cycle_count_reg[12]_i_2_n_3 ;
  wire \cycle_count_reg[12]_i_2_n_4 ;
  wire \cycle_count_reg[12]_i_2_n_5 ;
  wire \cycle_count_reg[12]_i_2_n_6 ;
  wire \cycle_count_reg[12]_i_2_n_7 ;
  wire \cycle_count_reg[16]_i_2_n_0 ;
  wire \cycle_count_reg[16]_i_2_n_1 ;
  wire \cycle_count_reg[16]_i_2_n_2 ;
  wire \cycle_count_reg[16]_i_2_n_3 ;
  wire \cycle_count_reg[16]_i_2_n_4 ;
  wire \cycle_count_reg[16]_i_2_n_5 ;
  wire \cycle_count_reg[16]_i_2_n_6 ;
  wire \cycle_count_reg[16]_i_2_n_7 ;
  wire \cycle_count_reg[20]_i_2_n_0 ;
  wire \cycle_count_reg[20]_i_2_n_1 ;
  wire \cycle_count_reg[20]_i_2_n_2 ;
  wire \cycle_count_reg[20]_i_2_n_3 ;
  wire \cycle_count_reg[20]_i_2_n_4 ;
  wire \cycle_count_reg[20]_i_2_n_5 ;
  wire \cycle_count_reg[20]_i_2_n_6 ;
  wire \cycle_count_reg[20]_i_2_n_7 ;
  wire \cycle_count_reg[24]_i_2_n_0 ;
  wire \cycle_count_reg[24]_i_2_n_1 ;
  wire \cycle_count_reg[24]_i_2_n_2 ;
  wire \cycle_count_reg[24]_i_2_n_3 ;
  wire \cycle_count_reg[24]_i_2_n_4 ;
  wire \cycle_count_reg[24]_i_2_n_5 ;
  wire \cycle_count_reg[24]_i_2_n_6 ;
  wire \cycle_count_reg[24]_i_2_n_7 ;
  wire \cycle_count_reg[28]_i_2_n_0 ;
  wire \cycle_count_reg[28]_i_2_n_1 ;
  wire \cycle_count_reg[28]_i_2_n_2 ;
  wire \cycle_count_reg[28]_i_2_n_3 ;
  wire \cycle_count_reg[28]_i_2_n_4 ;
  wire \cycle_count_reg[28]_i_2_n_5 ;
  wire \cycle_count_reg[28]_i_2_n_6 ;
  wire \cycle_count_reg[28]_i_2_n_7 ;
  wire \cycle_count_reg[31]_i_2_n_2 ;
  wire \cycle_count_reg[31]_i_2_n_3 ;
  wire \cycle_count_reg[31]_i_2_n_5 ;
  wire \cycle_count_reg[31]_i_2_n_6 ;
  wire \cycle_count_reg[31]_i_2_n_7 ;
  wire \cycle_count_reg[4]_i_2_n_0 ;
  wire \cycle_count_reg[4]_i_2_n_1 ;
  wire \cycle_count_reg[4]_i_2_n_2 ;
  wire \cycle_count_reg[4]_i_2_n_3 ;
  wire \cycle_count_reg[4]_i_2_n_4 ;
  wire \cycle_count_reg[4]_i_2_n_5 ;
  wire \cycle_count_reg[4]_i_2_n_6 ;
  wire \cycle_count_reg[4]_i_2_n_7 ;
  wire \cycle_count_reg[8]_i_2_n_0 ;
  wire \cycle_count_reg[8]_i_2_n_1 ;
  wire \cycle_count_reg[8]_i_2_n_2 ;
  wire \cycle_count_reg[8]_i_2_n_3 ;
  wire \cycle_count_reg[8]_i_2_n_4 ;
  wire \cycle_count_reg[8]_i_2_n_5 ;
  wire \cycle_count_reg[8]_i_2_n_6 ;
  wire \cycle_count_reg[8]_i_2_n_7 ;
  wire \cycle_count_reg_n_0_[0] ;
  wire \cycle_count_reg_n_0_[10] ;
  wire \cycle_count_reg_n_0_[11] ;
  wire \cycle_count_reg_n_0_[12] ;
  wire \cycle_count_reg_n_0_[13] ;
  wire \cycle_count_reg_n_0_[14] ;
  wire \cycle_count_reg_n_0_[15] ;
  wire \cycle_count_reg_n_0_[16] ;
  wire \cycle_count_reg_n_0_[17] ;
  wire \cycle_count_reg_n_0_[18] ;
  wire \cycle_count_reg_n_0_[19] ;
  wire \cycle_count_reg_n_0_[1] ;
  wire \cycle_count_reg_n_0_[20] ;
  wire \cycle_count_reg_n_0_[21] ;
  wire \cycle_count_reg_n_0_[22] ;
  wire \cycle_count_reg_n_0_[23] ;
  wire \cycle_count_reg_n_0_[24] ;
  wire \cycle_count_reg_n_0_[25] ;
  wire \cycle_count_reg_n_0_[26] ;
  wire \cycle_count_reg_n_0_[27] ;
  wire \cycle_count_reg_n_0_[28] ;
  wire \cycle_count_reg_n_0_[29] ;
  wire \cycle_count_reg_n_0_[2] ;
  wire \cycle_count_reg_n_0_[30] ;
  wire \cycle_count_reg_n_0_[31] ;
  wire \cycle_count_reg_n_0_[3] ;
  wire \cycle_count_reg_n_0_[4] ;
  wire \cycle_count_reg_n_0_[5] ;
  wire \cycle_count_reg_n_0_[6] ;
  wire \cycle_count_reg_n_0_[7] ;
  wire \cycle_count_reg_n_0_[8] ;
  wire \cycle_count_reg_n_0_[9] ;
  wire [15:0]dout;
  wire empty;
  wire fifo_r_begin;
  wire fifo_r_begin_reg__0;
  wire fifo_read_en0;
  wire fifo_read_en_i_2_n_0;
  wire fifo_read_en_i_3_n_0;
  wire light_rgb_data;
  wire [4:1]p_0_in;
  wire [31:0]p_1_in;
  wire pclk;
  wire pwm_reg0;
  wire pwm_reg_i_3_n_0;
  wire pwm_reg_i_4_n_0;
  wire pwm_reg_i_5_n_0;
  wire pwm_reg_i_6_n_0;
  wire reset;
  wire rst_n;
  wire [3:2]\NLW_cycle_count_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_cycle_count_reg[31]_i_2_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h13)) 
    \bit_index[0]_i_1 
       (.I0(bit_index_reg[3]),
        .I1(bit_index_reg[0]),
        .I2(bit_index_reg[4]),
        .O(\bit_index[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h143C)) 
    \bit_index[1]_i_1 
       (.I0(bit_index_reg[3]),
        .I1(bit_index_reg[0]),
        .I2(bit_index_reg[1]),
        .I3(bit_index_reg[4]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h15403FC0)) 
    \bit_index[2]_i_1 
       (.I0(bit_index_reg[3]),
        .I1(bit_index_reg[0]),
        .I2(bit_index_reg[1]),
        .I3(bit_index_reg[2]),
        .I4(bit_index_reg[4]),
        .O(\bit_index[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h15554000)) 
    \bit_index[3]_i_1 
       (.I0(bit_index_reg[4]),
        .I1(bit_index_reg[2]),
        .I2(bit_index_reg[1]),
        .I3(bit_index_reg[0]),
        .I4(bit_index_reg[3]),
        .O(\bit_index[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \bit_index[4]_i_1 
       (.I0(\bit_index[4]_i_3_n_0 ),
        .I1(\bit_index[4]_i_4_n_0 ),
        .I2(\bit_index[4]_i_5_n_0 ),
        .I3(\bit_index[4]_i_6_n_0 ),
        .I4(\cycle_count[31]_i_4_n_0 ),
        .O(\bit_index[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h40002AAA)) 
    \bit_index[4]_i_2 
       (.I0(bit_index_reg[4]),
        .I1(bit_index_reg[0]),
        .I2(bit_index_reg[1]),
        .I3(bit_index_reg[2]),
        .I4(bit_index_reg[3]),
        .O(p_0_in[4]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_index[4]_i_3 
       (.I0(\bit_index[4]_i_7_n_0 ),
        .I1(\cycle_count_reg_n_0_[25] ),
        .I2(\cycle_count_reg_n_0_[24] ),
        .I3(\cycle_count_reg_n_0_[26] ),
        .O(\bit_index[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bit_index[4]_i_4 
       (.I0(\cycle_count_reg_n_0_[29] ),
        .I1(\cycle_count_reg_n_0_[2] ),
        .I2(\cycle_count_reg_n_0_[20] ),
        .I3(\cycle_count_reg_n_0_[1] ),
        .I4(\cycle_count_reg_n_0_[21] ),
        .I5(\bit_index[4]_i_8_n_0 ),
        .O(\bit_index[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFF7FFFFFFFF)) 
    \bit_index[4]_i_5 
       (.I0(\cycle_count_reg_n_0_[0] ),
        .I1(\cycle_count_reg_n_0_[4] ),
        .I2(\cycle_count_reg_n_0_[10] ),
        .I3(\cycle_count_reg_n_0_[15] ),
        .I4(\cycle_count_reg_n_0_[3] ),
        .I5(\cycle_count_reg_n_0_[6] ),
        .O(\bit_index[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \bit_index[4]_i_6 
       (.I0(\cycle_count_reg_n_0_[5] ),
        .I1(\cycle_count_reg_n_0_[7] ),
        .I2(\cycle_count_reg_n_0_[27] ),
        .I3(\cycle_count_reg_n_0_[28] ),
        .I4(\cycle_count[31]_i_7_n_0 ),
        .I5(\bit_index[4]_i_9_n_0 ),
        .O(\bit_index[4]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \bit_index[4]_i_7 
       (.I0(\cycle_count_reg_n_0_[22] ),
        .I1(\cycle_count_reg_n_0_[23] ),
        .I2(\cycle_count_reg_n_0_[18] ),
        .I3(\cycle_count_reg_n_0_[19] ),
        .O(\bit_index[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \bit_index[4]_i_8 
       (.I0(\cycle_count_reg_n_0_[17] ),
        .I1(\cycle_count_reg_n_0_[16] ),
        .O(\bit_index[4]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \bit_index[4]_i_9 
       (.I0(\cycle_count_reg_n_0_[11] ),
        .I1(\cycle_count_reg_n_0_[14] ),
        .O(\bit_index[4]_i_9_n_0 ));
  FDCE \bit_index_reg[0] 
       (.C(pclk),
        .CE(\bit_index[4]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\bit_index[0]_i_1_n_0 ),
        .Q(bit_index_reg[0]));
  FDCE \bit_index_reg[1] 
       (.C(pclk),
        .CE(\bit_index[4]_i_1_n_0 ),
        .CLR(rst_n),
        .D(p_0_in[1]),
        .Q(bit_index_reg[1]));
  FDCE \bit_index_reg[2] 
       (.C(pclk),
        .CE(\bit_index[4]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\bit_index[2]_i_1_n_0 ),
        .Q(bit_index_reg[2]));
  FDCE \bit_index_reg[3] 
       (.C(pclk),
        .CE(\bit_index[4]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\bit_index[3]_i_1_n_0 ),
        .Q(bit_index_reg[3]));
  FDCE \bit_index_reg[4] 
       (.C(pclk),
        .CE(\bit_index[4]_i_1_n_0 ),
        .CLR(rst_n),
        .D(p_0_in[4]),
        .Q(bit_index_reg[4]));
  LUT6 #(
    .INIT(64'h8FFFAF8F8000A080)) 
    current_bit_i_1
       (.I0(current_bit_i_2_n_0),
        .I1(current_bit_i_3_n_0),
        .I2(\bit_index[4]_i_1_n_0 ),
        .I3(current_bit_i_4_n_0),
        .I4(bit_index_reg[4]),
        .I5(current_bit_reg_n_0),
        .O(current_bit_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hAAAFBABA)) 
    current_bit_i_10
       (.I0(current_bit_i_20_n_0),
        .I1(dout[8]),
        .I2(bit_index_reg[0]),
        .I3(dout[7]),
        .I4(bit_index_reg[1]),
        .O(current_bit_i_10_n_0));
  LUT6 #(
    .INIT(64'h5555555555555557)) 
    current_bit_i_11
       (.I0(reset),
        .I1(dout[7]),
        .I2(dout[10]),
        .I3(dout[8]),
        .I4(dout[9]),
        .I5(current_bit_i_17_n_0),
        .O(current_bit_i_11_n_0));
  LUT6 #(
    .INIT(64'hD7D59595D7D59795)) 
    current_bit_i_12
       (.I0(bit_index_reg[2]),
        .I1(bit_index_reg[0]),
        .I2(bit_index_reg[1]),
        .I3(dout[5]),
        .I4(dout[6]),
        .I5(current_bit_i_16_n_0),
        .O(current_bit_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h9555)) 
    current_bit_i_13
       (.I0(bit_index_reg[3]),
        .I1(bit_index_reg[0]),
        .I2(bit_index_reg[1]),
        .I3(bit_index_reg[2]),
        .O(current_bit_i_13_n_0));
  LUT6 #(
    .INIT(64'h000000D000000000)) 
    current_bit_i_14
       (.I0(current_bit_i_16_n_0),
        .I1(current_bit_i_17_n_0),
        .I2(dout[11]),
        .I3(current_bit_i_21_n_0),
        .I4(bit_index_reg[2]),
        .I5(reset),
        .O(current_bit_i_14_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF2FFF0000)) 
    current_bit_i_15
       (.I0(current_bit_i_16_n_0),
        .I1(current_bit_i_17_n_0),
        .I2(dout[12]),
        .I3(bit_index_reg[1]),
        .I4(current_bit_i_22_n_0),
        .I5(current_bit_i_23_n_0),
        .O(current_bit_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    current_bit_i_16
       (.I0(dout[7]),
        .I1(dout[10]),
        .I2(dout[8]),
        .I3(dout[9]),
        .O(current_bit_i_16_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    current_bit_i_17
       (.I0(dout[14]),
        .I1(dout[3]),
        .I2(dout[4]),
        .I3(dout[15]),
        .I4(dout[2]),
        .I5(dout[13]),
        .O(current_bit_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h9BFF)) 
    current_bit_i_18
       (.I0(bit_index_reg[0]),
        .I1(bit_index_reg[1]),
        .I2(dout[2]),
        .I3(reset),
        .O(current_bit_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hF7FF)) 
    current_bit_i_19
       (.I0(bit_index_reg[0]),
        .I1(bit_index_reg[1]),
        .I2(bit_index_reg[2]),
        .I3(reset),
        .O(current_bit_i_19_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFD5550000)) 
    current_bit_i_2
       (.I0(current_bit_i_5_n_0),
        .I1(reset),
        .I2(current_bit_i_6_n_0),
        .I3(current_bit_i_7_n_0),
        .I4(current_bit_i_8_n_0),
        .I5(current_bit_i_9_n_0),
        .O(current_bit_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h22000005)) 
    current_bit_i_20
       (.I0(bit_index_reg[2]),
        .I1(dout[10]),
        .I2(dout[9]),
        .I3(bit_index_reg[1]),
        .I4(bit_index_reg[0]),
        .O(current_bit_i_20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT2 #(
    .INIT(4'h7)) 
    current_bit_i_21
       (.I0(bit_index_reg[0]),
        .I1(bit_index_reg[1]),
        .O(current_bit_i_21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'h45)) 
    current_bit_i_22
       (.I0(bit_index_reg[0]),
        .I1(bit_index_reg[1]),
        .I2(dout[14]),
        .O(current_bit_i_22_n_0));
  LUT6 #(
    .INIT(64'h5FFFFFFFFF557755)) 
    current_bit_i_23
       (.I0(reset),
        .I1(dout[13]),
        .I2(dout[15]),
        .I3(bit_index_reg[0]),
        .I4(bit_index_reg[1]),
        .I5(bit_index_reg[2]),
        .O(current_bit_i_23_n_0));
  LUT6 #(
    .INIT(64'h10FF100010FF10FF)) 
    current_bit_i_3
       (.I0(current_bit_i_10_n_0),
        .I1(current_bit_i_11_n_0),
        .I2(current_bit_i_12_n_0),
        .I3(current_bit_i_13_n_0),
        .I4(current_bit_i_14_n_0),
        .I5(current_bit_i_15_n_0),
        .O(current_bit_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h1555)) 
    current_bit_i_4
       (.I0(bit_index_reg[3]),
        .I1(bit_index_reg[0]),
        .I2(bit_index_reg[1]),
        .I3(bit_index_reg[2]),
        .O(current_bit_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF005D)) 
    current_bit_i_5
       (.I0(dout[1]),
        .I1(current_bit_i_16_n_0),
        .I2(current_bit_i_17_n_0),
        .I3(bit_index_reg[0]),
        .I4(current_bit_i_18_n_0),
        .O(current_bit_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    current_bit_i_6
       (.I0(current_bit_i_17_n_0),
        .I1(dout[9]),
        .I2(dout[8]),
        .I3(dout[10]),
        .I4(dout[7]),
        .O(current_bit_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h8380)) 
    current_bit_i_7
       (.I0(dout[4]),
        .I1(bit_index_reg[0]),
        .I2(bit_index_reg[1]),
        .I3(dout[3]),
        .O(current_bit_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h95)) 
    current_bit_i_8
       (.I0(bit_index_reg[2]),
        .I1(bit_index_reg[1]),
        .I2(bit_index_reg[0]),
        .O(current_bit_i_8_n_0));
  LUT6 #(
    .INIT(64'h9F9999999F999F99)) 
    current_bit_i_9
       (.I0(current_bit_i_4_n_0),
        .I1(bit_index_reg[4]),
        .I2(current_bit_i_19_n_0),
        .I3(dout[0]),
        .I4(current_bit_i_17_n_0),
        .I5(current_bit_i_16_n_0),
        .O(current_bit_i_9_n_0));
  FDCE current_bit_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(current_bit_i_1_n_0),
        .Q(current_bit_reg_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    \cycle_count[0]_i_1 
       (.I0(\cycle_count_reg_n_0_[0] ),
        .I1(fifo_r_begin),
        .I2(empty),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[10]_i_1 
       (.I0(\cycle_count_reg[12]_i_2_n_6 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[11]_i_1 
       (.I0(\cycle_count_reg[12]_i_2_n_5 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[12]_i_1 
       (.I0(\cycle_count_reg[12]_i_2_n_4 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[13]_i_1 
       (.I0(\cycle_count_reg[16]_i_2_n_7 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[14]_i_1 
       (.I0(\cycle_count_reg[16]_i_2_n_6 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[15]_i_1 
       (.I0(\cycle_count_reg[16]_i_2_n_5 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[16]_i_1 
       (.I0(\cycle_count_reg[16]_i_2_n_4 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[16]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[17]_i_1 
       (.I0(\cycle_count_reg[20]_i_2_n_7 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[17]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[18]_i_1 
       (.I0(\cycle_count_reg[20]_i_2_n_6 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[18]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[19]_i_1 
       (.I0(\cycle_count_reg[20]_i_2_n_5 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[19]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[1]_i_1 
       (.I0(\cycle_count_reg[4]_i_2_n_7 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[20]_i_1 
       (.I0(\cycle_count_reg[20]_i_2_n_4 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[20]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[21]_i_1 
       (.I0(\cycle_count_reg[24]_i_2_n_7 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[21]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[22]_i_1 
       (.I0(\cycle_count_reg[24]_i_2_n_6 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[22]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[23]_i_1 
       (.I0(\cycle_count_reg[24]_i_2_n_5 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[23]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[24]_i_1 
       (.I0(\cycle_count_reg[24]_i_2_n_4 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[24]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[25]_i_1 
       (.I0(\cycle_count_reg[28]_i_2_n_7 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[25]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[26]_i_1 
       (.I0(\cycle_count_reg[28]_i_2_n_6 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[26]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[27]_i_1 
       (.I0(\cycle_count_reg[28]_i_2_n_5 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[27]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[28]_i_1 
       (.I0(\cycle_count_reg[28]_i_2_n_4 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[28]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[29]_i_1 
       (.I0(\cycle_count_reg[31]_i_2_n_7 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[29]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[2]_i_1 
       (.I0(\cycle_count_reg[4]_i_2_n_6 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[30]_i_1 
       (.I0(\cycle_count_reg[31]_i_2_n_6 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[30]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[31]_i_1 
       (.I0(\cycle_count_reg[31]_i_2_n_5 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[31]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cycle_count[31]_i_3 
       (.I0(\bit_index[4]_i_3_n_0 ),
        .I1(\cycle_count_reg_n_0_[27] ),
        .I2(\cycle_count_reg_n_0_[21] ),
        .I3(\cycle_count_reg_n_0_[20] ),
        .I4(\cycle_count_reg_n_0_[17] ),
        .I5(\cycle_count_reg_n_0_[16] ),
        .O(\cycle_count[31]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \cycle_count[31]_i_4 
       (.I0(\cycle_count_reg_n_0_[9] ),
        .I1(\cycle_count_reg_n_0_[13] ),
        .I2(\cycle_count_reg_n_0_[8] ),
        .I3(\cycle_count_reg_n_0_[12] ),
        .I4(\cycle_count[31]_i_8_n_0 ),
        .O(\cycle_count[31]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cycle_count[31]_i_5 
       (.I0(\cycle_count_reg_n_0_[15] ),
        .I1(\cycle_count_reg_n_0_[10] ),
        .I2(\cycle_count_reg_n_0_[14] ),
        .I3(\cycle_count_reg_n_0_[11] ),
        .O(\cycle_count[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    \cycle_count[31]_i_6 
       (.I0(\cycle_count_reg_n_0_[3] ),
        .I1(\cycle_count_reg_n_0_[6] ),
        .I2(\cycle_count_reg_n_0_[4] ),
        .I3(\cycle_count_reg_n_0_[0] ),
        .I4(\cycle_count[31]_i_9_n_0 ),
        .O(\cycle_count[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \cycle_count[31]_i_7 
       (.I0(empty),
        .I1(fifo_r_begin),
        .O(\cycle_count[31]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \cycle_count[31]_i_8 
       (.I0(\cycle_count_reg_n_0_[28] ),
        .I1(\cycle_count_reg_n_0_[29] ),
        .I2(\cycle_count_reg_n_0_[30] ),
        .I3(\cycle_count_reg_n_0_[31] ),
        .O(\cycle_count[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cycle_count[31]_i_9 
       (.I0(\cycle_count_reg_n_0_[7] ),
        .I1(\cycle_count_reg_n_0_[5] ),
        .I2(\cycle_count_reg_n_0_[2] ),
        .I3(\cycle_count_reg_n_0_[1] ),
        .O(\cycle_count[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[3]_i_1 
       (.I0(\cycle_count_reg[4]_i_2_n_5 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[4]_i_1 
       (.I0(\cycle_count_reg[4]_i_2_n_4 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[5]_i_1 
       (.I0(\cycle_count_reg[8]_i_2_n_7 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[6]_i_1 
       (.I0(\cycle_count_reg[8]_i_2_n_6 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[7]_i_1 
       (.I0(\cycle_count_reg[8]_i_2_n_5 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[8]_i_1 
       (.I0(\cycle_count_reg[8]_i_2_n_4 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'h00000000AAAAAAA2)) 
    \cycle_count[9]_i_1 
       (.I0(\cycle_count_reg[12]_i_2_n_7 ),
        .I1(\cycle_count[31]_i_3_n_0 ),
        .I2(\cycle_count[31]_i_4_n_0 ),
        .I3(\cycle_count[31]_i_5_n_0 ),
        .I4(\cycle_count[31]_i_6_n_0 ),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(p_1_in[9]));
  FDCE \cycle_count_reg[0] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[0]),
        .Q(\cycle_count_reg_n_0_[0] ));
  FDCE \cycle_count_reg[10] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[10]),
        .Q(\cycle_count_reg_n_0_[10] ));
  FDCE \cycle_count_reg[11] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[11]),
        .Q(\cycle_count_reg_n_0_[11] ));
  FDCE \cycle_count_reg[12] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[12]),
        .Q(\cycle_count_reg_n_0_[12] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cycle_count_reg[12]_i_2 
       (.CI(\cycle_count_reg[8]_i_2_n_0 ),
        .CO({\cycle_count_reg[12]_i_2_n_0 ,\cycle_count_reg[12]_i_2_n_1 ,\cycle_count_reg[12]_i_2_n_2 ,\cycle_count_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[12]_i_2_n_4 ,\cycle_count_reg[12]_i_2_n_5 ,\cycle_count_reg[12]_i_2_n_6 ,\cycle_count_reg[12]_i_2_n_7 }),
        .S({\cycle_count_reg_n_0_[12] ,\cycle_count_reg_n_0_[11] ,\cycle_count_reg_n_0_[10] ,\cycle_count_reg_n_0_[9] }));
  FDCE \cycle_count_reg[13] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[13]),
        .Q(\cycle_count_reg_n_0_[13] ));
  FDCE \cycle_count_reg[14] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[14]),
        .Q(\cycle_count_reg_n_0_[14] ));
  FDCE \cycle_count_reg[15] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[15]),
        .Q(\cycle_count_reg_n_0_[15] ));
  FDCE \cycle_count_reg[16] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[16]),
        .Q(\cycle_count_reg_n_0_[16] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cycle_count_reg[16]_i_2 
       (.CI(\cycle_count_reg[12]_i_2_n_0 ),
        .CO({\cycle_count_reg[16]_i_2_n_0 ,\cycle_count_reg[16]_i_2_n_1 ,\cycle_count_reg[16]_i_2_n_2 ,\cycle_count_reg[16]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[16]_i_2_n_4 ,\cycle_count_reg[16]_i_2_n_5 ,\cycle_count_reg[16]_i_2_n_6 ,\cycle_count_reg[16]_i_2_n_7 }),
        .S({\cycle_count_reg_n_0_[16] ,\cycle_count_reg_n_0_[15] ,\cycle_count_reg_n_0_[14] ,\cycle_count_reg_n_0_[13] }));
  FDCE \cycle_count_reg[17] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[17]),
        .Q(\cycle_count_reg_n_0_[17] ));
  FDCE \cycle_count_reg[18] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[18]),
        .Q(\cycle_count_reg_n_0_[18] ));
  FDCE \cycle_count_reg[19] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[19]),
        .Q(\cycle_count_reg_n_0_[19] ));
  FDCE \cycle_count_reg[1] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[1]),
        .Q(\cycle_count_reg_n_0_[1] ));
  FDCE \cycle_count_reg[20] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[20]),
        .Q(\cycle_count_reg_n_0_[20] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cycle_count_reg[20]_i_2 
       (.CI(\cycle_count_reg[16]_i_2_n_0 ),
        .CO({\cycle_count_reg[20]_i_2_n_0 ,\cycle_count_reg[20]_i_2_n_1 ,\cycle_count_reg[20]_i_2_n_2 ,\cycle_count_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[20]_i_2_n_4 ,\cycle_count_reg[20]_i_2_n_5 ,\cycle_count_reg[20]_i_2_n_6 ,\cycle_count_reg[20]_i_2_n_7 }),
        .S({\cycle_count_reg_n_0_[20] ,\cycle_count_reg_n_0_[19] ,\cycle_count_reg_n_0_[18] ,\cycle_count_reg_n_0_[17] }));
  FDCE \cycle_count_reg[21] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[21]),
        .Q(\cycle_count_reg_n_0_[21] ));
  FDCE \cycle_count_reg[22] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[22]),
        .Q(\cycle_count_reg_n_0_[22] ));
  FDCE \cycle_count_reg[23] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[23]),
        .Q(\cycle_count_reg_n_0_[23] ));
  FDCE \cycle_count_reg[24] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[24]),
        .Q(\cycle_count_reg_n_0_[24] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cycle_count_reg[24]_i_2 
       (.CI(\cycle_count_reg[20]_i_2_n_0 ),
        .CO({\cycle_count_reg[24]_i_2_n_0 ,\cycle_count_reg[24]_i_2_n_1 ,\cycle_count_reg[24]_i_2_n_2 ,\cycle_count_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[24]_i_2_n_4 ,\cycle_count_reg[24]_i_2_n_5 ,\cycle_count_reg[24]_i_2_n_6 ,\cycle_count_reg[24]_i_2_n_7 }),
        .S({\cycle_count_reg_n_0_[24] ,\cycle_count_reg_n_0_[23] ,\cycle_count_reg_n_0_[22] ,\cycle_count_reg_n_0_[21] }));
  FDCE \cycle_count_reg[25] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[25]),
        .Q(\cycle_count_reg_n_0_[25] ));
  FDCE \cycle_count_reg[26] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[26]),
        .Q(\cycle_count_reg_n_0_[26] ));
  FDCE \cycle_count_reg[27] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[27]),
        .Q(\cycle_count_reg_n_0_[27] ));
  FDCE \cycle_count_reg[28] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[28]),
        .Q(\cycle_count_reg_n_0_[28] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cycle_count_reg[28]_i_2 
       (.CI(\cycle_count_reg[24]_i_2_n_0 ),
        .CO({\cycle_count_reg[28]_i_2_n_0 ,\cycle_count_reg[28]_i_2_n_1 ,\cycle_count_reg[28]_i_2_n_2 ,\cycle_count_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[28]_i_2_n_4 ,\cycle_count_reg[28]_i_2_n_5 ,\cycle_count_reg[28]_i_2_n_6 ,\cycle_count_reg[28]_i_2_n_7 }),
        .S({\cycle_count_reg_n_0_[28] ,\cycle_count_reg_n_0_[27] ,\cycle_count_reg_n_0_[26] ,\cycle_count_reg_n_0_[25] }));
  FDCE \cycle_count_reg[29] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[29]),
        .Q(\cycle_count_reg_n_0_[29] ));
  FDCE \cycle_count_reg[2] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[2]),
        .Q(\cycle_count_reg_n_0_[2] ));
  FDCE \cycle_count_reg[30] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[30]),
        .Q(\cycle_count_reg_n_0_[30] ));
  FDCE \cycle_count_reg[31] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[31]),
        .Q(\cycle_count_reg_n_0_[31] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cycle_count_reg[31]_i_2 
       (.CI(\cycle_count_reg[28]_i_2_n_0 ),
        .CO({\NLW_cycle_count_reg[31]_i_2_CO_UNCONNECTED [3:2],\cycle_count_reg[31]_i_2_n_2 ,\cycle_count_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cycle_count_reg[31]_i_2_O_UNCONNECTED [3],\cycle_count_reg[31]_i_2_n_5 ,\cycle_count_reg[31]_i_2_n_6 ,\cycle_count_reg[31]_i_2_n_7 }),
        .S({1'b0,\cycle_count_reg_n_0_[31] ,\cycle_count_reg_n_0_[30] ,\cycle_count_reg_n_0_[29] }));
  FDCE \cycle_count_reg[3] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[3]),
        .Q(\cycle_count_reg_n_0_[3] ));
  FDCE \cycle_count_reg[4] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[4]),
        .Q(\cycle_count_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cycle_count_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\cycle_count_reg[4]_i_2_n_0 ,\cycle_count_reg[4]_i_2_n_1 ,\cycle_count_reg[4]_i_2_n_2 ,\cycle_count_reg[4]_i_2_n_3 }),
        .CYINIT(\cycle_count_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[4]_i_2_n_4 ,\cycle_count_reg[4]_i_2_n_5 ,\cycle_count_reg[4]_i_2_n_6 ,\cycle_count_reg[4]_i_2_n_7 }),
        .S({\cycle_count_reg_n_0_[4] ,\cycle_count_reg_n_0_[3] ,\cycle_count_reg_n_0_[2] ,\cycle_count_reg_n_0_[1] }));
  FDCE \cycle_count_reg[5] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[5]),
        .Q(\cycle_count_reg_n_0_[5] ));
  FDCE \cycle_count_reg[6] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[6]),
        .Q(\cycle_count_reg_n_0_[6] ));
  FDCE \cycle_count_reg[7] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[7]),
        .Q(\cycle_count_reg_n_0_[7] ));
  FDCE \cycle_count_reg[8] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[8]),
        .Q(\cycle_count_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cycle_count_reg[8]_i_2 
       (.CI(\cycle_count_reg[4]_i_2_n_0 ),
        .CO({\cycle_count_reg[8]_i_2_n_0 ,\cycle_count_reg[8]_i_2_n_1 ,\cycle_count_reg[8]_i_2_n_2 ,\cycle_count_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cycle_count_reg[8]_i_2_n_4 ,\cycle_count_reg[8]_i_2_n_5 ,\cycle_count_reg[8]_i_2_n_6 ,\cycle_count_reg[8]_i_2_n_7 }),
        .S({\cycle_count_reg_n_0_[8] ,\cycle_count_reg_n_0_[7] ,\cycle_count_reg_n_0_[6] ,\cycle_count_reg_n_0_[5] }));
  FDCE \cycle_count_reg[9] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(p_1_in[9]),
        .Q(\cycle_count_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h4444444F44444444)) 
    fifo_read_en_i_1
       (.I0(fifo_r_begin_reg__0),
        .I1(fifo_r_begin),
        .I2(\cycle_count[31]_i_6_n_0 ),
        .I3(fifo_read_en_i_2_n_0),
        .I4(fifo_read_en_i_3_n_0),
        .I5(pwm_reg_i_3_n_0),
        .O(fifo_read_en0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF7FFFFF)) 
    fifo_read_en_i_2
       (.I0(bit_index_reg[0]),
        .I1(bit_index_reg[1]),
        .I2(bit_index_reg[2]),
        .I3(bit_index_reg[3]),
        .I4(bit_index_reg[4]),
        .I5(\cycle_count[31]_i_7_n_0 ),
        .O(fifo_read_en_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    fifo_read_en_i_3
       (.I0(\cycle_count_reg_n_0_[9] ),
        .I1(\cycle_count_reg_n_0_[13] ),
        .I2(\cycle_count_reg_n_0_[8] ),
        .I3(\cycle_count_reg_n_0_[12] ),
        .I4(\cycle_count[31]_i_5_n_0 ),
        .O(fifo_read_en_i_3_n_0));
  LUT6 #(
    .INIT(64'h0202022202022222)) 
    pwm_reg_i_1
       (.I0(pwm_reg_i_3_n_0),
        .I1(pwm_reg_i_4_n_0),
        .I2(pwm_reg_i_5_n_0),
        .I3(\cycle_count_reg_n_0_[0] ),
        .I4(\cycle_count_reg_n_0_[2] ),
        .I5(\cycle_count_reg_n_0_[1] ),
        .O(pwm_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    pwm_reg_i_2
       (.I0(reset),
        .O(rst_n));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    pwm_reg_i_3
       (.I0(\cycle_count_reg_n_0_[31] ),
        .I1(\cycle_count_reg_n_0_[30] ),
        .I2(\cycle_count_reg_n_0_[29] ),
        .I3(\cycle_count_reg_n_0_[28] ),
        .I4(pwm_reg_i_6_n_0),
        .I5(\bit_index[4]_i_3_n_0 ),
        .O(pwm_reg_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    pwm_reg_i_4
       (.I0(fifo_read_en_i_3_n_0),
        .I1(\cycle_count[31]_i_7_n_0 ),
        .I2(\cycle_count_reg_n_0_[6] ),
        .I3(\cycle_count_reg_n_0_[7] ),
        .I4(\cycle_count_reg_n_0_[5] ),
        .I5(current_bit_reg_n_0),
        .O(pwm_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'h8088)) 
    pwm_reg_i_5
       (.I0(\cycle_count_reg_n_0_[3] ),
        .I1(\cycle_count_reg_n_0_[4] ),
        .I2(\cycle_count_reg_n_0_[5] ),
        .I3(current_bit_reg_n_0),
        .O(pwm_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    pwm_reg_i_6
       (.I0(\cycle_count_reg_n_0_[16] ),
        .I1(\cycle_count_reg_n_0_[17] ),
        .I2(\cycle_count_reg_n_0_[20] ),
        .I3(\cycle_count_reg_n_0_[21] ),
        .I4(\cycle_count_reg_n_0_[27] ),
        .O(pwm_reg_i_6_n_0));
  FDCE pwm_reg_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(pwm_reg0),
        .Q(light_rgb_data));
endmodule

(* CHECK_LICENSE_TYPE = "fifo_fuck_asy,fifo_generator_v13_2_5,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "fifo_fuck_asy" *) 
(* X_CORE_INFO = "fifo_generator_v13_2_5,Vivado 2020.1" *) 
module hdmi_light_strip_output_0_4_fifo_fuck_asy
   (wr_clk,
    rd_clk,
    din,
    wr_en,
    rd_en,
    dout,
    full,
    empty);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 write_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME write_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input wr_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 read_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME read_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input rd_clk;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA" *) input [15:0]din;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN" *) input wr_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN" *) input rd_en;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA" *) output [15:0]dout;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL" *) output full;
  (* X_INTERFACE_INFO = "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY" *) output empty;

  wire [15:0]din;
  wire [15:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;
  wire NLW_U0_almost_empty_UNCONNECTED;
  wire NLW_U0_almost_full_UNCONNECTED;
  wire NLW_U0_axi_ar_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_overflow_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_ar_prog_full_UNCONNECTED;
  wire NLW_U0_axi_ar_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_ar_underflow_UNCONNECTED;
  wire NLW_U0_axi_aw_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_overflow_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_aw_prog_full_UNCONNECTED;
  wire NLW_U0_axi_aw_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_aw_underflow_UNCONNECTED;
  wire NLW_U0_axi_b_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_overflow_UNCONNECTED;
  wire NLW_U0_axi_b_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_b_prog_full_UNCONNECTED;
  wire NLW_U0_axi_b_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_b_underflow_UNCONNECTED;
  wire NLW_U0_axi_r_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_overflow_UNCONNECTED;
  wire NLW_U0_axi_r_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_r_prog_full_UNCONNECTED;
  wire NLW_U0_axi_r_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_r_underflow_UNCONNECTED;
  wire NLW_U0_axi_w_dbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_overflow_UNCONNECTED;
  wire NLW_U0_axi_w_prog_empty_UNCONNECTED;
  wire NLW_U0_axi_w_prog_full_UNCONNECTED;
  wire NLW_U0_axi_w_sbiterr_UNCONNECTED;
  wire NLW_U0_axi_w_underflow_UNCONNECTED;
  wire NLW_U0_axis_dbiterr_UNCONNECTED;
  wire NLW_U0_axis_overflow_UNCONNECTED;
  wire NLW_U0_axis_prog_empty_UNCONNECTED;
  wire NLW_U0_axis_prog_full_UNCONNECTED;
  wire NLW_U0_axis_sbiterr_UNCONNECTED;
  wire NLW_U0_axis_underflow_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_m_axi_arvalid_UNCONNECTED;
  wire NLW_U0_m_axi_awvalid_UNCONNECTED;
  wire NLW_U0_m_axi_bready_UNCONNECTED;
  wire NLW_U0_m_axi_rready_UNCONNECTED;
  wire NLW_U0_m_axi_wlast_UNCONNECTED;
  wire NLW_U0_m_axi_wvalid_UNCONNECTED;
  wire NLW_U0_m_axis_tlast_UNCONNECTED;
  wire NLW_U0_m_axis_tvalid_UNCONNECTED;
  wire NLW_U0_overflow_UNCONNECTED;
  wire NLW_U0_prog_empty_UNCONNECTED;
  wire NLW_U0_prog_full_UNCONNECTED;
  wire NLW_U0_rd_rst_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axis_tready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_underflow_UNCONNECTED;
  wire NLW_U0_valid_UNCONNECTED;
  wire NLW_U0_wr_ack_UNCONNECTED;
  wire NLW_U0_wr_rst_busy_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_ar_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_aw_wr_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_rd_data_count_UNCONNECTED;
  wire [4:0]NLW_U0_axi_b_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_r_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axi_w_wr_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_rd_data_count_UNCONNECTED;
  wire [10:0]NLW_U0_axis_wr_data_count_UNCONNECTED;
  wire [8:0]NLW_U0_data_count_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_arlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_arlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_arregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_arsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_aruser_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awcache_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_awlen_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awlock_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awprot_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awqos_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_awregion_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_awsize_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_awuser_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wid_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_wuser_UNCONNECTED;
  wire [7:0]NLW_U0_m_axis_tdata_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tdest_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tid_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tkeep_UNCONNECTED;
  wire [0:0]NLW_U0_m_axis_tstrb_UNCONNECTED;
  wire [3:0]NLW_U0_m_axis_tuser_UNCONNECTED;
  wire [8:0]NLW_U0_rd_data_count_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_buser_UNCONNECTED;
  wire [63:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_ruser_UNCONNECTED;
  wire [8:0]NLW_U0_wr_data_count_UNCONNECTED;

  (* C_ADD_NGC_CONSTRAINT = "0" *) 
  (* C_APPLICATION_TYPE_AXIS = "0" *) 
  (* C_APPLICATION_TYPE_RACH = "0" *) 
  (* C_APPLICATION_TYPE_RDCH = "0" *) 
  (* C_APPLICATION_TYPE_WACH = "0" *) 
  (* C_APPLICATION_TYPE_WDCH = "0" *) 
  (* C_APPLICATION_TYPE_WRCH = "0" *) 
  (* C_AXIS_TDATA_WIDTH = "8" *) 
  (* C_AXIS_TDEST_WIDTH = "1" *) 
  (* C_AXIS_TID_WIDTH = "1" *) 
  (* C_AXIS_TKEEP_WIDTH = "1" *) 
  (* C_AXIS_TSTRB_WIDTH = "1" *) 
  (* C_AXIS_TUSER_WIDTH = "4" *) 
  (* C_AXIS_TYPE = "0" *) 
  (* C_AXI_ADDR_WIDTH = "32" *) 
  (* C_AXI_ARUSER_WIDTH = "1" *) 
  (* C_AXI_AWUSER_WIDTH = "1" *) 
  (* C_AXI_BUSER_WIDTH = "1" *) 
  (* C_AXI_DATA_WIDTH = "64" *) 
  (* C_AXI_ID_WIDTH = "1" *) 
  (* C_AXI_LEN_WIDTH = "8" *) 
  (* C_AXI_LOCK_WIDTH = "1" *) 
  (* C_AXI_RUSER_WIDTH = "1" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_AXI_WUSER_WIDTH = "1" *) 
  (* C_COMMON_CLOCK = "0" *) 
  (* C_COUNT_TYPE = "0" *) 
  (* C_DATA_COUNT_WIDTH = "9" *) 
  (* C_DEFAULT_VALUE = "BlankString" *) 
  (* C_DIN_WIDTH = "16" *) 
  (* C_DIN_WIDTH_AXIS = "1" *) 
  (* C_DIN_WIDTH_RACH = "32" *) 
  (* C_DIN_WIDTH_RDCH = "64" *) 
  (* C_DIN_WIDTH_WACH = "1" *) 
  (* C_DIN_WIDTH_WDCH = "64" *) 
  (* C_DIN_WIDTH_WRCH = "2" *) 
  (* C_DOUT_RST_VAL = "0" *) 
  (* C_DOUT_WIDTH = "16" *) 
  (* C_ENABLE_RLOCS = "0" *) 
  (* C_ENABLE_RST_SYNC = "1" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_ERROR_INJECTION_TYPE = "0" *) 
  (* C_ERROR_INJECTION_TYPE_AXIS = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WACH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) 
  (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_FULL_FLAGS_RST_VAL = "0" *) 
  (* C_HAS_ALMOST_EMPTY = "0" *) 
  (* C_HAS_ALMOST_FULL = "0" *) 
  (* C_HAS_AXIS_TDATA = "1" *) 
  (* C_HAS_AXIS_TDEST = "0" *) 
  (* C_HAS_AXIS_TID = "0" *) 
  (* C_HAS_AXIS_TKEEP = "0" *) 
  (* C_HAS_AXIS_TLAST = "0" *) 
  (* C_HAS_AXIS_TREADY = "1" *) 
  (* C_HAS_AXIS_TSTRB = "0" *) 
  (* C_HAS_AXIS_TUSER = "1" *) 
  (* C_HAS_AXI_ARUSER = "0" *) 
  (* C_HAS_AXI_AWUSER = "0" *) 
  (* C_HAS_AXI_BUSER = "0" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_AXI_RD_CHANNEL = "1" *) 
  (* C_HAS_AXI_RUSER = "0" *) 
  (* C_HAS_AXI_WR_CHANNEL = "1" *) 
  (* C_HAS_AXI_WUSER = "0" *) 
  (* C_HAS_BACKUP = "0" *) 
  (* C_HAS_DATA_COUNT = "0" *) 
  (* C_HAS_DATA_COUNTS_AXIS = "0" *) 
  (* C_HAS_DATA_COUNTS_RACH = "0" *) 
  (* C_HAS_DATA_COUNTS_RDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WACH = "0" *) 
  (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
  (* C_HAS_DATA_COUNTS_WRCH = "0" *) 
  (* C_HAS_INT_CLK = "0" *) 
  (* C_HAS_MASTER_CE = "0" *) 
  (* C_HAS_MEMINIT_FILE = "0" *) 
  (* C_HAS_OVERFLOW = "0" *) 
  (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
  (* C_HAS_PROG_FLAGS_RACH = "0" *) 
  (* C_HAS_PROG_FLAGS_RDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WACH = "0" *) 
  (* C_HAS_PROG_FLAGS_WDCH = "0" *) 
  (* C_HAS_PROG_FLAGS_WRCH = "0" *) 
  (* C_HAS_RD_DATA_COUNT = "0" *) 
  (* C_HAS_RD_RST = "0" *) 
  (* C_HAS_RST = "0" *) 
  (* C_HAS_SLAVE_CE = "0" *) 
  (* C_HAS_SRST = "0" *) 
  (* C_HAS_UNDERFLOW = "0" *) 
  (* C_HAS_VALID = "0" *) 
  (* C_HAS_WR_ACK = "0" *) 
  (* C_HAS_WR_DATA_COUNT = "0" *) 
  (* C_HAS_WR_RST = "0" *) 
  (* C_IMPLEMENTATION_TYPE = "2" *) 
  (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_RDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WACH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
  (* C_IMPLEMENTATION_TYPE_WRCH = "1" *) 
  (* C_INIT_WR_PNTR_VAL = "0" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_MEMORY_TYPE = "1" *) 
  (* C_MIF_FILE_NAME = "BlankString" *) 
  (* C_MSGON_VAL = "1" *) 
  (* C_OPTIMIZATION_MODE = "0" *) 
  (* C_OVERFLOW_LOW = "0" *) 
  (* C_POWER_SAVING_MODE = "0" *) 
  (* C_PRELOAD_LATENCY = "0" *) 
  (* C_PRELOAD_REGS = "1" *) 
  (* C_PRIM_FIFO_TYPE = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) 
  (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WACH = "512x36" *) 
  (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) 
  (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) 
  (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) 
  (* C_PROG_EMPTY_TYPE = "0" *) 
  (* C_PROG_EMPTY_TYPE_AXIS = "0" *) 
  (* C_PROG_EMPTY_TYPE_RACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WACH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WDCH = "0" *) 
  (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL = "511" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
  (* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) 
  (* C_PROG_FULL_THRESH_NEGATE_VAL = "510" *) 
  (* C_PROG_FULL_TYPE = "0" *) 
  (* C_PROG_FULL_TYPE_AXIS = "0" *) 
  (* C_PROG_FULL_TYPE_RACH = "0" *) 
  (* C_PROG_FULL_TYPE_RDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WACH = "0" *) 
  (* C_PROG_FULL_TYPE_WDCH = "0" *) 
  (* C_PROG_FULL_TYPE_WRCH = "0" *) 
  (* C_RACH_TYPE = "0" *) 
  (* C_RDCH_TYPE = "0" *) 
  (* C_RD_DATA_COUNT_WIDTH = "9" *) 
  (* C_RD_DEPTH = "512" *) 
  (* C_RD_FREQ = "1" *) 
  (* C_RD_PNTR_WIDTH = "9" *) 
  (* C_REG_SLICE_MODE_AXIS = "0" *) 
  (* C_REG_SLICE_MODE_RACH = "0" *) 
  (* C_REG_SLICE_MODE_RDCH = "0" *) 
  (* C_REG_SLICE_MODE_WACH = "0" *) 
  (* C_REG_SLICE_MODE_WDCH = "0" *) 
  (* C_REG_SLICE_MODE_WRCH = "0" *) 
  (* C_SELECT_XPM = "0" *) 
  (* C_SYNCHRONIZER_STAGE = "2" *) 
  (* C_UNDERFLOW_LOW = "0" *) 
  (* C_USE_COMMON_OVERFLOW = "0" *) 
  (* C_USE_COMMON_UNDERFLOW = "0" *) 
  (* C_USE_DEFAULT_SETTINGS = "0" *) 
  (* C_USE_DOUT_RST = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_ECC_AXIS = "0" *) 
  (* C_USE_ECC_RACH = "0" *) 
  (* C_USE_ECC_RDCH = "0" *) 
  (* C_USE_ECC_WACH = "0" *) 
  (* C_USE_ECC_WDCH = "0" *) 
  (* C_USE_ECC_WRCH = "0" *) 
  (* C_USE_EMBEDDED_REG = "0" *) 
  (* C_USE_FIFO16_FLAGS = "0" *) 
  (* C_USE_FWFT_DATA_COUNT = "0" *) 
  (* C_USE_PIPELINE_REG = "0" *) 
  (* C_VALID_LOW = "0" *) 
  (* C_WACH_TYPE = "0" *) 
  (* C_WDCH_TYPE = "0" *) 
  (* C_WRCH_TYPE = "0" *) 
  (* C_WR_ACK_LOW = "0" *) 
  (* C_WR_DATA_COUNT_WIDTH = "9" *) 
  (* C_WR_DEPTH = "512" *) 
  (* C_WR_DEPTH_AXIS = "1024" *) 
  (* C_WR_DEPTH_RACH = "16" *) 
  (* C_WR_DEPTH_RDCH = "1024" *) 
  (* C_WR_DEPTH_WACH = "16" *) 
  (* C_WR_DEPTH_WDCH = "1024" *) 
  (* C_WR_DEPTH_WRCH = "16" *) 
  (* C_WR_FREQ = "1" *) 
  (* C_WR_PNTR_WIDTH = "9" *) 
  (* C_WR_PNTR_WIDTH_AXIS = "10" *) 
  (* C_WR_PNTR_WIDTH_RACH = "4" *) 
  (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WACH = "4" *) 
  (* C_WR_PNTR_WIDTH_WDCH = "10" *) 
  (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
  (* C_WR_RESPONSE_LATENCY = "1" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  hdmi_light_strip_output_0_4_fifo_generator_v13_2_5 U0
       (.almost_empty(NLW_U0_almost_empty_UNCONNECTED),
        .almost_full(NLW_U0_almost_full_UNCONNECTED),
        .axi_ar_data_count(NLW_U0_axi_ar_data_count_UNCONNECTED[4:0]),
        .axi_ar_dbiterr(NLW_U0_axi_ar_dbiterr_UNCONNECTED),
        .axi_ar_injectdbiterr(1'b0),
        .axi_ar_injectsbiterr(1'b0),
        .axi_ar_overflow(NLW_U0_axi_ar_overflow_UNCONNECTED),
        .axi_ar_prog_empty(NLW_U0_axi_ar_prog_empty_UNCONNECTED),
        .axi_ar_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_prog_full(NLW_U0_axi_ar_prog_full_UNCONNECTED),
        .axi_ar_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_ar_rd_data_count(NLW_U0_axi_ar_rd_data_count_UNCONNECTED[4:0]),
        .axi_ar_sbiterr(NLW_U0_axi_ar_sbiterr_UNCONNECTED),
        .axi_ar_underflow(NLW_U0_axi_ar_underflow_UNCONNECTED),
        .axi_ar_wr_data_count(NLW_U0_axi_ar_wr_data_count_UNCONNECTED[4:0]),
        .axi_aw_data_count(NLW_U0_axi_aw_data_count_UNCONNECTED[4:0]),
        .axi_aw_dbiterr(NLW_U0_axi_aw_dbiterr_UNCONNECTED),
        .axi_aw_injectdbiterr(1'b0),
        .axi_aw_injectsbiterr(1'b0),
        .axi_aw_overflow(NLW_U0_axi_aw_overflow_UNCONNECTED),
        .axi_aw_prog_empty(NLW_U0_axi_aw_prog_empty_UNCONNECTED),
        .axi_aw_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_prog_full(NLW_U0_axi_aw_prog_full_UNCONNECTED),
        .axi_aw_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_aw_rd_data_count(NLW_U0_axi_aw_rd_data_count_UNCONNECTED[4:0]),
        .axi_aw_sbiterr(NLW_U0_axi_aw_sbiterr_UNCONNECTED),
        .axi_aw_underflow(NLW_U0_axi_aw_underflow_UNCONNECTED),
        .axi_aw_wr_data_count(NLW_U0_axi_aw_wr_data_count_UNCONNECTED[4:0]),
        .axi_b_data_count(NLW_U0_axi_b_data_count_UNCONNECTED[4:0]),
        .axi_b_dbiterr(NLW_U0_axi_b_dbiterr_UNCONNECTED),
        .axi_b_injectdbiterr(1'b0),
        .axi_b_injectsbiterr(1'b0),
        .axi_b_overflow(NLW_U0_axi_b_overflow_UNCONNECTED),
        .axi_b_prog_empty(NLW_U0_axi_b_prog_empty_UNCONNECTED),
        .axi_b_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_prog_full(NLW_U0_axi_b_prog_full_UNCONNECTED),
        .axi_b_prog_full_thresh({1'b0,1'b0,1'b0,1'b0}),
        .axi_b_rd_data_count(NLW_U0_axi_b_rd_data_count_UNCONNECTED[4:0]),
        .axi_b_sbiterr(NLW_U0_axi_b_sbiterr_UNCONNECTED),
        .axi_b_underflow(NLW_U0_axi_b_underflow_UNCONNECTED),
        .axi_b_wr_data_count(NLW_U0_axi_b_wr_data_count_UNCONNECTED[4:0]),
        .axi_r_data_count(NLW_U0_axi_r_data_count_UNCONNECTED[10:0]),
        .axi_r_dbiterr(NLW_U0_axi_r_dbiterr_UNCONNECTED),
        .axi_r_injectdbiterr(1'b0),
        .axi_r_injectsbiterr(1'b0),
        .axi_r_overflow(NLW_U0_axi_r_overflow_UNCONNECTED),
        .axi_r_prog_empty(NLW_U0_axi_r_prog_empty_UNCONNECTED),
        .axi_r_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_prog_full(NLW_U0_axi_r_prog_full_UNCONNECTED),
        .axi_r_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_r_rd_data_count(NLW_U0_axi_r_rd_data_count_UNCONNECTED[10:0]),
        .axi_r_sbiterr(NLW_U0_axi_r_sbiterr_UNCONNECTED),
        .axi_r_underflow(NLW_U0_axi_r_underflow_UNCONNECTED),
        .axi_r_wr_data_count(NLW_U0_axi_r_wr_data_count_UNCONNECTED[10:0]),
        .axi_w_data_count(NLW_U0_axi_w_data_count_UNCONNECTED[10:0]),
        .axi_w_dbiterr(NLW_U0_axi_w_dbiterr_UNCONNECTED),
        .axi_w_injectdbiterr(1'b0),
        .axi_w_injectsbiterr(1'b0),
        .axi_w_overflow(NLW_U0_axi_w_overflow_UNCONNECTED),
        .axi_w_prog_empty(NLW_U0_axi_w_prog_empty_UNCONNECTED),
        .axi_w_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_prog_full(NLW_U0_axi_w_prog_full_UNCONNECTED),
        .axi_w_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axi_w_rd_data_count(NLW_U0_axi_w_rd_data_count_UNCONNECTED[10:0]),
        .axi_w_sbiterr(NLW_U0_axi_w_sbiterr_UNCONNECTED),
        .axi_w_underflow(NLW_U0_axi_w_underflow_UNCONNECTED),
        .axi_w_wr_data_count(NLW_U0_axi_w_wr_data_count_UNCONNECTED[10:0]),
        .axis_data_count(NLW_U0_axis_data_count_UNCONNECTED[10:0]),
        .axis_dbiterr(NLW_U0_axis_dbiterr_UNCONNECTED),
        .axis_injectdbiterr(1'b0),
        .axis_injectsbiterr(1'b0),
        .axis_overflow(NLW_U0_axis_overflow_UNCONNECTED),
        .axis_prog_empty(NLW_U0_axis_prog_empty_UNCONNECTED),
        .axis_prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_prog_full(NLW_U0_axis_prog_full_UNCONNECTED),
        .axis_prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .axis_rd_data_count(NLW_U0_axis_rd_data_count_UNCONNECTED[10:0]),
        .axis_sbiterr(NLW_U0_axis_sbiterr_UNCONNECTED),
        .axis_underflow(NLW_U0_axis_underflow_UNCONNECTED),
        .axis_wr_data_count(NLW_U0_axis_wr_data_count_UNCONNECTED[10:0]),
        .backup(1'b0),
        .backup_marker(1'b0),
        .clk(1'b0),
        .data_count(NLW_U0_data_count_UNCONNECTED[8:0]),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .int_clk(1'b0),
        .m_aclk(1'b0),
        .m_aclk_en(1'b0),
        .m_axi_araddr(NLW_U0_m_axi_araddr_UNCONNECTED[31:0]),
        .m_axi_arburst(NLW_U0_m_axi_arburst_UNCONNECTED[1:0]),
        .m_axi_arcache(NLW_U0_m_axi_arcache_UNCONNECTED[3:0]),
        .m_axi_arid(NLW_U0_m_axi_arid_UNCONNECTED[0]),
        .m_axi_arlen(NLW_U0_m_axi_arlen_UNCONNECTED[7:0]),
        .m_axi_arlock(NLW_U0_m_axi_arlock_UNCONNECTED[0]),
        .m_axi_arprot(NLW_U0_m_axi_arprot_UNCONNECTED[2:0]),
        .m_axi_arqos(NLW_U0_m_axi_arqos_UNCONNECTED[3:0]),
        .m_axi_arready(1'b0),
        .m_axi_arregion(NLW_U0_m_axi_arregion_UNCONNECTED[3:0]),
        .m_axi_arsize(NLW_U0_m_axi_arsize_UNCONNECTED[2:0]),
        .m_axi_aruser(NLW_U0_m_axi_aruser_UNCONNECTED[0]),
        .m_axi_arvalid(NLW_U0_m_axi_arvalid_UNCONNECTED),
        .m_axi_awaddr(NLW_U0_m_axi_awaddr_UNCONNECTED[31:0]),
        .m_axi_awburst(NLW_U0_m_axi_awburst_UNCONNECTED[1:0]),
        .m_axi_awcache(NLW_U0_m_axi_awcache_UNCONNECTED[3:0]),
        .m_axi_awid(NLW_U0_m_axi_awid_UNCONNECTED[0]),
        .m_axi_awlen(NLW_U0_m_axi_awlen_UNCONNECTED[7:0]),
        .m_axi_awlock(NLW_U0_m_axi_awlock_UNCONNECTED[0]),
        .m_axi_awprot(NLW_U0_m_axi_awprot_UNCONNECTED[2:0]),
        .m_axi_awqos(NLW_U0_m_axi_awqos_UNCONNECTED[3:0]),
        .m_axi_awready(1'b0),
        .m_axi_awregion(NLW_U0_m_axi_awregion_UNCONNECTED[3:0]),
        .m_axi_awsize(NLW_U0_m_axi_awsize_UNCONNECTED[2:0]),
        .m_axi_awuser(NLW_U0_m_axi_awuser_UNCONNECTED[0]),
        .m_axi_awvalid(NLW_U0_m_axi_awvalid_UNCONNECTED),
        .m_axi_bid(1'b0),
        .m_axi_bready(NLW_U0_m_axi_bready_UNCONNECTED),
        .m_axi_bresp({1'b0,1'b0}),
        .m_axi_buser(1'b0),
        .m_axi_bvalid(1'b0),
        .m_axi_rdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_rid(1'b0),
        .m_axi_rlast(1'b0),
        .m_axi_rready(NLW_U0_m_axi_rready_UNCONNECTED),
        .m_axi_rresp({1'b0,1'b0}),
        .m_axi_ruser(1'b0),
        .m_axi_rvalid(1'b0),
        .m_axi_wdata(NLW_U0_m_axi_wdata_UNCONNECTED[63:0]),
        .m_axi_wid(NLW_U0_m_axi_wid_UNCONNECTED[0]),
        .m_axi_wlast(NLW_U0_m_axi_wlast_UNCONNECTED),
        .m_axi_wready(1'b0),
        .m_axi_wstrb(NLW_U0_m_axi_wstrb_UNCONNECTED[7:0]),
        .m_axi_wuser(NLW_U0_m_axi_wuser_UNCONNECTED[0]),
        .m_axi_wvalid(NLW_U0_m_axi_wvalid_UNCONNECTED),
        .m_axis_tdata(NLW_U0_m_axis_tdata_UNCONNECTED[7:0]),
        .m_axis_tdest(NLW_U0_m_axis_tdest_UNCONNECTED[0]),
        .m_axis_tid(NLW_U0_m_axis_tid_UNCONNECTED[0]),
        .m_axis_tkeep(NLW_U0_m_axis_tkeep_UNCONNECTED[0]),
        .m_axis_tlast(NLW_U0_m_axis_tlast_UNCONNECTED),
        .m_axis_tready(1'b0),
        .m_axis_tstrb(NLW_U0_m_axis_tstrb_UNCONNECTED[0]),
        .m_axis_tuser(NLW_U0_m_axis_tuser_UNCONNECTED[3:0]),
        .m_axis_tvalid(NLW_U0_m_axis_tvalid_UNCONNECTED),
        .overflow(NLW_U0_overflow_UNCONNECTED),
        .prog_empty(NLW_U0_prog_empty_UNCONNECTED),
        .prog_empty_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_empty_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full(NLW_U0_prog_full_UNCONNECTED),
        .prog_full_thresh({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_assert({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .prog_full_thresh_negate({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rd_clk(rd_clk),
        .rd_data_count(NLW_U0_rd_data_count_UNCONNECTED[8:0]),
        .rd_en(rd_en),
        .rd_rst(1'b0),
        .rd_rst_busy(NLW_U0_rd_rst_busy_UNCONNECTED),
        .rst(1'b0),
        .s_aclk(1'b0),
        .s_aclk_en(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arid(1'b0),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlock(1'b0),
        .s_axi_arprot({1'b0,1'b0,1'b0}),
        .s_axi_arqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_aruser(1'b0),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awcache({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awid(1'b0),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlock(1'b0),
        .s_axi_awprot({1'b0,1'b0,1'b0}),
        .s_axi_awqos({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awregion({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awuser(1'b0),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_buser(NLW_U0_s_axi_buser_UNCONNECTED[0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[63:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_ruser(NLW_U0_s_axi_ruser_UNCONNECTED[0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wid(1'b0),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wuser(1'b0),
        .s_axi_wvalid(1'b0),
        .s_axis_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tdest(1'b0),
        .s_axis_tid(1'b0),
        .s_axis_tkeep(1'b0),
        .s_axis_tlast(1'b0),
        .s_axis_tready(NLW_U0_s_axis_tready_UNCONNECTED),
        .s_axis_tstrb(1'b0),
        .s_axis_tuser({1'b0,1'b0,1'b0,1'b0}),
        .s_axis_tvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .sleep(1'b0),
        .srst(1'b0),
        .underflow(NLW_U0_underflow_UNCONNECTED),
        .valid(NLW_U0_valid_UNCONNECTED),
        .wr_ack(NLW_U0_wr_ack_UNCONNECTED),
        .wr_clk(wr_clk),
        .wr_data_count(NLW_U0_wr_data_count_UNCONNECTED[8:0]),
        .wr_en(wr_en),
        .wr_rst(1'b0),
        .wr_rst_busy(NLW_U0_wr_rst_busy_UNCONNECTED));
endmodule

(* IDLE = "3'b000" *) (* ORIG_REF_NAME = "light_strip_output" *) (* R0 = "3'b001" *) 
(* R1 = "3'b010" *) (* R2 = "3'b011" *) (* R3 = "3'b100" *) 
(* green_fix = "0" *) 
module hdmi_light_strip_output_0_4_light_strip_output
   (pclk,
    reset,
    hs,
    vs,
    de,
    data888,
    light_rgb_data,
    uart_data_en);
  input pclk;
  input reset;
  input hs;
  input vs;
  input de;
  input [23:0]data888;
  output light_rgb_data;
  output uart_data_en;

  wire \FSM_sequential_cur_state[0]_i_1_n_0 ;
  wire \FSM_sequential_cur_state[0]_i_2_n_0 ;
  wire \FSM_sequential_cur_state[0]_i_3_n_0 ;
  wire \FSM_sequential_cur_state[0]_i_4_n_0 ;
  wire \FSM_sequential_cur_state[0]_i_5_n_0 ;
  wire \FSM_sequential_cur_state[0]_i_6_n_0 ;
  wire \FSM_sequential_cur_state[0]_i_7_n_0 ;
  wire \FSM_sequential_cur_state[1]_i_1_n_0 ;
  wire \FSM_sequential_cur_state[1]_i_2_n_0 ;
  wire \FSM_sequential_cur_state[1]_i_3_n_0 ;
  wire \FSM_sequential_cur_state[1]_i_4_n_0 ;
  wire \FSM_sequential_cur_state[2]_i_1_n_0 ;
  wire \FSM_sequential_cur_state[2]_i_2_n_0 ;
  wire \FSM_sequential_cur_state[2]_i_3_n_0 ;
  wire \FSM_sequential_cur_state[2]_i_4_n_0 ;
  wire \FSM_sequential_cur_state[2]_i_5_n_0 ;
  wire \FSM_sequential_cur_state[2]_i_6_n_0 ;
  wire \FSM_sequential_cur_state[2]_i_7_n_0 ;
  wire \FSM_sequential_cur_state[2]_i_8_n_0 ;
  wire \FSM_sequential_cur_state[2]_i_9_n_0 ;
  wire \accum_data[0]_i_1_n_0 ;
  wire \accum_data[10]_i_1_n_0 ;
  wire \accum_data[11]_i_1_n_0 ;
  wire \accum_data[11]_i_4_n_0 ;
  wire \accum_data[11]_i_5_n_0 ;
  wire \accum_data[11]_i_6_n_0 ;
  wire \accum_data[11]_i_7_n_0 ;
  wire \accum_data[12]_i_1_n_0 ;
  wire \accum_data[13]_i_1_n_0 ;
  wire \accum_data[14]_i_1_n_0 ;
  wire \accum_data[15]_i_1_n_0 ;
  wire \accum_data[1]_i_1_n_0 ;
  wire \accum_data[2]_i_1_n_0 ;
  wire \accum_data[3]_i_10_n_0 ;
  wire \accum_data[3]_i_11_n_0 ;
  wire \accum_data[3]_i_1_n_0 ;
  wire \accum_data[3]_i_4_n_0 ;
  wire \accum_data[3]_i_5_n_0 ;
  wire \accum_data[3]_i_6_n_0 ;
  wire \accum_data[3]_i_7_n_0 ;
  wire \accum_data[3]_i_8_n_0 ;
  wire \accum_data[3]_i_9_n_0 ;
  wire \accum_data[4]_i_1_n_0 ;
  wire \accum_data[5]_i_1_n_0 ;
  wire \accum_data[6]_i_1_n_0 ;
  wire \accum_data[7]_i_10_n_0 ;
  wire \accum_data[7]_i_11_n_0 ;
  wire \accum_data[7]_i_1_n_0 ;
  wire \accum_data[7]_i_4_n_0 ;
  wire \accum_data[7]_i_5_n_0 ;
  wire \accum_data[7]_i_6_n_0 ;
  wire \accum_data[7]_i_7_n_0 ;
  wire \accum_data[7]_i_8_n_0 ;
  wire \accum_data[7]_i_9_n_0 ;
  wire \accum_data[8]_i_1_n_0 ;
  wire \accum_data[9]_i_1_n_0 ;
  wire \accum_data_reg[11]_i_2_n_0 ;
  wire \accum_data_reg[11]_i_2_n_1 ;
  wire \accum_data_reg[11]_i_2_n_2 ;
  wire \accum_data_reg[11]_i_2_n_3 ;
  wire \accum_data_reg[11]_i_2_n_4 ;
  wire \accum_data_reg[11]_i_2_n_5 ;
  wire \accum_data_reg[11]_i_2_n_6 ;
  wire \accum_data_reg[11]_i_2_n_7 ;
  wire \accum_data_reg[11]_i_3_n_0 ;
  wire \accum_data_reg[11]_i_3_n_1 ;
  wire \accum_data_reg[11]_i_3_n_2 ;
  wire \accum_data_reg[11]_i_3_n_3 ;
  wire \accum_data_reg[11]_i_3_n_4 ;
  wire \accum_data_reg[11]_i_3_n_5 ;
  wire \accum_data_reg[11]_i_3_n_6 ;
  wire \accum_data_reg[11]_i_3_n_7 ;
  wire \accum_data_reg[15]_i_2_n_1 ;
  wire \accum_data_reg[15]_i_2_n_2 ;
  wire \accum_data_reg[15]_i_2_n_3 ;
  wire \accum_data_reg[15]_i_2_n_4 ;
  wire \accum_data_reg[15]_i_2_n_5 ;
  wire \accum_data_reg[15]_i_2_n_6 ;
  wire \accum_data_reg[15]_i_2_n_7 ;
  wire \accum_data_reg[15]_i_3_n_1 ;
  wire \accum_data_reg[15]_i_3_n_2 ;
  wire \accum_data_reg[15]_i_3_n_3 ;
  wire \accum_data_reg[15]_i_3_n_4 ;
  wire \accum_data_reg[15]_i_3_n_5 ;
  wire \accum_data_reg[15]_i_3_n_6 ;
  wire \accum_data_reg[15]_i_3_n_7 ;
  wire \accum_data_reg[3]_i_2_n_0 ;
  wire \accum_data_reg[3]_i_2_n_1 ;
  wire \accum_data_reg[3]_i_2_n_2 ;
  wire \accum_data_reg[3]_i_2_n_3 ;
  wire \accum_data_reg[3]_i_2_n_4 ;
  wire \accum_data_reg[3]_i_2_n_5 ;
  wire \accum_data_reg[3]_i_2_n_6 ;
  wire \accum_data_reg[3]_i_2_n_7 ;
  wire \accum_data_reg[3]_i_3_n_0 ;
  wire \accum_data_reg[3]_i_3_n_1 ;
  wire \accum_data_reg[3]_i_3_n_2 ;
  wire \accum_data_reg[3]_i_3_n_3 ;
  wire \accum_data_reg[3]_i_3_n_4 ;
  wire \accum_data_reg[3]_i_3_n_5 ;
  wire \accum_data_reg[3]_i_3_n_6 ;
  wire \accum_data_reg[3]_i_3_n_7 ;
  wire \accum_data_reg[7]_i_2_n_0 ;
  wire \accum_data_reg[7]_i_2_n_1 ;
  wire \accum_data_reg[7]_i_2_n_2 ;
  wire \accum_data_reg[7]_i_2_n_3 ;
  wire \accum_data_reg[7]_i_2_n_4 ;
  wire \accum_data_reg[7]_i_2_n_5 ;
  wire \accum_data_reg[7]_i_2_n_6 ;
  wire \accum_data_reg[7]_i_2_n_7 ;
  wire \accum_data_reg[7]_i_3_n_0 ;
  wire \accum_data_reg[7]_i_3_n_1 ;
  wire \accum_data_reg[7]_i_3_n_2 ;
  wire \accum_data_reg[7]_i_3_n_3 ;
  wire \accum_data_reg[7]_i_3_n_4 ;
  wire \accum_data_reg[7]_i_3_n_5 ;
  wire \accum_data_reg[7]_i_3_n_6 ;
  wire \accum_data_reg[7]_i_3_n_7 ;
  wire \accum_data_reg_n_0_[0] ;
  wire \accum_data_reg_n_0_[10] ;
  wire \accum_data_reg_n_0_[11] ;
  wire \accum_data_reg_n_0_[12] ;
  wire \accum_data_reg_n_0_[13] ;
  wire \accum_data_reg_n_0_[14] ;
  wire \accum_data_reg_n_0_[15] ;
  wire \accum_data_reg_n_0_[1] ;
  wire \accum_data_reg_n_0_[2] ;
  wire \accum_data_reg_n_0_[3] ;
  wire \accum_data_reg_n_0_[4] ;
  wire \accum_data_reg_n_0_[5] ;
  wire \accum_data_reg_n_0_[6] ;
  wire \accum_data_reg_n_0_[7] ;
  wire \accum_data_reg_n_0_[8] ;
  wire \accum_data_reg_n_0_[9] ;
  wire btn_addr_rd;
  wire \btn_addr_rd[0]_i_1_n_0 ;
  wire \btn_addr_rd[10]_i_1_n_0 ;
  wire \btn_addr_rd[11]_i_2_n_0 ;
  wire \btn_addr_rd[1]_i_1_n_0 ;
  wire \btn_addr_rd[2]_i_1_n_0 ;
  wire \btn_addr_rd[3]_i_1_n_0 ;
  wire \btn_addr_rd[4]_i_1_n_0 ;
  wire \btn_addr_rd[4]_i_3_n_0 ;
  wire \btn_addr_rd[4]_i_4_n_0 ;
  wire \btn_addr_rd[4]_i_5_n_0 ;
  wire \btn_addr_rd[4]_i_6_n_0 ;
  wire \btn_addr_rd[5]_i_1_n_0 ;
  wire \btn_addr_rd[6]_i_1_n_0 ;
  wire \btn_addr_rd[7]_i_1_n_0 ;
  wire \btn_addr_rd[8]_i_1_n_0 ;
  wire \btn_addr_rd[9]_i_1_n_0 ;
  wire \btn_addr_rd_reg[11]_i_3_n_2 ;
  wire \btn_addr_rd_reg[11]_i_3_n_3 ;
  wire \btn_addr_rd_reg[11]_i_3_n_5 ;
  wire \btn_addr_rd_reg[11]_i_3_n_6 ;
  wire \btn_addr_rd_reg[11]_i_3_n_7 ;
  wire \btn_addr_rd_reg[4]_i_2_n_0 ;
  wire \btn_addr_rd_reg[4]_i_2_n_1 ;
  wire \btn_addr_rd_reg[4]_i_2_n_2 ;
  wire \btn_addr_rd_reg[4]_i_2_n_3 ;
  wire \btn_addr_rd_reg[4]_i_2_n_4 ;
  wire \btn_addr_rd_reg[4]_i_2_n_5 ;
  wire \btn_addr_rd_reg[4]_i_2_n_6 ;
  wire \btn_addr_rd_reg[4]_i_2_n_7 ;
  wire \btn_addr_rd_reg[8]_i_2_n_0 ;
  wire \btn_addr_rd_reg[8]_i_2_n_1 ;
  wire \btn_addr_rd_reg[8]_i_2_n_2 ;
  wire \btn_addr_rd_reg[8]_i_2_n_3 ;
  wire \btn_addr_rd_reg[8]_i_2_n_4 ;
  wire \btn_addr_rd_reg[8]_i_2_n_5 ;
  wire \btn_addr_rd_reg[8]_i_2_n_6 ;
  wire \btn_addr_rd_reg[8]_i_2_n_7 ;
  wire \btn_addr_rd_reg_n_0_[0] ;
  wire \btn_addr_rd_reg_n_0_[10] ;
  wire \btn_addr_rd_reg_n_0_[11] ;
  wire \btn_addr_rd_reg_n_0_[1] ;
  wire \btn_addr_rd_reg_n_0_[2] ;
  wire \btn_addr_rd_reg_n_0_[3] ;
  wire \btn_addr_rd_reg_n_0_[4] ;
  wire \btn_addr_rd_reg_n_0_[5] ;
  wire \btn_addr_rd_reg_n_0_[6] ;
  wire \btn_addr_rd_reg_n_0_[7] ;
  wire \btn_addr_rd_reg_n_0_[8] ;
  wire \btn_addr_rd_reg_n_0_[9] ;
  wire \btn_addr_wr[0]_i_2_n_0 ;
  wire [11:0]btn_addr_wr_reg;
  wire \btn_addr_wr_reg[0]_i_1_n_0 ;
  wire \btn_addr_wr_reg[0]_i_1_n_1 ;
  wire \btn_addr_wr_reg[0]_i_1_n_2 ;
  wire \btn_addr_wr_reg[0]_i_1_n_3 ;
  wire \btn_addr_wr_reg[0]_i_1_n_4 ;
  wire \btn_addr_wr_reg[0]_i_1_n_5 ;
  wire \btn_addr_wr_reg[0]_i_1_n_6 ;
  wire \btn_addr_wr_reg[0]_i_1_n_7 ;
  wire \btn_addr_wr_reg[4]_i_1_n_0 ;
  wire \btn_addr_wr_reg[4]_i_1_n_1 ;
  wire \btn_addr_wr_reg[4]_i_1_n_2 ;
  wire \btn_addr_wr_reg[4]_i_1_n_3 ;
  wire \btn_addr_wr_reg[4]_i_1_n_4 ;
  wire \btn_addr_wr_reg[4]_i_1_n_5 ;
  wire \btn_addr_wr_reg[4]_i_1_n_6 ;
  wire \btn_addr_wr_reg[4]_i_1_n_7 ;
  wire \btn_addr_wr_reg[8]_i_1_n_1 ;
  wire \btn_addr_wr_reg[8]_i_1_n_2 ;
  wire \btn_addr_wr_reg[8]_i_1_n_3 ;
  wire \btn_addr_wr_reg[8]_i_1_n_4 ;
  wire \btn_addr_wr_reg[8]_i_1_n_5 ;
  wire \btn_addr_wr_reg[8]_i_1_n_6 ;
  wire \btn_addr_wr_reg[8]_i_1_n_7 ;
  wire [31:0]btn_data;
  wire btn_data_reg;
  wire \btn_data_reg[31]_i_3_n_0 ;
  wire \btn_data_reg[31]_i_4_n_0 ;
  wire \btn_data_reg_reg_n_0_[0] ;
  wire \btn_data_reg_reg_n_0_[10] ;
  wire \btn_data_reg_reg_n_0_[11] ;
  wire \btn_data_reg_reg_n_0_[12] ;
  wire \btn_data_reg_reg_n_0_[13] ;
  wire \btn_data_reg_reg_n_0_[14] ;
  wire \btn_data_reg_reg_n_0_[15] ;
  wire \btn_data_reg_reg_n_0_[16] ;
  wire \btn_data_reg_reg_n_0_[17] ;
  wire \btn_data_reg_reg_n_0_[18] ;
  wire \btn_data_reg_reg_n_0_[19] ;
  wire \btn_data_reg_reg_n_0_[1] ;
  wire \btn_data_reg_reg_n_0_[20] ;
  wire \btn_data_reg_reg_n_0_[21] ;
  wire \btn_data_reg_reg_n_0_[22] ;
  wire \btn_data_reg_reg_n_0_[23] ;
  wire \btn_data_reg_reg_n_0_[24] ;
  wire \btn_data_reg_reg_n_0_[25] ;
  wire \btn_data_reg_reg_n_0_[26] ;
  wire \btn_data_reg_reg_n_0_[27] ;
  wire \btn_data_reg_reg_n_0_[28] ;
  wire \btn_data_reg_reg_n_0_[29] ;
  wire \btn_data_reg_reg_n_0_[2] ;
  wire \btn_data_reg_reg_n_0_[30] ;
  wire \btn_data_reg_reg_n_0_[31] ;
  wire \btn_data_reg_reg_n_0_[3] ;
  wire \btn_data_reg_reg_n_0_[4] ;
  wire \btn_data_reg_reg_n_0_[5] ;
  wire \btn_data_reg_reg_n_0_[6] ;
  wire \btn_data_reg_reg_n_0_[7] ;
  wire \btn_data_reg_reg_n_0_[8] ;
  wire \btn_data_reg_reg_n_0_[9] ;
  wire btn_region_i_10_n_0;
  wire btn_region_i_11_n_0;
  wire btn_region_i_12_n_0;
  wire btn_region_i_1_n_0;
  wire btn_region_i_2_n_0;
  wire btn_region_i_3_n_0;
  wire btn_region_i_4_n_0;
  wire btn_region_i_5_n_0;
  wire btn_region_i_6_n_0;
  wire btn_region_i_7_n_0;
  wire btn_region_i_8_n_0;
  wire btn_region_i_9_n_0;
  wire [31:0]btn_sum;
  wire [10:0]btn_sum0;
  wire \btn_sum[13]_i_2_n_0 ;
  wire \btn_sum[13]_i_3_n_0 ;
  wire \btn_sum[13]_i_4_n_0 ;
  wire \btn_sum[13]_i_5_n_0 ;
  wire \btn_sum[17]_i_2_n_0 ;
  wire \btn_sum[17]_i_3_n_0 ;
  wire \btn_sum[24]_i_2_n_0 ;
  wire \btn_sum[24]_i_3_n_0 ;
  wire \btn_sum[24]_i_4_n_0 ;
  wire \btn_sum[24]_i_5_n_0 ;
  wire \btn_sum[28]_i_2_n_0 ;
  wire \btn_sum[31]_i_10_n_0 ;
  wire \btn_sum[31]_i_11_n_0 ;
  wire \btn_sum[31]_i_12_n_0 ;
  wire \btn_sum[31]_i_17_n_0 ;
  wire \btn_sum[31]_i_18_n_0 ;
  wire \btn_sum[31]_i_19_n_0 ;
  wire \btn_sum[31]_i_1_n_0 ;
  wire \btn_sum[31]_i_20_n_0 ;
  wire \btn_sum[31]_i_21_n_0 ;
  wire \btn_sum[31]_i_22_n_0 ;
  wire \btn_sum[31]_i_23_n_0 ;
  wire \btn_sum[31]_i_24_n_0 ;
  wire \btn_sum[31]_i_25_n_0 ;
  wire \btn_sum[31]_i_26_n_0 ;
  wire \btn_sum[31]_i_28_n_0 ;
  wire \btn_sum[31]_i_29_n_0 ;
  wire \btn_sum[31]_i_30_n_0 ;
  wire \btn_sum[31]_i_31_n_0 ;
  wire \btn_sum[31]_i_32_n_0 ;
  wire \btn_sum[31]_i_33_n_0 ;
  wire \btn_sum[31]_i_34_n_0 ;
  wire \btn_sum[31]_i_35_n_0 ;
  wire \btn_sum[31]_i_36_n_0 ;
  wire \btn_sum[31]_i_37_n_0 ;
  wire \btn_sum[31]_i_38_n_0 ;
  wire \btn_sum[31]_i_41_n_0 ;
  wire \btn_sum[31]_i_42_n_0 ;
  wire \btn_sum[31]_i_43_n_0 ;
  wire \btn_sum[31]_i_44_n_0 ;
  wire \btn_sum[31]_i_45_n_0 ;
  wire \btn_sum[31]_i_46_n_0 ;
  wire \btn_sum[31]_i_47_n_0 ;
  wire \btn_sum[31]_i_49_n_0 ;
  wire \btn_sum[31]_i_50_n_0 ;
  wire \btn_sum[31]_i_51_n_0 ;
  wire \btn_sum[31]_i_52_n_0 ;
  wire \btn_sum[31]_i_53_n_0 ;
  wire \btn_sum[31]_i_54_n_0 ;
  wire \btn_sum[31]_i_55_n_0 ;
  wire \btn_sum[31]_i_57_n_0 ;
  wire \btn_sum[31]_i_58_n_0 ;
  wire \btn_sum[31]_i_59_n_0 ;
  wire \btn_sum[31]_i_5_n_0 ;
  wire \btn_sum[31]_i_60_n_0 ;
  wire \btn_sum[31]_i_61_n_0 ;
  wire \btn_sum[31]_i_62_n_0 ;
  wire \btn_sum[31]_i_63_n_0 ;
  wire \btn_sum[31]_i_6_n_0 ;
  wire \btn_sum[31]_i_7_n_0 ;
  wire \btn_sum[31]_i_8_n_0 ;
  wire \btn_sum[31]_i_9_n_0 ;
  wire \btn_sum[3]_i_2_n_0 ;
  wire \btn_sum[3]_i_3_n_0 ;
  wire \btn_sum[3]_i_4_n_0 ;
  wire \btn_sum[3]_i_5_n_0 ;
  wire \btn_sum[7]_i_2_n_0 ;
  wire \btn_sum_reg[13]_i_1_n_0 ;
  wire \btn_sum_reg[13]_i_1_n_1 ;
  wire \btn_sum_reg[13]_i_1_n_2 ;
  wire \btn_sum_reg[13]_i_1_n_3 ;
  wire \btn_sum_reg[13]_i_1_n_4 ;
  wire \btn_sum_reg[13]_i_1_n_5 ;
  wire \btn_sum_reg[13]_i_1_n_6 ;
  wire \btn_sum_reg[13]_i_1_n_7 ;
  wire \btn_sum_reg[17]_i_1_n_0 ;
  wire \btn_sum_reg[17]_i_1_n_1 ;
  wire \btn_sum_reg[17]_i_1_n_2 ;
  wire \btn_sum_reg[17]_i_1_n_3 ;
  wire \btn_sum_reg[17]_i_1_n_4 ;
  wire \btn_sum_reg[17]_i_1_n_5 ;
  wire \btn_sum_reg[17]_i_1_n_6 ;
  wire \btn_sum_reg[17]_i_1_n_7 ;
  wire \btn_sum_reg[20]_i_1_n_2 ;
  wire \btn_sum_reg[20]_i_1_n_3 ;
  wire \btn_sum_reg[20]_i_1_n_5 ;
  wire \btn_sum_reg[20]_i_1_n_6 ;
  wire \btn_sum_reg[20]_i_1_n_7 ;
  wire \btn_sum_reg[24]_i_1_n_0 ;
  wire \btn_sum_reg[24]_i_1_n_1 ;
  wire \btn_sum_reg[24]_i_1_n_2 ;
  wire \btn_sum_reg[24]_i_1_n_3 ;
  wire \btn_sum_reg[28]_i_1_n_0 ;
  wire \btn_sum_reg[28]_i_1_n_1 ;
  wire \btn_sum_reg[28]_i_1_n_2 ;
  wire \btn_sum_reg[28]_i_1_n_3 ;
  wire \btn_sum_reg[31]_i_13_n_2 ;
  wire \btn_sum_reg[31]_i_13_n_3 ;
  wire \btn_sum_reg[31]_i_13_n_5 ;
  wire \btn_sum_reg[31]_i_13_n_6 ;
  wire \btn_sum_reg[31]_i_13_n_7 ;
  wire \btn_sum_reg[31]_i_14_n_0 ;
  wire \btn_sum_reg[31]_i_14_n_1 ;
  wire \btn_sum_reg[31]_i_14_n_2 ;
  wire \btn_sum_reg[31]_i_14_n_3 ;
  wire \btn_sum_reg[31]_i_14_n_4 ;
  wire \btn_sum_reg[31]_i_14_n_5 ;
  wire \btn_sum_reg[31]_i_14_n_6 ;
  wire \btn_sum_reg[31]_i_14_n_7 ;
  wire \btn_sum_reg[31]_i_15_n_0 ;
  wire \btn_sum_reg[31]_i_15_n_1 ;
  wire \btn_sum_reg[31]_i_15_n_2 ;
  wire \btn_sum_reg[31]_i_15_n_3 ;
  wire \btn_sum_reg[31]_i_15_n_4 ;
  wire \btn_sum_reg[31]_i_16_n_3 ;
  wire \btn_sum_reg[31]_i_16_n_6 ;
  wire \btn_sum_reg[31]_i_16_n_7 ;
  wire \btn_sum_reg[31]_i_27_n_0 ;
  wire \btn_sum_reg[31]_i_27_n_1 ;
  wire \btn_sum_reg[31]_i_27_n_2 ;
  wire \btn_sum_reg[31]_i_27_n_3 ;
  wire \btn_sum_reg[31]_i_2_n_2 ;
  wire \btn_sum_reg[31]_i_2_n_3 ;
  wire \btn_sum_reg[31]_i_39_n_0 ;
  wire \btn_sum_reg[31]_i_39_n_2 ;
  wire \btn_sum_reg[31]_i_39_n_3 ;
  wire \btn_sum_reg[31]_i_39_n_5 ;
  wire \btn_sum_reg[31]_i_39_n_6 ;
  wire \btn_sum_reg[31]_i_39_n_7 ;
  wire \btn_sum_reg[31]_i_3_n_2 ;
  wire \btn_sum_reg[31]_i_3_n_3 ;
  wire \btn_sum_reg[31]_i_3_n_5 ;
  wire \btn_sum_reg[31]_i_3_n_6 ;
  wire \btn_sum_reg[31]_i_3_n_7 ;
  wire \btn_sum_reg[31]_i_40_n_0 ;
  wire \btn_sum_reg[31]_i_40_n_1 ;
  wire \btn_sum_reg[31]_i_40_n_2 ;
  wire \btn_sum_reg[31]_i_40_n_3 ;
  wire \btn_sum_reg[31]_i_40_n_4 ;
  wire \btn_sum_reg[31]_i_40_n_5 ;
  wire \btn_sum_reg[31]_i_40_n_6 ;
  wire \btn_sum_reg[31]_i_40_n_7 ;
  wire \btn_sum_reg[31]_i_48_n_0 ;
  wire \btn_sum_reg[31]_i_48_n_1 ;
  wire \btn_sum_reg[31]_i_48_n_2 ;
  wire \btn_sum_reg[31]_i_48_n_3 ;
  wire \btn_sum_reg[31]_i_48_n_4 ;
  wire \btn_sum_reg[31]_i_48_n_5 ;
  wire \btn_sum_reg[31]_i_48_n_6 ;
  wire \btn_sum_reg[31]_i_48_n_7 ;
  wire \btn_sum_reg[31]_i_4_n_0 ;
  wire \btn_sum_reg[31]_i_4_n_1 ;
  wire \btn_sum_reg[31]_i_4_n_2 ;
  wire \btn_sum_reg[31]_i_4_n_3 ;
  wire \btn_sum_reg[31]_i_4_n_4 ;
  wire \btn_sum_reg[31]_i_4_n_5 ;
  wire \btn_sum_reg[31]_i_4_n_6 ;
  wire \btn_sum_reg[31]_i_4_n_7 ;
  wire \btn_sum_reg[31]_i_56_n_0 ;
  wire \btn_sum_reg[31]_i_56_n_1 ;
  wire \btn_sum_reg[31]_i_56_n_2 ;
  wire \btn_sum_reg[31]_i_56_n_3 ;
  wire \btn_sum_reg[31]_i_56_n_4 ;
  wire \btn_sum_reg[3]_i_1_n_0 ;
  wire \btn_sum_reg[3]_i_1_n_1 ;
  wire \btn_sum_reg[3]_i_1_n_2 ;
  wire \btn_sum_reg[3]_i_1_n_3 ;
  wire \btn_sum_reg[3]_i_1_n_4 ;
  wire \btn_sum_reg[3]_i_1_n_5 ;
  wire \btn_sum_reg[3]_i_1_n_6 ;
  wire \btn_sum_reg[3]_i_1_n_7 ;
  wire \btn_sum_reg[7]_i_1_n_0 ;
  wire \btn_sum_reg[7]_i_1_n_1 ;
  wire \btn_sum_reg[7]_i_1_n_2 ;
  wire \btn_sum_reg[7]_i_1_n_3 ;
  wire \btn_sum_reg[7]_i_1_n_4 ;
  wire \btn_sum_reg[7]_i_1_n_5 ;
  wire \btn_sum_reg[7]_i_1_n_6 ;
  wire \btn_sum_reg[7]_i_1_n_7 ;
  wire \btn_sum_reg[9]_i_1_n_3 ;
  wire \btn_sum_reg[9]_i_1_n_6 ;
  wire \btn_sum_reg[9]_i_1_n_7 ;
  wire btn_wr_en;
  wire btn_wr_en0;
  wire btn_wr_en_i_1_n_0;
  wire [2:0]cur_state;
  wire [11:1]data1;
  wire [23:0]data888;
  wire de;
  wire de_reg;
  wire fifo_empty;
  wire fifo_r_begin;
  wire fifo_r_begin0;
  wire fifo_r_begin_reg__0;
  wire fifo_read_en;
  wire fifo_read_en0;
  wire [15:0]fifo_rgb_in;
  wire [15:0]fifo_rgb_out0_in;
  wire \fifo_rgb_out[15]_i_1_n_0 ;
  wire \fifo_rgb_out_reg_n_0_[0] ;
  wire \fifo_rgb_out_reg_n_0_[10] ;
  wire \fifo_rgb_out_reg_n_0_[11] ;
  wire \fifo_rgb_out_reg_n_0_[12] ;
  wire \fifo_rgb_out_reg_n_0_[13] ;
  wire \fifo_rgb_out_reg_n_0_[14] ;
  wire \fifo_rgb_out_reg_n_0_[15] ;
  wire \fifo_rgb_out_reg_n_0_[1] ;
  wire \fifo_rgb_out_reg_n_0_[2] ;
  wire \fifo_rgb_out_reg_n_0_[3] ;
  wire \fifo_rgb_out_reg_n_0_[4] ;
  wire \fifo_rgb_out_reg_n_0_[5] ;
  wire \fifo_rgb_out_reg_n_0_[6] ;
  wire \fifo_rgb_out_reg_n_0_[7] ;
  wire \fifo_rgb_out_reg_n_0_[8] ;
  wire \fifo_rgb_out_reg_n_0_[9] ;
  wire fifo_wr_en;
  wire fifo_wr_en_reg_n_0;
  wire [2:0]frame_cnt;
  wire \frame_cnt[0]_i_1_n_0 ;
  wire \frame_cnt[1]_i_1_n_0 ;
  wire \frame_cnt[2]_i_1_n_0 ;
  wire frame_valid;
  wire frame_valid_i_1_n_0;
  wire frame_valid_reg_rep__0_n_0;
  wire frame_valid_reg_rep_n_0;
  wire frame_valid_rep_i_1__0_n_0;
  wire frame_valid_rep_i_1_n_0;
  wire \h_cnt[0]_i_1_n_0 ;
  wire \h_cnt[0]_i_3_n_0 ;
  wire \h_cnt[0]_i_4_n_0 ;
  wire \h_cnt[0]_i_5_n_0 ;
  wire \h_cnt[0]_i_6_n_0 ;
  wire \h_cnt[0]_i_7_n_0 ;
  wire \h_cnt[4]_i_2_n_0 ;
  wire \h_cnt[4]_i_3_n_0 ;
  wire \h_cnt[4]_i_4_n_0 ;
  wire \h_cnt[4]_i_5_n_0 ;
  wire \h_cnt[8]_i_2_n_0 ;
  wire \h_cnt[8]_i_3_n_0 ;
  wire \h_cnt[8]_i_4_n_0 ;
  wire \h_cnt[8]_i_5_n_0 ;
  wire [11:0]h_cnt_reg;
  wire \h_cnt_reg[0]_i_2_n_0 ;
  wire \h_cnt_reg[0]_i_2_n_1 ;
  wire \h_cnt_reg[0]_i_2_n_2 ;
  wire \h_cnt_reg[0]_i_2_n_3 ;
  wire \h_cnt_reg[0]_i_2_n_4 ;
  wire \h_cnt_reg[0]_i_2_n_5 ;
  wire \h_cnt_reg[0]_i_2_n_6 ;
  wire \h_cnt_reg[0]_i_2_n_7 ;
  wire \h_cnt_reg[4]_i_1_n_0 ;
  wire \h_cnt_reg[4]_i_1_n_1 ;
  wire \h_cnt_reg[4]_i_1_n_2 ;
  wire \h_cnt_reg[4]_i_1_n_3 ;
  wire \h_cnt_reg[4]_i_1_n_4 ;
  wire \h_cnt_reg[4]_i_1_n_5 ;
  wire \h_cnt_reg[4]_i_1_n_6 ;
  wire \h_cnt_reg[4]_i_1_n_7 ;
  wire \h_cnt_reg[8]_i_1_n_1 ;
  wire \h_cnt_reg[8]_i_1_n_2 ;
  wire \h_cnt_reg[8]_i_1_n_3 ;
  wire \h_cnt_reg[8]_i_1_n_4 ;
  wire \h_cnt_reg[8]_i_1_n_5 ;
  wire \h_cnt_reg[8]_i_1_n_6 ;
  wire \h_cnt_reg[8]_i_1_n_7 ;
  wire \h_pixel_counter[0]_i_1_n_0 ;
  wire \h_pixel_counter[1]_i_1_n_0 ;
  wire \h_pixel_counter[2]_i_1_n_0 ;
  wire \h_pixel_counter[3]_i_1_n_0 ;
  wire \h_pixel_counter[4]_i_1_n_0 ;
  wire \h_pixel_counter[5]_i_1_n_0 ;
  wire \h_pixel_counter[5]_i_2_n_0 ;
  wire \h_pixel_counter[6]_i_1_n_0 ;
  wire \h_pixel_counter[6]_i_2_n_0 ;
  wire \h_pixel_counter[7]_i_1_n_0 ;
  wire \h_pixel_counter[7]_i_2_n_0 ;
  wire \h_pixel_counter[7]_i_3_n_0 ;
  wire \h_pixel_counter[7]_i_4_n_0 ;
  wire \h_pixel_counter[7]_i_5_n_0 ;
  wire \h_pixel_counter_reg_n_0_[0] ;
  wire \h_pixel_counter_reg_n_0_[1] ;
  wire \h_pixel_counter_reg_n_0_[2] ;
  wire \h_pixel_counter_reg_n_0_[3] ;
  wire \h_pixel_counter_reg_n_0_[4] ;
  wire \h_pixel_counter_reg_n_0_[5] ;
  wire \h_pixel_counter_reg_n_0_[6] ;
  wire \h_pixel_counter_reg_n_0_[7] ;
  wire [7:0]in16;
  wire [11:1]in17;
  wire [11:1]in19;
  wire led_counter;
  wire \led_counter[0]_i_1_n_0 ;
  wire \led_counter[1]_i_1_n_0 ;
  wire \led_counter[2]_i_1_n_0 ;
  wire \led_counter[3]_i_1_n_0 ;
  wire \led_counter[3]_i_3_n_0 ;
  wire \led_counter[3]_i_4_n_0 ;
  wire \led_counter[3]_i_5_n_0 ;
  wire \led_counter[3]_i_6_n_0 ;
  wire \led_counter[3]_i_7_n_0 ;
  wire \led_counter[3]_i_8_n_0 ;
  wire \led_counter[4]_i_1_n_0 ;
  wire \led_counter[5]_i_1_n_0 ;
  wire \led_counter[6]_i_1_n_0 ;
  wire \led_counter[7]_i_2_n_0 ;
  wire \led_counter[7]_i_3_n_0 ;
  wire \led_counter[7]_i_5_n_0 ;
  wire \led_counter[7]_i_6_n_0 ;
  wire \led_counter[7]_i_7_n_0 ;
  wire \led_counter[7]_i_8_n_0 ;
  wire \led_counter_reg[3]_i_2_n_0 ;
  wire \led_counter_reg[3]_i_2_n_1 ;
  wire \led_counter_reg[3]_i_2_n_2 ;
  wire \led_counter_reg[3]_i_2_n_3 ;
  wire \led_counter_reg[7]_i_4_n_1 ;
  wire \led_counter_reg[7]_i_4_n_2 ;
  wire \led_counter_reg[7]_i_4_n_3 ;
  wire \led_counter_reg_n_0_[0] ;
  wire \led_counter_reg_n_0_[1] ;
  wire \led_counter_reg_n_0_[2] ;
  wire \led_counter_reg_n_0_[3] ;
  wire \led_counter_reg_n_0_[4] ;
  wire \led_counter_reg_n_0_[5] ;
  wire \led_counter_reg_n_0_[6] ;
  wire \led_counter_reg_n_0_[7] ;
  wire left_addr_rd;
  wire \left_addr_rd[0]_i_1_n_0 ;
  wire \left_addr_rd[10]_i_1_n_0 ;
  wire \left_addr_rd[11]_i_2_n_0 ;
  wire \left_addr_rd[11]_i_4_n_0 ;
  wire \left_addr_rd[11]_i_5_n_0 ;
  wire \left_addr_rd[11]_i_6_n_0 ;
  wire \left_addr_rd[1]_i_1_n_0 ;
  wire \left_addr_rd[2]_i_1_n_0 ;
  wire \left_addr_rd[3]_i_1_n_0 ;
  wire \left_addr_rd[4]_i_1_n_0 ;
  wire \left_addr_rd[4]_i_3_n_0 ;
  wire \left_addr_rd[4]_i_4_n_0 ;
  wire \left_addr_rd[4]_i_5_n_0 ;
  wire \left_addr_rd[4]_i_6_n_0 ;
  wire \left_addr_rd[5]_i_1_n_0 ;
  wire \left_addr_rd[6]_i_1_n_0 ;
  wire \left_addr_rd[7]_i_1_n_0 ;
  wire \left_addr_rd[8]_i_1_n_0 ;
  wire \left_addr_rd[8]_i_3_n_0 ;
  wire \left_addr_rd[8]_i_4_n_0 ;
  wire \left_addr_rd[8]_i_5_n_0 ;
  wire \left_addr_rd[8]_i_6_n_0 ;
  wire \left_addr_rd[9]_i_1_n_0 ;
  wire \left_addr_rd_reg[11]_i_3_n_2 ;
  wire \left_addr_rd_reg[11]_i_3_n_3 ;
  wire \left_addr_rd_reg[4]_i_2_n_0 ;
  wire \left_addr_rd_reg[4]_i_2_n_1 ;
  wire \left_addr_rd_reg[4]_i_2_n_2 ;
  wire \left_addr_rd_reg[4]_i_2_n_3 ;
  wire \left_addr_rd_reg[8]_i_2_n_0 ;
  wire \left_addr_rd_reg[8]_i_2_n_1 ;
  wire \left_addr_rd_reg[8]_i_2_n_2 ;
  wire \left_addr_rd_reg[8]_i_2_n_3 ;
  wire \left_addr_rd_reg_n_0_[0] ;
  wire \left_addr_rd_reg_n_0_[10] ;
  wire \left_addr_rd_reg_n_0_[11] ;
  wire \left_addr_rd_reg_n_0_[1] ;
  wire \left_addr_rd_reg_n_0_[2] ;
  wire \left_addr_rd_reg_n_0_[3] ;
  wire \left_addr_rd_reg_n_0_[4] ;
  wire \left_addr_rd_reg_n_0_[5] ;
  wire \left_addr_rd_reg_n_0_[6] ;
  wire \left_addr_rd_reg_n_0_[7] ;
  wire \left_addr_rd_reg_n_0_[8] ;
  wire \left_addr_rd_reg_n_0_[9] ;
  wire \left_addr_wr[0]_i_2_n_0 ;
  wire \left_addr_wr[0]_i_3_n_0 ;
  wire \left_addr_wr[0]_i_4_n_0 ;
  wire \left_addr_wr[0]_i_5_n_0 ;
  wire \left_addr_wr[4]_i_2_n_0 ;
  wire \left_addr_wr[4]_i_3_n_0 ;
  wire \left_addr_wr[4]_i_4_n_0 ;
  wire \left_addr_wr[4]_i_5_n_0 ;
  wire \left_addr_wr[8]_i_2_n_0 ;
  wire \left_addr_wr[8]_i_3_n_0 ;
  wire \left_addr_wr[8]_i_4_n_0 ;
  wire \left_addr_wr[8]_i_5_n_0 ;
  wire [11:0]left_addr_wr_reg;
  wire \left_addr_wr_reg[0]_i_1_n_0 ;
  wire \left_addr_wr_reg[0]_i_1_n_1 ;
  wire \left_addr_wr_reg[0]_i_1_n_2 ;
  wire \left_addr_wr_reg[0]_i_1_n_3 ;
  wire \left_addr_wr_reg[0]_i_1_n_4 ;
  wire \left_addr_wr_reg[0]_i_1_n_5 ;
  wire \left_addr_wr_reg[0]_i_1_n_6 ;
  wire \left_addr_wr_reg[0]_i_1_n_7 ;
  wire \left_addr_wr_reg[4]_i_1_n_0 ;
  wire \left_addr_wr_reg[4]_i_1_n_1 ;
  wire \left_addr_wr_reg[4]_i_1_n_2 ;
  wire \left_addr_wr_reg[4]_i_1_n_3 ;
  wire \left_addr_wr_reg[4]_i_1_n_4 ;
  wire \left_addr_wr_reg[4]_i_1_n_5 ;
  wire \left_addr_wr_reg[4]_i_1_n_6 ;
  wire \left_addr_wr_reg[4]_i_1_n_7 ;
  wire \left_addr_wr_reg[8]_i_1_n_1 ;
  wire \left_addr_wr_reg[8]_i_1_n_2 ;
  wire \left_addr_wr_reg[8]_i_1_n_3 ;
  wire \left_addr_wr_reg[8]_i_1_n_4 ;
  wire \left_addr_wr_reg[8]_i_1_n_5 ;
  wire \left_addr_wr_reg[8]_i_1_n_6 ;
  wire \left_addr_wr_reg[8]_i_1_n_7 ;
  wire [15:0]left_data;
  wire [15:0]left_data_reg;
  wire \left_data_reg[0]_i_1_n_0 ;
  wire \left_data_reg[10]_i_1_n_0 ;
  wire \left_data_reg[11]_i_1_n_0 ;
  wire \left_data_reg[12]_i_1_n_0 ;
  wire \left_data_reg[13]_i_1_n_0 ;
  wire \left_data_reg[14]_i_1_n_0 ;
  wire \left_data_reg[15]_i_1_n_0 ;
  wire \left_data_reg[15]_i_2_n_0 ;
  wire \left_data_reg[1]_i_1_n_0 ;
  wire \left_data_reg[2]_i_1_n_0 ;
  wire \left_data_reg[3]_i_1_n_0 ;
  wire \left_data_reg[4]_i_1_n_0 ;
  wire \left_data_reg[5]_i_1_n_0 ;
  wire \left_data_reg[6]_i_1_n_0 ;
  wire \left_data_reg[7]_i_1_n_0 ;
  wire \left_data_reg[8]_i_1_n_0 ;
  wire \left_data_reg[9]_i_1_n_0 ;
  wire [15:0]left_dev;
  wire [15:0]left_dev0;
  wire \left_dev[10]_i_2_n_0 ;
  wire \left_dev[12]_i_1_n_0 ;
  wire \left_dev[13]_i_10_n_0 ;
  wire \left_dev[13]_i_11_n_0 ;
  wire \left_dev[13]_i_12_n_0 ;
  wire \left_dev[13]_i_13_n_0 ;
  wire \left_dev[13]_i_15_n_0 ;
  wire \left_dev[13]_i_16_n_0 ;
  wire \left_dev[13]_i_17_n_0 ;
  wire \left_dev[13]_i_18_n_0 ;
  wire \left_dev[13]_i_19_n_0 ;
  wire \left_dev[13]_i_21_n_0 ;
  wire \left_dev[13]_i_22_n_0 ;
  wire \left_dev[13]_i_23_n_0 ;
  wire \left_dev[13]_i_24_n_0 ;
  wire \left_dev[13]_i_25_n_0 ;
  wire \left_dev[13]_i_26_n_0 ;
  wire \left_dev[13]_i_27_n_0 ;
  wire \left_dev[13]_i_28_n_0 ;
  wire \left_dev[13]_i_2_n_0 ;
  wire \left_dev[13]_i_30_n_0 ;
  wire \left_dev[13]_i_31_n_0 ;
  wire \left_dev[13]_i_32_n_0 ;
  wire \left_dev[13]_i_33_n_0 ;
  wire \left_dev[13]_i_34_n_0 ;
  wire \left_dev[13]_i_35_n_0 ;
  wire \left_dev[13]_i_36_n_0 ;
  wire \left_dev[13]_i_37_n_0 ;
  wire \left_dev[13]_i_40_n_0 ;
  wire \left_dev[13]_i_41_n_0 ;
  wire \left_dev[13]_i_42_n_0 ;
  wire \left_dev[13]_i_43_n_0 ;
  wire \left_dev[13]_i_44_n_0 ;
  wire \left_dev[13]_i_45_n_0 ;
  wire \left_dev[13]_i_46_n_0 ;
  wire \left_dev[13]_i_47_n_0 ;
  wire \left_dev[13]_i_49_n_0 ;
  wire \left_dev[13]_i_50_n_0 ;
  wire \left_dev[13]_i_51_n_0 ;
  wire \left_dev[13]_i_52_n_0 ;
  wire \left_dev[13]_i_53_n_0 ;
  wire \left_dev[13]_i_54_n_0 ;
  wire \left_dev[13]_i_55_n_0 ;
  wire \left_dev[13]_i_57_n_0 ;
  wire \left_dev[13]_i_58_n_0 ;
  wire \left_dev[13]_i_59_n_0 ;
  wire \left_dev[13]_i_60_n_0 ;
  wire \left_dev[13]_i_61_n_0 ;
  wire \left_dev[13]_i_62_n_0 ;
  wire \left_dev[13]_i_63_n_0 ;
  wire \left_dev[13]_i_64_n_0 ;
  wire \left_dev[13]_i_65_n_0 ;
  wire \left_dev[13]_i_66_n_0 ;
  wire \left_dev[13]_i_67_n_0 ;
  wire \left_dev[13]_i_68_n_0 ;
  wire \left_dev[13]_i_6_n_0 ;
  wire \left_dev[13]_i_71_n_0 ;
  wire \left_dev[13]_i_72_n_0 ;
  wire \left_dev[13]_i_73_n_0 ;
  wire \left_dev[13]_i_74_n_0 ;
  wire \left_dev[13]_i_75_n_0 ;
  wire \left_dev[13]_i_76_n_0 ;
  wire \left_dev[13]_i_77_n_0 ;
  wire \left_dev[13]_i_78_n_0 ;
  wire \left_dev[13]_i_79_n_0 ;
  wire \left_dev[13]_i_7_n_0 ;
  wire \left_dev[13]_i_80_n_0 ;
  wire \left_dev[13]_i_81_n_0 ;
  wire \left_dev[13]_i_82_n_0 ;
  wire \left_dev[13]_i_83_n_0 ;
  wire \left_dev[13]_i_84_n_0 ;
  wire \left_dev[13]_i_8_n_0 ;
  wire \left_dev[13]_i_9_n_0 ;
  wire \left_dev[15]_i_1_n_0 ;
  wire \left_dev[15]_i_3_n_0 ;
  wire \left_dev[1]_i_1_n_0 ;
  wire \left_dev[2]_i_10_n_0 ;
  wire \left_dev[2]_i_11_n_0 ;
  wire \left_dev[2]_i_12_n_0 ;
  wire \left_dev[2]_i_13_n_0 ;
  wire \left_dev[2]_i_15_n_0 ;
  wire \left_dev[2]_i_16_n_0 ;
  wire \left_dev[2]_i_17_n_0 ;
  wire \left_dev[2]_i_18_n_0 ;
  wire \left_dev[2]_i_19_n_0 ;
  wire \left_dev[2]_i_21_n_0 ;
  wire \left_dev[2]_i_22_n_0 ;
  wire \left_dev[2]_i_23_n_0 ;
  wire \left_dev[2]_i_24_n_0 ;
  wire \left_dev[2]_i_25_n_0 ;
  wire \left_dev[2]_i_26_n_0 ;
  wire \left_dev[2]_i_27_n_0 ;
  wire \left_dev[2]_i_28_n_0 ;
  wire \left_dev[2]_i_2_n_0 ;
  wire \left_dev[2]_i_30_n_0 ;
  wire \left_dev[2]_i_31_n_0 ;
  wire \left_dev[2]_i_32_n_0 ;
  wire \left_dev[2]_i_33_n_0 ;
  wire \left_dev[2]_i_34_n_0 ;
  wire \left_dev[2]_i_35_n_0 ;
  wire \left_dev[2]_i_36_n_0 ;
  wire \left_dev[2]_i_37_n_0 ;
  wire \left_dev[2]_i_40_n_0 ;
  wire \left_dev[2]_i_41_n_0 ;
  wire \left_dev[2]_i_42_n_0 ;
  wire \left_dev[2]_i_43_n_0 ;
  wire \left_dev[2]_i_44_n_0 ;
  wire \left_dev[2]_i_45_n_0 ;
  wire \left_dev[2]_i_46_n_0 ;
  wire \left_dev[2]_i_47_n_0 ;
  wire \left_dev[2]_i_49_n_0 ;
  wire \left_dev[2]_i_50_n_0 ;
  wire \left_dev[2]_i_51_n_0 ;
  wire \left_dev[2]_i_52_n_0 ;
  wire \left_dev[2]_i_53_n_0 ;
  wire \left_dev[2]_i_54_n_0 ;
  wire \left_dev[2]_i_55_n_0 ;
  wire \left_dev[2]_i_57_n_0 ;
  wire \left_dev[2]_i_58_n_0 ;
  wire \left_dev[2]_i_59_n_0 ;
  wire \left_dev[2]_i_60_n_0 ;
  wire \left_dev[2]_i_61_n_0 ;
  wire \left_dev[2]_i_62_n_0 ;
  wire \left_dev[2]_i_63_n_0 ;
  wire \left_dev[2]_i_64_n_0 ;
  wire \left_dev[2]_i_65_n_0 ;
  wire \left_dev[2]_i_66_n_0 ;
  wire \left_dev[2]_i_67_n_0 ;
  wire \left_dev[2]_i_68_n_0 ;
  wire \left_dev[2]_i_6_n_0 ;
  wire \left_dev[2]_i_71_n_0 ;
  wire \left_dev[2]_i_72_n_0 ;
  wire \left_dev[2]_i_73_n_0 ;
  wire \left_dev[2]_i_74_n_0 ;
  wire \left_dev[2]_i_75_n_0 ;
  wire \left_dev[2]_i_76_n_0 ;
  wire \left_dev[2]_i_77_n_0 ;
  wire \left_dev[2]_i_78_n_0 ;
  wire \left_dev[2]_i_79_n_0 ;
  wire \left_dev[2]_i_7_n_0 ;
  wire \left_dev[2]_i_80_n_0 ;
  wire \left_dev[2]_i_81_n_0 ;
  wire \left_dev[2]_i_82_n_0 ;
  wire \left_dev[2]_i_83_n_0 ;
  wire \left_dev[2]_i_84_n_0 ;
  wire \left_dev[2]_i_8_n_0 ;
  wire \left_dev[2]_i_9_n_0 ;
  wire \left_dev[4]_i_2_n_0 ;
  wire \left_dev[6]_i_1_n_0 ;
  wire \left_dev[7]_i_100_n_0 ;
  wire \left_dev[7]_i_101_n_0 ;
  wire \left_dev[7]_i_102_n_0 ;
  wire \left_dev[7]_i_103_n_0 ;
  wire \left_dev[7]_i_104_n_0 ;
  wire \left_dev[7]_i_105_n_0 ;
  wire \left_dev[7]_i_106_n_0 ;
  wire \left_dev[7]_i_107_n_0 ;
  wire \left_dev[7]_i_11_n_0 ;
  wire \left_dev[7]_i_12_n_0 ;
  wire \left_dev[7]_i_13_n_0 ;
  wire \left_dev[7]_i_14_n_0 ;
  wire \left_dev[7]_i_15_n_0 ;
  wire \left_dev[7]_i_16_n_0 ;
  wire \left_dev[7]_i_17_n_0 ;
  wire \left_dev[7]_i_18_n_0 ;
  wire \left_dev[7]_i_20_n_0 ;
  wire \left_dev[7]_i_21_n_0 ;
  wire \left_dev[7]_i_22_n_0 ;
  wire \left_dev[7]_i_23_n_0 ;
  wire \left_dev[7]_i_24_n_0 ;
  wire \left_dev[7]_i_25_n_0 ;
  wire \left_dev[7]_i_26_n_0 ;
  wire \left_dev[7]_i_28_n_0 ;
  wire \left_dev[7]_i_29_n_0 ;
  wire \left_dev[7]_i_30_n_0 ;
  wire \left_dev[7]_i_31_n_0 ;
  wire \left_dev[7]_i_33_n_0 ;
  wire \left_dev[7]_i_34_n_0 ;
  wire \left_dev[7]_i_35_n_0 ;
  wire \left_dev[7]_i_36_n_0 ;
  wire \left_dev[7]_i_37_n_0 ;
  wire \left_dev[7]_i_38_n_0 ;
  wire \left_dev[7]_i_39_n_0 ;
  wire \left_dev[7]_i_40_n_0 ;
  wire \left_dev[7]_i_42_n_0 ;
  wire \left_dev[7]_i_43_n_0 ;
  wire \left_dev[7]_i_44_n_0 ;
  wire \left_dev[7]_i_45_n_0 ;
  wire \left_dev[7]_i_46_n_0 ;
  wire \left_dev[7]_i_47_n_0 ;
  wire \left_dev[7]_i_48_n_0 ;
  wire \left_dev[7]_i_49_n_0 ;
  wire \left_dev[7]_i_4_n_0 ;
  wire \left_dev[7]_i_53_n_0 ;
  wire \left_dev[7]_i_54_n_0 ;
  wire \left_dev[7]_i_55_n_0 ;
  wire \left_dev[7]_i_56_n_0 ;
  wire \left_dev[7]_i_58_n_0 ;
  wire \left_dev[7]_i_59_n_0 ;
  wire \left_dev[7]_i_60_n_0 ;
  wire \left_dev[7]_i_61_n_0 ;
  wire \left_dev[7]_i_62_n_0 ;
  wire \left_dev[7]_i_63_n_0 ;
  wire \left_dev[7]_i_64_n_0 ;
  wire \left_dev[7]_i_65_n_0 ;
  wire \left_dev[7]_i_66_n_0 ;
  wire \left_dev[7]_i_67_n_0 ;
  wire \left_dev[7]_i_69_n_0 ;
  wire \left_dev[7]_i_6_n_0 ;
  wire \left_dev[7]_i_70_n_0 ;
  wire \left_dev[7]_i_71_n_0 ;
  wire \left_dev[7]_i_72_n_0 ;
  wire \left_dev[7]_i_73_n_0 ;
  wire \left_dev[7]_i_74_n_0 ;
  wire \left_dev[7]_i_75_n_0 ;
  wire \left_dev[7]_i_76_n_0 ;
  wire \left_dev[7]_i_77_n_0 ;
  wire \left_dev[7]_i_78_n_0 ;
  wire \left_dev[7]_i_79_n_0 ;
  wire \left_dev[7]_i_7_n_0 ;
  wire \left_dev[7]_i_80_n_0 ;
  wire \left_dev[7]_i_82_n_0 ;
  wire \left_dev[7]_i_83_n_0 ;
  wire \left_dev[7]_i_84_n_0 ;
  wire \left_dev[7]_i_85_n_0 ;
  wire \left_dev[7]_i_86_n_0 ;
  wire \left_dev[7]_i_87_n_0 ;
  wire \left_dev[7]_i_88_n_0 ;
  wire \left_dev[7]_i_89_n_0 ;
  wire \left_dev[7]_i_90_n_0 ;
  wire \left_dev[7]_i_91_n_0 ;
  wire \left_dev[7]_i_92_n_0 ;
  wire \left_dev[7]_i_93_n_0 ;
  wire \left_dev[7]_i_94_n_0 ;
  wire \left_dev[7]_i_95_n_0 ;
  wire \left_dev[7]_i_97_n_0 ;
  wire \left_dev[7]_i_98_n_0 ;
  wire \left_dev[7]_i_99_n_0 ;
  wire \left_dev_reg[13]_i_14_n_0 ;
  wire \left_dev_reg[13]_i_14_n_1 ;
  wire \left_dev_reg[13]_i_14_n_2 ;
  wire \left_dev_reg[13]_i_14_n_3 ;
  wire \left_dev_reg[13]_i_14_n_4 ;
  wire \left_dev_reg[13]_i_14_n_5 ;
  wire \left_dev_reg[13]_i_14_n_6 ;
  wire \left_dev_reg[13]_i_14_n_7 ;
  wire \left_dev_reg[13]_i_20_n_0 ;
  wire \left_dev_reg[13]_i_20_n_1 ;
  wire \left_dev_reg[13]_i_20_n_2 ;
  wire \left_dev_reg[13]_i_20_n_3 ;
  wire \left_dev_reg[13]_i_29_n_0 ;
  wire \left_dev_reg[13]_i_29_n_1 ;
  wire \left_dev_reg[13]_i_29_n_2 ;
  wire \left_dev_reg[13]_i_29_n_3 ;
  wire \left_dev_reg[13]_i_29_n_4 ;
  wire \left_dev_reg[13]_i_29_n_5 ;
  wire \left_dev_reg[13]_i_29_n_6 ;
  wire \left_dev_reg[13]_i_29_n_7 ;
  wire \left_dev_reg[13]_i_38_n_1 ;
  wire \left_dev_reg[13]_i_38_n_3 ;
  wire \left_dev_reg[13]_i_38_n_6 ;
  wire \left_dev_reg[13]_i_38_n_7 ;
  wire \left_dev_reg[13]_i_39_n_0 ;
  wire \left_dev_reg[13]_i_39_n_1 ;
  wire \left_dev_reg[13]_i_39_n_2 ;
  wire \left_dev_reg[13]_i_39_n_3 ;
  wire \left_dev_reg[13]_i_3_n_0 ;
  wire \left_dev_reg[13]_i_3_n_1 ;
  wire \left_dev_reg[13]_i_3_n_2 ;
  wire \left_dev_reg[13]_i_3_n_3 ;
  wire \left_dev_reg[13]_i_48_n_0 ;
  wire \left_dev_reg[13]_i_48_n_1 ;
  wire \left_dev_reg[13]_i_48_n_2 ;
  wire \left_dev_reg[13]_i_48_n_3 ;
  wire \left_dev_reg[13]_i_48_n_4 ;
  wire \left_dev_reg[13]_i_48_n_5 ;
  wire \left_dev_reg[13]_i_48_n_6 ;
  wire \left_dev_reg[13]_i_48_n_7 ;
  wire \left_dev_reg[13]_i_4_n_2 ;
  wire \left_dev_reg[13]_i_4_n_3 ;
  wire \left_dev_reg[13]_i_4_n_5 ;
  wire \left_dev_reg[13]_i_4_n_6 ;
  wire \left_dev_reg[13]_i_4_n_7 ;
  wire \left_dev_reg[13]_i_56_n_0 ;
  wire \left_dev_reg[13]_i_56_n_1 ;
  wire \left_dev_reg[13]_i_56_n_2 ;
  wire \left_dev_reg[13]_i_56_n_3 ;
  wire \left_dev_reg[13]_i_56_n_4 ;
  wire \left_dev_reg[13]_i_56_n_5 ;
  wire \left_dev_reg[13]_i_56_n_6 ;
  wire \left_dev_reg[13]_i_56_n_7 ;
  wire \left_dev_reg[13]_i_5_n_0 ;
  wire \left_dev_reg[13]_i_5_n_1 ;
  wire \left_dev_reg[13]_i_5_n_2 ;
  wire \left_dev_reg[13]_i_5_n_3 ;
  wire \left_dev_reg[13]_i_69_n_0 ;
  wire \left_dev_reg[13]_i_69_n_1 ;
  wire \left_dev_reg[13]_i_69_n_2 ;
  wire \left_dev_reg[13]_i_69_n_3 ;
  wire \left_dev_reg[13]_i_69_n_4 ;
  wire \left_dev_reg[13]_i_69_n_5 ;
  wire \left_dev_reg[13]_i_69_n_6 ;
  wire \left_dev_reg[13]_i_69_n_7 ;
  wire \left_dev_reg[13]_i_70_n_0 ;
  wire \left_dev_reg[13]_i_70_n_1 ;
  wire \left_dev_reg[13]_i_70_n_2 ;
  wire \left_dev_reg[13]_i_70_n_3 ;
  wire \left_dev_reg[13]_i_70_n_4 ;
  wire \left_dev_reg[13]_i_70_n_5 ;
  wire \left_dev_reg[13]_i_70_n_6 ;
  wire \left_dev_reg[2]_i_14_n_0 ;
  wire \left_dev_reg[2]_i_14_n_1 ;
  wire \left_dev_reg[2]_i_14_n_2 ;
  wire \left_dev_reg[2]_i_14_n_3 ;
  wire \left_dev_reg[2]_i_14_n_4 ;
  wire \left_dev_reg[2]_i_14_n_5 ;
  wire \left_dev_reg[2]_i_14_n_6 ;
  wire \left_dev_reg[2]_i_14_n_7 ;
  wire \left_dev_reg[2]_i_20_n_0 ;
  wire \left_dev_reg[2]_i_20_n_1 ;
  wire \left_dev_reg[2]_i_20_n_2 ;
  wire \left_dev_reg[2]_i_20_n_3 ;
  wire \left_dev_reg[2]_i_29_n_0 ;
  wire \left_dev_reg[2]_i_29_n_1 ;
  wire \left_dev_reg[2]_i_29_n_2 ;
  wire \left_dev_reg[2]_i_29_n_3 ;
  wire \left_dev_reg[2]_i_29_n_4 ;
  wire \left_dev_reg[2]_i_29_n_5 ;
  wire \left_dev_reg[2]_i_29_n_6 ;
  wire \left_dev_reg[2]_i_29_n_7 ;
  wire \left_dev_reg[2]_i_38_n_1 ;
  wire \left_dev_reg[2]_i_38_n_3 ;
  wire \left_dev_reg[2]_i_38_n_6 ;
  wire \left_dev_reg[2]_i_38_n_7 ;
  wire \left_dev_reg[2]_i_39_n_0 ;
  wire \left_dev_reg[2]_i_39_n_1 ;
  wire \left_dev_reg[2]_i_39_n_2 ;
  wire \left_dev_reg[2]_i_39_n_3 ;
  wire \left_dev_reg[2]_i_3_n_0 ;
  wire \left_dev_reg[2]_i_3_n_1 ;
  wire \left_dev_reg[2]_i_3_n_2 ;
  wire \left_dev_reg[2]_i_3_n_3 ;
  wire \left_dev_reg[2]_i_48_n_0 ;
  wire \left_dev_reg[2]_i_48_n_1 ;
  wire \left_dev_reg[2]_i_48_n_2 ;
  wire \left_dev_reg[2]_i_48_n_3 ;
  wire \left_dev_reg[2]_i_48_n_4 ;
  wire \left_dev_reg[2]_i_48_n_5 ;
  wire \left_dev_reg[2]_i_48_n_6 ;
  wire \left_dev_reg[2]_i_48_n_7 ;
  wire \left_dev_reg[2]_i_4_n_2 ;
  wire \left_dev_reg[2]_i_4_n_3 ;
  wire \left_dev_reg[2]_i_4_n_5 ;
  wire \left_dev_reg[2]_i_4_n_6 ;
  wire \left_dev_reg[2]_i_4_n_7 ;
  wire \left_dev_reg[2]_i_56_n_0 ;
  wire \left_dev_reg[2]_i_56_n_1 ;
  wire \left_dev_reg[2]_i_56_n_2 ;
  wire \left_dev_reg[2]_i_56_n_3 ;
  wire \left_dev_reg[2]_i_56_n_4 ;
  wire \left_dev_reg[2]_i_56_n_5 ;
  wire \left_dev_reg[2]_i_56_n_6 ;
  wire \left_dev_reg[2]_i_56_n_7 ;
  wire \left_dev_reg[2]_i_5_n_0 ;
  wire \left_dev_reg[2]_i_5_n_1 ;
  wire \left_dev_reg[2]_i_5_n_2 ;
  wire \left_dev_reg[2]_i_5_n_3 ;
  wire \left_dev_reg[2]_i_69_n_0 ;
  wire \left_dev_reg[2]_i_69_n_1 ;
  wire \left_dev_reg[2]_i_69_n_2 ;
  wire \left_dev_reg[2]_i_69_n_3 ;
  wire \left_dev_reg[2]_i_69_n_4 ;
  wire \left_dev_reg[2]_i_69_n_5 ;
  wire \left_dev_reg[2]_i_69_n_6 ;
  wire \left_dev_reg[2]_i_69_n_7 ;
  wire \left_dev_reg[2]_i_70_n_0 ;
  wire \left_dev_reg[2]_i_70_n_1 ;
  wire \left_dev_reg[2]_i_70_n_2 ;
  wire \left_dev_reg[2]_i_70_n_3 ;
  wire \left_dev_reg[2]_i_70_n_4 ;
  wire \left_dev_reg[2]_i_70_n_5 ;
  wire \left_dev_reg[2]_i_70_n_6 ;
  wire \left_dev_reg[7]_i_10_n_0 ;
  wire \left_dev_reg[7]_i_10_n_1 ;
  wire \left_dev_reg[7]_i_10_n_2 ;
  wire \left_dev_reg[7]_i_10_n_3 ;
  wire \left_dev_reg[7]_i_19_n_0 ;
  wire \left_dev_reg[7]_i_19_n_1 ;
  wire \left_dev_reg[7]_i_19_n_2 ;
  wire \left_dev_reg[7]_i_19_n_3 ;
  wire \left_dev_reg[7]_i_19_n_4 ;
  wire \left_dev_reg[7]_i_19_n_5 ;
  wire \left_dev_reg[7]_i_19_n_6 ;
  wire \left_dev_reg[7]_i_19_n_7 ;
  wire \left_dev_reg[7]_i_27_n_0 ;
  wire \left_dev_reg[7]_i_27_n_1 ;
  wire \left_dev_reg[7]_i_27_n_2 ;
  wire \left_dev_reg[7]_i_27_n_3 ;
  wire \left_dev_reg[7]_i_27_n_4 ;
  wire \left_dev_reg[7]_i_27_n_5 ;
  wire \left_dev_reg[7]_i_27_n_6 ;
  wire \left_dev_reg[7]_i_27_n_7 ;
  wire \left_dev_reg[7]_i_2_n_3 ;
  wire \left_dev_reg[7]_i_32_n_0 ;
  wire \left_dev_reg[7]_i_32_n_1 ;
  wire \left_dev_reg[7]_i_32_n_2 ;
  wire \left_dev_reg[7]_i_32_n_3 ;
  wire \left_dev_reg[7]_i_3_n_3 ;
  wire \left_dev_reg[7]_i_3_n_6 ;
  wire \left_dev_reg[7]_i_3_n_7 ;
  wire \left_dev_reg[7]_i_41_n_0 ;
  wire \left_dev_reg[7]_i_41_n_1 ;
  wire \left_dev_reg[7]_i_41_n_2 ;
  wire \left_dev_reg[7]_i_41_n_3 ;
  wire \left_dev_reg[7]_i_41_n_4 ;
  wire \left_dev_reg[7]_i_41_n_5 ;
  wire \left_dev_reg[7]_i_41_n_6 ;
  wire \left_dev_reg[7]_i_50_n_1 ;
  wire \left_dev_reg[7]_i_50_n_3 ;
  wire \left_dev_reg[7]_i_50_n_6 ;
  wire \left_dev_reg[7]_i_50_n_7 ;
  wire \left_dev_reg[7]_i_51_n_0 ;
  wire \left_dev_reg[7]_i_51_n_1 ;
  wire \left_dev_reg[7]_i_51_n_2 ;
  wire \left_dev_reg[7]_i_51_n_3 ;
  wire \left_dev_reg[7]_i_51_n_4 ;
  wire \left_dev_reg[7]_i_51_n_5 ;
  wire \left_dev_reg[7]_i_51_n_6 ;
  wire \left_dev_reg[7]_i_51_n_7 ;
  wire \left_dev_reg[7]_i_52_n_0 ;
  wire \left_dev_reg[7]_i_52_n_1 ;
  wire \left_dev_reg[7]_i_52_n_2 ;
  wire \left_dev_reg[7]_i_52_n_3 ;
  wire \left_dev_reg[7]_i_52_n_4 ;
  wire \left_dev_reg[7]_i_52_n_5 ;
  wire \left_dev_reg[7]_i_52_n_6 ;
  wire \left_dev_reg[7]_i_52_n_7 ;
  wire \left_dev_reg[7]_i_57_n_0 ;
  wire \left_dev_reg[7]_i_57_n_1 ;
  wire \left_dev_reg[7]_i_57_n_2 ;
  wire \left_dev_reg[7]_i_57_n_3 ;
  wire \left_dev_reg[7]_i_5_n_0 ;
  wire \left_dev_reg[7]_i_5_n_1 ;
  wire \left_dev_reg[7]_i_5_n_2 ;
  wire \left_dev_reg[7]_i_5_n_3 ;
  wire \left_dev_reg[7]_i_68_n_0 ;
  wire \left_dev_reg[7]_i_68_n_1 ;
  wire \left_dev_reg[7]_i_68_n_2 ;
  wire \left_dev_reg[7]_i_68_n_3 ;
  wire \left_dev_reg[7]_i_68_n_4 ;
  wire \left_dev_reg[7]_i_68_n_5 ;
  wire \left_dev_reg[7]_i_68_n_6 ;
  wire \left_dev_reg[7]_i_68_n_7 ;
  wire \left_dev_reg[7]_i_81_n_0 ;
  wire \left_dev_reg[7]_i_81_n_1 ;
  wire \left_dev_reg[7]_i_81_n_2 ;
  wire \left_dev_reg[7]_i_81_n_3 ;
  wire \left_dev_reg[7]_i_81_n_4 ;
  wire \left_dev_reg[7]_i_81_n_5 ;
  wire \left_dev_reg[7]_i_81_n_6 ;
  wire \left_dev_reg[7]_i_8_n_0 ;
  wire \left_dev_reg[7]_i_8_n_1 ;
  wire \left_dev_reg[7]_i_8_n_2 ;
  wire \left_dev_reg[7]_i_8_n_3 ;
  wire \left_dev_reg[7]_i_8_n_4 ;
  wire \left_dev_reg[7]_i_8_n_5 ;
  wire \left_dev_reg[7]_i_8_n_6 ;
  wire \left_dev_reg[7]_i_8_n_7 ;
  wire \left_dev_reg[7]_i_96_n_0 ;
  wire \left_dev_reg[7]_i_96_n_1 ;
  wire \left_dev_reg[7]_i_96_n_2 ;
  wire \left_dev_reg[7]_i_96_n_3 ;
  wire \left_dev_reg[7]_i_96_n_4 ;
  wire \left_dev_reg[7]_i_96_n_5 ;
  wire \left_dev_reg[7]_i_96_n_6 ;
  wire \left_dev_reg[7]_i_9_n_1 ;
  wire \left_dev_reg[7]_i_9_n_3 ;
  wire \left_dev_reg[7]_i_9_n_6 ;
  wire \left_dev_reg[7]_i_9_n_7 ;
  wire left_region_i_10_n_0;
  wire left_region_i_11_n_0;
  wire left_region_i_12_n_0;
  wire left_region_i_1_n_0;
  wire left_region_i_2_n_0;
  wire left_region_i_3_n_0;
  wire left_region_i_4_n_0;
  wire left_region_i_5_n_0;
  wire left_region_i_6_n_0;
  wire left_region_i_7_n_0;
  wire left_region_i_8_n_0;
  wire left_region_i_9_n_0;
  wire [16:0]left_sum0;
  wire \left_sum[0]_i_1_n_0 ;
  wire \left_sum[10]_i_1_n_0 ;
  wire \left_sum[11]_i_1_n_0 ;
  wire \left_sum[12]_i_1_n_0 ;
  wire \left_sum[13]_i_1_n_0 ;
  wire \left_sum[14]_i_1_n_0 ;
  wire \left_sum[15]_i_1_n_0 ;
  wire \left_sum[16]_i_1_n_0 ;
  wire \left_sum[17]_i_1_n_0 ;
  wire \left_sum[18]_i_1_n_0 ;
  wire \left_sum[19]_i_1_n_0 ;
  wire \left_sum[1]_i_1_n_0 ;
  wire \left_sum[20]_i_1_n_0 ;
  wire \left_sum[20]_i_3_n_0 ;
  wire \left_sum[20]_i_4_n_0 ;
  wire \left_sum[20]_i_5_n_0 ;
  wire \left_sum[20]_i_6_n_0 ;
  wire \left_sum[21]_i_1_n_0 ;
  wire \left_sum[22]_i_1_n_0 ;
  wire \left_sum[23]_i_1_n_0 ;
  wire \left_sum[24]_i_1_n_0 ;
  wire \left_sum[24]_i_3_n_0 ;
  wire \left_sum[24]_i_4_n_0 ;
  wire \left_sum[25]_i_1_n_0 ;
  wire \left_sum[26]_i_1_n_0 ;
  wire \left_sum[27]_i_1_n_0 ;
  wire \left_sum[28]_i_1_n_0 ;
  wire \left_sum[29]_i_1_n_0 ;
  wire \left_sum[2]_i_1_n_0 ;
  wire \left_sum[30]_i_1_n_0 ;
  wire \left_sum[31]_i_1_n_0 ;
  wire \left_sum[32]_i_1_n_0 ;
  wire \left_sum[33]_i_1_n_0 ;
  wire \left_sum[34]_i_1_n_0 ;
  wire \left_sum[35]_i_1_n_0 ;
  wire \left_sum[36]_i_1_n_0 ;
  wire \left_sum[37]_i_1_n_0 ;
  wire \left_sum[38]_i_1_n_0 ;
  wire \left_sum[38]_i_3_n_0 ;
  wire \left_sum[38]_i_4_n_0 ;
  wire \left_sum[38]_i_5_n_0 ;
  wire \left_sum[38]_i_6_n_0 ;
  wire \left_sum[39]_i_1_n_0 ;
  wire \left_sum[3]_i_1_n_0 ;
  wire \left_sum[3]_i_3_n_0 ;
  wire \left_sum[3]_i_4_n_0 ;
  wire \left_sum[3]_i_5_n_0 ;
  wire \left_sum[3]_i_6_n_0 ;
  wire \left_sum[40]_i_1_n_0 ;
  wire \left_sum[41]_i_1_n_0 ;
  wire \left_sum[42]_i_1_n_0 ;
  wire \left_sum[42]_i_3_n_0 ;
  wire \left_sum[43]_i_1_n_0 ;
  wire \left_sum[44]_i_1_n_0 ;
  wire \left_sum[45]_i_1_n_0 ;
  wire \left_sum[46]_i_1_n_0 ;
  wire \left_sum[47]_i_1_n_0 ;
  wire \left_sum[48]_i_1_n_0 ;
  wire \left_sum[49]_i_1_n_0 ;
  wire \left_sum[4]_i_1_n_0 ;
  wire \left_sum[50]_i_1_n_0 ;
  wire \left_sum[51]_i_1_n_0 ;
  wire \left_sum[51]_i_2_n_0 ;
  wire \left_sum[51]_i_3_n_0 ;
  wire \left_sum[51]_i_4_n_0 ;
  wire \left_sum[51]_i_6_n_0 ;
  wire \left_sum[51]_i_7_n_0 ;
  wire \left_sum[5]_i_1_n_0 ;
  wire \left_sum[6]_i_1_n_0 ;
  wire \left_sum[7]_i_1_n_0 ;
  wire \left_sum[7]_i_3_n_0 ;
  wire \left_sum[8]_i_1_n_0 ;
  wire \left_sum[9]_i_1_n_0 ;
  wire \left_sum_reg[11]_i_2_n_0 ;
  wire \left_sum_reg[11]_i_2_n_1 ;
  wire \left_sum_reg[11]_i_2_n_2 ;
  wire \left_sum_reg[11]_i_2_n_3 ;
  wire \left_sum_reg[11]_i_2_n_4 ;
  wire \left_sum_reg[11]_i_2_n_5 ;
  wire \left_sum_reg[11]_i_2_n_6 ;
  wire \left_sum_reg[11]_i_2_n_7 ;
  wire \left_sum_reg[15]_i_2_n_0 ;
  wire \left_sum_reg[15]_i_2_n_1 ;
  wire \left_sum_reg[15]_i_2_n_2 ;
  wire \left_sum_reg[15]_i_2_n_3 ;
  wire \left_sum_reg[15]_i_2_n_4 ;
  wire \left_sum_reg[15]_i_2_n_5 ;
  wire \left_sum_reg[15]_i_2_n_6 ;
  wire \left_sum_reg[15]_i_2_n_7 ;
  wire \left_sum_reg[16]_i_2_n_7 ;
  wire \left_sum_reg[20]_i_2_n_0 ;
  wire \left_sum_reg[20]_i_2_n_1 ;
  wire \left_sum_reg[20]_i_2_n_2 ;
  wire \left_sum_reg[20]_i_2_n_3 ;
  wire \left_sum_reg[20]_i_2_n_4 ;
  wire \left_sum_reg[20]_i_2_n_5 ;
  wire \left_sum_reg[20]_i_2_n_6 ;
  wire \left_sum_reg[20]_i_2_n_7 ;
  wire \left_sum_reg[24]_i_2_n_0 ;
  wire \left_sum_reg[24]_i_2_n_1 ;
  wire \left_sum_reg[24]_i_2_n_2 ;
  wire \left_sum_reg[24]_i_2_n_3 ;
  wire \left_sum_reg[24]_i_2_n_4 ;
  wire \left_sum_reg[24]_i_2_n_5 ;
  wire \left_sum_reg[24]_i_2_n_6 ;
  wire \left_sum_reg[24]_i_2_n_7 ;
  wire \left_sum_reg[28]_i_2_n_0 ;
  wire \left_sum_reg[28]_i_2_n_1 ;
  wire \left_sum_reg[28]_i_2_n_2 ;
  wire \left_sum_reg[28]_i_2_n_3 ;
  wire \left_sum_reg[28]_i_2_n_4 ;
  wire \left_sum_reg[28]_i_2_n_5 ;
  wire \left_sum_reg[28]_i_2_n_6 ;
  wire \left_sum_reg[28]_i_2_n_7 ;
  wire \left_sum_reg[32]_i_2_n_0 ;
  wire \left_sum_reg[32]_i_2_n_1 ;
  wire \left_sum_reg[32]_i_2_n_2 ;
  wire \left_sum_reg[32]_i_2_n_3 ;
  wire \left_sum_reg[32]_i_2_n_4 ;
  wire \left_sum_reg[32]_i_2_n_5 ;
  wire \left_sum_reg[32]_i_2_n_6 ;
  wire \left_sum_reg[32]_i_2_n_7 ;
  wire \left_sum_reg[34]_i_2_n_3 ;
  wire \left_sum_reg[34]_i_2_n_6 ;
  wire \left_sum_reg[34]_i_2_n_7 ;
  wire \left_sum_reg[38]_i_2_n_0 ;
  wire \left_sum_reg[38]_i_2_n_1 ;
  wire \left_sum_reg[38]_i_2_n_2 ;
  wire \left_sum_reg[38]_i_2_n_3 ;
  wire \left_sum_reg[3]_i_2_n_0 ;
  wire \left_sum_reg[3]_i_2_n_1 ;
  wire \left_sum_reg[3]_i_2_n_2 ;
  wire \left_sum_reg[3]_i_2_n_3 ;
  wire \left_sum_reg[3]_i_2_n_4 ;
  wire \left_sum_reg[3]_i_2_n_5 ;
  wire \left_sum_reg[3]_i_2_n_6 ;
  wire \left_sum_reg[3]_i_2_n_7 ;
  wire \left_sum_reg[42]_i_2_n_0 ;
  wire \left_sum_reg[42]_i_2_n_1 ;
  wire \left_sum_reg[42]_i_2_n_2 ;
  wire \left_sum_reg[42]_i_2_n_3 ;
  wire \left_sum_reg[46]_i_2_n_0 ;
  wire \left_sum_reg[46]_i_2_n_1 ;
  wire \left_sum_reg[46]_i_2_n_2 ;
  wire \left_sum_reg[46]_i_2_n_3 ;
  wire \left_sum_reg[50]_i_2_n_0 ;
  wire \left_sum_reg[50]_i_2_n_1 ;
  wire \left_sum_reg[50]_i_2_n_2 ;
  wire \left_sum_reg[50]_i_2_n_3 ;
  wire \left_sum_reg[7]_i_2_n_0 ;
  wire \left_sum_reg[7]_i_2_n_1 ;
  wire \left_sum_reg[7]_i_2_n_2 ;
  wire \left_sum_reg[7]_i_2_n_3 ;
  wire \left_sum_reg[7]_i_2_n_4 ;
  wire \left_sum_reg[7]_i_2_n_5 ;
  wire \left_sum_reg[7]_i_2_n_6 ;
  wire \left_sum_reg[7]_i_2_n_7 ;
  wire \left_sum_reg_n_0_[0] ;
  wire \left_sum_reg_n_0_[10] ;
  wire \left_sum_reg_n_0_[11] ;
  wire \left_sum_reg_n_0_[12] ;
  wire \left_sum_reg_n_0_[13] ;
  wire \left_sum_reg_n_0_[14] ;
  wire \left_sum_reg_n_0_[15] ;
  wire \left_sum_reg_n_0_[16] ;
  wire \left_sum_reg_n_0_[1] ;
  wire \left_sum_reg_n_0_[2] ;
  wire \left_sum_reg_n_0_[35] ;
  wire \left_sum_reg_n_0_[36] ;
  wire \left_sum_reg_n_0_[37] ;
  wire \left_sum_reg_n_0_[38] ;
  wire \left_sum_reg_n_0_[39] ;
  wire \left_sum_reg_n_0_[3] ;
  wire \left_sum_reg_n_0_[40] ;
  wire \left_sum_reg_n_0_[41] ;
  wire \left_sum_reg_n_0_[42] ;
  wire \left_sum_reg_n_0_[43] ;
  wire \left_sum_reg_n_0_[44] ;
  wire \left_sum_reg_n_0_[45] ;
  wire \left_sum_reg_n_0_[46] ;
  wire \left_sum_reg_n_0_[47] ;
  wire \left_sum_reg_n_0_[48] ;
  wire \left_sum_reg_n_0_[49] ;
  wire \left_sum_reg_n_0_[4] ;
  wire \left_sum_reg_n_0_[50] ;
  wire \left_sum_reg_n_0_[51] ;
  wire \left_sum_reg_n_0_[5] ;
  wire \left_sum_reg_n_0_[6] ;
  wire \left_sum_reg_n_0_[7] ;
  wire \left_sum_reg_n_0_[8] ;
  wire \left_sum_reg_n_0_[9] ;
  wire left_wr_en;
  wire left_wr_en_i_10_n_0;
  wire left_wr_en_i_11_n_0;
  wire left_wr_en_i_12_n_0;
  wire left_wr_en_i_13_n_0;
  wire left_wr_en_i_18_n_0;
  wire left_wr_en_i_19_n_0;
  wire left_wr_en_i_1_n_0;
  wire left_wr_en_i_20_n_0;
  wire left_wr_en_i_22_n_0;
  wire left_wr_en_i_23_n_0;
  wire left_wr_en_i_24_n_0;
  wire left_wr_en_i_25_n_0;
  wire left_wr_en_i_26_n_0;
  wire left_wr_en_i_27_n_0;
  wire left_wr_en_i_28_n_0;
  wire left_wr_en_i_29_n_0;
  wire left_wr_en_i_2_n_0;
  wire left_wr_en_i_30_n_0;
  wire left_wr_en_i_31_n_0;
  wire left_wr_en_i_32_n_0;
  wire left_wr_en_i_33_n_0;
  wire left_wr_en_i_34_n_0;
  wire left_wr_en_i_35_n_0;
  wire left_wr_en_i_36_n_0;
  wire left_wr_en_i_37_n_0;
  wire left_wr_en_i_38_n_0;
  wire left_wr_en_i_39_n_0;
  wire left_wr_en_i_3_n_0;
  wire left_wr_en_i_40_n_0;
  wire left_wr_en_i_41_n_0;
  wire left_wr_en_i_42_n_0;
  wire left_wr_en_i_43_n_0;
  wire left_wr_en_i_44_n_0;
  wire left_wr_en_i_45_n_0;
  wire left_wr_en_i_47_n_0;
  wire left_wr_en_i_4_n_0;
  wire left_wr_en_i_7_n_0;
  wire left_wr_en_i_8_n_0;
  wire left_wr_en_i_9_n_0;
  wire left_wr_en_reg_i_14_n_0;
  wire left_wr_en_reg_i_14_n_1;
  wire left_wr_en_reg_i_14_n_2;
  wire left_wr_en_reg_i_14_n_3;
  wire left_wr_en_reg_i_14_n_4;
  wire left_wr_en_reg_i_14_n_5;
  wire left_wr_en_reg_i_14_n_6;
  wire left_wr_en_reg_i_14_n_7;
  wire left_wr_en_reg_i_15_n_0;
  wire left_wr_en_reg_i_15_n_1;
  wire left_wr_en_reg_i_15_n_2;
  wire left_wr_en_reg_i_15_n_3;
  wire left_wr_en_reg_i_15_n_4;
  wire left_wr_en_reg_i_16_n_7;
  wire left_wr_en_reg_i_17_n_0;
  wire left_wr_en_reg_i_17_n_1;
  wire left_wr_en_reg_i_17_n_2;
  wire left_wr_en_reg_i_17_n_3;
  wire left_wr_en_reg_i_17_n_4;
  wire left_wr_en_reg_i_17_n_5;
  wire left_wr_en_reg_i_17_n_6;
  wire left_wr_en_reg_i_17_n_7;
  wire left_wr_en_reg_i_21_n_0;
  wire left_wr_en_reg_i_21_n_1;
  wire left_wr_en_reg_i_21_n_2;
  wire left_wr_en_reg_i_21_n_3;
  wire left_wr_en_reg_i_46_n_7;
  wire left_wr_en_reg_i_5_n_0;
  wire left_wr_en_reg_i_5_n_1;
  wire left_wr_en_reg_i_5_n_2;
  wire left_wr_en_reg_i_5_n_3;
  wire left_wr_en_reg_i_5_n_4;
  wire left_wr_en_reg_i_5_n_5;
  wire left_wr_en_reg_i_5_n_6;
  wire left_wr_en_reg_i_6_n_2;
  wire left_wr_en_reg_i_6_n_3;
  wire left_wr_en_reg_i_6_n_5;
  wire left_wr_en_reg_i_6_n_6;
  wire left_wr_en_reg_i_6_n_7;
  wire light_rgb_data;
  wire [17:0]p_0_in;
  wire pclk;
  wire \pixel_cnt[0]_i_2_n_0 ;
  wire \pixel_cnt[0]_i_3_n_0 ;
  wire \pixel_cnt[0]_i_4_n_0 ;
  wire \pixel_cnt[0]_i_5_n_0 ;
  wire \pixel_cnt[4]_i_2_n_0 ;
  wire \pixel_cnt[4]_i_3_n_0 ;
  wire \pixel_cnt[4]_i_4_n_0 ;
  wire \pixel_cnt[4]_i_5_n_0 ;
  wire \pixel_cnt[8]_i_2_n_0 ;
  wire \pixel_cnt[8]_i_3_n_0 ;
  wire \pixel_cnt[8]_i_4_n_0 ;
  wire \pixel_cnt[8]_i_5_n_0 ;
  wire [11:0]pixel_cnt_reg;
  wire \pixel_cnt_reg[0]_i_1_n_0 ;
  wire \pixel_cnt_reg[0]_i_1_n_1 ;
  wire \pixel_cnt_reg[0]_i_1_n_2 ;
  wire \pixel_cnt_reg[0]_i_1_n_3 ;
  wire \pixel_cnt_reg[0]_i_1_n_4 ;
  wire \pixel_cnt_reg[0]_i_1_n_5 ;
  wire \pixel_cnt_reg[0]_i_1_n_6 ;
  wire \pixel_cnt_reg[0]_i_1_n_7 ;
  wire \pixel_cnt_reg[4]_i_1_n_0 ;
  wire \pixel_cnt_reg[4]_i_1_n_1 ;
  wire \pixel_cnt_reg[4]_i_1_n_2 ;
  wire \pixel_cnt_reg[4]_i_1_n_3 ;
  wire \pixel_cnt_reg[4]_i_1_n_4 ;
  wire \pixel_cnt_reg[4]_i_1_n_5 ;
  wire \pixel_cnt_reg[4]_i_1_n_6 ;
  wire \pixel_cnt_reg[4]_i_1_n_7 ;
  wire \pixel_cnt_reg[8]_i_1_n_1 ;
  wire \pixel_cnt_reg[8]_i_1_n_2 ;
  wire \pixel_cnt_reg[8]_i_1_n_3 ;
  wire \pixel_cnt_reg[8]_i_1_n_4 ;
  wire \pixel_cnt_reg[8]_i_1_n_5 ;
  wire \pixel_cnt_reg[8]_i_1_n_6 ;
  wire \pixel_cnt_reg[8]_i_1_n_7 ;
  wire read_start0;
  wire read_start_reg__0;
  wire read_start_reg_n_0;
  wire reset;
  wire right_addr_rd;
  wire \right_addr_rd[0]_i_1_n_0 ;
  wire \right_addr_rd[10]_i_1_n_0 ;
  wire \right_addr_rd[11]_i_2_n_0 ;
  wire \right_addr_rd[1]_i_1_n_0 ;
  wire \right_addr_rd[2]_i_1_n_0 ;
  wire \right_addr_rd[3]_i_1_n_0 ;
  wire \right_addr_rd[4]_i_1_n_0 ;
  wire \right_addr_rd[5]_i_1_n_0 ;
  wire \right_addr_rd[6]_i_1_n_0 ;
  wire \right_addr_rd[7]_i_1_n_0 ;
  wire \right_addr_rd[8]_i_1_n_0 ;
  wire \right_addr_rd[9]_i_1_n_0 ;
  wire \right_addr_rd_reg[11]_i_3_n_2 ;
  wire \right_addr_rd_reg[11]_i_3_n_3 ;
  wire \right_addr_rd_reg[4]_i_2_n_0 ;
  wire \right_addr_rd_reg[4]_i_2_n_1 ;
  wire \right_addr_rd_reg[4]_i_2_n_2 ;
  wire \right_addr_rd_reg[4]_i_2_n_3 ;
  wire \right_addr_rd_reg[8]_i_2_n_0 ;
  wire \right_addr_rd_reg[8]_i_2_n_1 ;
  wire \right_addr_rd_reg[8]_i_2_n_2 ;
  wire \right_addr_rd_reg[8]_i_2_n_3 ;
  wire \right_addr_rd_reg_n_0_[0] ;
  wire \right_addr_rd_reg_n_0_[10] ;
  wire \right_addr_rd_reg_n_0_[11] ;
  wire \right_addr_rd_reg_n_0_[1] ;
  wire \right_addr_rd_reg_n_0_[2] ;
  wire \right_addr_rd_reg_n_0_[3] ;
  wire \right_addr_rd_reg_n_0_[4] ;
  wire \right_addr_rd_reg_n_0_[5] ;
  wire \right_addr_rd_reg_n_0_[6] ;
  wire \right_addr_rd_reg_n_0_[7] ;
  wire \right_addr_rd_reg_n_0_[8] ;
  wire \right_addr_rd_reg_n_0_[9] ;
  wire \right_addr_wr[0]_i_1_n_0 ;
  wire \right_addr_wr[0]_i_3_n_0 ;
  wire \right_addr_wr[0]_i_4_n_0 ;
  wire \right_addr_wr[0]_i_5_n_0 ;
  wire \right_addr_wr[0]_i_6_n_0 ;
  wire \right_addr_wr[4]_i_2_n_0 ;
  wire \right_addr_wr[4]_i_3_n_0 ;
  wire \right_addr_wr[4]_i_4_n_0 ;
  wire \right_addr_wr[4]_i_5_n_0 ;
  wire \right_addr_wr[8]_i_2_n_0 ;
  wire \right_addr_wr[8]_i_3_n_0 ;
  wire \right_addr_wr[8]_i_4_n_0 ;
  wire \right_addr_wr[8]_i_5_n_0 ;
  wire [11:0]right_addr_wr_reg;
  wire \right_addr_wr_reg[0]_i_2_n_0 ;
  wire \right_addr_wr_reg[0]_i_2_n_1 ;
  wire \right_addr_wr_reg[0]_i_2_n_2 ;
  wire \right_addr_wr_reg[0]_i_2_n_3 ;
  wire \right_addr_wr_reg[0]_i_2_n_4 ;
  wire \right_addr_wr_reg[0]_i_2_n_5 ;
  wire \right_addr_wr_reg[0]_i_2_n_6 ;
  wire \right_addr_wr_reg[0]_i_2_n_7 ;
  wire \right_addr_wr_reg[4]_i_1_n_0 ;
  wire \right_addr_wr_reg[4]_i_1_n_1 ;
  wire \right_addr_wr_reg[4]_i_1_n_2 ;
  wire \right_addr_wr_reg[4]_i_1_n_3 ;
  wire \right_addr_wr_reg[4]_i_1_n_4 ;
  wire \right_addr_wr_reg[4]_i_1_n_5 ;
  wire \right_addr_wr_reg[4]_i_1_n_6 ;
  wire \right_addr_wr_reg[4]_i_1_n_7 ;
  wire \right_addr_wr_reg[8]_i_1_n_1 ;
  wire \right_addr_wr_reg[8]_i_1_n_2 ;
  wire \right_addr_wr_reg[8]_i_1_n_3 ;
  wire \right_addr_wr_reg[8]_i_1_n_4 ;
  wire \right_addr_wr_reg[8]_i_1_n_5 ;
  wire \right_addr_wr_reg[8]_i_1_n_6 ;
  wire \right_addr_wr_reg[8]_i_1_n_7 ;
  wire [15:0]right_data;
  wire [15:0]right_data_reg;
  wire \right_data_reg[0]_i_1_n_0 ;
  wire \right_data_reg[10]_i_1_n_0 ;
  wire \right_data_reg[11]_i_1_n_0 ;
  wire \right_data_reg[12]_i_1_n_0 ;
  wire \right_data_reg[13]_i_1_n_0 ;
  wire \right_data_reg[14]_i_1_n_0 ;
  wire \right_data_reg[15]_i_1_n_0 ;
  wire \right_data_reg[15]_i_2_n_0 ;
  wire \right_data_reg[1]_i_1_n_0 ;
  wire \right_data_reg[2]_i_1_n_0 ;
  wire \right_data_reg[3]_i_1_n_0 ;
  wire \right_data_reg[4]_i_1_n_0 ;
  wire \right_data_reg[5]_i_1_n_0 ;
  wire \right_data_reg[6]_i_1_n_0 ;
  wire \right_data_reg[7]_i_1_n_0 ;
  wire \right_data_reg[8]_i_1_n_0 ;
  wire \right_data_reg[9]_i_1_n_0 ;
  wire [15:0]right_dev;
  wire [14:0]right_dev0;
  wire \right_dev[10]_i_10_n_0 ;
  wire \right_dev[10]_i_11_n_0 ;
  wire \right_dev[10]_i_12_n_0 ;
  wire \right_dev[10]_i_13_n_0 ;
  wire \right_dev[10]_i_16_n_0 ;
  wire \right_dev[10]_i_17_n_0 ;
  wire \right_dev[10]_i_18_n_0 ;
  wire \right_dev[10]_i_19_n_0 ;
  wire \right_dev[10]_i_1_n_0 ;
  wire \right_dev[10]_i_20_n_0 ;
  wire \right_dev[10]_i_2_n_0 ;
  wire \right_dev[10]_i_5_n_0 ;
  wire \right_dev[10]_i_6_n_0 ;
  wire \right_dev[10]_i_7_n_0 ;
  wire \right_dev[10]_i_8_n_0 ;
  wire \right_dev[10]_i_9_n_0 ;
  wire \right_dev[12]_i_10_n_0 ;
  wire \right_dev[12]_i_11_n_0 ;
  wire \right_dev[12]_i_12_n_0 ;
  wire \right_dev[12]_i_14_n_0 ;
  wire \right_dev[12]_i_15_n_0 ;
  wire \right_dev[12]_i_16_n_0 ;
  wire \right_dev[12]_i_17_n_0 ;
  wire \right_dev[12]_i_18_n_0 ;
  wire \right_dev[12]_i_19_n_0 ;
  wire \right_dev[12]_i_21_n_0 ;
  wire \right_dev[12]_i_22_n_0 ;
  wire \right_dev[12]_i_23_n_0 ;
  wire \right_dev[12]_i_24_n_0 ;
  wire \right_dev[12]_i_25_n_0 ;
  wire \right_dev[12]_i_26_n_0 ;
  wire \right_dev[12]_i_27_n_0 ;
  wire \right_dev[12]_i_28_n_0 ;
  wire \right_dev[12]_i_31_n_0 ;
  wire \right_dev[12]_i_32_n_0 ;
  wire \right_dev[12]_i_33_n_0 ;
  wire \right_dev[12]_i_34_n_0 ;
  wire \right_dev[12]_i_35_n_0 ;
  wire \right_dev[12]_i_36_n_0 ;
  wire \right_dev[12]_i_38_n_0 ;
  wire \right_dev[12]_i_39_n_0 ;
  wire \right_dev[12]_i_40_n_0 ;
  wire \right_dev[12]_i_41_n_0 ;
  wire \right_dev[12]_i_42_n_0 ;
  wire \right_dev[12]_i_43_n_0 ;
  wire \right_dev[12]_i_44_n_0 ;
  wire \right_dev[12]_i_45_n_0 ;
  wire \right_dev[12]_i_47_n_0 ;
  wire \right_dev[12]_i_48_n_0 ;
  wire \right_dev[12]_i_49_n_0 ;
  wire \right_dev[12]_i_50_n_0 ;
  wire \right_dev[12]_i_52_n_0 ;
  wire \right_dev[12]_i_53_n_0 ;
  wire \right_dev[12]_i_54_n_0 ;
  wire \right_dev[12]_i_55_n_0 ;
  wire \right_dev[12]_i_56_n_0 ;
  wire \right_dev[12]_i_57_n_0 ;
  wire \right_dev[12]_i_58_n_0 ;
  wire \right_dev[12]_i_59_n_0 ;
  wire \right_dev[12]_i_5_n_0 ;
  wire \right_dev[12]_i_61_n_0 ;
  wire \right_dev[12]_i_62_n_0 ;
  wire \right_dev[12]_i_63_n_0 ;
  wire \right_dev[12]_i_64_n_0 ;
  wire \right_dev[12]_i_65_n_0 ;
  wire \right_dev[12]_i_66_n_0 ;
  wire \right_dev[12]_i_67_n_0 ;
  wire \right_dev[12]_i_69_n_0 ;
  wire \right_dev[12]_i_6_n_0 ;
  wire \right_dev[12]_i_70_n_0 ;
  wire \right_dev[12]_i_71_n_0 ;
  wire \right_dev[12]_i_72_n_0 ;
  wire \right_dev[12]_i_73_n_0 ;
  wire \right_dev[12]_i_74_n_0 ;
  wire \right_dev[12]_i_75_n_0 ;
  wire \right_dev[12]_i_76_n_0 ;
  wire \right_dev[12]_i_77_n_0 ;
  wire \right_dev[12]_i_78_n_0 ;
  wire \right_dev[12]_i_79_n_0 ;
  wire \right_dev[12]_i_7_n_0 ;
  wire \right_dev[12]_i_82_n_0 ;
  wire \right_dev[12]_i_83_n_0 ;
  wire \right_dev[12]_i_84_n_0 ;
  wire \right_dev[12]_i_85_n_0 ;
  wire \right_dev[12]_i_86_n_0 ;
  wire \right_dev[12]_i_87_n_0 ;
  wire \right_dev[12]_i_88_n_0 ;
  wire \right_dev[12]_i_89_n_0 ;
  wire \right_dev[12]_i_8_n_0 ;
  wire \right_dev[12]_i_90_n_0 ;
  wire \right_dev[12]_i_91_n_0 ;
  wire \right_dev[12]_i_9_n_0 ;
  wire \right_dev[15]_i_12_n_0 ;
  wire \right_dev[15]_i_13_n_0 ;
  wire \right_dev[15]_i_14_n_0 ;
  wire \right_dev[15]_i_15_n_0 ;
  wire \right_dev[15]_i_1_n_0 ;
  wire \right_dev[15]_i_2_n_0 ;
  wire \right_dev[15]_i_3_n_0 ;
  wire \right_dev[15]_i_5_n_0 ;
  wire \right_dev[15]_i_6_n_0 ;
  wire \right_dev[15]_i_7_n_0 ;
  wire \right_dev[15]_i_8_n_0 ;
  wire \right_dev[15]_i_9_n_0 ;
  wire \right_dev[1]_i_10_n_0 ;
  wire \right_dev[1]_i_11_n_0 ;
  wire \right_dev[1]_i_12_n_0 ;
  wire \right_dev[1]_i_14_n_0 ;
  wire \right_dev[1]_i_15_n_0 ;
  wire \right_dev[1]_i_16_n_0 ;
  wire \right_dev[1]_i_17_n_0 ;
  wire \right_dev[1]_i_18_n_0 ;
  wire \right_dev[1]_i_19_n_0 ;
  wire \right_dev[1]_i_21_n_0 ;
  wire \right_dev[1]_i_22_n_0 ;
  wire \right_dev[1]_i_23_n_0 ;
  wire \right_dev[1]_i_24_n_0 ;
  wire \right_dev[1]_i_25_n_0 ;
  wire \right_dev[1]_i_26_n_0 ;
  wire \right_dev[1]_i_27_n_0 ;
  wire \right_dev[1]_i_28_n_0 ;
  wire \right_dev[1]_i_31_n_0 ;
  wire \right_dev[1]_i_32_n_0 ;
  wire \right_dev[1]_i_33_n_0 ;
  wire \right_dev[1]_i_34_n_0 ;
  wire \right_dev[1]_i_35_n_0 ;
  wire \right_dev[1]_i_36_n_0 ;
  wire \right_dev[1]_i_38_n_0 ;
  wire \right_dev[1]_i_39_n_0 ;
  wire \right_dev[1]_i_40_n_0 ;
  wire \right_dev[1]_i_41_n_0 ;
  wire \right_dev[1]_i_42_n_0 ;
  wire \right_dev[1]_i_43_n_0 ;
  wire \right_dev[1]_i_44_n_0 ;
  wire \right_dev[1]_i_45_n_0 ;
  wire \right_dev[1]_i_47_n_0 ;
  wire \right_dev[1]_i_48_n_0 ;
  wire \right_dev[1]_i_49_n_0 ;
  wire \right_dev[1]_i_50_n_0 ;
  wire \right_dev[1]_i_52_n_0 ;
  wire \right_dev[1]_i_53_n_0 ;
  wire \right_dev[1]_i_54_n_0 ;
  wire \right_dev[1]_i_55_n_0 ;
  wire \right_dev[1]_i_56_n_0 ;
  wire \right_dev[1]_i_57_n_0 ;
  wire \right_dev[1]_i_58_n_0 ;
  wire \right_dev[1]_i_59_n_0 ;
  wire \right_dev[1]_i_5_n_0 ;
  wire \right_dev[1]_i_61_n_0 ;
  wire \right_dev[1]_i_62_n_0 ;
  wire \right_dev[1]_i_63_n_0 ;
  wire \right_dev[1]_i_64_n_0 ;
  wire \right_dev[1]_i_65_n_0 ;
  wire \right_dev[1]_i_66_n_0 ;
  wire \right_dev[1]_i_67_n_0 ;
  wire \right_dev[1]_i_69_n_0 ;
  wire \right_dev[1]_i_6_n_0 ;
  wire \right_dev[1]_i_70_n_0 ;
  wire \right_dev[1]_i_71_n_0 ;
  wire \right_dev[1]_i_72_n_0 ;
  wire \right_dev[1]_i_73_n_0 ;
  wire \right_dev[1]_i_74_n_0 ;
  wire \right_dev[1]_i_75_n_0 ;
  wire \right_dev[1]_i_76_n_0 ;
  wire \right_dev[1]_i_77_n_0 ;
  wire \right_dev[1]_i_78_n_0 ;
  wire \right_dev[1]_i_79_n_0 ;
  wire \right_dev[1]_i_7_n_0 ;
  wire \right_dev[1]_i_82_n_0 ;
  wire \right_dev[1]_i_83_n_0 ;
  wire \right_dev[1]_i_84_n_0 ;
  wire \right_dev[1]_i_85_n_0 ;
  wire \right_dev[1]_i_86_n_0 ;
  wire \right_dev[1]_i_87_n_0 ;
  wire \right_dev[1]_i_88_n_0 ;
  wire \right_dev[1]_i_89_n_0 ;
  wire \right_dev[1]_i_8_n_0 ;
  wire \right_dev[1]_i_90_n_0 ;
  wire \right_dev[1]_i_91_n_0 ;
  wire \right_dev[1]_i_9_n_0 ;
  wire \right_dev[4]_i_11_n_0 ;
  wire \right_dev[4]_i_12_n_0 ;
  wire \right_dev[4]_i_13_n_0 ;
  wire \right_dev[4]_i_14_n_0 ;
  wire \right_dev[4]_i_1_n_0 ;
  wire \right_dev[4]_i_2_n_0 ;
  wire \right_dev[4]_i_4_n_0 ;
  wire \right_dev[4]_i_5_n_0 ;
  wire \right_dev[4]_i_6_n_0 ;
  wire \right_dev[4]_i_7_n_0 ;
  wire \right_dev[4]_i_8_n_0 ;
  wire \right_dev[6]_i_10_n_0 ;
  wire \right_dev[6]_i_11_n_0 ;
  wire \right_dev[6]_i_12_n_0 ;
  wire \right_dev[6]_i_14_n_0 ;
  wire \right_dev[6]_i_15_n_0 ;
  wire \right_dev[6]_i_16_n_0 ;
  wire \right_dev[6]_i_17_n_0 ;
  wire \right_dev[6]_i_18_n_0 ;
  wire \right_dev[6]_i_19_n_0 ;
  wire \right_dev[6]_i_20_n_0 ;
  wire \right_dev[6]_i_21_n_0 ;
  wire \right_dev[6]_i_23_n_0 ;
  wire \right_dev[6]_i_24_n_0 ;
  wire \right_dev[6]_i_25_n_0 ;
  wire \right_dev[6]_i_26_n_0 ;
  wire \right_dev[6]_i_27_n_0 ;
  wire \right_dev[6]_i_28_n_0 ;
  wire \right_dev[6]_i_29_n_0 ;
  wire \right_dev[6]_i_30_n_0 ;
  wire \right_dev[6]_i_33_n_0 ;
  wire \right_dev[6]_i_34_n_0 ;
  wire \right_dev[6]_i_35_n_0 ;
  wire \right_dev[6]_i_36_n_0 ;
  wire \right_dev[6]_i_37_n_0 ;
  wire \right_dev[6]_i_38_n_0 ;
  wire \right_dev[6]_i_39_n_0 ;
  wire \right_dev[6]_i_41_n_0 ;
  wire \right_dev[6]_i_42_n_0 ;
  wire \right_dev[6]_i_43_n_0 ;
  wire \right_dev[6]_i_44_n_0 ;
  wire \right_dev[6]_i_45_n_0 ;
  wire \right_dev[6]_i_46_n_0 ;
  wire \right_dev[6]_i_47_n_0 ;
  wire \right_dev[6]_i_48_n_0 ;
  wire \right_dev[6]_i_50_n_0 ;
  wire \right_dev[6]_i_51_n_0 ;
  wire \right_dev[6]_i_52_n_0 ;
  wire \right_dev[6]_i_53_n_0 ;
  wire \right_dev[6]_i_55_n_0 ;
  wire \right_dev[6]_i_56_n_0 ;
  wire \right_dev[6]_i_57_n_0 ;
  wire \right_dev[6]_i_58_n_0 ;
  wire \right_dev[6]_i_59_n_0 ;
  wire \right_dev[6]_i_5_n_0 ;
  wire \right_dev[6]_i_60_n_0 ;
  wire \right_dev[6]_i_61_n_0 ;
  wire \right_dev[6]_i_62_n_0 ;
  wire \right_dev[6]_i_64_n_0 ;
  wire \right_dev[6]_i_65_n_0 ;
  wire \right_dev[6]_i_66_n_0 ;
  wire \right_dev[6]_i_67_n_0 ;
  wire \right_dev[6]_i_68_n_0 ;
  wire \right_dev[6]_i_69_n_0 ;
  wire \right_dev[6]_i_6_n_0 ;
  wire \right_dev[6]_i_70_n_0 ;
  wire \right_dev[6]_i_72_n_0 ;
  wire \right_dev[6]_i_73_n_0 ;
  wire \right_dev[6]_i_74_n_0 ;
  wire \right_dev[6]_i_75_n_0 ;
  wire \right_dev[6]_i_76_n_0 ;
  wire \right_dev[6]_i_77_n_0 ;
  wire \right_dev[6]_i_78_n_0 ;
  wire \right_dev[6]_i_79_n_0 ;
  wire \right_dev[6]_i_7_n_0 ;
  wire \right_dev[6]_i_80_n_0 ;
  wire \right_dev[6]_i_81_n_0 ;
  wire \right_dev[6]_i_82_n_0 ;
  wire \right_dev[6]_i_84_n_0 ;
  wire \right_dev[6]_i_86_n_0 ;
  wire \right_dev[6]_i_87_n_0 ;
  wire \right_dev[6]_i_88_n_0 ;
  wire \right_dev[6]_i_89_n_0 ;
  wire \right_dev[6]_i_8_n_0 ;
  wire \right_dev[6]_i_90_n_0 ;
  wire \right_dev[6]_i_91_n_0 ;
  wire \right_dev[6]_i_92_n_0 ;
  wire \right_dev[6]_i_93_n_0 ;
  wire \right_dev[6]_i_94_n_0 ;
  wire \right_dev[6]_i_95_n_0 ;
  wire \right_dev[6]_i_9_n_0 ;
  wire \right_dev_reg[10]_i_14_n_2 ;
  wire \right_dev_reg[10]_i_14_n_7 ;
  wire \right_dev_reg[10]_i_15_n_0 ;
  wire \right_dev_reg[10]_i_15_n_1 ;
  wire \right_dev_reg[10]_i_15_n_2 ;
  wire \right_dev_reg[10]_i_15_n_3 ;
  wire \right_dev_reg[10]_i_15_n_4 ;
  wire \right_dev_reg[10]_i_15_n_5 ;
  wire \right_dev_reg[10]_i_15_n_6 ;
  wire \right_dev_reg[10]_i_15_n_7 ;
  wire \right_dev_reg[10]_i_3_n_0 ;
  wire \right_dev_reg[10]_i_3_n_1 ;
  wire \right_dev_reg[10]_i_3_n_2 ;
  wire \right_dev_reg[10]_i_3_n_3 ;
  wire \right_dev_reg[10]_i_3_n_4 ;
  wire \right_dev_reg[10]_i_3_n_5 ;
  wire \right_dev_reg[10]_i_3_n_6 ;
  wire \right_dev_reg[10]_i_3_n_7 ;
  wire \right_dev_reg[10]_i_4_n_7 ;
  wire \right_dev_reg[12]_i_13_n_0 ;
  wire \right_dev_reg[12]_i_13_n_1 ;
  wire \right_dev_reg[12]_i_13_n_2 ;
  wire \right_dev_reg[12]_i_13_n_3 ;
  wire \right_dev_reg[12]_i_20_n_0 ;
  wire \right_dev_reg[12]_i_20_n_1 ;
  wire \right_dev_reg[12]_i_20_n_2 ;
  wire \right_dev_reg[12]_i_20_n_3 ;
  wire \right_dev_reg[12]_i_29_n_0 ;
  wire \right_dev_reg[12]_i_29_n_1 ;
  wire \right_dev_reg[12]_i_29_n_2 ;
  wire \right_dev_reg[12]_i_29_n_3 ;
  wire \right_dev_reg[12]_i_29_n_4 ;
  wire \right_dev_reg[12]_i_29_n_5 ;
  wire \right_dev_reg[12]_i_29_n_6 ;
  wire \right_dev_reg[12]_i_29_n_7 ;
  wire \right_dev_reg[12]_i_2_n_0 ;
  wire \right_dev_reg[12]_i_2_n_1 ;
  wire \right_dev_reg[12]_i_2_n_2 ;
  wire \right_dev_reg[12]_i_2_n_3 ;
  wire \right_dev_reg[12]_i_2_n_4 ;
  wire \right_dev_reg[12]_i_2_n_5 ;
  wire \right_dev_reg[12]_i_30_n_0 ;
  wire \right_dev_reg[12]_i_30_n_1 ;
  wire \right_dev_reg[12]_i_30_n_2 ;
  wire \right_dev_reg[12]_i_30_n_3 ;
  wire \right_dev_reg[12]_i_37_n_0 ;
  wire \right_dev_reg[12]_i_37_n_1 ;
  wire \right_dev_reg[12]_i_37_n_2 ;
  wire \right_dev_reg[12]_i_37_n_3 ;
  wire \right_dev_reg[12]_i_3_n_1 ;
  wire \right_dev_reg[12]_i_3_n_2 ;
  wire \right_dev_reg[12]_i_3_n_3 ;
  wire \right_dev_reg[12]_i_46_n_0 ;
  wire \right_dev_reg[12]_i_46_n_1 ;
  wire \right_dev_reg[12]_i_46_n_2 ;
  wire \right_dev_reg[12]_i_46_n_3 ;
  wire \right_dev_reg[12]_i_46_n_4 ;
  wire \right_dev_reg[12]_i_46_n_5 ;
  wire \right_dev_reg[12]_i_46_n_6 ;
  wire \right_dev_reg[12]_i_46_n_7 ;
  wire \right_dev_reg[12]_i_4_n_0 ;
  wire \right_dev_reg[12]_i_4_n_1 ;
  wire \right_dev_reg[12]_i_4_n_2 ;
  wire \right_dev_reg[12]_i_4_n_3 ;
  wire \right_dev_reg[12]_i_51_n_0 ;
  wire \right_dev_reg[12]_i_51_n_1 ;
  wire \right_dev_reg[12]_i_51_n_2 ;
  wire \right_dev_reg[12]_i_51_n_3 ;
  wire \right_dev_reg[12]_i_60_n_1 ;
  wire \right_dev_reg[12]_i_60_n_3 ;
  wire \right_dev_reg[12]_i_60_n_6 ;
  wire \right_dev_reg[12]_i_60_n_7 ;
  wire \right_dev_reg[12]_i_68_n_0 ;
  wire \right_dev_reg[12]_i_68_n_1 ;
  wire \right_dev_reg[12]_i_68_n_2 ;
  wire \right_dev_reg[12]_i_68_n_3 ;
  wire \right_dev_reg[12]_i_68_n_4 ;
  wire \right_dev_reg[12]_i_68_n_5 ;
  wire \right_dev_reg[12]_i_68_n_6 ;
  wire \right_dev_reg[12]_i_68_n_7 ;
  wire \right_dev_reg[12]_i_80_n_0 ;
  wire \right_dev_reg[12]_i_80_n_1 ;
  wire \right_dev_reg[12]_i_80_n_2 ;
  wire \right_dev_reg[12]_i_80_n_3 ;
  wire \right_dev_reg[12]_i_80_n_4 ;
  wire \right_dev_reg[12]_i_80_n_5 ;
  wire \right_dev_reg[12]_i_80_n_6 ;
  wire \right_dev_reg[12]_i_80_n_7 ;
  wire \right_dev_reg[12]_i_81_n_0 ;
  wire \right_dev_reg[12]_i_81_n_1 ;
  wire \right_dev_reg[12]_i_81_n_2 ;
  wire \right_dev_reg[12]_i_81_n_3 ;
  wire \right_dev_reg[12]_i_81_n_4 ;
  wire \right_dev_reg[15]_i_10_n_0 ;
  wire \right_dev_reg[15]_i_10_n_1 ;
  wire \right_dev_reg[15]_i_10_n_2 ;
  wire \right_dev_reg[15]_i_10_n_3 ;
  wire \right_dev_reg[15]_i_10_n_4 ;
  wire \right_dev_reg[15]_i_10_n_5 ;
  wire \right_dev_reg[15]_i_10_n_6 ;
  wire \right_dev_reg[15]_i_10_n_7 ;
  wire \right_dev_reg[15]_i_11_n_3 ;
  wire \right_dev_reg[15]_i_4_n_2 ;
  wire \right_dev_reg[15]_i_4_n_3 ;
  wire \right_dev_reg[15]_i_4_n_5 ;
  wire \right_dev_reg[15]_i_4_n_6 ;
  wire \right_dev_reg[15]_i_4_n_7 ;
  wire \right_dev_reg[1]_i_13_n_0 ;
  wire \right_dev_reg[1]_i_13_n_1 ;
  wire \right_dev_reg[1]_i_13_n_2 ;
  wire \right_dev_reg[1]_i_13_n_3 ;
  wire \right_dev_reg[1]_i_20_n_0 ;
  wire \right_dev_reg[1]_i_20_n_1 ;
  wire \right_dev_reg[1]_i_20_n_2 ;
  wire \right_dev_reg[1]_i_20_n_3 ;
  wire \right_dev_reg[1]_i_29_n_0 ;
  wire \right_dev_reg[1]_i_29_n_1 ;
  wire \right_dev_reg[1]_i_29_n_2 ;
  wire \right_dev_reg[1]_i_29_n_3 ;
  wire \right_dev_reg[1]_i_29_n_4 ;
  wire \right_dev_reg[1]_i_29_n_5 ;
  wire \right_dev_reg[1]_i_29_n_6 ;
  wire \right_dev_reg[1]_i_29_n_7 ;
  wire \right_dev_reg[1]_i_2_n_0 ;
  wire \right_dev_reg[1]_i_2_n_1 ;
  wire \right_dev_reg[1]_i_2_n_2 ;
  wire \right_dev_reg[1]_i_2_n_3 ;
  wire \right_dev_reg[1]_i_2_n_4 ;
  wire \right_dev_reg[1]_i_2_n_5 ;
  wire \right_dev_reg[1]_i_30_n_0 ;
  wire \right_dev_reg[1]_i_30_n_1 ;
  wire \right_dev_reg[1]_i_30_n_2 ;
  wire \right_dev_reg[1]_i_30_n_3 ;
  wire \right_dev_reg[1]_i_37_n_0 ;
  wire \right_dev_reg[1]_i_37_n_1 ;
  wire \right_dev_reg[1]_i_37_n_2 ;
  wire \right_dev_reg[1]_i_37_n_3 ;
  wire \right_dev_reg[1]_i_3_n_1 ;
  wire \right_dev_reg[1]_i_3_n_2 ;
  wire \right_dev_reg[1]_i_3_n_3 ;
  wire \right_dev_reg[1]_i_46_n_0 ;
  wire \right_dev_reg[1]_i_46_n_1 ;
  wire \right_dev_reg[1]_i_46_n_2 ;
  wire \right_dev_reg[1]_i_46_n_3 ;
  wire \right_dev_reg[1]_i_46_n_4 ;
  wire \right_dev_reg[1]_i_46_n_5 ;
  wire \right_dev_reg[1]_i_46_n_6 ;
  wire \right_dev_reg[1]_i_46_n_7 ;
  wire \right_dev_reg[1]_i_4_n_0 ;
  wire \right_dev_reg[1]_i_4_n_1 ;
  wire \right_dev_reg[1]_i_4_n_2 ;
  wire \right_dev_reg[1]_i_4_n_3 ;
  wire \right_dev_reg[1]_i_51_n_0 ;
  wire \right_dev_reg[1]_i_51_n_1 ;
  wire \right_dev_reg[1]_i_51_n_2 ;
  wire \right_dev_reg[1]_i_51_n_3 ;
  wire \right_dev_reg[1]_i_60_n_1 ;
  wire \right_dev_reg[1]_i_60_n_3 ;
  wire \right_dev_reg[1]_i_60_n_6 ;
  wire \right_dev_reg[1]_i_60_n_7 ;
  wire \right_dev_reg[1]_i_68_n_0 ;
  wire \right_dev_reg[1]_i_68_n_1 ;
  wire \right_dev_reg[1]_i_68_n_2 ;
  wire \right_dev_reg[1]_i_68_n_3 ;
  wire \right_dev_reg[1]_i_68_n_4 ;
  wire \right_dev_reg[1]_i_68_n_5 ;
  wire \right_dev_reg[1]_i_68_n_6 ;
  wire \right_dev_reg[1]_i_68_n_7 ;
  wire \right_dev_reg[1]_i_80_n_0 ;
  wire \right_dev_reg[1]_i_80_n_1 ;
  wire \right_dev_reg[1]_i_80_n_2 ;
  wire \right_dev_reg[1]_i_80_n_3 ;
  wire \right_dev_reg[1]_i_80_n_4 ;
  wire \right_dev_reg[1]_i_80_n_5 ;
  wire \right_dev_reg[1]_i_80_n_6 ;
  wire \right_dev_reg[1]_i_80_n_7 ;
  wire \right_dev_reg[1]_i_81_n_0 ;
  wire \right_dev_reg[1]_i_81_n_1 ;
  wire \right_dev_reg[1]_i_81_n_2 ;
  wire \right_dev_reg[1]_i_81_n_3 ;
  wire \right_dev_reg[1]_i_81_n_4 ;
  wire \right_dev_reg[4]_i_10_n_3 ;
  wire \right_dev_reg[4]_i_3_n_2 ;
  wire \right_dev_reg[4]_i_3_n_3 ;
  wire \right_dev_reg[4]_i_3_n_5 ;
  wire \right_dev_reg[4]_i_3_n_6 ;
  wire \right_dev_reg[4]_i_3_n_7 ;
  wire \right_dev_reg[4]_i_9_n_0 ;
  wire \right_dev_reg[4]_i_9_n_1 ;
  wire \right_dev_reg[4]_i_9_n_2 ;
  wire \right_dev_reg[4]_i_9_n_3 ;
  wire \right_dev_reg[4]_i_9_n_4 ;
  wire \right_dev_reg[4]_i_9_n_5 ;
  wire \right_dev_reg[4]_i_9_n_6 ;
  wire \right_dev_reg[4]_i_9_n_7 ;
  wire \right_dev_reg[6]_i_13_n_0 ;
  wire \right_dev_reg[6]_i_13_n_1 ;
  wire \right_dev_reg[6]_i_13_n_2 ;
  wire \right_dev_reg[6]_i_13_n_3 ;
  wire \right_dev_reg[6]_i_22_n_0 ;
  wire \right_dev_reg[6]_i_22_n_1 ;
  wire \right_dev_reg[6]_i_22_n_2 ;
  wire \right_dev_reg[6]_i_22_n_3 ;
  wire \right_dev_reg[6]_i_2_n_0 ;
  wire \right_dev_reg[6]_i_2_n_1 ;
  wire \right_dev_reg[6]_i_2_n_2 ;
  wire \right_dev_reg[6]_i_2_n_3 ;
  wire \right_dev_reg[6]_i_2_n_4 ;
  wire \right_dev_reg[6]_i_31_n_0 ;
  wire \right_dev_reg[6]_i_31_n_1 ;
  wire \right_dev_reg[6]_i_31_n_2 ;
  wire \right_dev_reg[6]_i_31_n_3 ;
  wire \right_dev_reg[6]_i_31_n_4 ;
  wire \right_dev_reg[6]_i_31_n_5 ;
  wire \right_dev_reg[6]_i_31_n_6 ;
  wire \right_dev_reg[6]_i_31_n_7 ;
  wire \right_dev_reg[6]_i_32_n_0 ;
  wire \right_dev_reg[6]_i_32_n_1 ;
  wire \right_dev_reg[6]_i_32_n_2 ;
  wire \right_dev_reg[6]_i_32_n_3 ;
  wire \right_dev_reg[6]_i_3_n_0 ;
  wire \right_dev_reg[6]_i_3_n_1 ;
  wire \right_dev_reg[6]_i_3_n_2 ;
  wire \right_dev_reg[6]_i_3_n_3 ;
  wire \right_dev_reg[6]_i_40_n_0 ;
  wire \right_dev_reg[6]_i_40_n_1 ;
  wire \right_dev_reg[6]_i_40_n_2 ;
  wire \right_dev_reg[6]_i_40_n_3 ;
  wire \right_dev_reg[6]_i_49_n_0 ;
  wire \right_dev_reg[6]_i_49_n_1 ;
  wire \right_dev_reg[6]_i_49_n_2 ;
  wire \right_dev_reg[6]_i_49_n_3 ;
  wire \right_dev_reg[6]_i_49_n_4 ;
  wire \right_dev_reg[6]_i_49_n_5 ;
  wire \right_dev_reg[6]_i_49_n_6 ;
  wire \right_dev_reg[6]_i_49_n_7 ;
  wire \right_dev_reg[6]_i_4_n_0 ;
  wire \right_dev_reg[6]_i_4_n_1 ;
  wire \right_dev_reg[6]_i_4_n_2 ;
  wire \right_dev_reg[6]_i_4_n_3 ;
  wire \right_dev_reg[6]_i_54_n_0 ;
  wire \right_dev_reg[6]_i_54_n_1 ;
  wire \right_dev_reg[6]_i_54_n_2 ;
  wire \right_dev_reg[6]_i_54_n_3 ;
  wire \right_dev_reg[6]_i_63_n_0 ;
  wire \right_dev_reg[6]_i_63_n_2 ;
  wire \right_dev_reg[6]_i_63_n_3 ;
  wire \right_dev_reg[6]_i_63_n_5 ;
  wire \right_dev_reg[6]_i_63_n_6 ;
  wire \right_dev_reg[6]_i_63_n_7 ;
  wire \right_dev_reg[6]_i_71_n_0 ;
  wire \right_dev_reg[6]_i_71_n_1 ;
  wire \right_dev_reg[6]_i_71_n_2 ;
  wire \right_dev_reg[6]_i_71_n_3 ;
  wire \right_dev_reg[6]_i_71_n_4 ;
  wire \right_dev_reg[6]_i_71_n_5 ;
  wire \right_dev_reg[6]_i_71_n_6 ;
  wire \right_dev_reg[6]_i_71_n_7 ;
  wire \right_dev_reg[6]_i_83_n_0 ;
  wire \right_dev_reg[6]_i_83_n_1 ;
  wire \right_dev_reg[6]_i_83_n_2 ;
  wire \right_dev_reg[6]_i_83_n_3 ;
  wire \right_dev_reg[6]_i_83_n_4 ;
  wire \right_dev_reg[6]_i_83_n_5 ;
  wire \right_dev_reg[6]_i_83_n_6 ;
  wire \right_dev_reg[6]_i_83_n_7 ;
  wire \right_dev_reg[6]_i_85_n_0 ;
  wire \right_dev_reg[6]_i_85_n_1 ;
  wire \right_dev_reg[6]_i_85_n_2 ;
  wire \right_dev_reg[6]_i_85_n_3 ;
  wire \right_dev_reg[6]_i_85_n_4 ;
  wire right_region_i_10_n_0;
  wire right_region_i_11_n_0;
  wire right_region_i_12_n_0;
  wire right_region_i_1_n_0;
  wire right_region_i_2_n_0;
  wire right_region_i_3_n_0;
  wire right_region_i_4_n_0;
  wire right_region_i_5_n_0;
  wire right_region_i_6_n_0;
  wire right_region_i_7_n_0;
  wire right_region_i_8_n_0;
  wire right_region_i_9_n_0;
  wire [16:0]right_sum0;
  wire [0:0]right_sum3;
  wire \right_sum[0]_i_1_n_0 ;
  wire \right_sum[10]_i_1_n_0 ;
  wire \right_sum[11]_i_1_n_0 ;
  wire \right_sum[12]_i_1_n_0 ;
  wire \right_sum[13]_i_1_n_0 ;
  wire \right_sum[14]_i_1_n_0 ;
  wire \right_sum[15]_i_1_n_0 ;
  wire \right_sum[16]_i_1_n_0 ;
  wire \right_sum[17]_i_1_n_0 ;
  wire \right_sum[18]_i_1_n_0 ;
  wire \right_sum[19]_i_1_n_0 ;
  wire \right_sum[1]_i_1_n_0 ;
  wire \right_sum[20]_i_1_n_0 ;
  wire \right_sum[20]_i_3_n_0 ;
  wire \right_sum[20]_i_4_n_0 ;
  wire \right_sum[20]_i_5_n_0 ;
  wire \right_sum[20]_i_6_n_0 ;
  wire \right_sum[21]_i_1_n_0 ;
  wire \right_sum[22]_i_1_n_0 ;
  wire \right_sum[23]_i_1_n_0 ;
  wire \right_sum[24]_i_1_n_0 ;
  wire \right_sum[24]_i_3_n_0 ;
  wire \right_sum[24]_i_4_n_0 ;
  wire \right_sum[25]_i_1_n_0 ;
  wire \right_sum[26]_i_1_n_0 ;
  wire \right_sum[27]_i_1_n_0 ;
  wire \right_sum[28]_i_1_n_0 ;
  wire \right_sum[29]_i_1_n_0 ;
  wire \right_sum[2]_i_1_n_0 ;
  wire \right_sum[30]_i_1_n_0 ;
  wire \right_sum[31]_i_1_n_0 ;
  wire \right_sum[32]_i_1_n_0 ;
  wire \right_sum[33]_i_1_n_0 ;
  wire \right_sum[34]_i_1_n_0 ;
  wire \right_sum[35]_i_1_n_0 ;
  wire \right_sum[36]_i_1_n_0 ;
  wire \right_sum[37]_i_1_n_0 ;
  wire \right_sum[38]_i_1_n_0 ;
  wire \right_sum[38]_i_3_n_0 ;
  wire \right_sum[38]_i_4_n_0 ;
  wire \right_sum[38]_i_5_n_0 ;
  wire \right_sum[38]_i_6_n_0 ;
  wire \right_sum[39]_i_1_n_0 ;
  wire \right_sum[3]_i_1_n_0 ;
  wire \right_sum[3]_i_3_n_0 ;
  wire \right_sum[3]_i_4_n_0 ;
  wire \right_sum[3]_i_5_n_0 ;
  wire \right_sum[3]_i_6_n_0 ;
  wire \right_sum[40]_i_1_n_0 ;
  wire \right_sum[41]_i_1_n_0 ;
  wire \right_sum[42]_i_1_n_0 ;
  wire \right_sum[42]_i_3_n_0 ;
  wire \right_sum[43]_i_1_n_0 ;
  wire \right_sum[44]_i_1_n_0 ;
  wire \right_sum[45]_i_1_n_0 ;
  wire \right_sum[46]_i_1_n_0 ;
  wire \right_sum[47]_i_1_n_0 ;
  wire \right_sum[48]_i_1_n_0 ;
  wire \right_sum[49]_i_1_n_0 ;
  wire \right_sum[4]_i_1_n_0 ;
  wire \right_sum[50]_i_1_n_0 ;
  wire \right_sum[51]_i_1_n_0 ;
  wire \right_sum[51]_i_2_n_0 ;
  wire \right_sum[51]_i_3_n_0 ;
  wire \right_sum[51]_i_4_n_0 ;
  wire \right_sum[51]_i_6_n_0 ;
  wire \right_sum[5]_i_1_n_0 ;
  wire \right_sum[6]_i_1_n_0 ;
  wire \right_sum[7]_i_1_n_0 ;
  wire \right_sum[7]_i_3_n_0 ;
  wire \right_sum[8]_i_1_n_0 ;
  wire \right_sum[9]_i_1_n_0 ;
  wire \right_sum_reg[11]_i_2_n_0 ;
  wire \right_sum_reg[11]_i_2_n_1 ;
  wire \right_sum_reg[11]_i_2_n_2 ;
  wire \right_sum_reg[11]_i_2_n_3 ;
  wire \right_sum_reg[11]_i_2_n_4 ;
  wire \right_sum_reg[11]_i_2_n_5 ;
  wire \right_sum_reg[11]_i_2_n_6 ;
  wire \right_sum_reg[11]_i_2_n_7 ;
  wire \right_sum_reg[15]_i_2_n_0 ;
  wire \right_sum_reg[15]_i_2_n_1 ;
  wire \right_sum_reg[15]_i_2_n_2 ;
  wire \right_sum_reg[15]_i_2_n_3 ;
  wire \right_sum_reg[15]_i_2_n_4 ;
  wire \right_sum_reg[15]_i_2_n_5 ;
  wire \right_sum_reg[15]_i_2_n_6 ;
  wire \right_sum_reg[15]_i_2_n_7 ;
  wire \right_sum_reg[16]_i_2_n_7 ;
  wire \right_sum_reg[20]_i_2_n_0 ;
  wire \right_sum_reg[20]_i_2_n_1 ;
  wire \right_sum_reg[20]_i_2_n_2 ;
  wire \right_sum_reg[20]_i_2_n_3 ;
  wire \right_sum_reg[20]_i_2_n_4 ;
  wire \right_sum_reg[20]_i_2_n_5 ;
  wire \right_sum_reg[20]_i_2_n_6 ;
  wire \right_sum_reg[20]_i_2_n_7 ;
  wire \right_sum_reg[24]_i_2_n_0 ;
  wire \right_sum_reg[24]_i_2_n_1 ;
  wire \right_sum_reg[24]_i_2_n_2 ;
  wire \right_sum_reg[24]_i_2_n_3 ;
  wire \right_sum_reg[24]_i_2_n_4 ;
  wire \right_sum_reg[24]_i_2_n_5 ;
  wire \right_sum_reg[24]_i_2_n_6 ;
  wire \right_sum_reg[24]_i_2_n_7 ;
  wire \right_sum_reg[28]_i_2_n_0 ;
  wire \right_sum_reg[28]_i_2_n_1 ;
  wire \right_sum_reg[28]_i_2_n_2 ;
  wire \right_sum_reg[28]_i_2_n_3 ;
  wire \right_sum_reg[28]_i_2_n_4 ;
  wire \right_sum_reg[28]_i_2_n_5 ;
  wire \right_sum_reg[28]_i_2_n_6 ;
  wire \right_sum_reg[28]_i_2_n_7 ;
  wire \right_sum_reg[32]_i_2_n_0 ;
  wire \right_sum_reg[32]_i_2_n_1 ;
  wire \right_sum_reg[32]_i_2_n_2 ;
  wire \right_sum_reg[32]_i_2_n_3 ;
  wire \right_sum_reg[32]_i_2_n_4 ;
  wire \right_sum_reg[32]_i_2_n_5 ;
  wire \right_sum_reg[32]_i_2_n_6 ;
  wire \right_sum_reg[32]_i_2_n_7 ;
  wire \right_sum_reg[34]_i_2_n_3 ;
  wire \right_sum_reg[34]_i_2_n_6 ;
  wire \right_sum_reg[34]_i_2_n_7 ;
  wire \right_sum_reg[38]_i_2_n_0 ;
  wire \right_sum_reg[38]_i_2_n_1 ;
  wire \right_sum_reg[38]_i_2_n_2 ;
  wire \right_sum_reg[38]_i_2_n_3 ;
  wire \right_sum_reg[3]_i_2_n_0 ;
  wire \right_sum_reg[3]_i_2_n_1 ;
  wire \right_sum_reg[3]_i_2_n_2 ;
  wire \right_sum_reg[3]_i_2_n_3 ;
  wire \right_sum_reg[3]_i_2_n_4 ;
  wire \right_sum_reg[3]_i_2_n_5 ;
  wire \right_sum_reg[3]_i_2_n_6 ;
  wire \right_sum_reg[3]_i_2_n_7 ;
  wire \right_sum_reg[42]_i_2_n_0 ;
  wire \right_sum_reg[42]_i_2_n_1 ;
  wire \right_sum_reg[42]_i_2_n_2 ;
  wire \right_sum_reg[42]_i_2_n_3 ;
  wire \right_sum_reg[46]_i_2_n_0 ;
  wire \right_sum_reg[46]_i_2_n_1 ;
  wire \right_sum_reg[46]_i_2_n_2 ;
  wire \right_sum_reg[46]_i_2_n_3 ;
  wire \right_sum_reg[50]_i_2_n_0 ;
  wire \right_sum_reg[50]_i_2_n_1 ;
  wire \right_sum_reg[50]_i_2_n_2 ;
  wire \right_sum_reg[50]_i_2_n_3 ;
  wire \right_sum_reg[7]_i_2_n_0 ;
  wire \right_sum_reg[7]_i_2_n_1 ;
  wire \right_sum_reg[7]_i_2_n_2 ;
  wire \right_sum_reg[7]_i_2_n_3 ;
  wire \right_sum_reg[7]_i_2_n_4 ;
  wire \right_sum_reg[7]_i_2_n_5 ;
  wire \right_sum_reg[7]_i_2_n_6 ;
  wire \right_sum_reg[7]_i_2_n_7 ;
  wire \right_sum_reg_n_0_[0] ;
  wire \right_sum_reg_n_0_[10] ;
  wire \right_sum_reg_n_0_[11] ;
  wire \right_sum_reg_n_0_[12] ;
  wire \right_sum_reg_n_0_[13] ;
  wire \right_sum_reg_n_0_[14] ;
  wire \right_sum_reg_n_0_[15] ;
  wire \right_sum_reg_n_0_[16] ;
  wire \right_sum_reg_n_0_[17] ;
  wire \right_sum_reg_n_0_[18] ;
  wire \right_sum_reg_n_0_[19] ;
  wire \right_sum_reg_n_0_[1] ;
  wire \right_sum_reg_n_0_[20] ;
  wire \right_sum_reg_n_0_[21] ;
  wire \right_sum_reg_n_0_[22] ;
  wire \right_sum_reg_n_0_[23] ;
  wire \right_sum_reg_n_0_[24] ;
  wire \right_sum_reg_n_0_[25] ;
  wire \right_sum_reg_n_0_[26] ;
  wire \right_sum_reg_n_0_[27] ;
  wire \right_sum_reg_n_0_[28] ;
  wire \right_sum_reg_n_0_[29] ;
  wire \right_sum_reg_n_0_[2] ;
  wire \right_sum_reg_n_0_[30] ;
  wire \right_sum_reg_n_0_[31] ;
  wire \right_sum_reg_n_0_[32] ;
  wire \right_sum_reg_n_0_[33] ;
  wire \right_sum_reg_n_0_[34] ;
  wire \right_sum_reg_n_0_[35] ;
  wire \right_sum_reg_n_0_[36] ;
  wire \right_sum_reg_n_0_[37] ;
  wire \right_sum_reg_n_0_[38] ;
  wire \right_sum_reg_n_0_[39] ;
  wire \right_sum_reg_n_0_[3] ;
  wire \right_sum_reg_n_0_[40] ;
  wire \right_sum_reg_n_0_[41] ;
  wire \right_sum_reg_n_0_[42] ;
  wire \right_sum_reg_n_0_[43] ;
  wire \right_sum_reg_n_0_[44] ;
  wire \right_sum_reg_n_0_[45] ;
  wire \right_sum_reg_n_0_[46] ;
  wire \right_sum_reg_n_0_[47] ;
  wire \right_sum_reg_n_0_[48] ;
  wire \right_sum_reg_n_0_[49] ;
  wire \right_sum_reg_n_0_[4] ;
  wire \right_sum_reg_n_0_[50] ;
  wire \right_sum_reg_n_0_[51] ;
  wire \right_sum_reg_n_0_[5] ;
  wire \right_sum_reg_n_0_[6] ;
  wire \right_sum_reg_n_0_[7] ;
  wire \right_sum_reg_n_0_[8] ;
  wire \right_sum_reg_n_0_[9] ;
  wire right_wr_en;
  wire right_wr_en0;
  wire right_wr_en_i_2_n_0;
  wire right_wr_en_i_3_n_0;
  wire right_wr_en_i_4_n_0;
  wire rst_n;
  wire top_addr_rd;
  wire \top_addr_rd[0]_i_1_n_0 ;
  wire \top_addr_rd[10]_i_1_n_0 ;
  wire \top_addr_rd[11]_i_2_n_0 ;
  wire \top_addr_rd[1]_i_1_n_0 ;
  wire \top_addr_rd[2]_i_1_n_0 ;
  wire \top_addr_rd[3]_i_1_n_0 ;
  wire \top_addr_rd[4]_i_1_n_0 ;
  wire \top_addr_rd[4]_i_3_n_0 ;
  wire \top_addr_rd[4]_i_4_n_0 ;
  wire \top_addr_rd[4]_i_5_n_0 ;
  wire \top_addr_rd[4]_i_6_n_0 ;
  wire \top_addr_rd[5]_i_1_n_0 ;
  wire \top_addr_rd[6]_i_1_n_0 ;
  wire \top_addr_rd[7]_i_1_n_0 ;
  wire \top_addr_rd[8]_i_1_n_0 ;
  wire \top_addr_rd[9]_i_1_n_0 ;
  wire \top_addr_rd_reg[11]_i_3_n_2 ;
  wire \top_addr_rd_reg[11]_i_3_n_3 ;
  wire \top_addr_rd_reg[4]_i_2_n_0 ;
  wire \top_addr_rd_reg[4]_i_2_n_1 ;
  wire \top_addr_rd_reg[4]_i_2_n_2 ;
  wire \top_addr_rd_reg[4]_i_2_n_3 ;
  wire \top_addr_rd_reg[8]_i_2_n_0 ;
  wire \top_addr_rd_reg[8]_i_2_n_1 ;
  wire \top_addr_rd_reg[8]_i_2_n_2 ;
  wire \top_addr_rd_reg[8]_i_2_n_3 ;
  wire \top_addr_rd_reg_n_0_[0] ;
  wire \top_addr_rd_reg_n_0_[10] ;
  wire \top_addr_rd_reg_n_0_[11] ;
  wire \top_addr_rd_reg_n_0_[1] ;
  wire \top_addr_rd_reg_n_0_[2] ;
  wire \top_addr_rd_reg_n_0_[3] ;
  wire \top_addr_rd_reg_n_0_[4] ;
  wire \top_addr_rd_reg_n_0_[5] ;
  wire \top_addr_rd_reg_n_0_[6] ;
  wire \top_addr_rd_reg_n_0_[7] ;
  wire \top_addr_rd_reg_n_0_[8] ;
  wire \top_addr_rd_reg_n_0_[9] ;
  wire \top_addr_wr[0]_i_2_n_0 ;
  wire [11:0]top_addr_wr_reg;
  wire \top_addr_wr_reg[0]_i_1_n_0 ;
  wire \top_addr_wr_reg[0]_i_1_n_1 ;
  wire \top_addr_wr_reg[0]_i_1_n_2 ;
  wire \top_addr_wr_reg[0]_i_1_n_3 ;
  wire \top_addr_wr_reg[0]_i_1_n_4 ;
  wire \top_addr_wr_reg[0]_i_1_n_5 ;
  wire \top_addr_wr_reg[0]_i_1_n_6 ;
  wire \top_addr_wr_reg[0]_i_1_n_7 ;
  wire \top_addr_wr_reg[4]_i_1_n_0 ;
  wire \top_addr_wr_reg[4]_i_1_n_1 ;
  wire \top_addr_wr_reg[4]_i_1_n_2 ;
  wire \top_addr_wr_reg[4]_i_1_n_3 ;
  wire \top_addr_wr_reg[4]_i_1_n_4 ;
  wire \top_addr_wr_reg[4]_i_1_n_5 ;
  wire \top_addr_wr_reg[4]_i_1_n_6 ;
  wire \top_addr_wr_reg[4]_i_1_n_7 ;
  wire \top_addr_wr_reg[8]_i_1_n_1 ;
  wire \top_addr_wr_reg[8]_i_1_n_2 ;
  wire \top_addr_wr_reg[8]_i_1_n_3 ;
  wire \top_addr_wr_reg[8]_i_1_n_4 ;
  wire \top_addr_wr_reg[8]_i_1_n_5 ;
  wire \top_addr_wr_reg[8]_i_1_n_6 ;
  wire \top_addr_wr_reg[8]_i_1_n_7 ;
  wire [31:0]top_data;
  wire [31:0]top_data_reg;
  wire \top_data_reg[31]_i_2_n_0 ;
  wire \top_data_reg[31]_i_3_n_0 ;
  wire top_region_i_10_n_0;
  wire top_region_i_11_n_0;
  wire top_region_i_12_n_0;
  wire top_region_i_1_n_0;
  wire top_region_i_2_n_0;
  wire top_region_i_3_n_0;
  wire top_region_i_4_n_0;
  wire top_region_i_5_n_0;
  wire top_region_i_6_n_0;
  wire top_region_i_7_n_0;
  wire top_region_i_8_n_0;
  wire top_region_i_9_n_0;
  wire [31:0]top_sum;
  wire [10:0]top_sum0;
  wire \top_sum[13]_i_2_n_0 ;
  wire \top_sum[13]_i_3_n_0 ;
  wire \top_sum[13]_i_4_n_0 ;
  wire \top_sum[13]_i_5_n_0 ;
  wire \top_sum[17]_i_2_n_0 ;
  wire \top_sum[17]_i_3_n_0 ;
  wire \top_sum[24]_i_2_n_0 ;
  wire \top_sum[24]_i_3_n_0 ;
  wire \top_sum[24]_i_4_n_0 ;
  wire \top_sum[24]_i_5_n_0 ;
  wire \top_sum[28]_i_2_n_0 ;
  wire \top_sum[31]_i_1_n_0 ;
  wire \top_sum[3]_i_2_n_0 ;
  wire \top_sum[3]_i_3_n_0 ;
  wire \top_sum[3]_i_4_n_0 ;
  wire \top_sum[3]_i_5_n_0 ;
  wire \top_sum[7]_i_2_n_0 ;
  wire \top_sum_reg[13]_i_1_n_0 ;
  wire \top_sum_reg[13]_i_1_n_1 ;
  wire \top_sum_reg[13]_i_1_n_2 ;
  wire \top_sum_reg[13]_i_1_n_3 ;
  wire \top_sum_reg[13]_i_1_n_4 ;
  wire \top_sum_reg[13]_i_1_n_5 ;
  wire \top_sum_reg[13]_i_1_n_6 ;
  wire \top_sum_reg[13]_i_1_n_7 ;
  wire \top_sum_reg[17]_i_1_n_0 ;
  wire \top_sum_reg[17]_i_1_n_1 ;
  wire \top_sum_reg[17]_i_1_n_2 ;
  wire \top_sum_reg[17]_i_1_n_3 ;
  wire \top_sum_reg[17]_i_1_n_4 ;
  wire \top_sum_reg[17]_i_1_n_5 ;
  wire \top_sum_reg[17]_i_1_n_6 ;
  wire \top_sum_reg[17]_i_1_n_7 ;
  wire \top_sum_reg[20]_i_1_n_2 ;
  wire \top_sum_reg[20]_i_1_n_3 ;
  wire \top_sum_reg[20]_i_1_n_5 ;
  wire \top_sum_reg[20]_i_1_n_6 ;
  wire \top_sum_reg[20]_i_1_n_7 ;
  wire \top_sum_reg[24]_i_1_n_0 ;
  wire \top_sum_reg[24]_i_1_n_1 ;
  wire \top_sum_reg[24]_i_1_n_2 ;
  wire \top_sum_reg[24]_i_1_n_3 ;
  wire \top_sum_reg[28]_i_1_n_0 ;
  wire \top_sum_reg[28]_i_1_n_1 ;
  wire \top_sum_reg[28]_i_1_n_2 ;
  wire \top_sum_reg[28]_i_1_n_3 ;
  wire \top_sum_reg[31]_i_2_n_2 ;
  wire \top_sum_reg[31]_i_2_n_3 ;
  wire \top_sum_reg[3]_i_1_n_0 ;
  wire \top_sum_reg[3]_i_1_n_1 ;
  wire \top_sum_reg[3]_i_1_n_2 ;
  wire \top_sum_reg[3]_i_1_n_3 ;
  wire \top_sum_reg[3]_i_1_n_4 ;
  wire \top_sum_reg[3]_i_1_n_5 ;
  wire \top_sum_reg[3]_i_1_n_6 ;
  wire \top_sum_reg[3]_i_1_n_7 ;
  wire \top_sum_reg[7]_i_1_n_0 ;
  wire \top_sum_reg[7]_i_1_n_1 ;
  wire \top_sum_reg[7]_i_1_n_2 ;
  wire \top_sum_reg[7]_i_1_n_3 ;
  wire \top_sum_reg[7]_i_1_n_4 ;
  wire \top_sum_reg[7]_i_1_n_5 ;
  wire \top_sum_reg[7]_i_1_n_6 ;
  wire \top_sum_reg[7]_i_1_n_7 ;
  wire \top_sum_reg[9]_i_1_n_3 ;
  wire \top_sum_reg[9]_i_1_n_6 ;
  wire \top_sum_reg[9]_i_1_n_7 ;
  wire top_wr_en;
  wire top_wr_en0;
  wire top_wr_en_i_1_n_0;
  wire uart_data_en;
  wire vs;
  wire vs_reg;
  wire [3:3]\NLW_accum_data_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_accum_data_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_btn_addr_rd_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_btn_addr_rd_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_btn_addr_wr_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_btn_sum_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_btn_sum_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_btn_sum_reg[31]_i_13_CO_UNCONNECTED ;
  wire [3:3]\NLW_btn_sum_reg[31]_i_13_O_UNCONNECTED ;
  wire [2:0]\NLW_btn_sum_reg[31]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_btn_sum_reg[31]_i_16_CO_UNCONNECTED ;
  wire [3:2]\NLW_btn_sum_reg[31]_i_16_O_UNCONNECTED ;
  wire [3:2]\NLW_btn_sum_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_btn_sum_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_btn_sum_reg[31]_i_27_O_UNCONNECTED ;
  wire [3:2]\NLW_btn_sum_reg[31]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_btn_sum_reg[31]_i_3_O_UNCONNECTED ;
  wire [2:2]\NLW_btn_sum_reg[31]_i_39_CO_UNCONNECTED ;
  wire [3:3]\NLW_btn_sum_reg[31]_i_39_O_UNCONNECTED ;
  wire [2:0]\NLW_btn_sum_reg[31]_i_56_O_UNCONNECTED ;
  wire [3:1]\NLW_btn_sum_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_btn_sum_reg[9]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_h_cnt_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_led_counter_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:2]\NLW_left_addr_rd_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_left_addr_rd_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_left_addr_wr_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[13]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[13]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_left_dev_reg[13]_i_38_CO_UNCONNECTED ;
  wire [3:2]\NLW_left_dev_reg[13]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[13]_i_39_O_UNCONNECTED ;
  wire [3:2]\NLW_left_dev_reg[13]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_left_dev_reg[13]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[13]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_left_dev_reg[13]_i_70_O_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[2]_i_20_O_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[2]_i_3_O_UNCONNECTED ;
  wire [3:1]\NLW_left_dev_reg[2]_i_38_CO_UNCONNECTED ;
  wire [3:2]\NLW_left_dev_reg[2]_i_38_O_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[2]_i_39_O_UNCONNECTED ;
  wire [3:2]\NLW_left_dev_reg[2]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_left_dev_reg[2]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[2]_i_5_O_UNCONNECTED ;
  wire [0:0]\NLW_left_dev_reg[2]_i_70_O_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[7]_i_10_O_UNCONNECTED ;
  wire [3:1]\NLW_left_dev_reg[7]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[7]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_left_dev_reg[7]_i_3_CO_UNCONNECTED ;
  wire [3:2]\NLW_left_dev_reg[7]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[7]_i_32_O_UNCONNECTED ;
  wire [0:0]\NLW_left_dev_reg[7]_i_41_O_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[7]_i_5_O_UNCONNECTED ;
  wire [3:1]\NLW_left_dev_reg[7]_i_50_CO_UNCONNECTED ;
  wire [3:2]\NLW_left_dev_reg[7]_i_50_O_UNCONNECTED ;
  wire [3:0]\NLW_left_dev_reg[7]_i_57_O_UNCONNECTED ;
  wire [0:0]\NLW_left_dev_reg[7]_i_81_O_UNCONNECTED ;
  wire [3:1]\NLW_left_dev_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:2]\NLW_left_dev_reg[7]_i_9_O_UNCONNECTED ;
  wire [0:0]\NLW_left_dev_reg[7]_i_96_O_UNCONNECTED ;
  wire [31:16]NLW_left_region_douta_UNCONNECTED;
  wire [3:0]\NLW_left_sum_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_left_sum_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_left_sum_reg[34]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_left_sum_reg[34]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_left_sum_reg[51]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_left_sum_reg[51]_i_5_O_UNCONNECTED ;
  wire [2:0]NLW_left_wr_en_reg_i_15_O_UNCONNECTED;
  wire [3:0]NLW_left_wr_en_reg_i_16_CO_UNCONNECTED;
  wire [3:1]NLW_left_wr_en_reg_i_16_O_UNCONNECTED;
  wire [3:0]NLW_left_wr_en_reg_i_21_O_UNCONNECTED;
  wire [3:0]NLW_left_wr_en_reg_i_46_CO_UNCONNECTED;
  wire [3:1]NLW_left_wr_en_reg_i_46_O_UNCONNECTED;
  wire [3:2]NLW_left_wr_en_reg_i_6_CO_UNCONNECTED;
  wire [3:3]NLW_left_wr_en_reg_i_6_O_UNCONNECTED;
  wire [3:3]\NLW_pixel_cnt_reg[8]_i_1_CO_UNCONNECTED ;
  wire NLW_rgb_out_data_full_UNCONNECTED;
  wire [3:2]\NLW_right_addr_rd_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_right_addr_rd_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_right_addr_wr_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[10]_i_14_CO_UNCONNECTED ;
  wire [3:1]\NLW_right_dev_reg[10]_i_14_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[10]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_right_dev_reg[10]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[12]_i_13_O_UNCONNECTED ;
  wire [1:0]\NLW_right_dev_reg[12]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[12]_i_20_O_UNCONNECTED ;
  wire [3:3]\NLW_right_dev_reg[12]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[12]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[12]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[12]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[12]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[12]_i_51_O_UNCONNECTED ;
  wire [3:1]\NLW_right_dev_reg[12]_i_60_CO_UNCONNECTED ;
  wire [3:2]\NLW_right_dev_reg[12]_i_60_O_UNCONNECTED ;
  wire [2:0]\NLW_right_dev_reg[12]_i_81_O_UNCONNECTED ;
  wire [3:1]\NLW_right_dev_reg[15]_i_11_CO_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[15]_i_11_O_UNCONNECTED ;
  wire [3:2]\NLW_right_dev_reg[15]_i_4_CO_UNCONNECTED ;
  wire [3:3]\NLW_right_dev_reg[15]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[1]_i_13_O_UNCONNECTED ;
  wire [1:0]\NLW_right_dev_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[1]_i_20_O_UNCONNECTED ;
  wire [3:3]\NLW_right_dev_reg[1]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[1]_i_30_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[1]_i_37_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[1]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[1]_i_51_O_UNCONNECTED ;
  wire [3:1]\NLW_right_dev_reg[1]_i_60_CO_UNCONNECTED ;
  wire [3:2]\NLW_right_dev_reg[1]_i_60_O_UNCONNECTED ;
  wire [2:0]\NLW_right_dev_reg[1]_i_81_O_UNCONNECTED ;
  wire [3:1]\NLW_right_dev_reg[4]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[4]_i_10_O_UNCONNECTED ;
  wire [3:2]\NLW_right_dev_reg[4]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_right_dev_reg[4]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[6]_i_13_O_UNCONNECTED ;
  wire [2:0]\NLW_right_dev_reg[6]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[6]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[6]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[6]_i_32_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[6]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[6]_i_40_O_UNCONNECTED ;
  wire [3:0]\NLW_right_dev_reg[6]_i_54_O_UNCONNECTED ;
  wire [2:2]\NLW_right_dev_reg[6]_i_63_CO_UNCONNECTED ;
  wire [3:3]\NLW_right_dev_reg[6]_i_63_O_UNCONNECTED ;
  wire [2:0]\NLW_right_dev_reg[6]_i_85_O_UNCONNECTED ;
  wire [31:16]NLW_right_region_douta_UNCONNECTED;
  wire [3:0]\NLW_right_sum_reg[16]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_right_sum_reg[16]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_right_sum_reg[34]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_right_sum_reg[34]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_right_sum_reg[51]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_right_sum_reg[51]_i_5_O_UNCONNECTED ;
  wire [3:2]\NLW_top_addr_rd_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_top_addr_rd_reg[11]_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_top_addr_wr_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_top_sum_reg[20]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_top_sum_reg[20]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_top_sum_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_top_sum_reg[31]_i_2_O_UNCONNECTED ;
  wire [3:1]\NLW_top_sum_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_top_sum_reg[9]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h4404000444044404)) 
    \FSM_sequential_cur_state[0]_i_1 
       (.I0(cur_state[2]),
        .I1(reset),
        .I2(\FSM_sequential_cur_state[0]_i_2_n_0 ),
        .I3(cur_state[0]),
        .I4(\FSM_sequential_cur_state[0]_i_3_n_0 ),
        .I5(\FSM_sequential_cur_state[0]_i_4_n_0 ),
        .O(\FSM_sequential_cur_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFE00FEFFFEFF)) 
    \FSM_sequential_cur_state[0]_i_2 
       (.I0(\FSM_sequential_cur_state[0]_i_5_n_0 ),
        .I1(\FSM_sequential_cur_state[0]_i_6_n_0 ),
        .I2(\FSM_sequential_cur_state[0]_i_7_n_0 ),
        .I3(cur_state[1]),
        .I4(read_start_reg__0),
        .I5(read_start_reg_n_0),
        .O(\FSM_sequential_cur_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFFFFFEFEFEFE)) 
    \FSM_sequential_cur_state[0]_i_3 
       (.I0(\led_counter_reg_n_0_[6] ),
        .I1(\led_counter_reg_n_0_[7] ),
        .I2(\led_counter_reg_n_0_[5] ),
        .I3(\led_counter_reg_n_0_[2] ),
        .I4(\led_counter_reg_n_0_[0] ),
        .I5(\led_counter_reg_n_0_[1] ),
        .O(\FSM_sequential_cur_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000F00000310000)) 
    \FSM_sequential_cur_state[0]_i_4 
       (.I0(\led_counter_reg_n_0_[0] ),
        .I1(\led_counter_reg_n_0_[2] ),
        .I2(\led_counter_reg_n_0_[1] ),
        .I3(\led_counter_reg_n_0_[4] ),
        .I4(cur_state[1]),
        .I5(\led_counter_reg_n_0_[3] ),
        .O(\FSM_sequential_cur_state[0]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_cur_state[0]_i_5 
       (.I0(\left_addr_rd_reg_n_0_[5] ),
        .I1(\left_addr_rd_reg_n_0_[4] ),
        .I2(\left_addr_rd_reg_n_0_[7] ),
        .I3(\left_addr_rd_reg_n_0_[6] ),
        .O(\FSM_sequential_cur_state[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_cur_state[0]_i_6 
       (.I0(\left_addr_rd_reg_n_0_[0] ),
        .I1(\left_addr_rd_reg_n_0_[1] ),
        .I2(\left_addr_rd_reg_n_0_[3] ),
        .I3(\left_addr_rd_reg_n_0_[2] ),
        .O(\FSM_sequential_cur_state[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_cur_state[0]_i_7 
       (.I0(\left_addr_rd_reg_n_0_[10] ),
        .I1(\left_addr_rd_reg_n_0_[11] ),
        .I2(\left_addr_rd_reg_n_0_[9] ),
        .I3(\left_addr_rd_reg_n_0_[8] ),
        .O(\FSM_sequential_cur_state[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h80888888AAAAAAAA)) 
    \FSM_sequential_cur_state[1]_i_1 
       (.I0(\FSM_sequential_cur_state[1]_i_2_n_0 ),
        .I1(cur_state[1]),
        .I2(\led_counter_reg_n_0_[4] ),
        .I3(cur_state[0]),
        .I4(\FSM_sequential_cur_state[2]_i_2_n_0 ),
        .I5(\FSM_sequential_cur_state[1]_i_3_n_0 ),
        .O(\FSM_sequential_cur_state[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_cur_state[1]_i_2 
       (.I0(reset),
        .I1(cur_state[2]),
        .O(\FSM_sequential_cur_state[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \FSM_sequential_cur_state[1]_i_3 
       (.I0(\FSM_sequential_cur_state[2]_i_7_n_0 ),
        .I1(\led_counter_reg_n_0_[0] ),
        .I2(\led_counter_reg_n_0_[2] ),
        .I3(cur_state[0]),
        .I4(\FSM_sequential_cur_state[1]_i_4_n_0 ),
        .O(\FSM_sequential_cur_state[1]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \FSM_sequential_cur_state[1]_i_4 
       (.I0(\led_counter_reg_n_0_[4] ),
        .I1(\led_counter_reg_n_0_[1] ),
        .I2(\led_counter_reg_n_0_[3] ),
        .O(\FSM_sequential_cur_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF800000)) 
    \FSM_sequential_cur_state[2]_i_1 
       (.I0(\FSM_sequential_cur_state[2]_i_2_n_0 ),
        .I1(\FSM_sequential_cur_state[2]_i_3_n_0 ),
        .I2(\FSM_sequential_cur_state[2]_i_4_n_0 ),
        .I3(\FSM_sequential_cur_state[2]_i_5_n_0 ),
        .I4(reset),
        .I5(\FSM_sequential_cur_state[2]_i_6_n_0 ),
        .O(\FSM_sequential_cur_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \FSM_sequential_cur_state[2]_i_2 
       (.I0(\FSM_sequential_cur_state[2]_i_7_n_0 ),
        .I1(\led_counter_reg_n_0_[2] ),
        .I2(\led_counter_reg_n_0_[0] ),
        .I3(\led_counter_reg_n_0_[1] ),
        .I4(\led_counter_reg_n_0_[3] ),
        .O(\FSM_sequential_cur_state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_cur_state[2]_i_3 
       (.I0(cur_state[1]),
        .I1(\led_counter_reg_n_0_[4] ),
        .O(\FSM_sequential_cur_state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_cur_state[2]_i_4 
       (.I0(cur_state[0]),
        .I1(cur_state[2]),
        .O(\FSM_sequential_cur_state[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h10)) 
    \FSM_sequential_cur_state[2]_i_5 
       (.I0(cur_state[0]),
        .I1(cur_state[1]),
        .I2(cur_state[2]),
        .O(\FSM_sequential_cur_state[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_cur_state[2]_i_6 
       (.I0(\FSM_sequential_cur_state[2]_i_8_n_0 ),
        .I1(\right_addr_rd_reg_n_0_[1] ),
        .I2(cur_state[0]),
        .I3(\right_addr_rd_reg_n_0_[3] ),
        .I4(\right_addr_rd_reg_n_0_[2] ),
        .I5(\FSM_sequential_cur_state[2]_i_9_n_0 ),
        .O(\FSM_sequential_cur_state[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \FSM_sequential_cur_state[2]_i_7 
       (.I0(\led_counter_reg_n_0_[5] ),
        .I1(\led_counter_reg_n_0_[7] ),
        .I2(\led_counter_reg_n_0_[6] ),
        .O(\FSM_sequential_cur_state[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_sequential_cur_state[2]_i_8 
       (.I0(\right_addr_rd_reg_n_0_[5] ),
        .I1(\right_addr_rd_reg_n_0_[10] ),
        .I2(\right_addr_rd_reg_n_0_[7] ),
        .I3(\right_addr_rd_reg_n_0_[6] ),
        .O(\FSM_sequential_cur_state[2]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hFFFDFFFF)) 
    \FSM_sequential_cur_state[2]_i_9 
       (.I0(\right_addr_rd_reg_n_0_[4] ),
        .I1(\right_addr_rd_reg_n_0_[8] ),
        .I2(\right_addr_rd_reg_n_0_[9] ),
        .I3(\right_addr_rd_reg_n_0_[11] ),
        .I4(\right_addr_rd_reg_n_0_[0] ),
        .O(\FSM_sequential_cur_state[2]_i_9_n_0 ));
  (* FSM_ENCODED_STATES = "R0:001,R1:010,R2:011,R3:100,IDLE:000" *) 
  FDCE \FSM_sequential_cur_state_reg[0] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\FSM_sequential_cur_state[0]_i_1_n_0 ),
        .Q(cur_state[0]));
  (* FSM_ENCODED_STATES = "R0:001,R1:010,R2:011,R3:100,IDLE:000" *) 
  FDCE \FSM_sequential_cur_state_reg[1] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\FSM_sequential_cur_state[1]_i_1_n_0 ),
        .Q(cur_state[1]));
  (* FSM_ENCODED_STATES = "R0:001,R1:010,R2:011,R3:100,IDLE:000" *) 
  FDCE \FSM_sequential_cur_state_reg[2] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\FSM_sequential_cur_state[2]_i_1_n_0 ),
        .Q(cur_state[2]));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[0]_i_1 
       (.I0(\accum_data_reg[3]_i_2_n_7 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[3]_i_3_n_7 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[10]_i_1 
       (.I0(\accum_data_reg[11]_i_2_n_5 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[11]_i_3_n_5 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[11]_i_1 
       (.I0(\accum_data_reg[11]_i_2_n_4 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[11]_i_3_n_4 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[11]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[11]_i_4 
       (.I0(\accum_data_reg_n_0_[9] ),
        .I1(btn_data[9]),
        .O(\accum_data[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[11]_i_5 
       (.I0(\accum_data_reg_n_0_[8] ),
        .I1(btn_data[8]),
        .O(\accum_data[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[11]_i_6 
       (.I0(\accum_data_reg_n_0_[9] ),
        .I1(top_data[9]),
        .O(\accum_data[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[11]_i_7 
       (.I0(\accum_data_reg_n_0_[8] ),
        .I1(top_data[8]),
        .O(\accum_data[11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[12]_i_1 
       (.I0(\accum_data_reg[15]_i_2_n_7 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[15]_i_3_n_7 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[13]_i_1 
       (.I0(\accum_data_reg[15]_i_2_n_6 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[15]_i_3_n_6 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[14]_i_1 
       (.I0(\accum_data_reg[15]_i_2_n_5 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[15]_i_3_n_5 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[15]_i_1 
       (.I0(\accum_data_reg[15]_i_2_n_4 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[15]_i_3_n_4 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[1]_i_1 
       (.I0(\accum_data_reg[3]_i_2_n_6 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[3]_i_3_n_6 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[2]_i_1 
       (.I0(\accum_data_reg[3]_i_2_n_5 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[3]_i_3_n_5 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[3]_i_1 
       (.I0(\accum_data_reg[3]_i_2_n_4 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[3]_i_3_n_4 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[3]_i_10 
       (.I0(\accum_data_reg_n_0_[1] ),
        .I1(top_data[1]),
        .O(\accum_data[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[3]_i_11 
       (.I0(\accum_data_reg_n_0_[0] ),
        .I1(top_data[0]),
        .O(\accum_data[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[3]_i_4 
       (.I0(\accum_data_reg_n_0_[3] ),
        .I1(btn_data[3]),
        .O(\accum_data[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[3]_i_5 
       (.I0(\accum_data_reg_n_0_[2] ),
        .I1(btn_data[2]),
        .O(\accum_data[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[3]_i_6 
       (.I0(\accum_data_reg_n_0_[1] ),
        .I1(btn_data[1]),
        .O(\accum_data[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[3]_i_7 
       (.I0(\accum_data_reg_n_0_[0] ),
        .I1(btn_data[0]),
        .O(\accum_data[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[3]_i_8 
       (.I0(\accum_data_reg_n_0_[3] ),
        .I1(top_data[3]),
        .O(\accum_data[3]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[3]_i_9 
       (.I0(\accum_data_reg_n_0_[2] ),
        .I1(top_data[2]),
        .O(\accum_data[3]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[4]_i_1 
       (.I0(\accum_data_reg[7]_i_2_n_7 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[7]_i_3_n_7 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[5]_i_1 
       (.I0(\accum_data_reg[7]_i_2_n_6 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[7]_i_3_n_6 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[6]_i_1 
       (.I0(\accum_data_reg[7]_i_2_n_5 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[7]_i_3_n_5 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[7]_i_1 
       (.I0(\accum_data_reg[7]_i_2_n_4 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[7]_i_3_n_4 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[7]_i_10 
       (.I0(\accum_data_reg_n_0_[5] ),
        .I1(top_data[5]),
        .O(\accum_data[7]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[7]_i_11 
       (.I0(\accum_data_reg_n_0_[4] ),
        .I1(top_data[4]),
        .O(\accum_data[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[7]_i_4 
       (.I0(\accum_data_reg_n_0_[7] ),
        .I1(btn_data[7]),
        .O(\accum_data[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[7]_i_5 
       (.I0(\accum_data_reg_n_0_[6] ),
        .I1(btn_data[6]),
        .O(\accum_data[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[7]_i_6 
       (.I0(\accum_data_reg_n_0_[5] ),
        .I1(btn_data[5]),
        .O(\accum_data[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[7]_i_7 
       (.I0(\accum_data_reg_n_0_[4] ),
        .I1(btn_data[4]),
        .O(\accum_data[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[7]_i_8 
       (.I0(\accum_data_reg_n_0_[7] ),
        .I1(top_data[7]),
        .O(\accum_data[7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \accum_data[7]_i_9 
       (.I0(\accum_data_reg_n_0_[6] ),
        .I1(top_data[6]),
        .O(\accum_data[7]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[8]_i_1 
       (.I0(\accum_data_reg[11]_i_2_n_7 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[11]_i_3_n_7 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \accum_data[9]_i_1 
       (.I0(\accum_data_reg[11]_i_2_n_6 ),
        .I1(cur_state[1]),
        .I2(\accum_data_reg[11]_i_3_n_6 ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\accum_data[9]_i_1_n_0 ));
  FDCE \accum_data_reg[0] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[0]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[0] ));
  FDCE \accum_data_reg[10] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[10]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[10] ));
  FDCE \accum_data_reg[11] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[11]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[11] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \accum_data_reg[11]_i_2 
       (.CI(\accum_data_reg[7]_i_2_n_0 ),
        .CO({\accum_data_reg[11]_i_2_n_0 ,\accum_data_reg[11]_i_2_n_1 ,\accum_data_reg[11]_i_2_n_2 ,\accum_data_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\accum_data_reg_n_0_[9] ,\accum_data_reg_n_0_[8] }),
        .O({\accum_data_reg[11]_i_2_n_4 ,\accum_data_reg[11]_i_2_n_5 ,\accum_data_reg[11]_i_2_n_6 ,\accum_data_reg[11]_i_2_n_7 }),
        .S({\accum_data_reg_n_0_[11] ,\accum_data_reg_n_0_[10] ,\accum_data[11]_i_4_n_0 ,\accum_data[11]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \accum_data_reg[11]_i_3 
       (.CI(\accum_data_reg[7]_i_3_n_0 ),
        .CO({\accum_data_reg[11]_i_3_n_0 ,\accum_data_reg[11]_i_3_n_1 ,\accum_data_reg[11]_i_3_n_2 ,\accum_data_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\accum_data_reg_n_0_[9] ,\accum_data_reg_n_0_[8] }),
        .O({\accum_data_reg[11]_i_3_n_4 ,\accum_data_reg[11]_i_3_n_5 ,\accum_data_reg[11]_i_3_n_6 ,\accum_data_reg[11]_i_3_n_7 }),
        .S({\accum_data_reg_n_0_[11] ,\accum_data_reg_n_0_[10] ,\accum_data[11]_i_6_n_0 ,\accum_data[11]_i_7_n_0 }));
  FDCE \accum_data_reg[12] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[12]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[12] ));
  FDCE \accum_data_reg[13] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[13]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[13] ));
  FDCE \accum_data_reg[14] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[14]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[14] ));
  FDCE \accum_data_reg[15] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[15]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[15] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \accum_data_reg[15]_i_2 
       (.CI(\accum_data_reg[11]_i_2_n_0 ),
        .CO({\NLW_accum_data_reg[15]_i_2_CO_UNCONNECTED [3],\accum_data_reg[15]_i_2_n_1 ,\accum_data_reg[15]_i_2_n_2 ,\accum_data_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\accum_data_reg[15]_i_2_n_4 ,\accum_data_reg[15]_i_2_n_5 ,\accum_data_reg[15]_i_2_n_6 ,\accum_data_reg[15]_i_2_n_7 }),
        .S({\accum_data_reg_n_0_[15] ,\accum_data_reg_n_0_[14] ,\accum_data_reg_n_0_[13] ,\accum_data_reg_n_0_[12] }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \accum_data_reg[15]_i_3 
       (.CI(\accum_data_reg[11]_i_3_n_0 ),
        .CO({\NLW_accum_data_reg[15]_i_3_CO_UNCONNECTED [3],\accum_data_reg[15]_i_3_n_1 ,\accum_data_reg[15]_i_3_n_2 ,\accum_data_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\accum_data_reg[15]_i_3_n_4 ,\accum_data_reg[15]_i_3_n_5 ,\accum_data_reg[15]_i_3_n_6 ,\accum_data_reg[15]_i_3_n_7 }),
        .S({\accum_data_reg_n_0_[15] ,\accum_data_reg_n_0_[14] ,\accum_data_reg_n_0_[13] ,\accum_data_reg_n_0_[12] }));
  FDCE \accum_data_reg[1] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[1]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[1] ));
  FDCE \accum_data_reg[2] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[2]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[2] ));
  FDCE \accum_data_reg[3] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[3]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[3] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \accum_data_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\accum_data_reg[3]_i_2_n_0 ,\accum_data_reg[3]_i_2_n_1 ,\accum_data_reg[3]_i_2_n_2 ,\accum_data_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_data_reg_n_0_[3] ,\accum_data_reg_n_0_[2] ,\accum_data_reg_n_0_[1] ,\accum_data_reg_n_0_[0] }),
        .O({\accum_data_reg[3]_i_2_n_4 ,\accum_data_reg[3]_i_2_n_5 ,\accum_data_reg[3]_i_2_n_6 ,\accum_data_reg[3]_i_2_n_7 }),
        .S({\accum_data[3]_i_4_n_0 ,\accum_data[3]_i_5_n_0 ,\accum_data[3]_i_6_n_0 ,\accum_data[3]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \accum_data_reg[3]_i_3 
       (.CI(1'b0),
        .CO({\accum_data_reg[3]_i_3_n_0 ,\accum_data_reg[3]_i_3_n_1 ,\accum_data_reg[3]_i_3_n_2 ,\accum_data_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_data_reg_n_0_[3] ,\accum_data_reg_n_0_[2] ,\accum_data_reg_n_0_[1] ,\accum_data_reg_n_0_[0] }),
        .O({\accum_data_reg[3]_i_3_n_4 ,\accum_data_reg[3]_i_3_n_5 ,\accum_data_reg[3]_i_3_n_6 ,\accum_data_reg[3]_i_3_n_7 }),
        .S({\accum_data[3]_i_8_n_0 ,\accum_data[3]_i_9_n_0 ,\accum_data[3]_i_10_n_0 ,\accum_data[3]_i_11_n_0 }));
  FDCE \accum_data_reg[4] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[4]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[4] ));
  FDCE \accum_data_reg[5] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[5]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[5] ));
  FDCE \accum_data_reg[6] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[6]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[6] ));
  FDCE \accum_data_reg[7] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[7]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[7] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \accum_data_reg[7]_i_2 
       (.CI(\accum_data_reg[3]_i_2_n_0 ),
        .CO({\accum_data_reg[7]_i_2_n_0 ,\accum_data_reg[7]_i_2_n_1 ,\accum_data_reg[7]_i_2_n_2 ,\accum_data_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_data_reg_n_0_[7] ,\accum_data_reg_n_0_[6] ,\accum_data_reg_n_0_[5] ,\accum_data_reg_n_0_[4] }),
        .O({\accum_data_reg[7]_i_2_n_4 ,\accum_data_reg[7]_i_2_n_5 ,\accum_data_reg[7]_i_2_n_6 ,\accum_data_reg[7]_i_2_n_7 }),
        .S({\accum_data[7]_i_4_n_0 ,\accum_data[7]_i_5_n_0 ,\accum_data[7]_i_6_n_0 ,\accum_data[7]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \accum_data_reg[7]_i_3 
       (.CI(\accum_data_reg[3]_i_3_n_0 ),
        .CO({\accum_data_reg[7]_i_3_n_0 ,\accum_data_reg[7]_i_3_n_1 ,\accum_data_reg[7]_i_3_n_2 ,\accum_data_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\accum_data_reg_n_0_[7] ,\accum_data_reg_n_0_[6] ,\accum_data_reg_n_0_[5] ,\accum_data_reg_n_0_[4] }),
        .O({\accum_data_reg[7]_i_3_n_4 ,\accum_data_reg[7]_i_3_n_5 ,\accum_data_reg[7]_i_3_n_6 ,\accum_data_reg[7]_i_3_n_7 }),
        .S({\accum_data[7]_i_8_n_0 ,\accum_data[7]_i_9_n_0 ,\accum_data[7]_i_10_n_0 ,\accum_data[7]_i_11_n_0 }));
  FDCE \accum_data_reg[8] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[8]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[8] ));
  FDCE \accum_data_reg[9] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\accum_data[9]_i_1_n_0 ),
        .Q(\accum_data_reg_n_0_[9] ));
  LUT5 #(
    .INIT(32'h44040004)) 
    \btn_addr_rd[0]_i_1 
       (.I0(cur_state[2]),
        .I1(cur_state[0]),
        .I2(\btn_addr_rd_reg_n_0_[0] ),
        .I3(\led_counter[7]_i_3_n_0 ),
        .I4(\led_counter_reg_n_0_[0] ),
        .O(\btn_addr_rd[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \btn_addr_rd[10]_i_1 
       (.I0(\btn_addr_rd_reg[11]_i_3_n_6 ),
        .I1(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\btn_addr_rd[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0705)) 
    \btn_addr_rd[11]_i_1 
       (.I0(cur_state[0]),
        .I1(cur_state[2]),
        .I2(cur_state[1]),
        .I3(\h_pixel_counter[7]_i_3_n_0 ),
        .O(btn_addr_rd));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \btn_addr_rd[11]_i_2 
       (.I0(\btn_addr_rd_reg[11]_i_3_n_5 ),
        .I1(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\btn_addr_rd[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \btn_addr_rd[1]_i_1 
       (.I0(\btn_addr_rd_reg[4]_i_2_n_7 ),
        .I1(\led_counter[7]_i_3_n_0 ),
        .I2(\led_counter_reg_n_0_[1] ),
        .I3(cur_state[2]),
        .I4(cur_state[0]),
        .O(\btn_addr_rd[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \btn_addr_rd[2]_i_1 
       (.I0(\btn_addr_rd_reg[4]_i_2_n_6 ),
        .I1(\led_counter[7]_i_3_n_0 ),
        .I2(\led_counter_reg_n_0_[2] ),
        .I3(cur_state[2]),
        .I4(cur_state[0]),
        .O(\btn_addr_rd[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \btn_addr_rd[3]_i_1 
       (.I0(\btn_addr_rd_reg[4]_i_2_n_5 ),
        .I1(\led_counter[7]_i_3_n_0 ),
        .I2(\led_counter_reg_n_0_[3] ),
        .I3(cur_state[2]),
        .I4(cur_state[0]),
        .O(\btn_addr_rd[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00E20000)) 
    \btn_addr_rd[4]_i_1 
       (.I0(\btn_addr_rd_reg[4]_i_2_n_4 ),
        .I1(\led_counter[7]_i_3_n_0 ),
        .I2(\led_counter_reg_n_0_[4] ),
        .I3(cur_state[2]),
        .I4(cur_state[0]),
        .O(\btn_addr_rd[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \btn_addr_rd[4]_i_3 
       (.I0(\btn_addr_rd_reg_n_0_[4] ),
        .O(\btn_addr_rd[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \btn_addr_rd[4]_i_4 
       (.I0(\btn_addr_rd_reg_n_0_[3] ),
        .O(\btn_addr_rd[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \btn_addr_rd[4]_i_5 
       (.I0(\btn_addr_rd_reg_n_0_[2] ),
        .O(\btn_addr_rd[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \btn_addr_rd[4]_i_6 
       (.I0(\btn_addr_rd_reg_n_0_[1] ),
        .O(\btn_addr_rd[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \btn_addr_rd[5]_i_1 
       (.I0(\led_counter_reg_n_0_[5] ),
        .I1(\led_counter[7]_i_3_n_0 ),
        .I2(cur_state[2]),
        .I3(cur_state[0]),
        .I4(\btn_addr_rd_reg[8]_i_2_n_7 ),
        .O(\btn_addr_rd[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \btn_addr_rd[6]_i_1 
       (.I0(\led_counter_reg_n_0_[6] ),
        .I1(\led_counter[7]_i_3_n_0 ),
        .I2(cur_state[2]),
        .I3(cur_state[0]),
        .I4(\btn_addr_rd_reg[8]_i_2_n_6 ),
        .O(\btn_addr_rd[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h0B000800)) 
    \btn_addr_rd[7]_i_1 
       (.I0(\led_counter_reg_n_0_[7] ),
        .I1(\led_counter[7]_i_3_n_0 ),
        .I2(cur_state[2]),
        .I3(cur_state[0]),
        .I4(\btn_addr_rd_reg[8]_i_2_n_5 ),
        .O(\btn_addr_rd[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \btn_addr_rd[8]_i_1 
       (.I0(\btn_addr_rd_reg[8]_i_2_n_4 ),
        .I1(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\btn_addr_rd[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \btn_addr_rd[9]_i_1 
       (.I0(\btn_addr_rd_reg[11]_i_3_n_7 ),
        .I1(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\btn_addr_rd[9]_i_1_n_0 ));
  FDCE \btn_addr_rd_reg[0] 
       (.C(pclk),
        .CE(btn_addr_rd),
        .CLR(rst_n),
        .D(\btn_addr_rd[0]_i_1_n_0 ),
        .Q(\btn_addr_rd_reg_n_0_[0] ));
  FDCE \btn_addr_rd_reg[10] 
       (.C(pclk),
        .CE(btn_addr_rd),
        .CLR(rst_n),
        .D(\btn_addr_rd[10]_i_1_n_0 ),
        .Q(\btn_addr_rd_reg_n_0_[10] ));
  FDCE \btn_addr_rd_reg[11] 
       (.C(pclk),
        .CE(btn_addr_rd),
        .CLR(rst_n),
        .D(\btn_addr_rd[11]_i_2_n_0 ),
        .Q(\btn_addr_rd_reg_n_0_[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_addr_rd_reg[11]_i_3 
       (.CI(\btn_addr_rd_reg[8]_i_2_n_0 ),
        .CO({\NLW_btn_addr_rd_reg[11]_i_3_CO_UNCONNECTED [3:2],\btn_addr_rd_reg[11]_i_3_n_2 ,\btn_addr_rd_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_btn_addr_rd_reg[11]_i_3_O_UNCONNECTED [3],\btn_addr_rd_reg[11]_i_3_n_5 ,\btn_addr_rd_reg[11]_i_3_n_6 ,\btn_addr_rd_reg[11]_i_3_n_7 }),
        .S({1'b0,\btn_addr_rd_reg_n_0_[11] ,\btn_addr_rd_reg_n_0_[10] ,\btn_addr_rd_reg_n_0_[9] }));
  FDCE \btn_addr_rd_reg[1] 
       (.C(pclk),
        .CE(btn_addr_rd),
        .CLR(rst_n),
        .D(\btn_addr_rd[1]_i_1_n_0 ),
        .Q(\btn_addr_rd_reg_n_0_[1] ));
  FDCE \btn_addr_rd_reg[2] 
       (.C(pclk),
        .CE(btn_addr_rd),
        .CLR(rst_n),
        .D(\btn_addr_rd[2]_i_1_n_0 ),
        .Q(\btn_addr_rd_reg_n_0_[2] ));
  FDCE \btn_addr_rd_reg[3] 
       (.C(pclk),
        .CE(btn_addr_rd),
        .CLR(rst_n),
        .D(\btn_addr_rd[3]_i_1_n_0 ),
        .Q(\btn_addr_rd_reg_n_0_[3] ));
  FDCE \btn_addr_rd_reg[4] 
       (.C(pclk),
        .CE(btn_addr_rd),
        .CLR(rst_n),
        .D(\btn_addr_rd[4]_i_1_n_0 ),
        .Q(\btn_addr_rd_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_addr_rd_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\btn_addr_rd_reg[4]_i_2_n_0 ,\btn_addr_rd_reg[4]_i_2_n_1 ,\btn_addr_rd_reg[4]_i_2_n_2 ,\btn_addr_rd_reg[4]_i_2_n_3 }),
        .CYINIT(\btn_addr_rd_reg_n_0_[0] ),
        .DI({\btn_addr_rd_reg_n_0_[4] ,\btn_addr_rd_reg_n_0_[3] ,\btn_addr_rd_reg_n_0_[2] ,\btn_addr_rd_reg_n_0_[1] }),
        .O({\btn_addr_rd_reg[4]_i_2_n_4 ,\btn_addr_rd_reg[4]_i_2_n_5 ,\btn_addr_rd_reg[4]_i_2_n_6 ,\btn_addr_rd_reg[4]_i_2_n_7 }),
        .S({\btn_addr_rd[4]_i_3_n_0 ,\btn_addr_rd[4]_i_4_n_0 ,\btn_addr_rd[4]_i_5_n_0 ,\btn_addr_rd[4]_i_6_n_0 }));
  FDCE \btn_addr_rd_reg[5] 
       (.C(pclk),
        .CE(btn_addr_rd),
        .CLR(rst_n),
        .D(\btn_addr_rd[5]_i_1_n_0 ),
        .Q(\btn_addr_rd_reg_n_0_[5] ));
  FDCE \btn_addr_rd_reg[6] 
       (.C(pclk),
        .CE(btn_addr_rd),
        .CLR(rst_n),
        .D(\btn_addr_rd[6]_i_1_n_0 ),
        .Q(\btn_addr_rd_reg_n_0_[6] ));
  FDCE \btn_addr_rd_reg[7] 
       (.C(pclk),
        .CE(btn_addr_rd),
        .CLR(rst_n),
        .D(\btn_addr_rd[7]_i_1_n_0 ),
        .Q(\btn_addr_rd_reg_n_0_[7] ));
  FDCE \btn_addr_rd_reg[8] 
       (.C(pclk),
        .CE(btn_addr_rd),
        .CLR(rst_n),
        .D(\btn_addr_rd[8]_i_1_n_0 ),
        .Q(\btn_addr_rd_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_addr_rd_reg[8]_i_2 
       (.CI(\btn_addr_rd_reg[4]_i_2_n_0 ),
        .CO({\btn_addr_rd_reg[8]_i_2_n_0 ,\btn_addr_rd_reg[8]_i_2_n_1 ,\btn_addr_rd_reg[8]_i_2_n_2 ,\btn_addr_rd_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\btn_addr_rd_reg[8]_i_2_n_4 ,\btn_addr_rd_reg[8]_i_2_n_5 ,\btn_addr_rd_reg[8]_i_2_n_6 ,\btn_addr_rd_reg[8]_i_2_n_7 }),
        .S({\btn_addr_rd_reg_n_0_[8] ,\btn_addr_rd_reg_n_0_[7] ,\btn_addr_rd_reg_n_0_[6] ,\btn_addr_rd_reg_n_0_[5] }));
  FDCE \btn_addr_rd_reg[9] 
       (.C(pclk),
        .CE(btn_addr_rd),
        .CLR(rst_n),
        .D(\btn_addr_rd[9]_i_1_n_0 ),
        .Q(\btn_addr_rd_reg_n_0_[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \btn_addr_wr[0]_i_2 
       (.I0(btn_addr_wr_reg[0]),
        .O(\btn_addr_wr[0]_i_2_n_0 ));
  FDCE \btn_addr_wr_reg[0] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(\btn_addr_wr_reg[0]_i_1_n_7 ),
        .Q(btn_addr_wr_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_addr_wr_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\btn_addr_wr_reg[0]_i_1_n_0 ,\btn_addr_wr_reg[0]_i_1_n_1 ,\btn_addr_wr_reg[0]_i_1_n_2 ,\btn_addr_wr_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\btn_addr_wr_reg[0]_i_1_n_4 ,\btn_addr_wr_reg[0]_i_1_n_5 ,\btn_addr_wr_reg[0]_i_1_n_6 ,\btn_addr_wr_reg[0]_i_1_n_7 }),
        .S({btn_addr_wr_reg[3:1],\btn_addr_wr[0]_i_2_n_0 }));
  FDCE \btn_addr_wr_reg[10] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(\btn_addr_wr_reg[8]_i_1_n_5 ),
        .Q(btn_addr_wr_reg[10]));
  FDCE \btn_addr_wr_reg[11] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(\btn_addr_wr_reg[8]_i_1_n_4 ),
        .Q(btn_addr_wr_reg[11]));
  FDCE \btn_addr_wr_reg[1] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(\btn_addr_wr_reg[0]_i_1_n_6 ),
        .Q(btn_addr_wr_reg[1]));
  FDCE \btn_addr_wr_reg[2] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(\btn_addr_wr_reg[0]_i_1_n_5 ),
        .Q(btn_addr_wr_reg[2]));
  FDCE \btn_addr_wr_reg[3] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(\btn_addr_wr_reg[0]_i_1_n_4 ),
        .Q(btn_addr_wr_reg[3]));
  FDCE \btn_addr_wr_reg[4] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(\btn_addr_wr_reg[4]_i_1_n_7 ),
        .Q(btn_addr_wr_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_addr_wr_reg[4]_i_1 
       (.CI(\btn_addr_wr_reg[0]_i_1_n_0 ),
        .CO({\btn_addr_wr_reg[4]_i_1_n_0 ,\btn_addr_wr_reg[4]_i_1_n_1 ,\btn_addr_wr_reg[4]_i_1_n_2 ,\btn_addr_wr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\btn_addr_wr_reg[4]_i_1_n_4 ,\btn_addr_wr_reg[4]_i_1_n_5 ,\btn_addr_wr_reg[4]_i_1_n_6 ,\btn_addr_wr_reg[4]_i_1_n_7 }),
        .S(btn_addr_wr_reg[7:4]));
  FDCE \btn_addr_wr_reg[5] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(\btn_addr_wr_reg[4]_i_1_n_6 ),
        .Q(btn_addr_wr_reg[5]));
  FDCE \btn_addr_wr_reg[6] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(\btn_addr_wr_reg[4]_i_1_n_5 ),
        .Q(btn_addr_wr_reg[6]));
  FDCE \btn_addr_wr_reg[7] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(\btn_addr_wr_reg[4]_i_1_n_4 ),
        .Q(btn_addr_wr_reg[7]));
  FDCE \btn_addr_wr_reg[8] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(\btn_addr_wr_reg[8]_i_1_n_7 ),
        .Q(btn_addr_wr_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_addr_wr_reg[8]_i_1 
       (.CI(\btn_addr_wr_reg[4]_i_1_n_0 ),
        .CO({\NLW_btn_addr_wr_reg[8]_i_1_CO_UNCONNECTED [3],\btn_addr_wr_reg[8]_i_1_n_1 ,\btn_addr_wr_reg[8]_i_1_n_2 ,\btn_addr_wr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\btn_addr_wr_reg[8]_i_1_n_4 ,\btn_addr_wr_reg[8]_i_1_n_5 ,\btn_addr_wr_reg[8]_i_1_n_6 ,\btn_addr_wr_reg[8]_i_1_n_7 }),
        .S(btn_addr_wr_reg[11:8]));
  FDCE \btn_addr_wr_reg[9] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(\btn_addr_wr_reg[8]_i_1_n_6 ),
        .Q(btn_addr_wr_reg[9]));
  LUT4 #(
    .INIT(16'h00F1)) 
    \btn_data_reg[31]_i_1 
       (.I0(\btn_sum_reg[31]_i_3_n_6 ),
        .I1(\btn_sum_reg[31]_i_3_n_5 ),
        .I2(\btn_sum_reg[31]_i_4_n_7 ),
        .I3(\btn_sum[31]_i_5_n_0 ),
        .O(btn_data_reg));
  LUT6 #(
    .INIT(64'h777777777777FF7F)) 
    \btn_data_reg[31]_i_2 
       (.I0(reset),
        .I1(frame_valid),
        .I2(\btn_data_reg[31]_i_3_n_0 ),
        .I3(\btn_data_reg[31]_i_4_n_0 ),
        .I4(h_cnt_reg[11]),
        .I5(h_cnt_reg[10]),
        .O(btn_wr_en0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF80)) 
    \btn_data_reg[31]_i_3 
       (.I0(h_cnt_reg[3]),
        .I1(h_cnt_reg[2]),
        .I2(h_cnt_reg[4]),
        .I3(h_cnt_reg[6]),
        .I4(h_cnt_reg[5]),
        .I5(h_cnt_reg[8]),
        .O(\btn_data_reg[31]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h1F)) 
    \btn_data_reg[31]_i_4 
       (.I0(h_cnt_reg[7]),
        .I1(h_cnt_reg[8]),
        .I2(h_cnt_reg[9]),
        .O(\btn_data_reg[31]_i_4_n_0 ));
  FDCE \btn_data_reg_reg[0] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[0]),
        .Q(\btn_data_reg_reg_n_0_[0] ));
  FDCE \btn_data_reg_reg[10] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[10]),
        .Q(\btn_data_reg_reg_n_0_[10] ));
  FDCE \btn_data_reg_reg[11] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[11]),
        .Q(\btn_data_reg_reg_n_0_[11] ));
  FDCE \btn_data_reg_reg[12] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[12]),
        .Q(\btn_data_reg_reg_n_0_[12] ));
  FDCE \btn_data_reg_reg[13] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[13]),
        .Q(\btn_data_reg_reg_n_0_[13] ));
  FDCE \btn_data_reg_reg[14] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[14]),
        .Q(\btn_data_reg_reg_n_0_[14] ));
  FDCE \btn_data_reg_reg[15] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[15]),
        .Q(\btn_data_reg_reg_n_0_[15] ));
  FDCE \btn_data_reg_reg[16] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[16]),
        .Q(\btn_data_reg_reg_n_0_[16] ));
  FDCE \btn_data_reg_reg[17] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[17]),
        .Q(\btn_data_reg_reg_n_0_[17] ));
  FDCE \btn_data_reg_reg[18] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[18]),
        .Q(\btn_data_reg_reg_n_0_[18] ));
  FDCE \btn_data_reg_reg[19] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[19]),
        .Q(\btn_data_reg_reg_n_0_[19] ));
  FDCE \btn_data_reg_reg[1] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[1]),
        .Q(\btn_data_reg_reg_n_0_[1] ));
  FDCE \btn_data_reg_reg[20] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[20]),
        .Q(\btn_data_reg_reg_n_0_[20] ));
  FDCE \btn_data_reg_reg[21] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[21]),
        .Q(\btn_data_reg_reg_n_0_[21] ));
  FDCE \btn_data_reg_reg[22] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[22]),
        .Q(\btn_data_reg_reg_n_0_[22] ));
  FDCE \btn_data_reg_reg[23] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[23]),
        .Q(\btn_data_reg_reg_n_0_[23] ));
  FDCE \btn_data_reg_reg[24] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[24]),
        .Q(\btn_data_reg_reg_n_0_[24] ));
  FDCE \btn_data_reg_reg[25] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[25]),
        .Q(\btn_data_reg_reg_n_0_[25] ));
  FDCE \btn_data_reg_reg[26] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[26]),
        .Q(\btn_data_reg_reg_n_0_[26] ));
  FDCE \btn_data_reg_reg[27] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[27]),
        .Q(\btn_data_reg_reg_n_0_[27] ));
  FDCE \btn_data_reg_reg[28] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[28]),
        .Q(\btn_data_reg_reg_n_0_[28] ));
  FDCE \btn_data_reg_reg[29] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[29]),
        .Q(\btn_data_reg_reg_n_0_[29] ));
  FDCE \btn_data_reg_reg[2] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[2]),
        .Q(\btn_data_reg_reg_n_0_[2] ));
  FDCE \btn_data_reg_reg[30] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[30]),
        .Q(\btn_data_reg_reg_n_0_[30] ));
  FDCE \btn_data_reg_reg[31] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[31]),
        .Q(\btn_data_reg_reg_n_0_[31] ));
  FDCE \btn_data_reg_reg[3] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[3]),
        .Q(\btn_data_reg_reg_n_0_[3] ));
  FDCE \btn_data_reg_reg[4] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[4]),
        .Q(\btn_data_reg_reg_n_0_[4] ));
  FDCE \btn_data_reg_reg[5] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[5]),
        .Q(\btn_data_reg_reg_n_0_[5] ));
  FDCE \btn_data_reg_reg[6] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[6]),
        .Q(\btn_data_reg_reg_n_0_[6] ));
  FDCE \btn_data_reg_reg[7] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[7]),
        .Q(\btn_data_reg_reg_n_0_[7] ));
  FDCE \btn_data_reg_reg[8] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[8]),
        .Q(\btn_data_reg_reg_n_0_[8] ));
  FDCE \btn_data_reg_reg[9] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(btn_wr_en0),
        .D(btn_sum[9]),
        .Q(\btn_data_reg_reg_n_0_[9] ));
  (* CHECK_LICENSE_TYPE = "rbg_ram,blk_mem_gen_v8_4_4,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
  hdmi_light_strip_output_0_4_rbg_ram__2 btn_region
       (.addra({btn_region_i_1_n_0,btn_region_i_2_n_0,btn_region_i_3_n_0,btn_region_i_4_n_0,btn_region_i_5_n_0,btn_region_i_6_n_0,btn_region_i_7_n_0,btn_region_i_8_n_0,btn_region_i_9_n_0,btn_region_i_10_n_0,btn_region_i_11_n_0,btn_region_i_12_n_0}),
        .clka(pclk),
        .dina({\btn_data_reg_reg_n_0_[31] ,\btn_data_reg_reg_n_0_[30] ,\btn_data_reg_reg_n_0_[29] ,\btn_data_reg_reg_n_0_[28] ,\btn_data_reg_reg_n_0_[27] ,\btn_data_reg_reg_n_0_[26] ,\btn_data_reg_reg_n_0_[25] ,\btn_data_reg_reg_n_0_[24] ,\btn_data_reg_reg_n_0_[23] ,\btn_data_reg_reg_n_0_[22] ,\btn_data_reg_reg_n_0_[21] ,\btn_data_reg_reg_n_0_[20] ,\btn_data_reg_reg_n_0_[19] ,\btn_data_reg_reg_n_0_[18] ,\btn_data_reg_reg_n_0_[17] ,\btn_data_reg_reg_n_0_[16] ,\btn_data_reg_reg_n_0_[15] ,\btn_data_reg_reg_n_0_[14] ,\btn_data_reg_reg_n_0_[13] ,\btn_data_reg_reg_n_0_[12] ,\btn_data_reg_reg_n_0_[11] ,\btn_data_reg_reg_n_0_[10] ,\btn_data_reg_reg_n_0_[9] ,\btn_data_reg_reg_n_0_[8] ,\btn_data_reg_reg_n_0_[7] ,\btn_data_reg_reg_n_0_[6] ,\btn_data_reg_reg_n_0_[5] ,\btn_data_reg_reg_n_0_[4] ,\btn_data_reg_reg_n_0_[3] ,\btn_data_reg_reg_n_0_[2] ,\btn_data_reg_reg_n_0_[1] ,\btn_data_reg_reg_n_0_[0] }),
        .douta(btn_data),
        .wea(btn_wr_en));
  LUT4 #(
    .INIT(16'hE200)) 
    btn_region_i_1
       (.I0(\btn_addr_rd_reg_n_0_[11] ),
        .I1(frame_valid),
        .I2(btn_addr_wr_reg[11]),
        .I3(reset),
        .O(btn_region_i_1_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    btn_region_i_10
       (.I0(\btn_addr_rd_reg_n_0_[2] ),
        .I1(frame_valid),
        .I2(btn_addr_wr_reg[2]),
        .I3(reset),
        .O(btn_region_i_10_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    btn_region_i_11
       (.I0(\btn_addr_rd_reg_n_0_[1] ),
        .I1(frame_valid),
        .I2(btn_addr_wr_reg[1]),
        .I3(reset),
        .O(btn_region_i_11_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    btn_region_i_12
       (.I0(\btn_addr_rd_reg_n_0_[0] ),
        .I1(frame_valid),
        .I2(btn_addr_wr_reg[0]),
        .I3(reset),
        .O(btn_region_i_12_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    btn_region_i_2
       (.I0(\btn_addr_rd_reg_n_0_[10] ),
        .I1(frame_valid),
        .I2(btn_addr_wr_reg[10]),
        .I3(reset),
        .O(btn_region_i_2_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    btn_region_i_3
       (.I0(\btn_addr_rd_reg_n_0_[9] ),
        .I1(frame_valid),
        .I2(btn_addr_wr_reg[9]),
        .I3(reset),
        .O(btn_region_i_3_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    btn_region_i_4
       (.I0(\btn_addr_rd_reg_n_0_[8] ),
        .I1(frame_valid),
        .I2(btn_addr_wr_reg[8]),
        .I3(reset),
        .O(btn_region_i_4_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    btn_region_i_5
       (.I0(\btn_addr_rd_reg_n_0_[7] ),
        .I1(frame_valid),
        .I2(btn_addr_wr_reg[7]),
        .I3(reset),
        .O(btn_region_i_5_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    btn_region_i_6
       (.I0(\btn_addr_rd_reg_n_0_[6] ),
        .I1(frame_valid),
        .I2(btn_addr_wr_reg[6]),
        .I3(reset),
        .O(btn_region_i_6_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    btn_region_i_7
       (.I0(\btn_addr_rd_reg_n_0_[5] ),
        .I1(frame_valid),
        .I2(btn_addr_wr_reg[5]),
        .I3(reset),
        .O(btn_region_i_7_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    btn_region_i_8
       (.I0(\btn_addr_rd_reg_n_0_[4] ),
        .I1(frame_valid),
        .I2(btn_addr_wr_reg[4]),
        .I3(reset),
        .O(btn_region_i_8_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    btn_region_i_9
       (.I0(\btn_addr_rd_reg_n_0_[3] ),
        .I1(frame_valid),
        .I2(btn_addr_wr_reg[3]),
        .I3(reset),
        .O(btn_region_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[13]_i_2 
       (.I0(btn_sum[13]),
        .I1(data888[13]),
        .O(\btn_sum[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[13]_i_3 
       (.I0(btn_sum[12]),
        .I1(data888[12]),
        .O(\btn_sum[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[13]_i_4 
       (.I0(btn_sum[11]),
        .I1(data888[11]),
        .O(\btn_sum[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[13]_i_5 
       (.I0(btn_sum[10]),
        .I1(data888[10]),
        .O(\btn_sum[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[17]_i_2 
       (.I0(btn_sum[15]),
        .I1(data888[15]),
        .O(\btn_sum[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[17]_i_3 
       (.I0(btn_sum[14]),
        .I1(data888[14]),
        .O(\btn_sum[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[24]_i_2 
       (.I0(btn_sum[24]),
        .I1(data888[22]),
        .O(\btn_sum[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[24]_i_3 
       (.I0(btn_sum[23]),
        .I1(data888[21]),
        .O(\btn_sum[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[24]_i_4 
       (.I0(btn_sum[22]),
        .I1(data888[20]),
        .O(\btn_sum[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[24]_i_5 
       (.I0(btn_sum[21]),
        .I1(data888[19]),
        .O(\btn_sum[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[28]_i_2 
       (.I0(btn_sum[25]),
        .I1(data888[23]),
        .O(\btn_sum[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBFFFFBBBF)) 
    \btn_sum[31]_i_1 
       (.I0(btn_wr_en0),
        .I1(de),
        .I2(\btn_sum_reg[31]_i_3_n_6 ),
        .I3(\btn_sum_reg[31]_i_3_n_5 ),
        .I4(\btn_sum_reg[31]_i_4_n_7 ),
        .I5(\btn_sum[31]_i_5_n_0 ),
        .O(\btn_sum[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_10 
       (.I0(pixel_cnt_reg[2]),
        .I1(\btn_sum_reg[31]_i_14_n_6 ),
        .O(\btn_sum[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_11 
       (.I0(pixel_cnt_reg[1]),
        .I1(\btn_sum_reg[31]_i_14_n_7 ),
        .O(\btn_sum[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_12 
       (.I0(pixel_cnt_reg[0]),
        .I1(\btn_sum_reg[31]_i_15_n_4 ),
        .O(\btn_sum[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[31]_i_17 
       (.I0(\btn_sum_reg[31]_i_14_n_7 ),
        .I1(\btn_sum_reg[31]_i_16_n_6 ),
        .O(\btn_sum[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[31]_i_18 
       (.I0(\btn_sum_reg[31]_i_16_n_7 ),
        .I1(\btn_sum_reg[31]_i_15_n_4 ),
        .O(\btn_sum[31]_i_18_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \btn_sum[31]_i_19 
       (.I0(pixel_cnt_reg[10]),
        .I1(\btn_sum_reg[31]_i_39_n_6 ),
        .I2(pixel_cnt_reg[8]),
        .O(\btn_sum[31]_i_19_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \btn_sum[31]_i_20 
       (.I0(pixel_cnt_reg[9]),
        .I1(\btn_sum_reg[31]_i_39_n_7 ),
        .I2(pixel_cnt_reg[7]),
        .O(\btn_sum[31]_i_20_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \btn_sum[31]_i_21 
       (.I0(pixel_cnt_reg[8]),
        .I1(\btn_sum_reg[31]_i_40_n_4 ),
        .I2(pixel_cnt_reg[6]),
        .O(\btn_sum[31]_i_21_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \btn_sum[31]_i_22 
       (.I0(pixel_cnt_reg[7]),
        .I1(\btn_sum_reg[31]_i_40_n_5 ),
        .I2(pixel_cnt_reg[5]),
        .O(\btn_sum[31]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \btn_sum[31]_i_23 
       (.I0(\btn_sum[31]_i_19_n_0 ),
        .I1(pixel_cnt_reg[11]),
        .I2(\btn_sum_reg[31]_i_39_n_5 ),
        .I3(pixel_cnt_reg[9]),
        .O(\btn_sum[31]_i_23_n_0 ));
  (* HLUTNM = "lutpair74" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \btn_sum[31]_i_24 
       (.I0(pixel_cnt_reg[10]),
        .I1(\btn_sum_reg[31]_i_39_n_6 ),
        .I2(pixel_cnt_reg[8]),
        .I3(\btn_sum[31]_i_20_n_0 ),
        .O(\btn_sum[31]_i_24_n_0 ));
  (* HLUTNM = "lutpair73" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \btn_sum[31]_i_25 
       (.I0(pixel_cnt_reg[9]),
        .I1(\btn_sum_reg[31]_i_39_n_7 ),
        .I2(pixel_cnt_reg[7]),
        .I3(\btn_sum[31]_i_21_n_0 ),
        .O(\btn_sum[31]_i_25_n_0 ));
  (* HLUTNM = "lutpair72" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \btn_sum[31]_i_26 
       (.I0(pixel_cnt_reg[8]),
        .I1(\btn_sum_reg[31]_i_40_n_4 ),
        .I2(pixel_cnt_reg[6]),
        .I3(\btn_sum[31]_i_22_n_0 ),
        .O(\btn_sum[31]_i_26_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \btn_sum[31]_i_28 
       (.I0(pixel_cnt_reg[6]),
        .I1(\btn_sum_reg[31]_i_40_n_6 ),
        .I2(pixel_cnt_reg[4]),
        .O(\btn_sum[31]_i_28_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \btn_sum[31]_i_29 
       (.I0(pixel_cnt_reg[5]),
        .I1(\btn_sum_reg[31]_i_40_n_7 ),
        .I2(pixel_cnt_reg[3]),
        .O(\btn_sum[31]_i_29_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \btn_sum[31]_i_30 
       (.I0(pixel_cnt_reg[4]),
        .I1(\btn_sum_reg[31]_i_48_n_4 ),
        .I2(pixel_cnt_reg[2]),
        .O(\btn_sum[31]_i_30_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \btn_sum[31]_i_31 
       (.I0(pixel_cnt_reg[3]),
        .I1(\btn_sum_reg[31]_i_48_n_5 ),
        .I2(pixel_cnt_reg[1]),
        .O(\btn_sum[31]_i_31_n_0 ));
  (* HLUTNM = "lutpair71" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \btn_sum[31]_i_32 
       (.I0(pixel_cnt_reg[7]),
        .I1(\btn_sum_reg[31]_i_40_n_5 ),
        .I2(pixel_cnt_reg[5]),
        .I3(\btn_sum[31]_i_28_n_0 ),
        .O(\btn_sum[31]_i_32_n_0 ));
  (* HLUTNM = "lutpair70" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \btn_sum[31]_i_33 
       (.I0(pixel_cnt_reg[6]),
        .I1(\btn_sum_reg[31]_i_40_n_6 ),
        .I2(pixel_cnt_reg[4]),
        .I3(\btn_sum[31]_i_29_n_0 ),
        .O(\btn_sum[31]_i_33_n_0 ));
  (* HLUTNM = "lutpair69" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \btn_sum[31]_i_34 
       (.I0(pixel_cnt_reg[5]),
        .I1(\btn_sum_reg[31]_i_40_n_7 ),
        .I2(pixel_cnt_reg[3]),
        .I3(\btn_sum[31]_i_30_n_0 ),
        .O(\btn_sum[31]_i_34_n_0 ));
  (* HLUTNM = "lutpair68" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \btn_sum[31]_i_35 
       (.I0(pixel_cnt_reg[4]),
        .I1(\btn_sum_reg[31]_i_48_n_4 ),
        .I2(pixel_cnt_reg[2]),
        .I3(\btn_sum[31]_i_31_n_0 ),
        .O(\btn_sum[31]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \btn_sum[31]_i_36 
       (.I0(pixel_cnt_reg[11]),
        .I1(\btn_sum_reg[31]_i_39_n_5 ),
        .I2(pixel_cnt_reg[9]),
        .O(\btn_sum[31]_i_36_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \btn_sum[31]_i_37 
       (.I0(pixel_cnt_reg[10]),
        .I1(\btn_sum_reg[31]_i_39_n_0 ),
        .I2(pixel_cnt_reg[11]),
        .O(\btn_sum[31]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \btn_sum[31]_i_38 
       (.I0(pixel_cnt_reg[9]),
        .I1(\btn_sum_reg[31]_i_39_n_5 ),
        .I2(pixel_cnt_reg[11]),
        .I3(\btn_sum_reg[31]_i_39_n_0 ),
        .I4(pixel_cnt_reg[10]),
        .O(\btn_sum[31]_i_38_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \btn_sum[31]_i_41 
       (.I0(pixel_cnt_reg[2]),
        .I1(\btn_sum_reg[31]_i_48_n_6 ),
        .I2(pixel_cnt_reg[0]),
        .O(\btn_sum[31]_i_41_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \btn_sum[31]_i_42 
       (.I0(pixel_cnt_reg[0]),
        .I1(\btn_sum_reg[31]_i_48_n_6 ),
        .I2(pixel_cnt_reg[2]),
        .O(\btn_sum[31]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \btn_sum[31]_i_43 
       (.I0(\btn_sum_reg[31]_i_56_n_4 ),
        .I1(pixel_cnt_reg[0]),
        .O(\btn_sum[31]_i_43_n_0 ));
  (* HLUTNM = "lutpair67" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \btn_sum[31]_i_44 
       (.I0(pixel_cnt_reg[3]),
        .I1(\btn_sum_reg[31]_i_48_n_5 ),
        .I2(pixel_cnt_reg[1]),
        .I3(\btn_sum[31]_i_41_n_0 ),
        .O(\btn_sum[31]_i_44_n_0 ));
  (* HLUTNM = "lutpair66" *) 
  LUT5 #(
    .INIT(32'h69966969)) 
    \btn_sum[31]_i_45 
       (.I0(pixel_cnt_reg[2]),
        .I1(\btn_sum_reg[31]_i_48_n_6 ),
        .I2(pixel_cnt_reg[0]),
        .I3(pixel_cnt_reg[1]),
        .I4(\btn_sum_reg[31]_i_48_n_7 ),
        .O(\btn_sum[31]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \btn_sum[31]_i_46 
       (.I0(pixel_cnt_reg[0]),
        .I1(\btn_sum_reg[31]_i_56_n_4 ),
        .I2(\btn_sum_reg[31]_i_48_n_7 ),
        .I3(pixel_cnt_reg[1]),
        .O(\btn_sum[31]_i_46_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[31]_i_47 
       (.I0(pixel_cnt_reg[0]),
        .I1(\btn_sum_reg[31]_i_56_n_4 ),
        .O(\btn_sum[31]_i_47_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \btn_sum[31]_i_49 
       (.I0(pixel_cnt_reg[11]),
        .O(\btn_sum[31]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \btn_sum[31]_i_5 
       (.I0(\btn_sum_reg[31]_i_3_n_6 ),
        .I1(\btn_sum_reg[31]_i_4_n_7 ),
        .I2(\btn_sum_reg[31]_i_4_n_6 ),
        .I3(\btn_sum_reg[31]_i_3_n_7 ),
        .I4(\btn_sum_reg[31]_i_4_n_5 ),
        .I5(\btn_sum_reg[31]_i_4_n_4 ),
        .O(\btn_sum[31]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \btn_sum[31]_i_50 
       (.I0(pixel_cnt_reg[10]),
        .O(\btn_sum[31]_i_50_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \btn_sum[31]_i_51 
       (.I0(pixel_cnt_reg[9]),
        .O(\btn_sum[31]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_52 
       (.I0(pixel_cnt_reg[8]),
        .I1(pixel_cnt_reg[11]),
        .O(\btn_sum[31]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_53 
       (.I0(pixel_cnt_reg[7]),
        .I1(pixel_cnt_reg[10]),
        .O(\btn_sum[31]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_54 
       (.I0(pixel_cnt_reg[6]),
        .I1(pixel_cnt_reg[9]),
        .O(\btn_sum[31]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_55 
       (.I0(pixel_cnt_reg[5]),
        .I1(pixel_cnt_reg[8]),
        .O(\btn_sum[31]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_57 
       (.I0(pixel_cnt_reg[4]),
        .I1(pixel_cnt_reg[7]),
        .O(\btn_sum[31]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_58 
       (.I0(pixel_cnt_reg[3]),
        .I1(pixel_cnt_reg[6]),
        .O(\btn_sum[31]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_59 
       (.I0(pixel_cnt_reg[2]),
        .I1(pixel_cnt_reg[5]),
        .O(\btn_sum[31]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_6 
       (.I0(pixel_cnt_reg[6]),
        .I1(\btn_sum_reg[31]_i_13_n_5 ),
        .O(\btn_sum[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_60 
       (.I0(pixel_cnt_reg[1]),
        .I1(pixel_cnt_reg[4]),
        .O(\btn_sum[31]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_61 
       (.I0(pixel_cnt_reg[0]),
        .I1(pixel_cnt_reg[3]),
        .O(\btn_sum[31]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \btn_sum[31]_i_62 
       (.I0(pixel_cnt_reg[2]),
        .O(\btn_sum[31]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \btn_sum[31]_i_63 
       (.I0(pixel_cnt_reg[1]),
        .O(\btn_sum[31]_i_63_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_7 
       (.I0(pixel_cnt_reg[5]),
        .I1(\btn_sum_reg[31]_i_13_n_6 ),
        .O(\btn_sum[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_8 
       (.I0(pixel_cnt_reg[4]),
        .I1(\btn_sum_reg[31]_i_13_n_7 ),
        .O(\btn_sum[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \btn_sum[31]_i_9 
       (.I0(pixel_cnt_reg[3]),
        .I1(\btn_sum_reg[31]_i_14_n_5 ),
        .O(\btn_sum[31]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[3]_i_2 
       (.I0(btn_sum[3]),
        .I1(data888[6]),
        .O(\btn_sum[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[3]_i_3 
       (.I0(btn_sum[2]),
        .I1(data888[5]),
        .O(\btn_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[3]_i_4 
       (.I0(btn_sum[1]),
        .I1(data888[4]),
        .O(\btn_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[3]_i_5 
       (.I0(btn_sum[0]),
        .I1(data888[3]),
        .O(\btn_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \btn_sum[7]_i_2 
       (.I0(btn_sum[4]),
        .I1(data888[7]),
        .O(\btn_sum[7]_i_2_n_0 ));
  FDRE \btn_sum_reg[0] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[3]_i_1_n_7 ),
        .Q(btn_sum[0]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[10] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[13]_i_1_n_7 ),
        .Q(btn_sum[10]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[11] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[13]_i_1_n_6 ),
        .Q(btn_sum[11]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[12] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[13]_i_1_n_5 ),
        .Q(btn_sum[12]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[13] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[13]_i_1_n_4 ),
        .Q(btn_sum[13]),
        .R(\btn_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\btn_sum_reg[13]_i_1_n_0 ,\btn_sum_reg[13]_i_1_n_1 ,\btn_sum_reg[13]_i_1_n_2 ,\btn_sum_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(btn_sum[13:10]),
        .O({\btn_sum_reg[13]_i_1_n_4 ,\btn_sum_reg[13]_i_1_n_5 ,\btn_sum_reg[13]_i_1_n_6 ,\btn_sum_reg[13]_i_1_n_7 }),
        .S({\btn_sum[13]_i_2_n_0 ,\btn_sum[13]_i_3_n_0 ,\btn_sum[13]_i_4_n_0 ,\btn_sum[13]_i_5_n_0 }));
  FDRE \btn_sum_reg[14] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[17]_i_1_n_7 ),
        .Q(btn_sum[14]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[15] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[17]_i_1_n_6 ),
        .Q(btn_sum[15]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[16] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[17]_i_1_n_5 ),
        .Q(btn_sum[16]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[17] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[17]_i_1_n_4 ),
        .Q(btn_sum[17]),
        .R(\btn_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[17]_i_1 
       (.CI(\btn_sum_reg[13]_i_1_n_0 ),
        .CO({\btn_sum_reg[17]_i_1_n_0 ,\btn_sum_reg[17]_i_1_n_1 ,\btn_sum_reg[17]_i_1_n_2 ,\btn_sum_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,btn_sum[15:14]}),
        .O({\btn_sum_reg[17]_i_1_n_4 ,\btn_sum_reg[17]_i_1_n_5 ,\btn_sum_reg[17]_i_1_n_6 ,\btn_sum_reg[17]_i_1_n_7 }),
        .S({btn_sum[17:16],\btn_sum[17]_i_2_n_0 ,\btn_sum[17]_i_3_n_0 }));
  FDRE \btn_sum_reg[18] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[20]_i_1_n_7 ),
        .Q(btn_sum[18]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[19] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[20]_i_1_n_6 ),
        .Q(btn_sum[19]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[1] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[3]_i_1_n_6 ),
        .Q(btn_sum[1]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[20] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[20]_i_1_n_5 ),
        .Q(btn_sum[20]),
        .R(\btn_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[20]_i_1 
       (.CI(\btn_sum_reg[17]_i_1_n_0 ),
        .CO({\NLW_btn_sum_reg[20]_i_1_CO_UNCONNECTED [3:2],\btn_sum_reg[20]_i_1_n_2 ,\btn_sum_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_btn_sum_reg[20]_i_1_O_UNCONNECTED [3],\btn_sum_reg[20]_i_1_n_5 ,\btn_sum_reg[20]_i_1_n_6 ,\btn_sum_reg[20]_i_1_n_7 }),
        .S({1'b0,btn_sum[20:18]}));
  FDRE \btn_sum_reg[21] 
       (.C(pclk),
        .CE(1'b1),
        .D(btn_sum0[0]),
        .Q(btn_sum[21]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[22] 
       (.C(pclk),
        .CE(1'b1),
        .D(btn_sum0[1]),
        .Q(btn_sum[22]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[23] 
       (.C(pclk),
        .CE(1'b1),
        .D(btn_sum0[2]),
        .Q(btn_sum[23]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[24] 
       (.C(pclk),
        .CE(1'b1),
        .D(btn_sum0[3]),
        .Q(btn_sum[24]),
        .R(\btn_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[24]_i_1 
       (.CI(1'b0),
        .CO({\btn_sum_reg[24]_i_1_n_0 ,\btn_sum_reg[24]_i_1_n_1 ,\btn_sum_reg[24]_i_1_n_2 ,\btn_sum_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(btn_sum[24:21]),
        .O(btn_sum0[3:0]),
        .S({\btn_sum[24]_i_2_n_0 ,\btn_sum[24]_i_3_n_0 ,\btn_sum[24]_i_4_n_0 ,\btn_sum[24]_i_5_n_0 }));
  FDRE \btn_sum_reg[25] 
       (.C(pclk),
        .CE(1'b1),
        .D(btn_sum0[4]),
        .Q(btn_sum[25]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[26] 
       (.C(pclk),
        .CE(1'b1),
        .D(btn_sum0[5]),
        .Q(btn_sum[26]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[27] 
       (.C(pclk),
        .CE(1'b1),
        .D(btn_sum0[6]),
        .Q(btn_sum[27]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[28] 
       (.C(pclk),
        .CE(1'b1),
        .D(btn_sum0[7]),
        .Q(btn_sum[28]),
        .R(\btn_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[28]_i_1 
       (.CI(\btn_sum_reg[24]_i_1_n_0 ),
        .CO({\btn_sum_reg[28]_i_1_n_0 ,\btn_sum_reg[28]_i_1_n_1 ,\btn_sum_reg[28]_i_1_n_2 ,\btn_sum_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,btn_sum[25]}),
        .O(btn_sum0[7:4]),
        .S({btn_sum[28:26],\btn_sum[28]_i_2_n_0 }));
  FDRE \btn_sum_reg[29] 
       (.C(pclk),
        .CE(1'b1),
        .D(btn_sum0[8]),
        .Q(btn_sum[29]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[2] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[3]_i_1_n_5 ),
        .Q(btn_sum[2]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[30] 
       (.C(pclk),
        .CE(1'b1),
        .D(btn_sum0[9]),
        .Q(btn_sum[30]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[31] 
       (.C(pclk),
        .CE(1'b1),
        .D(btn_sum0[10]),
        .Q(btn_sum[31]),
        .R(\btn_sum[31]_i_1_n_0 ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[31]_i_13 
       (.CI(1'b0),
        .CO({\NLW_btn_sum_reg[31]_i_13_CO_UNCONNECTED [3:2],\btn_sum_reg[31]_i_13_n_2 ,\btn_sum_reg[31]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\btn_sum_reg[31]_i_16_n_7 ,1'b0}),
        .O({\NLW_btn_sum_reg[31]_i_13_O_UNCONNECTED [3],\btn_sum_reg[31]_i_13_n_5 ,\btn_sum_reg[31]_i_13_n_6 ,\btn_sum_reg[31]_i_13_n_7 }),
        .S({1'b0,\btn_sum[31]_i_17_n_0 ,\btn_sum[31]_i_18_n_0 ,\btn_sum_reg[31]_i_14_n_4 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[31]_i_14 
       (.CI(\btn_sum_reg[31]_i_15_n_0 ),
        .CO({\btn_sum_reg[31]_i_14_n_0 ,\btn_sum_reg[31]_i_14_n_1 ,\btn_sum_reg[31]_i_14_n_2 ,\btn_sum_reg[31]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\btn_sum[31]_i_19_n_0 ,\btn_sum[31]_i_20_n_0 ,\btn_sum[31]_i_21_n_0 ,\btn_sum[31]_i_22_n_0 }),
        .O({\btn_sum_reg[31]_i_14_n_4 ,\btn_sum_reg[31]_i_14_n_5 ,\btn_sum_reg[31]_i_14_n_6 ,\btn_sum_reg[31]_i_14_n_7 }),
        .S({\btn_sum[31]_i_23_n_0 ,\btn_sum[31]_i_24_n_0 ,\btn_sum[31]_i_25_n_0 ,\btn_sum[31]_i_26_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[31]_i_15 
       (.CI(\btn_sum_reg[31]_i_27_n_0 ),
        .CO({\btn_sum_reg[31]_i_15_n_0 ,\btn_sum_reg[31]_i_15_n_1 ,\btn_sum_reg[31]_i_15_n_2 ,\btn_sum_reg[31]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\btn_sum[31]_i_28_n_0 ,\btn_sum[31]_i_29_n_0 ,\btn_sum[31]_i_30_n_0 ,\btn_sum[31]_i_31_n_0 }),
        .O({\btn_sum_reg[31]_i_15_n_4 ,\NLW_btn_sum_reg[31]_i_15_O_UNCONNECTED [2:0]}),
        .S({\btn_sum[31]_i_32_n_0 ,\btn_sum[31]_i_33_n_0 ,\btn_sum[31]_i_34_n_0 ,\btn_sum[31]_i_35_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[31]_i_16 
       (.CI(\btn_sum_reg[31]_i_14_n_0 ),
        .CO({\NLW_btn_sum_reg[31]_i_16_CO_UNCONNECTED [3:1],\btn_sum_reg[31]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\btn_sum[31]_i_36_n_0 }),
        .O({\NLW_btn_sum_reg[31]_i_16_O_UNCONNECTED [3:2],\btn_sum_reg[31]_i_16_n_6 ,\btn_sum_reg[31]_i_16_n_7 }),
        .S({1'b0,1'b0,\btn_sum[31]_i_37_n_0 ,\btn_sum[31]_i_38_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[31]_i_2 
       (.CI(\btn_sum_reg[28]_i_1_n_0 ),
        .CO({\NLW_btn_sum_reg[31]_i_2_CO_UNCONNECTED [3:2],\btn_sum_reg[31]_i_2_n_2 ,\btn_sum_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_btn_sum_reg[31]_i_2_O_UNCONNECTED [3],btn_sum0[10:8]}),
        .S({1'b0,btn_sum[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[31]_i_27 
       (.CI(1'b0),
        .CO({\btn_sum_reg[31]_i_27_n_0 ,\btn_sum_reg[31]_i_27_n_1 ,\btn_sum_reg[31]_i_27_n_2 ,\btn_sum_reg[31]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\btn_sum[31]_i_41_n_0 ,\btn_sum[31]_i_42_n_0 ,\btn_sum[31]_i_43_n_0 ,1'b0}),
        .O(\NLW_btn_sum_reg[31]_i_27_O_UNCONNECTED [3:0]),
        .S({\btn_sum[31]_i_44_n_0 ,\btn_sum[31]_i_45_n_0 ,\btn_sum[31]_i_46_n_0 ,\btn_sum[31]_i_47_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[31]_i_3 
       (.CI(\btn_sum_reg[31]_i_4_n_0 ),
        .CO({\NLW_btn_sum_reg[31]_i_3_CO_UNCONNECTED [3:2],\btn_sum_reg[31]_i_3_n_2 ,\btn_sum_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,pixel_cnt_reg[5:4]}),
        .O({\NLW_btn_sum_reg[31]_i_3_O_UNCONNECTED [3],\btn_sum_reg[31]_i_3_n_5 ,\btn_sum_reg[31]_i_3_n_6 ,\btn_sum_reg[31]_i_3_n_7 }),
        .S({1'b0,\btn_sum[31]_i_6_n_0 ,\btn_sum[31]_i_7_n_0 ,\btn_sum[31]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[31]_i_39 
       (.CI(\btn_sum_reg[31]_i_40_n_0 ),
        .CO({\btn_sum_reg[31]_i_39_n_0 ,\NLW_btn_sum_reg[31]_i_39_CO_UNCONNECTED [2],\btn_sum_reg[31]_i_39_n_2 ,\btn_sum_reg[31]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,pixel_cnt_reg[11:9]}),
        .O({\NLW_btn_sum_reg[31]_i_39_O_UNCONNECTED [3],\btn_sum_reg[31]_i_39_n_5 ,\btn_sum_reg[31]_i_39_n_6 ,\btn_sum_reg[31]_i_39_n_7 }),
        .S({1'b1,\btn_sum[31]_i_49_n_0 ,\btn_sum[31]_i_50_n_0 ,\btn_sum[31]_i_51_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[31]_i_4 
       (.CI(1'b0),
        .CO({\btn_sum_reg[31]_i_4_n_0 ,\btn_sum_reg[31]_i_4_n_1 ,\btn_sum_reg[31]_i_4_n_2 ,\btn_sum_reg[31]_i_4_n_3 }),
        .CYINIT(1'b1),
        .DI(pixel_cnt_reg[3:0]),
        .O({\btn_sum_reg[31]_i_4_n_4 ,\btn_sum_reg[31]_i_4_n_5 ,\btn_sum_reg[31]_i_4_n_6 ,\btn_sum_reg[31]_i_4_n_7 }),
        .S({\btn_sum[31]_i_9_n_0 ,\btn_sum[31]_i_10_n_0 ,\btn_sum[31]_i_11_n_0 ,\btn_sum[31]_i_12_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[31]_i_40 
       (.CI(\btn_sum_reg[31]_i_48_n_0 ),
        .CO({\btn_sum_reg[31]_i_40_n_0 ,\btn_sum_reg[31]_i_40_n_1 ,\btn_sum_reg[31]_i_40_n_2 ,\btn_sum_reg[31]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI(pixel_cnt_reg[8:5]),
        .O({\btn_sum_reg[31]_i_40_n_4 ,\btn_sum_reg[31]_i_40_n_5 ,\btn_sum_reg[31]_i_40_n_6 ,\btn_sum_reg[31]_i_40_n_7 }),
        .S({\btn_sum[31]_i_52_n_0 ,\btn_sum[31]_i_53_n_0 ,\btn_sum[31]_i_54_n_0 ,\btn_sum[31]_i_55_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[31]_i_48 
       (.CI(\btn_sum_reg[31]_i_56_n_0 ),
        .CO({\btn_sum_reg[31]_i_48_n_0 ,\btn_sum_reg[31]_i_48_n_1 ,\btn_sum_reg[31]_i_48_n_2 ,\btn_sum_reg[31]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI(pixel_cnt_reg[4:1]),
        .O({\btn_sum_reg[31]_i_48_n_4 ,\btn_sum_reg[31]_i_48_n_5 ,\btn_sum_reg[31]_i_48_n_6 ,\btn_sum_reg[31]_i_48_n_7 }),
        .S({\btn_sum[31]_i_57_n_0 ,\btn_sum[31]_i_58_n_0 ,\btn_sum[31]_i_59_n_0 ,\btn_sum[31]_i_60_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[31]_i_56 
       (.CI(1'b0),
        .CO({\btn_sum_reg[31]_i_56_n_0 ,\btn_sum_reg[31]_i_56_n_1 ,\btn_sum_reg[31]_i_56_n_2 ,\btn_sum_reg[31]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({pixel_cnt_reg[0],1'b0,1'b0,1'b1}),
        .O({\btn_sum_reg[31]_i_56_n_4 ,\NLW_btn_sum_reg[31]_i_56_O_UNCONNECTED [2:0]}),
        .S({\btn_sum[31]_i_61_n_0 ,\btn_sum[31]_i_62_n_0 ,\btn_sum[31]_i_63_n_0 ,pixel_cnt_reg[0]}));
  FDRE \btn_sum_reg[3] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[3]_i_1_n_4 ),
        .Q(btn_sum[3]),
        .R(\btn_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\btn_sum_reg[3]_i_1_n_0 ,\btn_sum_reg[3]_i_1_n_1 ,\btn_sum_reg[3]_i_1_n_2 ,\btn_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(btn_sum[3:0]),
        .O({\btn_sum_reg[3]_i_1_n_4 ,\btn_sum_reg[3]_i_1_n_5 ,\btn_sum_reg[3]_i_1_n_6 ,\btn_sum_reg[3]_i_1_n_7 }),
        .S({\btn_sum[3]_i_2_n_0 ,\btn_sum[3]_i_3_n_0 ,\btn_sum[3]_i_4_n_0 ,\btn_sum[3]_i_5_n_0 }));
  FDRE \btn_sum_reg[4] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[7]_i_1_n_7 ),
        .Q(btn_sum[4]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[5] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[7]_i_1_n_6 ),
        .Q(btn_sum[5]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[6] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[7]_i_1_n_5 ),
        .Q(btn_sum[6]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[7] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[7]_i_1_n_4 ),
        .Q(btn_sum[7]),
        .R(\btn_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[7]_i_1 
       (.CI(\btn_sum_reg[3]_i_1_n_0 ),
        .CO({\btn_sum_reg[7]_i_1_n_0 ,\btn_sum_reg[7]_i_1_n_1 ,\btn_sum_reg[7]_i_1_n_2 ,\btn_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,btn_sum[4]}),
        .O({\btn_sum_reg[7]_i_1_n_4 ,\btn_sum_reg[7]_i_1_n_5 ,\btn_sum_reg[7]_i_1_n_6 ,\btn_sum_reg[7]_i_1_n_7 }),
        .S({btn_sum[7:5],\btn_sum[7]_i_2_n_0 }));
  FDRE \btn_sum_reg[8] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[9]_i_1_n_7 ),
        .Q(btn_sum[8]),
        .R(\btn_sum[31]_i_1_n_0 ));
  FDRE \btn_sum_reg[9] 
       (.C(pclk),
        .CE(1'b1),
        .D(\btn_sum_reg[9]_i_1_n_6 ),
        .Q(btn_sum[9]),
        .R(\btn_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \btn_sum_reg[9]_i_1 
       (.CI(\btn_sum_reg[7]_i_1_n_0 ),
        .CO({\NLW_btn_sum_reg[9]_i_1_CO_UNCONNECTED [3:1],\btn_sum_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_btn_sum_reg[9]_i_1_O_UNCONNECTED [3:2],\btn_sum_reg[9]_i_1_n_6 ,\btn_sum_reg[9]_i_1_n_7 }),
        .S({1'b0,1'b0,btn_sum[9:8]}));
  LUT5 #(
    .INIT(32'h00004445)) 
    btn_wr_en_i_1
       (.I0(\btn_sum[31]_i_5_n_0 ),
        .I1(\btn_sum_reg[31]_i_4_n_7 ),
        .I2(\btn_sum_reg[31]_i_3_n_5 ),
        .I3(\btn_sum_reg[31]_i_3_n_6 ),
        .I4(btn_wr_en0),
        .O(btn_wr_en_i_1_n_0));
  FDRE btn_wr_en_reg
       (.C(pclk),
        .CE(1'b1),
        .D(btn_wr_en_i_1_n_0),
        .Q(btn_wr_en),
        .R(1'b0));
  FDCE de_reg_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(de),
        .Q(de_reg));
  LUT2 #(
    .INIT(4'hB)) 
    fifo_r_begin_i_1
       (.I0(frame_cnt[1]),
        .I1(frame_cnt[2]),
        .O(fifo_r_begin0));
  FDCE fifo_r_begin_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(fifo_r_begin0),
        .Q(fifo_r_begin));
  FDCE fifo_r_begin_reg_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(fifo_r_begin),
        .Q(fifo_r_begin_reg__0));
  FDCE fifo_read_en_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(fifo_read_en0),
        .Q(fifo_read_en));
  LUT6 #(
    .INIT(64'h000C000CFAFE0A0E)) 
    \fifo_rgb_out[0]_i_1 
       (.I0(left_data[0]),
        .I1(right_data[0]),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .I4(\accum_data_reg_n_0_[0] ),
        .I5(cur_state[2]),
        .O(fifo_rgb_out0_in[0]));
  LUT6 #(
    .INIT(64'h000C000CAFAFA0AC)) 
    \fifo_rgb_out[10]_i_1 
       (.I0(\accum_data_reg_n_0_[10] ),
        .I1(right_data[10]),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .I4(left_data[10]),
        .I5(cur_state[2]),
        .O(fifo_rgb_out0_in[10]));
  LUT6 #(
    .INIT(64'h0044FFF4004400F4)) 
    \fifo_rgb_out[11]_i_1 
       (.I0(cur_state[1]),
        .I1(right_data[11]),
        .I2(left_data[11]),
        .I3(cur_state[0]),
        .I4(cur_state[2]),
        .I5(\accum_data_reg_n_0_[11] ),
        .O(fifo_rgb_out0_in[11]));
  LUT6 #(
    .INIT(64'h000C000CFAFE0A0E)) 
    \fifo_rgb_out[12]_i_1 
       (.I0(left_data[12]),
        .I1(right_data[12]),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .I4(\accum_data_reg_n_0_[12] ),
        .I5(cur_state[2]),
        .O(fifo_rgb_out0_in[12]));
  LUT6 #(
    .INIT(64'h0044FFF4004400F4)) 
    \fifo_rgb_out[13]_i_1 
       (.I0(cur_state[1]),
        .I1(right_data[13]),
        .I2(left_data[13]),
        .I3(cur_state[0]),
        .I4(cur_state[2]),
        .I5(\accum_data_reg_n_0_[13] ),
        .O(fifo_rgb_out0_in[13]));
  LUT6 #(
    .INIT(64'h000C000CFAFE0A0E)) 
    \fifo_rgb_out[14]_i_1 
       (.I0(left_data[14]),
        .I1(right_data[14]),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .I4(\accum_data_reg_n_0_[14] ),
        .I5(cur_state[2]),
        .O(fifo_rgb_out0_in[14]));
  LUT6 #(
    .INIT(64'h11111FF100000000)) 
    \fifo_rgb_out[15]_i_1 
       (.I0(\h_pixel_counter[7]_i_3_n_0 ),
        .I1(\h_pixel_counter[6]_i_2_n_0 ),
        .I2(cur_state[2]),
        .I3(cur_state[1]),
        .I4(cur_state[0]),
        .I5(reset),
        .O(\fifo_rgb_out[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0044FFF4004400F4)) 
    \fifo_rgb_out[15]_i_2 
       (.I0(cur_state[1]),
        .I1(right_data[15]),
        .I2(left_data[15]),
        .I3(cur_state[0]),
        .I4(cur_state[2]),
        .I5(\accum_data_reg_n_0_[15] ),
        .O(fifo_rgb_out0_in[15]));
  LUT6 #(
    .INIT(64'h0044FFF4004400F4)) 
    \fifo_rgb_out[1]_i_1 
       (.I0(cur_state[1]),
        .I1(right_data[1]),
        .I2(left_data[1]),
        .I3(cur_state[0]),
        .I4(cur_state[2]),
        .I5(\accum_data_reg_n_0_[1] ),
        .O(fifo_rgb_out0_in[1]));
  LUT6 #(
    .INIT(64'h000C000CAFAFA0AC)) 
    \fifo_rgb_out[2]_i_1 
       (.I0(\accum_data_reg_n_0_[2] ),
        .I1(right_data[2]),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .I4(left_data[2]),
        .I5(cur_state[2]),
        .O(fifo_rgb_out0_in[2]));
  LUT6 #(
    .INIT(64'h000C000CFAFE0A0E)) 
    \fifo_rgb_out[3]_i_1 
       (.I0(left_data[3]),
        .I1(right_data[3]),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .I4(\accum_data_reg_n_0_[3] ),
        .I5(cur_state[2]),
        .O(fifo_rgb_out0_in[3]));
  LUT6 #(
    .INIT(64'h000C000CFAFE0A0E)) 
    \fifo_rgb_out[4]_i_1 
       (.I0(left_data[4]),
        .I1(right_data[4]),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .I4(\accum_data_reg_n_0_[4] ),
        .I5(cur_state[2]),
        .O(fifo_rgb_out0_in[4]));
  LUT6 #(
    .INIT(64'h000C000CAFAFA0AC)) 
    \fifo_rgb_out[5]_i_1 
       (.I0(\accum_data_reg_n_0_[5] ),
        .I1(right_data[5]),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .I4(left_data[5]),
        .I5(cur_state[2]),
        .O(fifo_rgb_out0_in[5]));
  LUT6 #(
    .INIT(64'h000C000CAFAFA0AC)) 
    \fifo_rgb_out[6]_i_1 
       (.I0(\accum_data_reg_n_0_[6] ),
        .I1(right_data[6]),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .I4(left_data[6]),
        .I5(cur_state[2]),
        .O(fifo_rgb_out0_in[6]));
  LUT6 #(
    .INIT(64'h000C000CAFAFA0AC)) 
    \fifo_rgb_out[7]_i_1 
       (.I0(\accum_data_reg_n_0_[7] ),
        .I1(right_data[7]),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .I4(left_data[7]),
        .I5(cur_state[2]),
        .O(fifo_rgb_out0_in[7]));
  LUT6 #(
    .INIT(64'h000C000CAFAFA0AC)) 
    \fifo_rgb_out[8]_i_1 
       (.I0(\accum_data_reg_n_0_[8] ),
        .I1(right_data[8]),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .I4(left_data[8]),
        .I5(cur_state[2]),
        .O(fifo_rgb_out0_in[8]));
  LUT6 #(
    .INIT(64'h000C000CFAFE0A0E)) 
    \fifo_rgb_out[9]_i_1 
       (.I0(left_data[9]),
        .I1(right_data[9]),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .I4(\accum_data_reg_n_0_[9] ),
        .I5(cur_state[2]),
        .O(fifo_rgb_out0_in[9]));
  FDRE \fifo_rgb_out_reg[0] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[0]),
        .Q(\fifo_rgb_out_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[10] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[10]),
        .Q(\fifo_rgb_out_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[11] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[11]),
        .Q(\fifo_rgb_out_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[12] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[12]),
        .Q(\fifo_rgb_out_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[13] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[13]),
        .Q(\fifo_rgb_out_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[14] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[14]),
        .Q(\fifo_rgb_out_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[15] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[15]),
        .Q(\fifo_rgb_out_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[1] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[1]),
        .Q(\fifo_rgb_out_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[2] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[2]),
        .Q(\fifo_rgb_out_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[3] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[3]),
        .Q(\fifo_rgb_out_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[4] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[4]),
        .Q(\fifo_rgb_out_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[5] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[5]),
        .Q(\fifo_rgb_out_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[6] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[6]),
        .Q(\fifo_rgb_out_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[7] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[7]),
        .Q(\fifo_rgb_out_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[8] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[8]),
        .Q(\fifo_rgb_out_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \fifo_rgb_out_reg[9] 
       (.C(pclk),
        .CE(\fifo_rgb_out[15]_i_1_n_0 ),
        .D(fifo_rgb_out0_in[9]),
        .Q(\fifo_rgb_out_reg_n_0_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h141414FF)) 
    fifo_wr_en_i_1
       (.I0(cur_state[0]),
        .I1(cur_state[1]),
        .I2(cur_state[2]),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .I4(\h_pixel_counter[7]_i_3_n_0 ),
        .O(fifo_wr_en));
  FDCE fifo_wr_en_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(fifo_wr_en),
        .Q(fifo_wr_en_reg_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    \frame_cnt[0]_i_1 
       (.I0(vs_reg),
        .I1(vs),
        .I2(frame_cnt[0]),
        .O(\frame_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hF708)) 
    \frame_cnt[1]_i_1 
       (.I0(frame_cnt[0]),
        .I1(vs),
        .I2(vs_reg),
        .I3(frame_cnt[1]),
        .O(\frame_cnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT5 #(
    .INIT(32'hFF7F0080)) 
    \frame_cnt[2]_i_1 
       (.I0(frame_cnt[1]),
        .I1(frame_cnt[0]),
        .I2(vs),
        .I3(vs_reg),
        .I4(frame_cnt[2]),
        .O(\frame_cnt[2]_i_1_n_0 ));
  FDCE \frame_cnt_reg[0] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\frame_cnt[0]_i_1_n_0 ),
        .Q(frame_cnt[0]));
  FDCE \frame_cnt_reg[1] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\frame_cnt[1]_i_1_n_0 ),
        .Q(frame_cnt[1]));
  FDCE \frame_cnt_reg[2] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\frame_cnt[2]_i_1_n_0 ),
        .Q(frame_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h04)) 
    frame_valid_i_1
       (.I0(frame_cnt[1]),
        .I1(frame_cnt[2]),
        .I2(frame_cnt[0]),
        .O(frame_valid_i_1_n_0));
  (* ORIG_CELL_NAME = "frame_valid_reg" *) 
  FDCE frame_valid_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(frame_valid_i_1_n_0),
        .Q(frame_valid));
  (* ORIG_CELL_NAME = "frame_valid_reg" *) 
  FDCE frame_valid_reg_rep
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(frame_valid_rep_i_1_n_0),
        .Q(frame_valid_reg_rep_n_0));
  (* ORIG_CELL_NAME = "frame_valid_reg" *) 
  FDCE frame_valid_reg_rep__0
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(frame_valid_rep_i_1__0_n_0),
        .Q(frame_valid_reg_rep__0_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    frame_valid_rep_i_1
       (.I0(frame_cnt[1]),
        .I1(frame_cnt[2]),
        .I2(frame_cnt[0]),
        .O(frame_valid_rep_i_1_n_0));
  LUT3 #(
    .INIT(8'h04)) 
    frame_valid_rep_i_1__0
       (.I0(frame_cnt[1]),
        .I1(frame_cnt[2]),
        .I2(frame_cnt[0]),
        .O(frame_valid_rep_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    \h_cnt[0]_i_1 
       (.I0(vs_reg),
        .I1(vs),
        .I2(de_reg),
        .I3(de),
        .O(\h_cnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \h_cnt[0]_i_3 
       (.I0(h_cnt_reg[0]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \h_cnt[0]_i_4 
       (.I0(h_cnt_reg[3]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \h_cnt[0]_i_5 
       (.I0(h_cnt_reg[2]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \h_cnt[0]_i_6 
       (.I0(h_cnt_reg[1]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h75)) 
    \h_cnt[0]_i_7 
       (.I0(h_cnt_reg[0]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \h_cnt[4]_i_2 
       (.I0(h_cnt_reg[7]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \h_cnt[4]_i_3 
       (.I0(h_cnt_reg[6]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \h_cnt[4]_i_4 
       (.I0(h_cnt_reg[5]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \h_cnt[4]_i_5 
       (.I0(h_cnt_reg[4]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \h_cnt[8]_i_2 
       (.I0(h_cnt_reg[11]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \h_cnt[8]_i_3 
       (.I0(h_cnt_reg[10]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \h_cnt[8]_i_4 
       (.I0(h_cnt_reg[9]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \h_cnt[8]_i_5 
       (.I0(h_cnt_reg[8]),
        .I1(vs_reg),
        .I2(vs),
        .O(\h_cnt[8]_i_5_n_0 ));
  FDPE \h_cnt_reg[0] 
       (.C(pclk),
        .CE(\h_cnt[0]_i_1_n_0 ),
        .D(\h_cnt_reg[0]_i_2_n_7 ),
        .PRE(rst_n),
        .Q(h_cnt_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \h_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\h_cnt_reg[0]_i_2_n_0 ,\h_cnt_reg[0]_i_2_n_1 ,\h_cnt_reg[0]_i_2_n_2 ,\h_cnt_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\h_cnt[0]_i_3_n_0 }),
        .O({\h_cnt_reg[0]_i_2_n_4 ,\h_cnt_reg[0]_i_2_n_5 ,\h_cnt_reg[0]_i_2_n_6 ,\h_cnt_reg[0]_i_2_n_7 }),
        .S({\h_cnt[0]_i_4_n_0 ,\h_cnt[0]_i_5_n_0 ,\h_cnt[0]_i_6_n_0 ,\h_cnt[0]_i_7_n_0 }));
  FDCE \h_cnt_reg[10] 
       (.C(pclk),
        .CE(\h_cnt[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_cnt_reg[8]_i_1_n_5 ),
        .Q(h_cnt_reg[10]));
  FDCE \h_cnt_reg[11] 
       (.C(pclk),
        .CE(\h_cnt[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_cnt_reg[8]_i_1_n_4 ),
        .Q(h_cnt_reg[11]));
  FDCE \h_cnt_reg[1] 
       (.C(pclk),
        .CE(\h_cnt[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_cnt_reg[0]_i_2_n_6 ),
        .Q(h_cnt_reg[1]));
  FDCE \h_cnt_reg[2] 
       (.C(pclk),
        .CE(\h_cnt[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_cnt_reg[0]_i_2_n_5 ),
        .Q(h_cnt_reg[2]));
  FDCE \h_cnt_reg[3] 
       (.C(pclk),
        .CE(\h_cnt[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_cnt_reg[0]_i_2_n_4 ),
        .Q(h_cnt_reg[3]));
  FDCE \h_cnt_reg[4] 
       (.C(pclk),
        .CE(\h_cnt[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_cnt_reg[4]_i_1_n_7 ),
        .Q(h_cnt_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \h_cnt_reg[4]_i_1 
       (.CI(\h_cnt_reg[0]_i_2_n_0 ),
        .CO({\h_cnt_reg[4]_i_1_n_0 ,\h_cnt_reg[4]_i_1_n_1 ,\h_cnt_reg[4]_i_1_n_2 ,\h_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\h_cnt_reg[4]_i_1_n_4 ,\h_cnt_reg[4]_i_1_n_5 ,\h_cnt_reg[4]_i_1_n_6 ,\h_cnt_reg[4]_i_1_n_7 }),
        .S({\h_cnt[4]_i_2_n_0 ,\h_cnt[4]_i_3_n_0 ,\h_cnt[4]_i_4_n_0 ,\h_cnt[4]_i_5_n_0 }));
  FDCE \h_cnt_reg[5] 
       (.C(pclk),
        .CE(\h_cnt[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_cnt_reg[4]_i_1_n_6 ),
        .Q(h_cnt_reg[5]));
  FDCE \h_cnt_reg[6] 
       (.C(pclk),
        .CE(\h_cnt[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_cnt_reg[4]_i_1_n_5 ),
        .Q(h_cnt_reg[6]));
  FDCE \h_cnt_reg[7] 
       (.C(pclk),
        .CE(\h_cnt[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_cnt_reg[4]_i_1_n_4 ),
        .Q(h_cnt_reg[7]));
  FDCE \h_cnt_reg[8] 
       (.C(pclk),
        .CE(\h_cnt[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_cnt_reg[8]_i_1_n_7 ),
        .Q(h_cnt_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \h_cnt_reg[8]_i_1 
       (.CI(\h_cnt_reg[4]_i_1_n_0 ),
        .CO({\NLW_h_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\h_cnt_reg[8]_i_1_n_1 ,\h_cnt_reg[8]_i_1_n_2 ,\h_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\h_cnt_reg[8]_i_1_n_4 ,\h_cnt_reg[8]_i_1_n_5 ,\h_cnt_reg[8]_i_1_n_6 ,\h_cnt_reg[8]_i_1_n_7 }),
        .S({\h_cnt[8]_i_2_n_0 ,\h_cnt[8]_i_3_n_0 ,\h_cnt[8]_i_4_n_0 ,\h_cnt[8]_i_5_n_0 }));
  FDCE \h_cnt_reg[9] 
       (.C(pclk),
        .CE(\h_cnt[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_cnt_reg[8]_i_1_n_6 ),
        .Q(h_cnt_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \h_pixel_counter[0]_i_1 
       (.I0(cur_state[0]),
        .I1(\h_pixel_counter_reg_n_0_[0] ),
        .O(\h_pixel_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \h_pixel_counter[1]_i_1 
       (.I0(cur_state[0]),
        .I1(\h_pixel_counter_reg_n_0_[0] ),
        .I2(\h_pixel_counter_reg_n_0_[1] ),
        .O(\h_pixel_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h0078)) 
    \h_pixel_counter[2]_i_1 
       (.I0(\h_pixel_counter_reg_n_0_[0] ),
        .I1(\h_pixel_counter_reg_n_0_[1] ),
        .I2(\h_pixel_counter_reg_n_0_[2] ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\h_pixel_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \h_pixel_counter[3]_i_1 
       (.I0(\h_pixel_counter_reg_n_0_[1] ),
        .I1(\h_pixel_counter_reg_n_0_[0] ),
        .I2(\h_pixel_counter_reg_n_0_[2] ),
        .I3(\h_pixel_counter_reg_n_0_[3] ),
        .I4(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\h_pixel_counter[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h88288888)) 
    \h_pixel_counter[4]_i_1 
       (.I0(cur_state[0]),
        .I1(\h_pixel_counter_reg_n_0_[4] ),
        .I2(\h_pixel_counter_reg_n_0_[3] ),
        .I3(\h_pixel_counter[5]_i_2_n_0 ),
        .I4(\h_pixel_counter_reg_n_0_[2] ),
        .O(\h_pixel_counter[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000A6AAAAAA)) 
    \h_pixel_counter[5]_i_1 
       (.I0(\h_pixel_counter_reg_n_0_[5] ),
        .I1(\h_pixel_counter_reg_n_0_[2] ),
        .I2(\h_pixel_counter[5]_i_2_n_0 ),
        .I3(\h_pixel_counter_reg_n_0_[3] ),
        .I4(\h_pixel_counter_reg_n_0_[4] ),
        .I5(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\h_pixel_counter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \h_pixel_counter[5]_i_2 
       (.I0(\h_pixel_counter_reg_n_0_[0] ),
        .I1(\h_pixel_counter_reg_n_0_[1] ),
        .O(\h_pixel_counter[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h006C)) 
    \h_pixel_counter[6]_i_1 
       (.I0(\h_pixel_counter[7]_i_4_n_0 ),
        .I1(\h_pixel_counter_reg_n_0_[6] ),
        .I2(\h_pixel_counter_reg_n_0_[5] ),
        .I3(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\h_pixel_counter[6]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \h_pixel_counter[6]_i_2 
       (.I0(\led_counter[7]_i_3_n_0 ),
        .I1(cur_state[2]),
        .I2(cur_state[0]),
        .O(\h_pixel_counter[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \h_pixel_counter[7]_i_1 
       (.I0(cur_state[2]),
        .I1(\h_pixel_counter[7]_i_3_n_0 ),
        .I2(cur_state[0]),
        .O(\h_pixel_counter[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h6AAA0000)) 
    \h_pixel_counter[7]_i_2 
       (.I0(\h_pixel_counter_reg_n_0_[7] ),
        .I1(\h_pixel_counter_reg_n_0_[5] ),
        .I2(\h_pixel_counter_reg_n_0_[6] ),
        .I3(\h_pixel_counter[7]_i_4_n_0 ),
        .I4(cur_state[0]),
        .O(\h_pixel_counter[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \h_pixel_counter[7]_i_3 
       (.I0(\h_pixel_counter[7]_i_5_n_0 ),
        .I1(\h_pixel_counter_reg_n_0_[5] ),
        .I2(\h_pixel_counter_reg_n_0_[6] ),
        .I3(\h_pixel_counter_reg_n_0_[0] ),
        .I4(\h_pixel_counter_reg_n_0_[1] ),
        .O(\h_pixel_counter[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \h_pixel_counter[7]_i_4 
       (.I0(\h_pixel_counter_reg_n_0_[4] ),
        .I1(\h_pixel_counter_reg_n_0_[3] ),
        .I2(\h_pixel_counter_reg_n_0_[1] ),
        .I3(\h_pixel_counter_reg_n_0_[0] ),
        .I4(\h_pixel_counter_reg_n_0_[2] ),
        .O(\h_pixel_counter[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \h_pixel_counter[7]_i_5 
       (.I0(\h_pixel_counter_reg_n_0_[2] ),
        .I1(\h_pixel_counter_reg_n_0_[3] ),
        .I2(\h_pixel_counter_reg_n_0_[4] ),
        .I3(\h_pixel_counter_reg_n_0_[7] ),
        .O(\h_pixel_counter[7]_i_5_n_0 ));
  FDCE \h_pixel_counter_reg[0] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_pixel_counter[0]_i_1_n_0 ),
        .Q(\h_pixel_counter_reg_n_0_[0] ));
  FDCE \h_pixel_counter_reg[1] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_pixel_counter[1]_i_1_n_0 ),
        .Q(\h_pixel_counter_reg_n_0_[1] ));
  FDCE \h_pixel_counter_reg[2] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_pixel_counter[2]_i_1_n_0 ),
        .Q(\h_pixel_counter_reg_n_0_[2] ));
  FDCE \h_pixel_counter_reg[3] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_pixel_counter[3]_i_1_n_0 ),
        .Q(\h_pixel_counter_reg_n_0_[3] ));
  FDCE \h_pixel_counter_reg[4] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_pixel_counter[4]_i_1_n_0 ),
        .Q(\h_pixel_counter_reg_n_0_[4] ));
  FDCE \h_pixel_counter_reg[5] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_pixel_counter[5]_i_1_n_0 ),
        .Q(\h_pixel_counter_reg_n_0_[5] ));
  FDCE \h_pixel_counter_reg[6] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_pixel_counter[6]_i_1_n_0 ),
        .Q(\h_pixel_counter_reg_n_0_[6] ));
  FDCE \h_pixel_counter_reg[7] 
       (.C(pclk),
        .CE(\h_pixel_counter[7]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\h_pixel_counter[7]_i_2_n_0 ),
        .Q(\h_pixel_counter_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \led_counter[0]_i_1 
       (.I0(in16[0]),
        .I1(cur_state[0]),
        .I2(cur_state[2]),
        .I3(cur_state[1]),
        .O(\led_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \led_counter[1]_i_1 
       (.I0(in16[1]),
        .I1(cur_state[0]),
        .I2(cur_state[2]),
        .I3(cur_state[1]),
        .O(\led_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \led_counter[2]_i_1 
       (.I0(in16[2]),
        .I1(cur_state[0]),
        .I2(cur_state[2]),
        .I3(cur_state[1]),
        .O(\led_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \led_counter[3]_i_1 
       (.I0(in16[3]),
        .I1(cur_state[0]),
        .I2(cur_state[2]),
        .I3(cur_state[1]),
        .O(\led_counter[3]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \led_counter[3]_i_3 
       (.I0(\led_counter_reg_n_0_[1] ),
        .O(\led_counter[3]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \led_counter[3]_i_4 
       (.I0(cur_state[2]),
        .O(\led_counter[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \led_counter[3]_i_5 
       (.I0(\led_counter_reg_n_0_[2] ),
        .I1(\led_counter_reg_n_0_[3] ),
        .O(\led_counter[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \led_counter[3]_i_6 
       (.I0(\led_counter_reg_n_0_[1] ),
        .I1(\led_counter_reg_n_0_[2] ),
        .O(\led_counter[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h9A)) 
    \led_counter[3]_i_7 
       (.I0(\led_counter_reg_n_0_[1] ),
        .I1(cur_state[2]),
        .I2(cur_state[1]),
        .O(\led_counter[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \led_counter[3]_i_8 
       (.I0(cur_state[2]),
        .I1(\led_counter_reg_n_0_[0] ),
        .O(\led_counter[3]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \led_counter[4]_i_1 
       (.I0(in16[4]),
        .I1(cur_state[0]),
        .I2(cur_state[2]),
        .I3(cur_state[1]),
        .O(\led_counter[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \led_counter[5]_i_1 
       (.I0(in16[5]),
        .I1(cur_state[2]),
        .I2(cur_state[0]),
        .O(\led_counter[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \led_counter[6]_i_1 
       (.I0(in16[6]),
        .I1(cur_state[2]),
        .I2(cur_state[0]),
        .O(\led_counter[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h5077)) 
    \led_counter[7]_i_1 
       (.I0(cur_state[2]),
        .I1(cur_state[1]),
        .I2(\led_counter[7]_i_3_n_0 ),
        .I3(cur_state[0]),
        .O(led_counter));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \led_counter[7]_i_2 
       (.I0(in16[7]),
        .I1(cur_state[2]),
        .I2(cur_state[0]),
        .O(\led_counter[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \led_counter[7]_i_3 
       (.I0(\h_pixel_counter[7]_i_5_n_0 ),
        .I1(\h_pixel_counter_reg_n_0_[5] ),
        .I2(\h_pixel_counter_reg_n_0_[6] ),
        .I3(\h_pixel_counter_reg_n_0_[0] ),
        .I4(\h_pixel_counter_reg_n_0_[1] ),
        .O(\led_counter[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \led_counter[7]_i_5 
       (.I0(\led_counter_reg_n_0_[6] ),
        .I1(\led_counter_reg_n_0_[7] ),
        .O(\led_counter[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \led_counter[7]_i_6 
       (.I0(\led_counter_reg_n_0_[5] ),
        .I1(\led_counter_reg_n_0_[6] ),
        .O(\led_counter[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \led_counter[7]_i_7 
       (.I0(\led_counter_reg_n_0_[4] ),
        .I1(\led_counter_reg_n_0_[5] ),
        .O(\led_counter[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \led_counter[7]_i_8 
       (.I0(\led_counter_reg_n_0_[3] ),
        .I1(\led_counter_reg_n_0_[4] ),
        .O(\led_counter[7]_i_8_n_0 ));
  FDCE \led_counter_reg[0] 
       (.C(pclk),
        .CE(led_counter),
        .CLR(rst_n),
        .D(\led_counter[0]_i_1_n_0 ),
        .Q(\led_counter_reg_n_0_[0] ));
  FDCE \led_counter_reg[1] 
       (.C(pclk),
        .CE(led_counter),
        .CLR(rst_n),
        .D(\led_counter[1]_i_1_n_0 ),
        .Q(\led_counter_reg_n_0_[1] ));
  FDCE \led_counter_reg[2] 
       (.C(pclk),
        .CE(led_counter),
        .CLR(rst_n),
        .D(\led_counter[2]_i_1_n_0 ),
        .Q(\led_counter_reg_n_0_[2] ));
  FDCE \led_counter_reg[3] 
       (.C(pclk),
        .CE(led_counter),
        .CLR(rst_n),
        .D(\led_counter[3]_i_1_n_0 ),
        .Q(\led_counter_reg_n_0_[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \led_counter_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\led_counter_reg[3]_i_2_n_0 ,\led_counter_reg[3]_i_2_n_1 ,\led_counter_reg[3]_i_2_n_2 ,\led_counter_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\led_counter_reg_n_0_[2] ,\led_counter_reg_n_0_[1] ,\led_counter[3]_i_3_n_0 ,\led_counter[3]_i_4_n_0 }),
        .O(in16[3:0]),
        .S({\led_counter[3]_i_5_n_0 ,\led_counter[3]_i_6_n_0 ,\led_counter[3]_i_7_n_0 ,\led_counter[3]_i_8_n_0 }));
  FDCE \led_counter_reg[4] 
       (.C(pclk),
        .CE(led_counter),
        .CLR(rst_n),
        .D(\led_counter[4]_i_1_n_0 ),
        .Q(\led_counter_reg_n_0_[4] ));
  FDCE \led_counter_reg[5] 
       (.C(pclk),
        .CE(led_counter),
        .CLR(rst_n),
        .D(\led_counter[5]_i_1_n_0 ),
        .Q(\led_counter_reg_n_0_[5] ));
  FDCE \led_counter_reg[6] 
       (.C(pclk),
        .CE(led_counter),
        .CLR(rst_n),
        .D(\led_counter[6]_i_1_n_0 ),
        .Q(\led_counter_reg_n_0_[6] ));
  FDCE \led_counter_reg[7] 
       (.C(pclk),
        .CE(led_counter),
        .CLR(rst_n),
        .D(\led_counter[7]_i_2_n_0 ),
        .Q(\led_counter_reg_n_0_[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \led_counter_reg[7]_i_4 
       (.CI(\led_counter_reg[3]_i_2_n_0 ),
        .CO({\NLW_led_counter_reg[7]_i_4_CO_UNCONNECTED [3],\led_counter_reg[7]_i_4_n_1 ,\led_counter_reg[7]_i_4_n_2 ,\led_counter_reg[7]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\led_counter_reg_n_0_[5] ,\led_counter_reg_n_0_[4] ,\led_counter_reg_n_0_[3] }),
        .O(in16[7:4]),
        .S({\led_counter[7]_i_5_n_0 ,\led_counter[7]_i_6_n_0 ,\led_counter[7]_i_7_n_0 ,\led_counter[7]_i_8_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \left_addr_rd[0]_i_1 
       (.I0(cur_state[1]),
        .I1(\left_addr_rd_reg_n_0_[0] ),
        .O(\left_addr_rd[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_rd[10]_i_1 
       (.I0(in19[10]),
        .I1(cur_state[1]),
        .O(\left_addr_rd[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h12021212)) 
    \left_addr_rd[11]_i_1 
       (.I0(cur_state[1]),
        .I1(cur_state[2]),
        .I2(cur_state[0]),
        .I3(\led_counter[7]_i_3_n_0 ),
        .I4(\h_pixel_counter[7]_i_3_n_0 ),
        .O(left_addr_rd));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_rd[11]_i_2 
       (.I0(in19[11]),
        .I1(cur_state[1]),
        .O(\left_addr_rd[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \left_addr_rd[11]_i_4 
       (.I0(\left_addr_rd_reg_n_0_[11] ),
        .O(\left_addr_rd[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \left_addr_rd[11]_i_5 
       (.I0(\left_addr_rd_reg_n_0_[10] ),
        .O(\left_addr_rd[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \left_addr_rd[11]_i_6 
       (.I0(\left_addr_rd_reg_n_0_[9] ),
        .O(\left_addr_rd[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_rd[1]_i_1 
       (.I0(in19[1]),
        .I1(cur_state[1]),
        .O(\left_addr_rd[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_rd[2]_i_1 
       (.I0(in19[2]),
        .I1(cur_state[1]),
        .O(\left_addr_rd[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_rd[3]_i_1 
       (.I0(in19[3]),
        .I1(cur_state[1]),
        .O(\left_addr_rd[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_addr_rd[4]_i_1 
       (.I0(in19[4]),
        .I1(cur_state[1]),
        .O(\left_addr_rd[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \left_addr_rd[4]_i_3 
       (.I0(\left_addr_rd_reg_n_0_[4] ),
        .O(\left_addr_rd[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \left_addr_rd[4]_i_4 
       (.I0(\left_addr_rd_reg_n_0_[3] ),
        .O(\left_addr_rd[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \left_addr_rd[4]_i_5 
       (.I0(\left_addr_rd_reg_n_0_[2] ),
        .O(\left_addr_rd[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \left_addr_rd[4]_i_6 
       (.I0(\left_addr_rd_reg_n_0_[1] ),
        .O(\left_addr_rd[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_rd[5]_i_1 
       (.I0(in19[5]),
        .I1(cur_state[1]),
        .O(\left_addr_rd[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_rd[6]_i_1 
       (.I0(in19[6]),
        .I1(cur_state[1]),
        .O(\left_addr_rd[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_rd[7]_i_1 
       (.I0(in19[7]),
        .I1(cur_state[1]),
        .O(\left_addr_rd[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_rd[8]_i_1 
       (.I0(in19[8]),
        .I1(cur_state[1]),
        .O(\left_addr_rd[8]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \left_addr_rd[8]_i_3 
       (.I0(\left_addr_rd_reg_n_0_[8] ),
        .O(\left_addr_rd[8]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \left_addr_rd[8]_i_4 
       (.I0(\left_addr_rd_reg_n_0_[7] ),
        .O(\left_addr_rd[8]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \left_addr_rd[8]_i_5 
       (.I0(\left_addr_rd_reg_n_0_[6] ),
        .O(\left_addr_rd[8]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \left_addr_rd[8]_i_6 
       (.I0(\left_addr_rd_reg_n_0_[5] ),
        .O(\left_addr_rd[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_rd[9]_i_1 
       (.I0(in19[9]),
        .I1(cur_state[1]),
        .O(\left_addr_rd[9]_i_1_n_0 ));
  FDCE \left_addr_rd_reg[0] 
       (.C(pclk),
        .CE(left_addr_rd),
        .CLR(rst_n),
        .D(\left_addr_rd[0]_i_1_n_0 ),
        .Q(\left_addr_rd_reg_n_0_[0] ));
  FDCE \left_addr_rd_reg[10] 
       (.C(pclk),
        .CE(left_addr_rd),
        .CLR(rst_n),
        .D(\left_addr_rd[10]_i_1_n_0 ),
        .Q(\left_addr_rd_reg_n_0_[10] ));
  FDCE \left_addr_rd_reg[11] 
       (.C(pclk),
        .CE(left_addr_rd),
        .CLR(rst_n),
        .D(\left_addr_rd[11]_i_2_n_0 ),
        .Q(\left_addr_rd_reg_n_0_[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_addr_rd_reg[11]_i_3 
       (.CI(\left_addr_rd_reg[8]_i_2_n_0 ),
        .CO({\NLW_left_addr_rd_reg[11]_i_3_CO_UNCONNECTED [3:2],\left_addr_rd_reg[11]_i_3_n_2 ,\left_addr_rd_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\left_addr_rd_reg_n_0_[10] ,\left_addr_rd_reg_n_0_[9] }),
        .O({\NLW_left_addr_rd_reg[11]_i_3_O_UNCONNECTED [3],in19[11:9]}),
        .S({1'b0,\left_addr_rd[11]_i_4_n_0 ,\left_addr_rd[11]_i_5_n_0 ,\left_addr_rd[11]_i_6_n_0 }));
  FDCE \left_addr_rd_reg[1] 
       (.C(pclk),
        .CE(left_addr_rd),
        .CLR(rst_n),
        .D(\left_addr_rd[1]_i_1_n_0 ),
        .Q(\left_addr_rd_reg_n_0_[1] ));
  FDCE \left_addr_rd_reg[2] 
       (.C(pclk),
        .CE(left_addr_rd),
        .CLR(rst_n),
        .D(\left_addr_rd[2]_i_1_n_0 ),
        .Q(\left_addr_rd_reg_n_0_[2] ));
  FDCE \left_addr_rd_reg[3] 
       (.C(pclk),
        .CE(left_addr_rd),
        .CLR(rst_n),
        .D(\left_addr_rd[3]_i_1_n_0 ),
        .Q(\left_addr_rd_reg_n_0_[3] ));
  FDCE \left_addr_rd_reg[4] 
       (.C(pclk),
        .CE(left_addr_rd),
        .CLR(rst_n),
        .D(\left_addr_rd[4]_i_1_n_0 ),
        .Q(\left_addr_rd_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_addr_rd_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\left_addr_rd_reg[4]_i_2_n_0 ,\left_addr_rd_reg[4]_i_2_n_1 ,\left_addr_rd_reg[4]_i_2_n_2 ,\left_addr_rd_reg[4]_i_2_n_3 }),
        .CYINIT(\left_addr_rd_reg_n_0_[0] ),
        .DI({\left_addr_rd_reg_n_0_[4] ,\left_addr_rd_reg_n_0_[3] ,\left_addr_rd_reg_n_0_[2] ,\left_addr_rd_reg_n_0_[1] }),
        .O(in19[4:1]),
        .S({\left_addr_rd[4]_i_3_n_0 ,\left_addr_rd[4]_i_4_n_0 ,\left_addr_rd[4]_i_5_n_0 ,\left_addr_rd[4]_i_6_n_0 }));
  FDCE \left_addr_rd_reg[5] 
       (.C(pclk),
        .CE(left_addr_rd),
        .CLR(rst_n),
        .D(\left_addr_rd[5]_i_1_n_0 ),
        .Q(\left_addr_rd_reg_n_0_[5] ));
  FDCE \left_addr_rd_reg[6] 
       (.C(pclk),
        .CE(left_addr_rd),
        .CLR(rst_n),
        .D(\left_addr_rd[6]_i_1_n_0 ),
        .Q(\left_addr_rd_reg_n_0_[6] ));
  FDCE \left_addr_rd_reg[7] 
       (.C(pclk),
        .CE(left_addr_rd),
        .CLR(rst_n),
        .D(\left_addr_rd[7]_i_1_n_0 ),
        .Q(\left_addr_rd_reg_n_0_[7] ));
  FDCE \left_addr_rd_reg[8] 
       (.C(pclk),
        .CE(left_addr_rd),
        .CLR(rst_n),
        .D(\left_addr_rd[8]_i_1_n_0 ),
        .Q(\left_addr_rd_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_addr_rd_reg[8]_i_2 
       (.CI(\left_addr_rd_reg[4]_i_2_n_0 ),
        .CO({\left_addr_rd_reg[8]_i_2_n_0 ,\left_addr_rd_reg[8]_i_2_n_1 ,\left_addr_rd_reg[8]_i_2_n_2 ,\left_addr_rd_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_addr_rd_reg_n_0_[8] ,\left_addr_rd_reg_n_0_[7] ,\left_addr_rd_reg_n_0_[6] ,\left_addr_rd_reg_n_0_[5] }),
        .O(in19[8:5]),
        .S({\left_addr_rd[8]_i_3_n_0 ,\left_addr_rd[8]_i_4_n_0 ,\left_addr_rd[8]_i_5_n_0 ,\left_addr_rd[8]_i_6_n_0 }));
  FDCE \left_addr_rd_reg[9] 
       (.C(pclk),
        .CE(left_addr_rd),
        .CLR(rst_n),
        .D(\left_addr_rd[9]_i_1_n_0 ),
        .Q(\left_addr_rd_reg_n_0_[9] ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_wr[0]_i_2 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_addr_wr_reg[3]),
        .O(\left_addr_wr[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_wr[0]_i_3 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_addr_wr_reg[2]),
        .O(\left_addr_wr[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_wr[0]_i_4 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_addr_wr_reg[1]),
        .O(\left_addr_wr[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \left_addr_wr[0]_i_5 
       (.I0(left_addr_wr_reg[0]),
        .I1(frame_valid_reg_rep__0_n_0),
        .O(\left_addr_wr[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_wr[4]_i_2 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_addr_wr_reg[7]),
        .O(\left_addr_wr[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_wr[4]_i_3 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_addr_wr_reg[6]),
        .O(\left_addr_wr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_wr[4]_i_4 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_addr_wr_reg[5]),
        .O(\left_addr_wr[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_wr[4]_i_5 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_addr_wr_reg[4]),
        .O(\left_addr_wr[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_wr[8]_i_2 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_addr_wr_reg[11]),
        .O(\left_addr_wr[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_wr[8]_i_3 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_addr_wr_reg[10]),
        .O(\left_addr_wr[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_wr[8]_i_4 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_addr_wr_reg[9]),
        .O(\left_addr_wr[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_addr_wr[8]_i_5 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_addr_wr_reg[8]),
        .O(\left_addr_wr[8]_i_5_n_0 ));
  FDCE \left_addr_wr_reg[0] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_addr_wr_reg[0]_i_1_n_7 ),
        .Q(left_addr_wr_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_addr_wr_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\left_addr_wr_reg[0]_i_1_n_0 ,\left_addr_wr_reg[0]_i_1_n_1 ,\left_addr_wr_reg[0]_i_1_n_2 ,\left_addr_wr_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,frame_valid_reg_rep__0_n_0}),
        .O({\left_addr_wr_reg[0]_i_1_n_4 ,\left_addr_wr_reg[0]_i_1_n_5 ,\left_addr_wr_reg[0]_i_1_n_6 ,\left_addr_wr_reg[0]_i_1_n_7 }),
        .S({\left_addr_wr[0]_i_2_n_0 ,\left_addr_wr[0]_i_3_n_0 ,\left_addr_wr[0]_i_4_n_0 ,\left_addr_wr[0]_i_5_n_0 }));
  FDCE \left_addr_wr_reg[10] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_addr_wr_reg[8]_i_1_n_5 ),
        .Q(left_addr_wr_reg[10]));
  FDCE \left_addr_wr_reg[11] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_addr_wr_reg[8]_i_1_n_4 ),
        .Q(left_addr_wr_reg[11]));
  FDCE \left_addr_wr_reg[1] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_addr_wr_reg[0]_i_1_n_6 ),
        .Q(left_addr_wr_reg[1]));
  FDCE \left_addr_wr_reg[2] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_addr_wr_reg[0]_i_1_n_5 ),
        .Q(left_addr_wr_reg[2]));
  FDCE \left_addr_wr_reg[3] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_addr_wr_reg[0]_i_1_n_4 ),
        .Q(left_addr_wr_reg[3]));
  FDCE \left_addr_wr_reg[4] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_addr_wr_reg[4]_i_1_n_7 ),
        .Q(left_addr_wr_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_addr_wr_reg[4]_i_1 
       (.CI(\left_addr_wr_reg[0]_i_1_n_0 ),
        .CO({\left_addr_wr_reg[4]_i_1_n_0 ,\left_addr_wr_reg[4]_i_1_n_1 ,\left_addr_wr_reg[4]_i_1_n_2 ,\left_addr_wr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\left_addr_wr_reg[4]_i_1_n_4 ,\left_addr_wr_reg[4]_i_1_n_5 ,\left_addr_wr_reg[4]_i_1_n_6 ,\left_addr_wr_reg[4]_i_1_n_7 }),
        .S({\left_addr_wr[4]_i_2_n_0 ,\left_addr_wr[4]_i_3_n_0 ,\left_addr_wr[4]_i_4_n_0 ,\left_addr_wr[4]_i_5_n_0 }));
  FDCE \left_addr_wr_reg[5] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_addr_wr_reg[4]_i_1_n_6 ),
        .Q(left_addr_wr_reg[5]));
  FDCE \left_addr_wr_reg[6] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_addr_wr_reg[4]_i_1_n_5 ),
        .Q(left_addr_wr_reg[6]));
  FDCE \left_addr_wr_reg[7] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_addr_wr_reg[4]_i_1_n_4 ),
        .Q(left_addr_wr_reg[7]));
  FDCE \left_addr_wr_reg[8] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_addr_wr_reg[8]_i_1_n_7 ),
        .Q(left_addr_wr_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_addr_wr_reg[8]_i_1 
       (.CI(\left_addr_wr_reg[4]_i_1_n_0 ),
        .CO({\NLW_left_addr_wr_reg[8]_i_1_CO_UNCONNECTED [3],\left_addr_wr_reg[8]_i_1_n_1 ,\left_addr_wr_reg[8]_i_1_n_2 ,\left_addr_wr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\left_addr_wr_reg[8]_i_1_n_4 ,\left_addr_wr_reg[8]_i_1_n_5 ,\left_addr_wr_reg[8]_i_1_n_6 ,\left_addr_wr_reg[8]_i_1_n_7 }),
        .S({\left_addr_wr[8]_i_2_n_0 ,\left_addr_wr[8]_i_3_n_0 ,\left_addr_wr[8]_i_4_n_0 ,\left_addr_wr[8]_i_5_n_0 }));
  FDCE \left_addr_wr_reg[9] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_addr_wr_reg[8]_i_1_n_6 ),
        .Q(left_addr_wr_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[0]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[0]),
        .O(\left_data_reg[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[10]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[10]),
        .O(\left_data_reg[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[11]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[11]),
        .O(\left_data_reg[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[12]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[12]),
        .O(\left_data_reg[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[13]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[13]),
        .O(\left_data_reg[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[14]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[14]),
        .O(\left_data_reg[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000400FFFFFFFF)) 
    \left_data_reg[15]_i_1 
       (.I0(left_wr_en_i_2_n_0),
        .I1(pixel_cnt_reg[1]),
        .I2(pixel_cnt_reg[0]),
        .I3(left_wr_en_i_3_n_0),
        .I4(left_wr_en_i_4_n_0),
        .I5(frame_valid_reg_rep__0_n_0),
        .O(\left_data_reg[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[15]_i_2 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[15]),
        .O(\left_data_reg[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[1]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[1]),
        .O(\left_data_reg[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[2]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[2]),
        .O(\left_data_reg[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[3]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[3]),
        .O(\left_data_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[4]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[4]),
        .O(\left_data_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[5]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[5]),
        .O(\left_data_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[6]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[6]),
        .O(\left_data_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[7]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[7]),
        .O(\left_data_reg[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[8]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[8]),
        .O(\left_data_reg[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_data_reg[9]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(left_dev[9]),
        .O(\left_data_reg[9]_i_1_n_0 ));
  FDCE \left_data_reg_reg[0] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[0]_i_1_n_0 ),
        .Q(left_data_reg[0]));
  FDCE \left_data_reg_reg[10] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[10]_i_1_n_0 ),
        .Q(left_data_reg[10]));
  FDCE \left_data_reg_reg[11] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[11]_i_1_n_0 ),
        .Q(left_data_reg[11]));
  FDCE \left_data_reg_reg[12] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[12]_i_1_n_0 ),
        .Q(left_data_reg[12]));
  FDCE \left_data_reg_reg[13] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[13]_i_1_n_0 ),
        .Q(left_data_reg[13]));
  FDCE \left_data_reg_reg[14] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[14]_i_1_n_0 ),
        .Q(left_data_reg[14]));
  FDCE \left_data_reg_reg[15] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[15]_i_2_n_0 ),
        .Q(left_data_reg[15]));
  FDCE \left_data_reg_reg[1] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[1]_i_1_n_0 ),
        .Q(left_data_reg[1]));
  FDCE \left_data_reg_reg[2] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[2]_i_1_n_0 ),
        .Q(left_data_reg[2]));
  FDCE \left_data_reg_reg[3] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[3]_i_1_n_0 ),
        .Q(left_data_reg[3]));
  FDCE \left_data_reg_reg[4] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[4]_i_1_n_0 ),
        .Q(left_data_reg[4]));
  FDCE \left_data_reg_reg[5] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[5]_i_1_n_0 ),
        .Q(left_data_reg[5]));
  FDCE \left_data_reg_reg[6] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[6]_i_1_n_0 ),
        .Q(left_data_reg[6]));
  FDCE \left_data_reg_reg[7] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[7]_i_1_n_0 ),
        .Q(left_data_reg[7]));
  FDCE \left_data_reg_reg[8] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[8]_i_1_n_0 ),
        .Q(left_data_reg[8]));
  FDCE \left_data_reg_reg[9] 
       (.C(pclk),
        .CE(\left_data_reg[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_data_reg[9]_i_1_n_0 ),
        .Q(left_data_reg[9]));
  LUT5 #(
    .INIT(32'h8A882022)) 
    \left_dev[0]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(\left_dev_reg[2]_i_3_n_0 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_4_n_5 ),
        .I4(\left_sum_reg_n_0_[12] ),
        .O(left_dev0[0]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \left_dev[10]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(p_0_in[15]),
        .I2(p_0_in[16]),
        .I3(\left_dev[10]_i_2_n_0 ),
        .I4(p_0_in[17]),
        .O(left_dev0[10]));
  LUT6 #(
    .INIT(64'hBAFFFFFFFFFFFFFF)) 
    \left_dev[10]_i_2 
       (.I0(\left_dev_reg[7]_i_2_n_3 ),
        .I1(p_0_in[17]),
        .I2(\left_dev_reg[7]_i_3_n_6 ),
        .I3(p_0_in[13]),
        .I4(p_0_in[12]),
        .I5(p_0_in[14]),
        .O(\left_dev[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A882022)) 
    \left_dev[11]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(\left_dev_reg[13]_i_3_n_0 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_4_n_5 ),
        .I4(\left_sum_reg_n_0_[47] ),
        .O(left_dev0[11]));
  LUT6 #(
    .INIT(64'hCCCC66C600000000)) 
    \left_dev[12]_i_1 
       (.I0(\left_sum_reg_n_0_[47] ),
        .I1(\left_sum_reg_n_0_[48] ),
        .I2(\left_dev_reg[13]_i_4_n_5 ),
        .I3(\left_sum_reg_n_0_[51] ),
        .I4(\left_dev_reg[13]_i_3_n_0 ),
        .I5(frame_valid_reg_rep__0_n_0),
        .O(\left_dev[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A208000808)) 
    \left_dev[13]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(\left_dev[13]_i_2_n_0 ),
        .I2(\left_dev_reg[13]_i_3_n_0 ),
        .I3(\left_sum_reg_n_0_[51] ),
        .I4(\left_dev_reg[13]_i_4_n_5 ),
        .I5(\left_sum_reg_n_0_[49] ),
        .O(left_dev0[13]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[13]_i_10 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_4_n_6 ),
        .I2(\left_dev_reg[13]_i_4_n_5 ),
        .I3(\left_sum_reg_n_0_[51] ),
        .O(\left_dev[13]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[13]_i_11 
       (.I0(\left_sum_reg_n_0_[49] ),
        .I1(\left_dev_reg[13]_i_4_n_7 ),
        .I2(\left_dev_reg[13]_i_4_n_6 ),
        .I3(\left_sum_reg_n_0_[50] ),
        .O(\left_dev[13]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[13]_i_12 
       (.I0(\left_sum_reg_n_0_[48] ),
        .I1(\left_dev_reg[13]_i_14_n_4 ),
        .I2(\left_dev_reg[13]_i_4_n_7 ),
        .I3(\left_sum_reg_n_0_[49] ),
        .O(\left_dev[13]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[13]_i_13 
       (.I0(\left_sum_reg_n_0_[47] ),
        .I1(\left_dev_reg[13]_i_14_n_5 ),
        .I2(\left_dev_reg[13]_i_14_n_4 ),
        .I3(\left_sum_reg_n_0_[48] ),
        .O(\left_dev[13]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB828)) 
    \left_dev[13]_i_15 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_38_n_1 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_38_n_6 ),
        .O(\left_dev[13]_i_15_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT4 #(
    .INIT(16'hB828)) 
    \left_dev[13]_i_16 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_38_n_6 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_38_n_7 ),
        .O(\left_dev[13]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[13]_i_17 
       (.I0(\left_sum_reg_n_0_[51] ),
        .I1(\left_dev_reg[13]_i_38_n_1 ),
        .O(\left_dev[13]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h81C0)) 
    \left_dev[13]_i_18 
       (.I0(\left_dev_reg[13]_i_38_n_6 ),
        .I1(\left_sum_reg_n_0_[50] ),
        .I2(\left_dev_reg[13]_i_38_n_1 ),
        .I3(\left_sum_reg_n_0_[51] ),
        .O(\left_dev[13]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \left_dev[13]_i_19 
       (.I0(\left_dev[13]_i_16_n_0 ),
        .I1(\left_sum_reg_n_0_[50] ),
        .I2(\left_dev_reg[13]_i_38_n_1 ),
        .I3(\left_sum_reg_n_0_[51] ),
        .I4(\left_dev_reg[13]_i_38_n_6 ),
        .O(\left_dev[13]_i_19_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[13]_i_2 
       (.I0(\left_sum_reg_n_0_[48] ),
        .I1(\left_sum_reg_n_0_[47] ),
        .O(\left_dev[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[13]_i_21 
       (.I0(\left_dev_reg[13]_i_14_n_6 ),
        .I1(\left_sum_reg_n_0_[46] ),
        .O(\left_dev[13]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[13]_i_22 
       (.I0(\left_dev_reg[13]_i_14_n_7 ),
        .I1(\left_sum_reg_n_0_[45] ),
        .O(\left_dev[13]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[13]_i_23 
       (.I0(\left_dev_reg[13]_i_29_n_4 ),
        .I1(\left_sum_reg_n_0_[44] ),
        .O(\left_dev[13]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[13]_i_24 
       (.I0(\left_dev_reg[13]_i_29_n_5 ),
        .I1(\left_sum_reg_n_0_[43] ),
        .O(\left_dev[13]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \left_dev[13]_i_25 
       (.I0(\left_sum_reg_n_0_[46] ),
        .I1(\left_dev_reg[13]_i_14_n_6 ),
        .I2(\left_dev_reg[13]_i_14_n_5 ),
        .I3(\left_sum_reg_n_0_[47] ),
        .O(\left_dev[13]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[13]_i_26 
       (.I0(\left_sum_reg_n_0_[45] ),
        .I1(\left_dev_reg[13]_i_14_n_7 ),
        .I2(\left_sum_reg_n_0_[46] ),
        .I3(\left_dev_reg[13]_i_14_n_6 ),
        .O(\left_dev[13]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[13]_i_27 
       (.I0(\left_sum_reg_n_0_[44] ),
        .I1(\left_dev_reg[13]_i_29_n_4 ),
        .I2(\left_sum_reg_n_0_[45] ),
        .I3(\left_dev_reg[13]_i_14_n_7 ),
        .O(\left_dev[13]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[13]_i_28 
       (.I0(\left_sum_reg_n_0_[43] ),
        .I1(\left_dev_reg[13]_i_29_n_5 ),
        .I2(\left_sum_reg_n_0_[44] ),
        .I3(\left_dev_reg[13]_i_29_n_4 ),
        .O(\left_dev[13]_i_28_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT4 #(
    .INIT(16'hB828)) 
    \left_dev[13]_i_30 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_38_n_7 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_56_n_4 ),
        .O(\left_dev[13]_i_30_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT4 #(
    .INIT(16'hB828)) 
    \left_dev[13]_i_31 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_56_n_4 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_56_n_5 ),
        .O(\left_dev[13]_i_31_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT4 #(
    .INIT(16'hB828)) 
    \left_dev[13]_i_32 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_56_n_5 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_56_n_6 ),
        .O(\left_dev[13]_i_32_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \left_dev[13]_i_33 
       (.I0(\left_dev_reg[13]_i_56_n_6 ),
        .I1(\left_sum_reg_n_0_[51] ),
        .I2(\left_sum_reg_n_0_[50] ),
        .O(\left_dev[13]_i_33_n_0 ));
  (* HLUTNM = "lutpair23" *) 
  LUT5 #(
    .INIT(32'h99696696)) 
    \left_dev[13]_i_34 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_38_n_6 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_38_n_7 ),
        .I4(\left_dev[13]_i_30_n_0 ),
        .O(\left_dev[13]_i_34_n_0 ));
  (* HLUTNM = "lutpair22" *) 
  LUT5 #(
    .INIT(32'h99696696)) 
    \left_dev[13]_i_35 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_38_n_7 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_56_n_4 ),
        .I4(\left_dev[13]_i_31_n_0 ),
        .O(\left_dev[13]_i_35_n_0 ));
  (* HLUTNM = "lutpair21" *) 
  LUT5 #(
    .INIT(32'h99696696)) 
    \left_dev[13]_i_36 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_56_n_4 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_56_n_5 ),
        .I4(\left_dev[13]_i_32_n_0 ),
        .O(\left_dev[13]_i_36_n_0 ));
  (* HLUTNM = "lutpair20" *) 
  LUT5 #(
    .INIT(32'h99696696)) 
    \left_dev[13]_i_37 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_56_n_5 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_56_n_6 ),
        .I4(\left_dev[13]_i_33_n_0 ),
        .O(\left_dev[13]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[13]_i_40 
       (.I0(\left_dev_reg[13]_i_29_n_6 ),
        .I1(\left_sum_reg_n_0_[42] ),
        .O(\left_dev[13]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[13]_i_41 
       (.I0(\left_dev_reg[13]_i_29_n_7 ),
        .I1(\left_sum_reg_n_0_[41] ),
        .O(\left_dev[13]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[13]_i_42 
       (.I0(\left_dev_reg[13]_i_48_n_4 ),
        .I1(\left_sum_reg_n_0_[40] ),
        .O(\left_dev[13]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[13]_i_43 
       (.I0(\left_dev_reg[13]_i_48_n_5 ),
        .I1(\left_sum_reg_n_0_[39] ),
        .O(\left_dev[13]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[13]_i_44 
       (.I0(\left_sum_reg_n_0_[42] ),
        .I1(\left_dev_reg[13]_i_29_n_6 ),
        .I2(\left_sum_reg_n_0_[43] ),
        .I3(\left_dev_reg[13]_i_29_n_5 ),
        .O(\left_dev[13]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[13]_i_45 
       (.I0(\left_sum_reg_n_0_[41] ),
        .I1(\left_dev_reg[13]_i_29_n_7 ),
        .I2(\left_sum_reg_n_0_[42] ),
        .I3(\left_dev_reg[13]_i_29_n_6 ),
        .O(\left_dev[13]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[13]_i_46 
       (.I0(\left_sum_reg_n_0_[40] ),
        .I1(\left_dev_reg[13]_i_48_n_4 ),
        .I2(\left_sum_reg_n_0_[41] ),
        .I3(\left_dev_reg[13]_i_29_n_7 ),
        .O(\left_dev[13]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \left_dev[13]_i_47 
       (.I0(\left_sum_reg_n_0_[39] ),
        .I1(\left_dev_reg[13]_i_48_n_5 ),
        .I2(\left_sum_reg_n_0_[40] ),
        .I3(\left_dev_reg[13]_i_48_n_4 ),
        .O(\left_dev[13]_i_47_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \left_dev[13]_i_49 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_56_n_7 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_69_n_4 ),
        .O(\left_dev[13]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[13]_i_50 
       (.I0(\left_dev_reg[13]_i_69_n_5 ),
        .I1(\left_sum_reg_n_0_[50] ),
        .O(\left_dev[13]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[13]_i_51 
       (.I0(\left_dev_reg[13]_i_69_n_5 ),
        .I1(\left_sum_reg_n_0_[50] ),
        .O(\left_dev[13]_i_51_n_0 ));
  (* HLUTNM = "lutpair19" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[13]_i_52 
       (.I0(\left_dev_reg[13]_i_56_n_6 ),
        .I1(\left_sum_reg_n_0_[51] ),
        .I2(\left_sum_reg_n_0_[50] ),
        .I3(\left_dev[13]_i_49_n_0 ),
        .O(\left_dev[13]_i_52_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \left_dev[13]_i_53 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_56_n_7 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_69_n_4 ),
        .O(\left_dev[13]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \left_dev[13]_i_54 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_69_n_5 ),
        .I2(\left_dev_reg[13]_i_69_n_4 ),
        .I3(\left_sum_reg_n_0_[51] ),
        .O(\left_dev[13]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \left_dev[13]_i_55 
       (.I0(\left_sum_reg_n_0_[50] ),
        .I1(\left_dev_reg[13]_i_69_n_5 ),
        .I2(\left_sum_reg_n_0_[51] ),
        .I3(\left_dev_reg[13]_i_69_n_6 ),
        .O(\left_dev[13]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[13]_i_57 
       (.I0(\left_sum_reg_n_0_[49] ),
        .I1(\left_sum_reg_n_0_[48] ),
        .O(\left_dev[13]_i_57_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \left_dev[13]_i_58 
       (.I0(\left_sum_reg_n_0_[49] ),
        .I1(\left_sum_reg_n_0_[48] ),
        .I2(\left_sum_reg_n_0_[47] ),
        .O(\left_dev[13]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \left_dev[13]_i_59 
       (.I0(\left_sum_reg_n_0_[48] ),
        .I1(\left_sum_reg_n_0_[49] ),
        .O(\left_dev[13]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[13]_i_6 
       (.I0(\left_dev_reg[13]_i_4_n_6 ),
        .I1(\left_sum_reg_n_0_[50] ),
        .O(\left_dev[13]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \left_dev[13]_i_60 
       (.I0(\left_dev[13]_i_58_n_0 ),
        .I1(\left_sum_reg_n_0_[48] ),
        .I2(\left_sum_reg_n_0_[49] ),
        .O(\left_dev[13]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[13]_i_61 
       (.I0(\left_dev_reg[13]_i_48_n_6 ),
        .I1(\left_sum_reg_n_0_[38] ),
        .O(\left_dev[13]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[13]_i_62 
       (.I0(\left_dev_reg[13]_i_48_n_7 ),
        .I1(\left_sum_reg_n_0_[37] ),
        .O(\left_dev[13]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[13]_i_63 
       (.I0(\left_dev_reg[13]_i_70_n_6 ),
        .I1(\left_sum_reg_n_0_[36] ),
        .O(\left_dev[13]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \left_dev[13]_i_64 
       (.I0(\left_sum_reg_n_0_[38] ),
        .I1(\left_dev_reg[13]_i_48_n_6 ),
        .I2(\left_dev_reg[13]_i_48_n_5 ),
        .I3(\left_sum_reg_n_0_[39] ),
        .O(\left_dev[13]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \left_dev[13]_i_65 
       (.I0(\left_sum_reg_n_0_[37] ),
        .I1(\left_dev_reg[13]_i_48_n_7 ),
        .I2(\left_sum_reg_n_0_[38] ),
        .I3(\left_dev_reg[13]_i_48_n_6 ),
        .O(\left_dev[13]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \left_dev[13]_i_66 
       (.I0(\left_sum_reg_n_0_[36] ),
        .I1(\left_dev_reg[13]_i_70_n_6 ),
        .I2(\left_dev_reg[13]_i_48_n_7 ),
        .I3(\left_sum_reg_n_0_[37] ),
        .O(\left_dev[13]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[13]_i_67 
       (.I0(\left_sum_reg_n_0_[36] ),
        .I1(\left_dev_reg[13]_i_70_n_6 ),
        .O(\left_dev[13]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[13]_i_68 
       (.I0(\left_sum_reg_n_0_[51] ),
        .I1(\left_dev_reg[13]_i_69_n_6 ),
        .O(\left_dev[13]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[13]_i_7 
       (.I0(\left_dev_reg[13]_i_4_n_7 ),
        .I1(\left_sum_reg_n_0_[49] ),
        .O(\left_dev[13]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[13]_i_71 
       (.I0(\left_sum_reg_n_0_[51] ),
        .I1(\left_dev_reg[13]_i_69_n_6 ),
        .O(\left_dev[13]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[13]_i_72 
       (.I0(\left_dev_reg[13]_i_69_n_7 ),
        .I1(\left_sum_reg_n_0_[50] ),
        .O(\left_dev[13]_i_72_n_0 ));
  (* HLUTNM = "lutpair18" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[13]_i_73 
       (.I0(\left_sum_reg_n_0_[49] ),
        .I1(\left_sum_reg_n_0_[48] ),
        .I2(\left_sum_reg_n_0_[47] ),
        .I3(\left_dev[13]_i_58_n_0 ),
        .O(\left_dev[13]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[13]_i_74 
       (.I0(\left_dev[13]_i_58_n_0 ),
        .I1(\left_sum_reg_n_0_[49] ),
        .I2(\left_sum_reg_n_0_[47] ),
        .I3(\left_sum_reg_n_0_[48] ),
        .O(\left_dev[13]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[13]_i_75 
       (.I0(\left_dev[13]_i_58_n_0 ),
        .I1(\left_sum_reg_n_0_[49] ),
        .I2(\left_sum_reg_n_0_[47] ),
        .I3(\left_sum_reg_n_0_[48] ),
        .O(\left_dev[13]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[13]_i_76 
       (.I0(\left_dev[13]_i_58_n_0 ),
        .I1(\left_sum_reg_n_0_[49] ),
        .I2(\left_sum_reg_n_0_[47] ),
        .I3(\left_sum_reg_n_0_[48] ),
        .O(\left_dev[13]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[13]_i_77 
       (.I0(\left_sum_reg_n_0_[49] ),
        .I1(\left_sum_reg_n_0_[47] ),
        .O(\left_dev[13]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[13]_i_78 
       (.I0(\left_sum_reg_n_0_[49] ),
        .I1(\left_sum_reg_n_0_[47] ),
        .O(\left_dev[13]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[13]_i_79 
       (.I0(\left_dev[13]_i_2_n_0 ),
        .I1(\left_sum_reg_n_0_[49] ),
        .I2(\left_sum_reg_n_0_[47] ),
        .I3(\left_sum_reg_n_0_[48] ),
        .O(\left_dev[13]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[13]_i_8 
       (.I0(\left_dev_reg[13]_i_14_n_4 ),
        .I1(\left_sum_reg_n_0_[48] ),
        .O(\left_dev[13]_i_8_n_0 ));
  (* HLUTNM = "lutpair17" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \left_dev[13]_i_80 
       (.I0(\left_sum_reg_n_0_[48] ),
        .I1(\left_sum_reg_n_0_[47] ),
        .I2(\left_sum_reg_n_0_[49] ),
        .O(\left_dev[13]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[13]_i_81 
       (.I0(\left_sum_reg_n_0_[49] ),
        .I1(\left_sum_reg_n_0_[47] ),
        .O(\left_dev[13]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \left_dev[13]_i_82 
       (.I0(\left_sum_reg_n_0_[47] ),
        .I1(\left_sum_reg_n_0_[49] ),
        .I2(\left_sum_reg_n_0_[48] ),
        .O(\left_dev[13]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[13]_i_83 
       (.I0(\left_sum_reg_n_0_[49] ),
        .I1(\left_sum_reg_n_0_[47] ),
        .O(\left_dev[13]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[13]_i_84 
       (.I0(\left_sum_reg_n_0_[49] ),
        .I1(\left_sum_reg_n_0_[47] ),
        .O(\left_dev[13]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[13]_i_9 
       (.I0(\left_dev_reg[13]_i_14_n_5 ),
        .I1(\left_sum_reg_n_0_[47] ),
        .O(\left_dev[13]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \left_dev[14]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(\left_dev[15]_i_3_n_0 ),
        .I2(\left_sum_reg_n_0_[50] ),
        .O(left_dev0[14]));
  LUT6 #(
    .INIT(64'h2222222222A22222)) 
    \left_dev[15]_i_1 
       (.I0(\left_sum[51]_i_1_n_0 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_dev[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \left_dev[15]_i_2 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(\left_sum_reg_n_0_[50] ),
        .I2(\left_dev[15]_i_3_n_0 ),
        .I3(\left_sum_reg_n_0_[51] ),
        .O(left_dev0[15]));
  LUT6 #(
    .INIT(64'hF7FFF7F7FFFFFFFF)) 
    \left_dev[15]_i_3 
       (.I0(\left_sum_reg_n_0_[48] ),
        .I1(\left_sum_reg_n_0_[47] ),
        .I2(\left_dev_reg[13]_i_3_n_0 ),
        .I3(\left_sum_reg_n_0_[51] ),
        .I4(\left_dev_reg[13]_i_4_n_5 ),
        .I5(\left_sum_reg_n_0_[49] ),
        .O(\left_dev[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hCCCC66C600000000)) 
    \left_dev[1]_i_1 
       (.I0(\left_sum_reg_n_0_[12] ),
        .I1(\left_sum_reg_n_0_[13] ),
        .I2(\left_dev_reg[2]_i_4_n_5 ),
        .I3(\left_sum_reg_n_0_[16] ),
        .I4(\left_dev_reg[2]_i_3_n_0 ),
        .I5(frame_valid_reg_rep__0_n_0),
        .O(\left_dev[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A208000808)) 
    \left_dev[2]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(\left_dev[2]_i_2_n_0 ),
        .I2(\left_dev_reg[2]_i_3_n_0 ),
        .I3(\left_sum_reg_n_0_[16] ),
        .I4(\left_dev_reg[2]_i_4_n_5 ),
        .I5(\left_sum_reg_n_0_[14] ),
        .O(left_dev0[2]));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[2]_i_10 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_4_n_6 ),
        .I2(\left_dev_reg[2]_i_4_n_5 ),
        .I3(\left_sum_reg_n_0_[16] ),
        .O(\left_dev[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[2]_i_11 
       (.I0(\left_sum_reg_n_0_[14] ),
        .I1(\left_dev_reg[2]_i_4_n_7 ),
        .I2(\left_dev_reg[2]_i_4_n_6 ),
        .I3(\left_sum_reg_n_0_[15] ),
        .O(\left_dev[2]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[2]_i_12 
       (.I0(\left_sum_reg_n_0_[13] ),
        .I1(\left_dev_reg[2]_i_14_n_4 ),
        .I2(\left_dev_reg[2]_i_4_n_7 ),
        .I3(\left_sum_reg_n_0_[14] ),
        .O(\left_dev[2]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[2]_i_13 
       (.I0(\left_sum_reg_n_0_[12] ),
        .I1(\left_dev_reg[2]_i_14_n_5 ),
        .I2(\left_dev_reg[2]_i_14_n_4 ),
        .I3(\left_sum_reg_n_0_[13] ),
        .O(\left_dev[2]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'hB828)) 
    \left_dev[2]_i_15 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_38_n_1 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_38_n_6 ),
        .O(\left_dev[2]_i_15_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT4 #(
    .INIT(16'hB828)) 
    \left_dev[2]_i_16 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_38_n_6 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_38_n_7 ),
        .O(\left_dev[2]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[2]_i_17 
       (.I0(\left_sum_reg_n_0_[16] ),
        .I1(\left_dev_reg[2]_i_38_n_1 ),
        .O(\left_dev[2]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h81C0)) 
    \left_dev[2]_i_18 
       (.I0(\left_dev_reg[2]_i_38_n_6 ),
        .I1(\left_sum_reg_n_0_[15] ),
        .I2(\left_dev_reg[2]_i_38_n_1 ),
        .I3(\left_sum_reg_n_0_[16] ),
        .O(\left_dev[2]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'h96966996)) 
    \left_dev[2]_i_19 
       (.I0(\left_dev[2]_i_16_n_0 ),
        .I1(\left_sum_reg_n_0_[15] ),
        .I2(\left_dev_reg[2]_i_38_n_1 ),
        .I3(\left_sum_reg_n_0_[16] ),
        .I4(\left_dev_reg[2]_i_38_n_6 ),
        .O(\left_dev[2]_i_19_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[2]_i_2 
       (.I0(\left_sum_reg_n_0_[13] ),
        .I1(\left_sum_reg_n_0_[12] ),
        .O(\left_dev[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[2]_i_21 
       (.I0(\left_dev_reg[2]_i_14_n_6 ),
        .I1(\left_sum_reg_n_0_[11] ),
        .O(\left_dev[2]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[2]_i_22 
       (.I0(\left_dev_reg[2]_i_14_n_7 ),
        .I1(\left_sum_reg_n_0_[10] ),
        .O(\left_dev[2]_i_22_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[2]_i_23 
       (.I0(\left_dev_reg[2]_i_29_n_4 ),
        .I1(\left_sum_reg_n_0_[9] ),
        .O(\left_dev[2]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[2]_i_24 
       (.I0(\left_dev_reg[2]_i_29_n_5 ),
        .I1(\left_sum_reg_n_0_[8] ),
        .O(\left_dev[2]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \left_dev[2]_i_25 
       (.I0(\left_sum_reg_n_0_[11] ),
        .I1(\left_dev_reg[2]_i_14_n_6 ),
        .I2(\left_dev_reg[2]_i_14_n_5 ),
        .I3(\left_sum_reg_n_0_[12] ),
        .O(\left_dev[2]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[2]_i_26 
       (.I0(\left_sum_reg_n_0_[10] ),
        .I1(\left_dev_reg[2]_i_14_n_7 ),
        .I2(\left_sum_reg_n_0_[11] ),
        .I3(\left_dev_reg[2]_i_14_n_6 ),
        .O(\left_dev[2]_i_26_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[2]_i_27 
       (.I0(\left_sum_reg_n_0_[9] ),
        .I1(\left_dev_reg[2]_i_29_n_4 ),
        .I2(\left_sum_reg_n_0_[10] ),
        .I3(\left_dev_reg[2]_i_14_n_7 ),
        .O(\left_dev[2]_i_27_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[2]_i_28 
       (.I0(\left_sum_reg_n_0_[8] ),
        .I1(\left_dev_reg[2]_i_29_n_5 ),
        .I2(\left_sum_reg_n_0_[9] ),
        .I3(\left_dev_reg[2]_i_29_n_4 ),
        .O(\left_dev[2]_i_28_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT4 #(
    .INIT(16'hB828)) 
    \left_dev[2]_i_30 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_38_n_7 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_56_n_4 ),
        .O(\left_dev[2]_i_30_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT4 #(
    .INIT(16'hB828)) 
    \left_dev[2]_i_31 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_56_n_4 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_56_n_5 ),
        .O(\left_dev[2]_i_31_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'hB828)) 
    \left_dev[2]_i_32 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_56_n_5 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_56_n_6 ),
        .O(\left_dev[2]_i_32_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \left_dev[2]_i_33 
       (.I0(\left_dev_reg[2]_i_56_n_6 ),
        .I1(\left_sum_reg_n_0_[16] ),
        .I2(\left_sum_reg_n_0_[15] ),
        .O(\left_dev[2]_i_33_n_0 ));
  (* HLUTNM = "lutpair12" *) 
  LUT5 #(
    .INIT(32'h99696696)) 
    \left_dev[2]_i_34 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_38_n_6 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_38_n_7 ),
        .I4(\left_dev[2]_i_30_n_0 ),
        .O(\left_dev[2]_i_34_n_0 ));
  (* HLUTNM = "lutpair11" *) 
  LUT5 #(
    .INIT(32'h99696696)) 
    \left_dev[2]_i_35 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_38_n_7 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_56_n_4 ),
        .I4(\left_dev[2]_i_31_n_0 ),
        .O(\left_dev[2]_i_35_n_0 ));
  (* HLUTNM = "lutpair10" *) 
  LUT5 #(
    .INIT(32'h99696696)) 
    \left_dev[2]_i_36 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_56_n_4 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_56_n_5 ),
        .I4(\left_dev[2]_i_32_n_0 ),
        .O(\left_dev[2]_i_36_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT5 #(
    .INIT(32'h99696696)) 
    \left_dev[2]_i_37 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_56_n_5 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_56_n_6 ),
        .I4(\left_dev[2]_i_33_n_0 ),
        .O(\left_dev[2]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[2]_i_40 
       (.I0(\left_dev_reg[2]_i_29_n_6 ),
        .I1(\left_sum_reg_n_0_[7] ),
        .O(\left_dev[2]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[2]_i_41 
       (.I0(\left_dev_reg[2]_i_29_n_7 ),
        .I1(\left_sum_reg_n_0_[6] ),
        .O(\left_dev[2]_i_41_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[2]_i_42 
       (.I0(\left_dev_reg[2]_i_48_n_4 ),
        .I1(\left_sum_reg_n_0_[5] ),
        .O(\left_dev[2]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[2]_i_43 
       (.I0(\left_dev_reg[2]_i_48_n_5 ),
        .I1(\left_sum_reg_n_0_[4] ),
        .O(\left_dev[2]_i_43_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[2]_i_44 
       (.I0(\left_sum_reg_n_0_[7] ),
        .I1(\left_dev_reg[2]_i_29_n_6 ),
        .I2(\left_sum_reg_n_0_[8] ),
        .I3(\left_dev_reg[2]_i_29_n_5 ),
        .O(\left_dev[2]_i_44_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[2]_i_45 
       (.I0(\left_sum_reg_n_0_[6] ),
        .I1(\left_dev_reg[2]_i_29_n_7 ),
        .I2(\left_sum_reg_n_0_[7] ),
        .I3(\left_dev_reg[2]_i_29_n_6 ),
        .O(\left_dev[2]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[2]_i_46 
       (.I0(\left_sum_reg_n_0_[5] ),
        .I1(\left_dev_reg[2]_i_48_n_4 ),
        .I2(\left_sum_reg_n_0_[6] ),
        .I3(\left_dev_reg[2]_i_29_n_7 ),
        .O(\left_dev[2]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \left_dev[2]_i_47 
       (.I0(\left_sum_reg_n_0_[4] ),
        .I1(\left_dev_reg[2]_i_48_n_5 ),
        .I2(\left_sum_reg_n_0_[5] ),
        .I3(\left_dev_reg[2]_i_48_n_4 ),
        .O(\left_dev[2]_i_47_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'hE888)) 
    \left_dev[2]_i_49 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_56_n_7 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_69_n_4 ),
        .O(\left_dev[2]_i_49_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[2]_i_50 
       (.I0(\left_dev_reg[2]_i_69_n_5 ),
        .I1(\left_sum_reg_n_0_[15] ),
        .O(\left_dev[2]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[2]_i_51 
       (.I0(\left_dev_reg[2]_i_69_n_5 ),
        .I1(\left_sum_reg_n_0_[15] ),
        .O(\left_dev[2]_i_51_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[2]_i_52 
       (.I0(\left_dev_reg[2]_i_56_n_6 ),
        .I1(\left_sum_reg_n_0_[16] ),
        .I2(\left_sum_reg_n_0_[15] ),
        .I3(\left_dev[2]_i_49_n_0 ),
        .O(\left_dev[2]_i_52_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT4 #(
    .INIT(16'h9666)) 
    \left_dev[2]_i_53 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_56_n_7 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_69_n_4 ),
        .O(\left_dev[2]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \left_dev[2]_i_54 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_69_n_5 ),
        .I2(\left_dev_reg[2]_i_69_n_4 ),
        .I3(\left_sum_reg_n_0_[16] ),
        .O(\left_dev[2]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \left_dev[2]_i_55 
       (.I0(\left_sum_reg_n_0_[15] ),
        .I1(\left_dev_reg[2]_i_69_n_5 ),
        .I2(\left_sum_reg_n_0_[16] ),
        .I3(\left_dev_reg[2]_i_69_n_6 ),
        .O(\left_dev[2]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[2]_i_57 
       (.I0(\left_sum_reg_n_0_[14] ),
        .I1(\left_sum_reg_n_0_[13] ),
        .O(\left_dev[2]_i_57_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \left_dev[2]_i_58 
       (.I0(\left_sum_reg_n_0_[14] ),
        .I1(\left_sum_reg_n_0_[13] ),
        .I2(\left_sum_reg_n_0_[12] ),
        .O(\left_dev[2]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \left_dev[2]_i_59 
       (.I0(\left_sum_reg_n_0_[13] ),
        .I1(\left_sum_reg_n_0_[14] ),
        .O(\left_dev[2]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[2]_i_6 
       (.I0(\left_dev_reg[2]_i_4_n_6 ),
        .I1(\left_sum_reg_n_0_[15] ),
        .O(\left_dev[2]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \left_dev[2]_i_60 
       (.I0(\left_dev[2]_i_58_n_0 ),
        .I1(\left_sum_reg_n_0_[13] ),
        .I2(\left_sum_reg_n_0_[14] ),
        .O(\left_dev[2]_i_60_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[2]_i_61 
       (.I0(\left_dev_reg[2]_i_48_n_6 ),
        .I1(\left_sum_reg_n_0_[3] ),
        .O(\left_dev[2]_i_61_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[2]_i_62 
       (.I0(\left_dev_reg[2]_i_48_n_7 ),
        .I1(\left_sum_reg_n_0_[2] ),
        .O(\left_dev[2]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[2]_i_63 
       (.I0(\left_dev_reg[2]_i_70_n_6 ),
        .I1(\left_sum_reg_n_0_[1] ),
        .O(\left_dev[2]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \left_dev[2]_i_64 
       (.I0(\left_sum_reg_n_0_[3] ),
        .I1(\left_dev_reg[2]_i_48_n_6 ),
        .I2(\left_dev_reg[2]_i_48_n_5 ),
        .I3(\left_sum_reg_n_0_[4] ),
        .O(\left_dev[2]_i_64_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \left_dev[2]_i_65 
       (.I0(\left_sum_reg_n_0_[2] ),
        .I1(\left_dev_reg[2]_i_48_n_7 ),
        .I2(\left_sum_reg_n_0_[3] ),
        .I3(\left_dev_reg[2]_i_48_n_6 ),
        .O(\left_dev[2]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \left_dev[2]_i_66 
       (.I0(\left_sum_reg_n_0_[1] ),
        .I1(\left_dev_reg[2]_i_70_n_6 ),
        .I2(\left_dev_reg[2]_i_48_n_7 ),
        .I3(\left_sum_reg_n_0_[2] ),
        .O(\left_dev[2]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[2]_i_67 
       (.I0(\left_sum_reg_n_0_[1] ),
        .I1(\left_dev_reg[2]_i_70_n_6 ),
        .O(\left_dev[2]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[2]_i_68 
       (.I0(\left_sum_reg_n_0_[16] ),
        .I1(\left_dev_reg[2]_i_69_n_6 ),
        .O(\left_dev[2]_i_68_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[2]_i_7 
       (.I0(\left_dev_reg[2]_i_4_n_7 ),
        .I1(\left_sum_reg_n_0_[14] ),
        .O(\left_dev[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[2]_i_71 
       (.I0(\left_sum_reg_n_0_[16] ),
        .I1(\left_dev_reg[2]_i_69_n_6 ),
        .O(\left_dev[2]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[2]_i_72 
       (.I0(\left_dev_reg[2]_i_69_n_7 ),
        .I1(\left_sum_reg_n_0_[15] ),
        .O(\left_dev[2]_i_72_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[2]_i_73 
       (.I0(\left_sum_reg_n_0_[14] ),
        .I1(\left_sum_reg_n_0_[13] ),
        .I2(\left_sum_reg_n_0_[12] ),
        .I3(\left_dev[2]_i_58_n_0 ),
        .O(\left_dev[2]_i_73_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[2]_i_74 
       (.I0(\left_dev[2]_i_58_n_0 ),
        .I1(\left_sum_reg_n_0_[14] ),
        .I2(\left_sum_reg_n_0_[12] ),
        .I3(\left_sum_reg_n_0_[13] ),
        .O(\left_dev[2]_i_74_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[2]_i_75 
       (.I0(\left_dev[2]_i_58_n_0 ),
        .I1(\left_sum_reg_n_0_[14] ),
        .I2(\left_sum_reg_n_0_[12] ),
        .I3(\left_sum_reg_n_0_[13] ),
        .O(\left_dev[2]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[2]_i_76 
       (.I0(\left_dev[2]_i_58_n_0 ),
        .I1(\left_sum_reg_n_0_[14] ),
        .I2(\left_sum_reg_n_0_[12] ),
        .I3(\left_sum_reg_n_0_[13] ),
        .O(\left_dev[2]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[2]_i_77 
       (.I0(\left_sum_reg_n_0_[14] ),
        .I1(\left_sum_reg_n_0_[12] ),
        .O(\left_dev[2]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[2]_i_78 
       (.I0(\left_sum_reg_n_0_[14] ),
        .I1(\left_sum_reg_n_0_[12] ),
        .O(\left_dev[2]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[2]_i_79 
       (.I0(\left_dev[2]_i_2_n_0 ),
        .I1(\left_sum_reg_n_0_[14] ),
        .I2(\left_sum_reg_n_0_[12] ),
        .I3(\left_sum_reg_n_0_[13] ),
        .O(\left_dev[2]_i_79_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[2]_i_8 
       (.I0(\left_dev_reg[2]_i_14_n_4 ),
        .I1(\left_sum_reg_n_0_[13] ),
        .O(\left_dev[2]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \left_dev[2]_i_80 
       (.I0(\left_sum_reg_n_0_[13] ),
        .I1(\left_sum_reg_n_0_[12] ),
        .I2(\left_sum_reg_n_0_[14] ),
        .O(\left_dev[2]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[2]_i_81 
       (.I0(\left_sum_reg_n_0_[14] ),
        .I1(\left_sum_reg_n_0_[12] ),
        .O(\left_dev[2]_i_81_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \left_dev[2]_i_82 
       (.I0(\left_sum_reg_n_0_[12] ),
        .I1(\left_sum_reg_n_0_[14] ),
        .I2(\left_sum_reg_n_0_[13] ),
        .O(\left_dev[2]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[2]_i_83 
       (.I0(\left_sum_reg_n_0_[14] ),
        .I1(\left_sum_reg_n_0_[12] ),
        .O(\left_dev[2]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[2]_i_84 
       (.I0(\left_sum_reg_n_0_[14] ),
        .I1(\left_sum_reg_n_0_[12] ),
        .O(\left_dev[2]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[2]_i_9 
       (.I0(\left_dev_reg[2]_i_14_n_5 ),
        .I1(\left_sum_reg_n_0_[12] ),
        .O(\left_dev[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \left_dev[3]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(\left_dev[4]_i_2_n_0 ),
        .I2(\left_sum_reg_n_0_[15] ),
        .O(left_dev0[3]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \left_dev[4]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(\left_sum_reg_n_0_[15] ),
        .I2(\left_dev[4]_i_2_n_0 ),
        .I3(\left_sum_reg_n_0_[16] ),
        .O(left_dev0[4]));
  LUT6 #(
    .INIT(64'hF7FFF7F7FFFFFFFF)) 
    \left_dev[4]_i_2 
       (.I0(\left_sum_reg_n_0_[13] ),
        .I1(\left_sum_reg_n_0_[12] ),
        .I2(\left_dev_reg[2]_i_3_n_0 ),
        .I3(\left_sum_reg_n_0_[16] ),
        .I4(\left_dev_reg[2]_i_4_n_5 ),
        .I5(\left_sum_reg_n_0_[14] ),
        .O(\left_dev[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h8A882022)) 
    \left_dev[5]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(\left_dev_reg[7]_i_2_n_3 ),
        .I2(p_0_in[17]),
        .I3(\left_dev_reg[7]_i_3_n_6 ),
        .I4(p_0_in[12]),
        .O(left_dev0[5]));
  LUT6 #(
    .INIT(64'hCCCC66C600000000)) 
    \left_dev[6]_i_1 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .I2(\left_dev_reg[7]_i_3_n_6 ),
        .I3(p_0_in[17]),
        .I4(\left_dev_reg[7]_i_2_n_3 ),
        .I5(frame_valid_reg_rep__0_n_0),
        .O(\left_dev[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A8800002022)) 
    \left_dev[7]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(\left_dev_reg[7]_i_2_n_3 ),
        .I2(p_0_in[17]),
        .I3(\left_dev_reg[7]_i_3_n_6 ),
        .I4(\left_dev[7]_i_4_n_0 ),
        .I5(p_0_in[14]),
        .O(left_dev0[7]));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[7]_i_100 
       (.I0(\left_dev[7]_i_97_n_0 ),
        .I1(p_0_in[14]),
        .I2(p_0_in[12]),
        .I3(p_0_in[13]),
        .O(\left_dev[7]_i_100_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT3 #(
    .INIT(8'hC6)) 
    \left_dev[7]_i_101 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .I2(p_0_in[14]),
        .O(\left_dev[7]_i_101_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[7]_i_102 
       (.I0(p_0_in[14]),
        .I1(p_0_in[12]),
        .O(\left_dev[7]_i_102_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \left_dev[7]_i_103 
       (.I0(p_0_in[12]),
        .I1(p_0_in[14]),
        .I2(p_0_in[13]),
        .O(\left_dev[7]_i_103_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[7]_i_104 
       (.I0(p_0_in[17]),
        .I1(p_0_in[15]),
        .O(\left_dev[7]_i_104_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[7]_i_105 
       (.I0(p_0_in[17]),
        .I1(p_0_in[15]),
        .O(\left_dev[7]_i_105_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[7]_i_106 
       (.I0(p_0_in[14]),
        .I1(p_0_in[12]),
        .O(\left_dev[7]_i_106_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[7]_i_107 
       (.I0(p_0_in[14]),
        .I1(p_0_in[12]),
        .O(\left_dev[7]_i_107_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[7]_i_11 
       (.I0(\left_dev_reg[7]_i_8_n_4 ),
        .I1(p_0_in[15]),
        .O(\left_dev[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[7]_i_12 
       (.I0(\left_dev_reg[7]_i_8_n_5 ),
        .I1(p_0_in[14]),
        .O(\left_dev[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[7]_i_13 
       (.I0(\left_dev_reg[7]_i_8_n_6 ),
        .I1(p_0_in[13]),
        .O(\left_dev[7]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[7]_i_14 
       (.I0(\left_dev_reg[7]_i_8_n_7 ),
        .I1(p_0_in[12]),
        .O(\left_dev[7]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[7]_i_15 
       (.I0(p_0_in[15]),
        .I1(\left_dev_reg[7]_i_8_n_4 ),
        .I2(\left_dev_reg[7]_i_3_n_7 ),
        .I3(p_0_in[16]),
        .O(\left_dev[7]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[7]_i_16 
       (.I0(p_0_in[14]),
        .I1(\left_dev_reg[7]_i_8_n_5 ),
        .I2(\left_dev_reg[7]_i_8_n_4 ),
        .I3(p_0_in[15]),
        .O(\left_dev[7]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[7]_i_17 
       (.I0(p_0_in[13]),
        .I1(\left_dev_reg[7]_i_8_n_6 ),
        .I2(\left_dev_reg[7]_i_8_n_5 ),
        .I3(p_0_in[14]),
        .O(\left_dev[7]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[7]_i_18 
       (.I0(p_0_in[12]),
        .I1(\left_dev_reg[7]_i_8_n_7 ),
        .I2(\left_dev_reg[7]_i_8_n_6 ),
        .I3(p_0_in[13]),
        .O(\left_dev[7]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_20 
       (.I0(\left_dev_reg[7]_i_27_n_5 ),
        .I1(\left_dev_reg[7]_i_50_n_6 ),
        .O(\left_dev[7]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_21 
       (.I0(\left_dev_reg[7]_i_27_n_6 ),
        .I1(\left_dev_reg[7]_i_50_n_7 ),
        .O(\left_dev[7]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_22 
       (.I0(\left_dev_reg[7]_i_27_n_7 ),
        .I1(\left_dev_reg[7]_i_51_n_4 ),
        .O(\left_dev[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \left_dev[7]_i_23 
       (.I0(\left_dev_reg[7]_i_50_n_1 ),
        .I1(\left_dev_reg[7]_i_27_n_4 ),
        .I2(\left_dev_reg[7]_i_9_n_7 ),
        .O(\left_dev[7]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \left_dev[7]_i_24 
       (.I0(\left_dev_reg[7]_i_50_n_6 ),
        .I1(\left_dev_reg[7]_i_27_n_5 ),
        .I2(\left_dev_reg[7]_i_50_n_1 ),
        .I3(\left_dev_reg[7]_i_27_n_4 ),
        .O(\left_dev[7]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \left_dev[7]_i_25 
       (.I0(\left_dev_reg[7]_i_50_n_7 ),
        .I1(\left_dev_reg[7]_i_27_n_6 ),
        .I2(\left_dev_reg[7]_i_50_n_6 ),
        .I3(\left_dev_reg[7]_i_27_n_5 ),
        .O(\left_dev[7]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \left_dev[7]_i_26 
       (.I0(\left_dev_reg[7]_i_51_n_4 ),
        .I1(\left_dev_reg[7]_i_27_n_7 ),
        .I2(\left_dev_reg[7]_i_50_n_7 ),
        .I3(\left_dev_reg[7]_i_27_n_6 ),
        .O(\left_dev[7]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_28 
       (.I0(p_0_in[17]),
        .I1(p_0_in[16]),
        .O(\left_dev[7]_i_28_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \left_dev[7]_i_29 
       (.I0(p_0_in[17]),
        .I1(p_0_in[16]),
        .I2(p_0_in[15]),
        .O(\left_dev[7]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \left_dev[7]_i_30 
       (.I0(p_0_in[16]),
        .I1(p_0_in[17]),
        .O(\left_dev[7]_i_30_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \left_dev[7]_i_31 
       (.I0(\left_dev[7]_i_29_n_0 ),
        .I1(p_0_in[16]),
        .I2(p_0_in[17]),
        .O(\left_dev[7]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[7]_i_33 
       (.I0(\left_dev_reg[7]_i_19_n_4 ),
        .I1(p_0_in[11]),
        .O(\left_dev[7]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[7]_i_34 
       (.I0(\left_dev_reg[7]_i_19_n_5 ),
        .I1(p_0_in[10]),
        .O(\left_dev[7]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[7]_i_35 
       (.I0(\left_dev_reg[7]_i_19_n_6 ),
        .I1(p_0_in[9]),
        .O(\left_dev[7]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[7]_i_36 
       (.I0(\left_dev_reg[7]_i_19_n_7 ),
        .I1(p_0_in[8]),
        .O(\left_dev[7]_i_36_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \left_dev[7]_i_37 
       (.I0(p_0_in[11]),
        .I1(\left_dev_reg[7]_i_19_n_4 ),
        .I2(\left_dev_reg[7]_i_8_n_7 ),
        .I3(p_0_in[12]),
        .O(\left_dev[7]_i_37_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[7]_i_38 
       (.I0(p_0_in[10]),
        .I1(\left_dev_reg[7]_i_19_n_5 ),
        .I2(p_0_in[11]),
        .I3(\left_dev_reg[7]_i_19_n_4 ),
        .O(\left_dev[7]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[7]_i_39 
       (.I0(p_0_in[9]),
        .I1(\left_dev_reg[7]_i_19_n_6 ),
        .I2(p_0_in[10]),
        .I3(\left_dev_reg[7]_i_19_n_5 ),
        .O(\left_dev[7]_i_39_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \left_dev[7]_i_4 
       (.I0(p_0_in[13]),
        .I1(p_0_in[12]),
        .O(\left_dev[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[7]_i_40 
       (.I0(p_0_in[8]),
        .I1(\left_dev_reg[7]_i_19_n_7 ),
        .I2(p_0_in[9]),
        .I3(\left_dev_reg[7]_i_19_n_6 ),
        .O(\left_dev[7]_i_40_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_42 
       (.I0(\left_dev_reg[7]_i_52_n_4 ),
        .I1(\left_dev_reg[7]_i_51_n_5 ),
        .O(\left_dev[7]_i_42_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_43 
       (.I0(\left_dev_reg[7]_i_52_n_5 ),
        .I1(\left_dev_reg[7]_i_51_n_6 ),
        .O(\left_dev[7]_i_43_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_44 
       (.I0(\left_dev_reg[7]_i_52_n_6 ),
        .I1(\left_dev_reg[7]_i_51_n_7 ),
        .O(\left_dev[7]_i_44_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_45 
       (.I0(\left_dev_reg[7]_i_68_n_4 ),
        .I1(\left_dev_reg[7]_i_52_n_7 ),
        .O(\left_dev[7]_i_45_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \left_dev[7]_i_46 
       (.I0(\left_dev_reg[7]_i_51_n_5 ),
        .I1(\left_dev_reg[7]_i_52_n_4 ),
        .I2(\left_dev_reg[7]_i_51_n_4 ),
        .I3(\left_dev_reg[7]_i_27_n_7 ),
        .O(\left_dev[7]_i_46_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \left_dev[7]_i_47 
       (.I0(\left_dev_reg[7]_i_51_n_6 ),
        .I1(\left_dev_reg[7]_i_52_n_5 ),
        .I2(\left_dev_reg[7]_i_51_n_5 ),
        .I3(\left_dev_reg[7]_i_52_n_4 ),
        .O(\left_dev[7]_i_47_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \left_dev[7]_i_48 
       (.I0(\left_dev_reg[7]_i_51_n_7 ),
        .I1(\left_dev_reg[7]_i_52_n_6 ),
        .I2(\left_dev_reg[7]_i_51_n_6 ),
        .I3(\left_dev_reg[7]_i_52_n_5 ),
        .O(\left_dev[7]_i_48_n_0 ));
  LUT4 #(
    .INIT(16'h8778)) 
    \left_dev[7]_i_49 
       (.I0(\left_dev_reg[7]_i_52_n_7 ),
        .I1(\left_dev_reg[7]_i_68_n_4 ),
        .I2(\left_dev_reg[7]_i_51_n_7 ),
        .I3(\left_dev_reg[7]_i_52_n_6 ),
        .O(\left_dev[7]_i_49_n_0 ));
  (* HLUTNM = "lutpair16" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[7]_i_53 
       (.I0(p_0_in[17]),
        .I1(p_0_in[16]),
        .I2(p_0_in[15]),
        .I3(\left_dev[7]_i_29_n_0 ),
        .O(\left_dev[7]_i_53_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[7]_i_54 
       (.I0(\left_dev[7]_i_29_n_0 ),
        .I1(p_0_in[17]),
        .I2(p_0_in[15]),
        .I3(p_0_in[16]),
        .O(\left_dev[7]_i_54_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[7]_i_55 
       (.I0(\left_dev[7]_i_29_n_0 ),
        .I1(p_0_in[17]),
        .I2(p_0_in[15]),
        .I3(p_0_in[16]),
        .O(\left_dev[7]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[7]_i_56 
       (.I0(\left_dev[7]_i_29_n_0 ),
        .I1(p_0_in[17]),
        .I2(p_0_in[15]),
        .I3(p_0_in[16]),
        .O(\left_dev[7]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[7]_i_58 
       (.I0(\left_dev_reg[7]_i_41_n_4 ),
        .I1(p_0_in[7]),
        .O(\left_dev[7]_i_58_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[7]_i_59 
       (.I0(\left_dev_reg[7]_i_41_n_5 ),
        .I1(p_0_in[6]),
        .O(\left_dev[7]_i_59_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[7]_i_6 
       (.I0(\left_dev_reg[7]_i_3_n_7 ),
        .I1(p_0_in[16]),
        .O(\left_dev[7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[7]_i_60 
       (.I0(\left_dev_reg[7]_i_41_n_6 ),
        .I1(p_0_in[5]),
        .O(\left_dev[7]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h06)) 
    \left_dev[7]_i_61 
       (.I0(\left_dev_reg[7]_i_81_n_6 ),
        .I1(\left_dev_reg[7]_i_68_n_7 ),
        .I2(p_0_in[4]),
        .O(\left_dev[7]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[7]_i_62 
       (.I0(p_0_in[7]),
        .I1(\left_dev_reg[7]_i_41_n_4 ),
        .I2(p_0_in[8]),
        .I3(\left_dev_reg[7]_i_19_n_7 ),
        .O(\left_dev[7]_i_62_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[7]_i_63 
       (.I0(p_0_in[6]),
        .I1(\left_dev_reg[7]_i_41_n_5 ),
        .I2(p_0_in[7]),
        .I3(\left_dev_reg[7]_i_41_n_4 ),
        .O(\left_dev[7]_i_63_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \left_dev[7]_i_64 
       (.I0(p_0_in[5]),
        .I1(\left_dev_reg[7]_i_41_n_6 ),
        .I2(p_0_in[6]),
        .I3(\left_dev_reg[7]_i_41_n_5 ),
        .O(\left_dev[7]_i_64_n_0 ));
  LUT5 #(
    .INIT(32'h14EBEB14)) 
    \left_dev[7]_i_65 
       (.I0(p_0_in[4]),
        .I1(\left_dev_reg[7]_i_68_n_7 ),
        .I2(\left_dev_reg[7]_i_81_n_6 ),
        .I3(p_0_in[5]),
        .I4(\left_dev_reg[7]_i_41_n_6 ),
        .O(\left_dev[7]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[7]_i_66 
       (.I0(\left_dev_reg[7]_i_68_n_4 ),
        .I1(\left_dev_reg[7]_i_52_n_7 ),
        .O(\left_dev[7]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[7]_i_67 
       (.I0(\left_dev_reg[7]_i_68_n_5 ),
        .I1(\left_dev_reg[7]_i_81_n_4 ),
        .O(\left_dev[7]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'h9666)) 
    \left_dev[7]_i_69 
       (.I0(\left_dev_reg[7]_i_52_n_7 ),
        .I1(\left_dev_reg[7]_i_68_n_4 ),
        .I2(\left_dev_reg[7]_i_81_n_4 ),
        .I3(\left_dev_reg[7]_i_68_n_5 ),
        .O(\left_dev[7]_i_69_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \left_dev[7]_i_7 
       (.I0(p_0_in[16]),
        .I1(\left_dev_reg[7]_i_3_n_7 ),
        .I2(\left_dev_reg[7]_i_3_n_6 ),
        .I3(p_0_in[17]),
        .O(\left_dev[7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[7]_i_70 
       (.I0(\left_dev_reg[7]_i_68_n_5 ),
        .I1(\left_dev_reg[7]_i_81_n_4 ),
        .O(\left_dev[7]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[7]_i_71 
       (.I0(\left_dev_reg[7]_i_68_n_6 ),
        .I1(\left_dev_reg[7]_i_81_n_5 ),
        .O(\left_dev[7]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[7]_i_72 
       (.I0(\left_dev_reg[7]_i_68_n_7 ),
        .I1(\left_dev_reg[7]_i_81_n_6 ),
        .O(\left_dev[7]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_73 
       (.I0(p_0_in[14]),
        .I1(p_0_in[13]),
        .O(\left_dev[7]_i_73_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \left_dev[7]_i_74 
       (.I0(p_0_in[14]),
        .I1(p_0_in[12]),
        .I2(p_0_in[13]),
        .O(\left_dev[7]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \left_dev[7]_i_75 
       (.I0(p_0_in[13]),
        .I1(p_0_in[14]),
        .O(\left_dev[7]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \left_dev[7]_i_76 
       (.I0(\left_dev[7]_i_74_n_0 ),
        .I1(p_0_in[13]),
        .I2(p_0_in[14]),
        .O(\left_dev[7]_i_76_n_0 ));
  (* HLUTNM = "lutpair14" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[7]_i_77 
       (.I0(p_0_in[14]),
        .I1(p_0_in[12]),
        .I2(p_0_in[13]),
        .I3(\left_dev[7]_i_74_n_0 ),
        .O(\left_dev[7]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[7]_i_78 
       (.I0(\left_dev[7]_i_74_n_0 ),
        .I1(p_0_in[14]),
        .I2(p_0_in[12]),
        .I3(p_0_in[13]),
        .O(\left_dev[7]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[7]_i_79 
       (.I0(\left_dev[7]_i_74_n_0 ),
        .I1(p_0_in[14]),
        .I2(p_0_in[12]),
        .I3(p_0_in[13]),
        .O(\left_dev[7]_i_79_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[7]_i_80 
       (.I0(\left_dev[7]_i_74_n_0 ),
        .I1(p_0_in[14]),
        .I2(p_0_in[12]),
        .I3(p_0_in[13]),
        .O(\left_dev[7]_i_80_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_82 
       (.I0(p_0_in[16]),
        .I1(p_0_in[15]),
        .O(\left_dev[7]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_83 
       (.I0(p_0_in[17]),
        .I1(p_0_in[15]),
        .O(\left_dev[7]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_84 
       (.I0(p_0_in[17]),
        .I1(p_0_in[15]),
        .O(\left_dev[7]_i_84_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \left_dev[7]_i_85 
       (.I0(\left_dev[7]_i_82_n_0 ),
        .I1(p_0_in[17]),
        .I2(p_0_in[15]),
        .I3(p_0_in[16]),
        .O(\left_dev[7]_i_85_n_0 ));
  (* HLUTNM = "lutpair15" *) 
  LUT3 #(
    .INIT(8'hA6)) 
    \left_dev[7]_i_86 
       (.I0(p_0_in[16]),
        .I1(p_0_in[15]),
        .I2(p_0_in[17]),
        .O(\left_dev[7]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[7]_i_87 
       (.I0(p_0_in[17]),
        .I1(p_0_in[15]),
        .O(\left_dev[7]_i_87_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \left_dev[7]_i_88 
       (.I0(p_0_in[15]),
        .I1(p_0_in[17]),
        .I2(p_0_in[16]),
        .O(\left_dev[7]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[7]_i_89 
       (.I0(\left_dev_reg[7]_i_96_n_4 ),
        .I1(p_0_in[3]),
        .O(\left_dev[7]_i_89_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \left_dev[7]_i_90 
       (.I0(\left_dev_reg[7]_i_96_n_5 ),
        .I1(p_0_in[2]),
        .O(\left_dev[7]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \left_dev[7]_i_91 
       (.I0(\left_dev_reg[7]_i_96_n_6 ),
        .I1(p_0_in[1]),
        .O(\left_dev[7]_i_91_n_0 ));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \left_dev[7]_i_92 
       (.I0(p_0_in[3]),
        .I1(\left_dev_reg[7]_i_96_n_4 ),
        .I2(\left_dev_reg[7]_i_81_n_6 ),
        .I3(\left_dev_reg[7]_i_68_n_7 ),
        .I4(p_0_in[4]),
        .O(\left_dev[7]_i_92_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \left_dev[7]_i_93 
       (.I0(p_0_in[2]),
        .I1(\left_dev_reg[7]_i_96_n_5 ),
        .I2(p_0_in[3]),
        .I3(\left_dev_reg[7]_i_96_n_4 ),
        .O(\left_dev[7]_i_93_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \left_dev[7]_i_94 
       (.I0(p_0_in[1]),
        .I1(\left_dev_reg[7]_i_96_n_6 ),
        .I2(\left_dev_reg[7]_i_96_n_5 ),
        .I3(p_0_in[2]),
        .O(\left_dev[7]_i_94_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_dev[7]_i_95 
       (.I0(p_0_in[1]),
        .I1(\left_dev_reg[7]_i_96_n_6 ),
        .O(\left_dev[7]_i_95_n_0 ));
  (* HLUTNM = "lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_97 
       (.I0(p_0_in[12]),
        .I1(p_0_in[13]),
        .O(\left_dev[7]_i_97_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_98 
       (.I0(p_0_in[14]),
        .I1(p_0_in[12]),
        .O(\left_dev[7]_i_98_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \left_dev[7]_i_99 
       (.I0(p_0_in[14]),
        .I1(p_0_in[12]),
        .O(\left_dev[7]_i_99_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \left_dev[8]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(\left_dev[10]_i_2_n_0 ),
        .I2(p_0_in[15]),
        .O(left_dev0[8]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \left_dev[9]_i_1 
       (.I0(frame_valid_reg_rep__0_n_0),
        .I1(p_0_in[15]),
        .I2(\left_dev[10]_i_2_n_0 ),
        .I3(p_0_in[16]),
        .O(left_dev0[9]));
  FDCE \left_dev_reg[0] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[0]),
        .Q(left_dev[0]));
  FDCE \left_dev_reg[10] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[10]),
        .Q(left_dev[10]));
  FDCE \left_dev_reg[11] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[11]),
        .Q(left_dev[11]));
  FDCE \left_dev_reg[12] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_dev[12]_i_1_n_0 ),
        .Q(left_dev[12]));
  FDCE \left_dev_reg[13] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[13]),
        .Q(left_dev[13]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[13]_i_14 
       (.CI(\left_dev_reg[13]_i_29_n_0 ),
        .CO({\left_dev_reg[13]_i_14_n_0 ,\left_dev_reg[13]_i_14_n_1 ,\left_dev_reg[13]_i_14_n_2 ,\left_dev_reg[13]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[13]_i_30_n_0 ,\left_dev[13]_i_31_n_0 ,\left_dev[13]_i_32_n_0 ,\left_dev[13]_i_33_n_0 }),
        .O({\left_dev_reg[13]_i_14_n_4 ,\left_dev_reg[13]_i_14_n_5 ,\left_dev_reg[13]_i_14_n_6 ,\left_dev_reg[13]_i_14_n_7 }),
        .S({\left_dev[13]_i_34_n_0 ,\left_dev[13]_i_35_n_0 ,\left_dev[13]_i_36_n_0 ,\left_dev[13]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[13]_i_20 
       (.CI(\left_dev_reg[13]_i_39_n_0 ),
        .CO({\left_dev_reg[13]_i_20_n_0 ,\left_dev_reg[13]_i_20_n_1 ,\left_dev_reg[13]_i_20_n_2 ,\left_dev_reg[13]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[13]_i_40_n_0 ,\left_dev[13]_i_41_n_0 ,\left_dev[13]_i_42_n_0 ,\left_dev[13]_i_43_n_0 }),
        .O(\NLW_left_dev_reg[13]_i_20_O_UNCONNECTED [3:0]),
        .S({\left_dev[13]_i_44_n_0 ,\left_dev[13]_i_45_n_0 ,\left_dev[13]_i_46_n_0 ,\left_dev[13]_i_47_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[13]_i_29 
       (.CI(\left_dev_reg[13]_i_48_n_0 ),
        .CO({\left_dev_reg[13]_i_29_n_0 ,\left_dev_reg[13]_i_29_n_1 ,\left_dev_reg[13]_i_29_n_2 ,\left_dev_reg[13]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[13]_i_49_n_0 ,1'b0,\left_dev[13]_i_50_n_0 ,\left_dev[13]_i_51_n_0 }),
        .O({\left_dev_reg[13]_i_29_n_4 ,\left_dev_reg[13]_i_29_n_5 ,\left_dev_reg[13]_i_29_n_6 ,\left_dev_reg[13]_i_29_n_7 }),
        .S({\left_dev[13]_i_52_n_0 ,\left_dev[13]_i_53_n_0 ,\left_dev[13]_i_54_n_0 ,\left_dev[13]_i_55_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[13]_i_3 
       (.CI(\left_dev_reg[13]_i_5_n_0 ),
        .CO({\left_dev_reg[13]_i_3_n_0 ,\left_dev_reg[13]_i_3_n_1 ,\left_dev_reg[13]_i_3_n_2 ,\left_dev_reg[13]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[13]_i_6_n_0 ,\left_dev[13]_i_7_n_0 ,\left_dev[13]_i_8_n_0 ,\left_dev[13]_i_9_n_0 }),
        .O(\NLW_left_dev_reg[13]_i_3_O_UNCONNECTED [3:0]),
        .S({\left_dev[13]_i_10_n_0 ,\left_dev[13]_i_11_n_0 ,\left_dev[13]_i_12_n_0 ,\left_dev[13]_i_13_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[13]_i_38 
       (.CI(\left_dev_reg[13]_i_56_n_0 ),
        .CO({\NLW_left_dev_reg[13]_i_38_CO_UNCONNECTED [3],\left_dev_reg[13]_i_38_n_1 ,\NLW_left_dev_reg[13]_i_38_CO_UNCONNECTED [1],\left_dev_reg[13]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\left_dev[13]_i_57_n_0 ,\left_dev[13]_i_58_n_0 }),
        .O({\NLW_left_dev_reg[13]_i_38_O_UNCONNECTED [3:2],\left_dev_reg[13]_i_38_n_6 ,\left_dev_reg[13]_i_38_n_7 }),
        .S({1'b0,1'b1,\left_dev[13]_i_59_n_0 ,\left_dev[13]_i_60_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[13]_i_39 
       (.CI(1'b0),
        .CO({\left_dev_reg[13]_i_39_n_0 ,\left_dev_reg[13]_i_39_n_1 ,\left_dev_reg[13]_i_39_n_2 ,\left_dev_reg[13]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[13]_i_61_n_0 ,\left_dev[13]_i_62_n_0 ,\left_dev[13]_i_63_n_0 ,1'b0}),
        .O(\NLW_left_dev_reg[13]_i_39_O_UNCONNECTED [3:0]),
        .S({\left_dev[13]_i_64_n_0 ,\left_dev[13]_i_65_n_0 ,\left_dev[13]_i_66_n_0 ,\left_dev[13]_i_67_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[13]_i_4 
       (.CI(\left_dev_reg[13]_i_14_n_0 ),
        .CO({\NLW_left_dev_reg[13]_i_4_CO_UNCONNECTED [3:2],\left_dev_reg[13]_i_4_n_2 ,\left_dev_reg[13]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\left_dev[13]_i_15_n_0 ,\left_dev[13]_i_16_n_0 }),
        .O({\NLW_left_dev_reg[13]_i_4_O_UNCONNECTED [3],\left_dev_reg[13]_i_4_n_5 ,\left_dev_reg[13]_i_4_n_6 ,\left_dev_reg[13]_i_4_n_7 }),
        .S({1'b0,\left_dev[13]_i_17_n_0 ,\left_dev[13]_i_18_n_0 ,\left_dev[13]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[13]_i_48 
       (.CI(1'b0),
        .CO({\left_dev_reg[13]_i_48_n_0 ,\left_dev_reg[13]_i_48_n_1 ,\left_dev_reg[13]_i_48_n_2 ,\left_dev_reg[13]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[13]_i_68_n_0 ,\left_dev_reg[13]_i_69_n_7 ,\left_dev_reg[13]_i_70_n_4 ,1'b0}),
        .O({\left_dev_reg[13]_i_48_n_4 ,\left_dev_reg[13]_i_48_n_5 ,\left_dev_reg[13]_i_48_n_6 ,\left_dev_reg[13]_i_48_n_7 }),
        .S({\left_dev[13]_i_71_n_0 ,\left_dev[13]_i_72_n_0 ,\left_dev_reg[13]_i_70_n_4 ,\left_dev_reg[13]_i_70_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[13]_i_5 
       (.CI(\left_dev_reg[13]_i_20_n_0 ),
        .CO({\left_dev_reg[13]_i_5_n_0 ,\left_dev_reg[13]_i_5_n_1 ,\left_dev_reg[13]_i_5_n_2 ,\left_dev_reg[13]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[13]_i_21_n_0 ,\left_dev[13]_i_22_n_0 ,\left_dev[13]_i_23_n_0 ,\left_dev[13]_i_24_n_0 }),
        .O(\NLW_left_dev_reg[13]_i_5_O_UNCONNECTED [3:0]),
        .S({\left_dev[13]_i_25_n_0 ,\left_dev[13]_i_26_n_0 ,\left_dev[13]_i_27_n_0 ,\left_dev[13]_i_28_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[13]_i_56 
       (.CI(\left_dev_reg[13]_i_69_n_0 ),
        .CO({\left_dev_reg[13]_i_56_n_0 ,\left_dev_reg[13]_i_56_n_1 ,\left_dev_reg[13]_i_56_n_2 ,\left_dev_reg[13]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[13]_i_58_n_0 ,\left_dev[13]_i_58_n_0 ,\left_dev[13]_i_58_n_0 ,\left_dev[13]_i_58_n_0 }),
        .O({\left_dev_reg[13]_i_56_n_4 ,\left_dev_reg[13]_i_56_n_5 ,\left_dev_reg[13]_i_56_n_6 ,\left_dev_reg[13]_i_56_n_7 }),
        .S({\left_dev[13]_i_73_n_0 ,\left_dev[13]_i_74_n_0 ,\left_dev[13]_i_75_n_0 ,\left_dev[13]_i_76_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[13]_i_69 
       (.CI(\left_dev_reg[13]_i_70_n_0 ),
        .CO({\left_dev_reg[13]_i_69_n_0 ,\left_dev_reg[13]_i_69_n_1 ,\left_dev_reg[13]_i_69_n_2 ,\left_dev_reg[13]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[13]_i_2_n_0 ,\left_dev[13]_i_77_n_0 ,1'b0,\left_dev[13]_i_78_n_0 }),
        .O({\left_dev_reg[13]_i_69_n_4 ,\left_dev_reg[13]_i_69_n_5 ,\left_dev_reg[13]_i_69_n_6 ,\left_dev_reg[13]_i_69_n_7 }),
        .S({\left_dev[13]_i_79_n_0 ,\left_dev[13]_i_80_n_0 ,\left_dev[13]_i_81_n_0 ,\left_dev[13]_i_82_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[13]_i_70 
       (.CI(1'b0),
        .CO({\left_dev_reg[13]_i_70_n_0 ,\left_dev_reg[13]_i_70_n_1 ,\left_dev_reg[13]_i_70_n_2 ,\left_dev_reg[13]_i_70_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[13]_i_83_n_0 ,\left_sum_reg_n_0_[48] ,\left_sum_reg_n_0_[47] ,1'b0}),
        .O({\left_dev_reg[13]_i_70_n_4 ,\left_dev_reg[13]_i_70_n_5 ,\left_dev_reg[13]_i_70_n_6 ,\NLW_left_dev_reg[13]_i_70_O_UNCONNECTED [0]}),
        .S({\left_dev[13]_i_84_n_0 ,\left_sum_reg_n_0_[48] ,\left_sum_reg_n_0_[47] ,1'b0}));
  FDCE \left_dev_reg[14] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[14]),
        .Q(left_dev[14]));
  FDCE \left_dev_reg[15] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[15]),
        .Q(left_dev[15]));
  FDCE \left_dev_reg[1] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_dev[1]_i_1_n_0 ),
        .Q(left_dev[1]));
  FDCE \left_dev_reg[2] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[2]),
        .Q(left_dev[2]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[2]_i_14 
       (.CI(\left_dev_reg[2]_i_29_n_0 ),
        .CO({\left_dev_reg[2]_i_14_n_0 ,\left_dev_reg[2]_i_14_n_1 ,\left_dev_reg[2]_i_14_n_2 ,\left_dev_reg[2]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[2]_i_30_n_0 ,\left_dev[2]_i_31_n_0 ,\left_dev[2]_i_32_n_0 ,\left_dev[2]_i_33_n_0 }),
        .O({\left_dev_reg[2]_i_14_n_4 ,\left_dev_reg[2]_i_14_n_5 ,\left_dev_reg[2]_i_14_n_6 ,\left_dev_reg[2]_i_14_n_7 }),
        .S({\left_dev[2]_i_34_n_0 ,\left_dev[2]_i_35_n_0 ,\left_dev[2]_i_36_n_0 ,\left_dev[2]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[2]_i_20 
       (.CI(\left_dev_reg[2]_i_39_n_0 ),
        .CO({\left_dev_reg[2]_i_20_n_0 ,\left_dev_reg[2]_i_20_n_1 ,\left_dev_reg[2]_i_20_n_2 ,\left_dev_reg[2]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[2]_i_40_n_0 ,\left_dev[2]_i_41_n_0 ,\left_dev[2]_i_42_n_0 ,\left_dev[2]_i_43_n_0 }),
        .O(\NLW_left_dev_reg[2]_i_20_O_UNCONNECTED [3:0]),
        .S({\left_dev[2]_i_44_n_0 ,\left_dev[2]_i_45_n_0 ,\left_dev[2]_i_46_n_0 ,\left_dev[2]_i_47_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[2]_i_29 
       (.CI(\left_dev_reg[2]_i_48_n_0 ),
        .CO({\left_dev_reg[2]_i_29_n_0 ,\left_dev_reg[2]_i_29_n_1 ,\left_dev_reg[2]_i_29_n_2 ,\left_dev_reg[2]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[2]_i_49_n_0 ,1'b0,\left_dev[2]_i_50_n_0 ,\left_dev[2]_i_51_n_0 }),
        .O({\left_dev_reg[2]_i_29_n_4 ,\left_dev_reg[2]_i_29_n_5 ,\left_dev_reg[2]_i_29_n_6 ,\left_dev_reg[2]_i_29_n_7 }),
        .S({\left_dev[2]_i_52_n_0 ,\left_dev[2]_i_53_n_0 ,\left_dev[2]_i_54_n_0 ,\left_dev[2]_i_55_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[2]_i_3 
       (.CI(\left_dev_reg[2]_i_5_n_0 ),
        .CO({\left_dev_reg[2]_i_3_n_0 ,\left_dev_reg[2]_i_3_n_1 ,\left_dev_reg[2]_i_3_n_2 ,\left_dev_reg[2]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[2]_i_6_n_0 ,\left_dev[2]_i_7_n_0 ,\left_dev[2]_i_8_n_0 ,\left_dev[2]_i_9_n_0 }),
        .O(\NLW_left_dev_reg[2]_i_3_O_UNCONNECTED [3:0]),
        .S({\left_dev[2]_i_10_n_0 ,\left_dev[2]_i_11_n_0 ,\left_dev[2]_i_12_n_0 ,\left_dev[2]_i_13_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[2]_i_38 
       (.CI(\left_dev_reg[2]_i_56_n_0 ),
        .CO({\NLW_left_dev_reg[2]_i_38_CO_UNCONNECTED [3],\left_dev_reg[2]_i_38_n_1 ,\NLW_left_dev_reg[2]_i_38_CO_UNCONNECTED [1],\left_dev_reg[2]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\left_dev[2]_i_57_n_0 ,\left_dev[2]_i_58_n_0 }),
        .O({\NLW_left_dev_reg[2]_i_38_O_UNCONNECTED [3:2],\left_dev_reg[2]_i_38_n_6 ,\left_dev_reg[2]_i_38_n_7 }),
        .S({1'b0,1'b1,\left_dev[2]_i_59_n_0 ,\left_dev[2]_i_60_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[2]_i_39 
       (.CI(1'b0),
        .CO({\left_dev_reg[2]_i_39_n_0 ,\left_dev_reg[2]_i_39_n_1 ,\left_dev_reg[2]_i_39_n_2 ,\left_dev_reg[2]_i_39_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[2]_i_61_n_0 ,\left_dev[2]_i_62_n_0 ,\left_dev[2]_i_63_n_0 ,1'b0}),
        .O(\NLW_left_dev_reg[2]_i_39_O_UNCONNECTED [3:0]),
        .S({\left_dev[2]_i_64_n_0 ,\left_dev[2]_i_65_n_0 ,\left_dev[2]_i_66_n_0 ,\left_dev[2]_i_67_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[2]_i_4 
       (.CI(\left_dev_reg[2]_i_14_n_0 ),
        .CO({\NLW_left_dev_reg[2]_i_4_CO_UNCONNECTED [3:2],\left_dev_reg[2]_i_4_n_2 ,\left_dev_reg[2]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\left_dev[2]_i_15_n_0 ,\left_dev[2]_i_16_n_0 }),
        .O({\NLW_left_dev_reg[2]_i_4_O_UNCONNECTED [3],\left_dev_reg[2]_i_4_n_5 ,\left_dev_reg[2]_i_4_n_6 ,\left_dev_reg[2]_i_4_n_7 }),
        .S({1'b0,\left_dev[2]_i_17_n_0 ,\left_dev[2]_i_18_n_0 ,\left_dev[2]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[2]_i_48 
       (.CI(1'b0),
        .CO({\left_dev_reg[2]_i_48_n_0 ,\left_dev_reg[2]_i_48_n_1 ,\left_dev_reg[2]_i_48_n_2 ,\left_dev_reg[2]_i_48_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[2]_i_68_n_0 ,\left_dev_reg[2]_i_69_n_7 ,\left_dev_reg[2]_i_70_n_4 ,1'b0}),
        .O({\left_dev_reg[2]_i_48_n_4 ,\left_dev_reg[2]_i_48_n_5 ,\left_dev_reg[2]_i_48_n_6 ,\left_dev_reg[2]_i_48_n_7 }),
        .S({\left_dev[2]_i_71_n_0 ,\left_dev[2]_i_72_n_0 ,\left_dev_reg[2]_i_70_n_4 ,\left_dev_reg[2]_i_70_n_5 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[2]_i_5 
       (.CI(\left_dev_reg[2]_i_20_n_0 ),
        .CO({\left_dev_reg[2]_i_5_n_0 ,\left_dev_reg[2]_i_5_n_1 ,\left_dev_reg[2]_i_5_n_2 ,\left_dev_reg[2]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[2]_i_21_n_0 ,\left_dev[2]_i_22_n_0 ,\left_dev[2]_i_23_n_0 ,\left_dev[2]_i_24_n_0 }),
        .O(\NLW_left_dev_reg[2]_i_5_O_UNCONNECTED [3:0]),
        .S({\left_dev[2]_i_25_n_0 ,\left_dev[2]_i_26_n_0 ,\left_dev[2]_i_27_n_0 ,\left_dev[2]_i_28_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[2]_i_56 
       (.CI(\left_dev_reg[2]_i_69_n_0 ),
        .CO({\left_dev_reg[2]_i_56_n_0 ,\left_dev_reg[2]_i_56_n_1 ,\left_dev_reg[2]_i_56_n_2 ,\left_dev_reg[2]_i_56_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[2]_i_58_n_0 ,\left_dev[2]_i_58_n_0 ,\left_dev[2]_i_58_n_0 ,\left_dev[2]_i_58_n_0 }),
        .O({\left_dev_reg[2]_i_56_n_4 ,\left_dev_reg[2]_i_56_n_5 ,\left_dev_reg[2]_i_56_n_6 ,\left_dev_reg[2]_i_56_n_7 }),
        .S({\left_dev[2]_i_73_n_0 ,\left_dev[2]_i_74_n_0 ,\left_dev[2]_i_75_n_0 ,\left_dev[2]_i_76_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[2]_i_69 
       (.CI(\left_dev_reg[2]_i_70_n_0 ),
        .CO({\left_dev_reg[2]_i_69_n_0 ,\left_dev_reg[2]_i_69_n_1 ,\left_dev_reg[2]_i_69_n_2 ,\left_dev_reg[2]_i_69_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[2]_i_2_n_0 ,\left_dev[2]_i_77_n_0 ,1'b0,\left_dev[2]_i_78_n_0 }),
        .O({\left_dev_reg[2]_i_69_n_4 ,\left_dev_reg[2]_i_69_n_5 ,\left_dev_reg[2]_i_69_n_6 ,\left_dev_reg[2]_i_69_n_7 }),
        .S({\left_dev[2]_i_79_n_0 ,\left_dev[2]_i_80_n_0 ,\left_dev[2]_i_81_n_0 ,\left_dev[2]_i_82_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[2]_i_70 
       (.CI(1'b0),
        .CO({\left_dev_reg[2]_i_70_n_0 ,\left_dev_reg[2]_i_70_n_1 ,\left_dev_reg[2]_i_70_n_2 ,\left_dev_reg[2]_i_70_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[2]_i_83_n_0 ,\left_sum_reg_n_0_[13] ,\left_sum_reg_n_0_[12] ,1'b0}),
        .O({\left_dev_reg[2]_i_70_n_4 ,\left_dev_reg[2]_i_70_n_5 ,\left_dev_reg[2]_i_70_n_6 ,\NLW_left_dev_reg[2]_i_70_O_UNCONNECTED [0]}),
        .S({\left_dev[2]_i_84_n_0 ,\left_sum_reg_n_0_[13] ,\left_sum_reg_n_0_[12] ,1'b0}));
  FDCE \left_dev_reg[3] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[3]),
        .Q(left_dev[3]));
  FDCE \left_dev_reg[4] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[4]),
        .Q(left_dev[4]));
  FDCE \left_dev_reg[5] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[5]),
        .Q(left_dev[5]));
  FDCE \left_dev_reg[6] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_dev[6]_i_1_n_0 ),
        .Q(left_dev[6]));
  FDCE \left_dev_reg[7] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[7]),
        .Q(left_dev[7]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_10 
       (.CI(\left_dev_reg[7]_i_32_n_0 ),
        .CO({\left_dev_reg[7]_i_10_n_0 ,\left_dev_reg[7]_i_10_n_1 ,\left_dev_reg[7]_i_10_n_2 ,\left_dev_reg[7]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[7]_i_33_n_0 ,\left_dev[7]_i_34_n_0 ,\left_dev[7]_i_35_n_0 ,\left_dev[7]_i_36_n_0 }),
        .O(\NLW_left_dev_reg[7]_i_10_O_UNCONNECTED [3:0]),
        .S({\left_dev[7]_i_37_n_0 ,\left_dev[7]_i_38_n_0 ,\left_dev[7]_i_39_n_0 ,\left_dev[7]_i_40_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_19 
       (.CI(\left_dev_reg[7]_i_41_n_0 ),
        .CO({\left_dev_reg[7]_i_19_n_0 ,\left_dev_reg[7]_i_19_n_1 ,\left_dev_reg[7]_i_19_n_2 ,\left_dev_reg[7]_i_19_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[7]_i_42_n_0 ,\left_dev[7]_i_43_n_0 ,\left_dev[7]_i_44_n_0 ,\left_dev[7]_i_45_n_0 }),
        .O({\left_dev_reg[7]_i_19_n_4 ,\left_dev_reg[7]_i_19_n_5 ,\left_dev_reg[7]_i_19_n_6 ,\left_dev_reg[7]_i_19_n_7 }),
        .S({\left_dev[7]_i_46_n_0 ,\left_dev[7]_i_47_n_0 ,\left_dev[7]_i_48_n_0 ,\left_dev[7]_i_49_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_2 
       (.CI(\left_dev_reg[7]_i_5_n_0 ),
        .CO({\NLW_left_dev_reg[7]_i_2_CO_UNCONNECTED [3:1],\left_dev_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\left_dev[7]_i_6_n_0 }),
        .O(\NLW_left_dev_reg[7]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\left_dev[7]_i_7_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_27 
       (.CI(\left_dev_reg[7]_i_52_n_0 ),
        .CO({\left_dev_reg[7]_i_27_n_0 ,\left_dev_reg[7]_i_27_n_1 ,\left_dev_reg[7]_i_27_n_2 ,\left_dev_reg[7]_i_27_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[7]_i_29_n_0 ,\left_dev[7]_i_29_n_0 ,\left_dev[7]_i_29_n_0 ,\left_dev[7]_i_29_n_0 }),
        .O({\left_dev_reg[7]_i_27_n_4 ,\left_dev_reg[7]_i_27_n_5 ,\left_dev_reg[7]_i_27_n_6 ,\left_dev_reg[7]_i_27_n_7 }),
        .S({\left_dev[7]_i_53_n_0 ,\left_dev[7]_i_54_n_0 ,\left_dev[7]_i_55_n_0 ,\left_dev[7]_i_56_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_3 
       (.CI(\left_dev_reg[7]_i_8_n_0 ),
        .CO({\NLW_left_dev_reg[7]_i_3_CO_UNCONNECTED [3:1],\left_dev_reg[7]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_left_dev_reg[7]_i_3_O_UNCONNECTED [3:2],\left_dev_reg[7]_i_3_n_6 ,\left_dev_reg[7]_i_3_n_7 }),
        .S({1'b0,1'b0,\left_dev_reg[7]_i_9_n_1 ,\left_dev_reg[7]_i_9_n_6 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_32 
       (.CI(\left_dev_reg[7]_i_57_n_0 ),
        .CO({\left_dev_reg[7]_i_32_n_0 ,\left_dev_reg[7]_i_32_n_1 ,\left_dev_reg[7]_i_32_n_2 ,\left_dev_reg[7]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[7]_i_58_n_0 ,\left_dev[7]_i_59_n_0 ,\left_dev[7]_i_60_n_0 ,\left_dev[7]_i_61_n_0 }),
        .O(\NLW_left_dev_reg[7]_i_32_O_UNCONNECTED [3:0]),
        .S({\left_dev[7]_i_62_n_0 ,\left_dev[7]_i_63_n_0 ,\left_dev[7]_i_64_n_0 ,\left_dev[7]_i_65_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_41 
       (.CI(1'b0),
        .CO({\left_dev_reg[7]_i_41_n_0 ,\left_dev_reg[7]_i_41_n_1 ,\left_dev_reg[7]_i_41_n_2 ,\left_dev_reg[7]_i_41_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[7]_i_66_n_0 ,\left_dev[7]_i_67_n_0 ,\left_dev_reg[7]_i_68_n_6 ,\left_dev_reg[7]_i_68_n_7 }),
        .O({\left_dev_reg[7]_i_41_n_4 ,\left_dev_reg[7]_i_41_n_5 ,\left_dev_reg[7]_i_41_n_6 ,\NLW_left_dev_reg[7]_i_41_O_UNCONNECTED [0]}),
        .S({\left_dev[7]_i_69_n_0 ,\left_dev[7]_i_70_n_0 ,\left_dev[7]_i_71_n_0 ,\left_dev[7]_i_72_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_5 
       (.CI(\left_dev_reg[7]_i_10_n_0 ),
        .CO({\left_dev_reg[7]_i_5_n_0 ,\left_dev_reg[7]_i_5_n_1 ,\left_dev_reg[7]_i_5_n_2 ,\left_dev_reg[7]_i_5_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[7]_i_11_n_0 ,\left_dev[7]_i_12_n_0 ,\left_dev[7]_i_13_n_0 ,\left_dev[7]_i_14_n_0 }),
        .O(\NLW_left_dev_reg[7]_i_5_O_UNCONNECTED [3:0]),
        .S({\left_dev[7]_i_15_n_0 ,\left_dev[7]_i_16_n_0 ,\left_dev[7]_i_17_n_0 ,\left_dev[7]_i_18_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_50 
       (.CI(\left_dev_reg[7]_i_51_n_0 ),
        .CO({\NLW_left_dev_reg[7]_i_50_CO_UNCONNECTED [3],\left_dev_reg[7]_i_50_n_1 ,\NLW_left_dev_reg[7]_i_50_CO_UNCONNECTED [1],\left_dev_reg[7]_i_50_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\left_dev[7]_i_73_n_0 ,\left_dev[7]_i_74_n_0 }),
        .O({\NLW_left_dev_reg[7]_i_50_O_UNCONNECTED [3:2],\left_dev_reg[7]_i_50_n_6 ,\left_dev_reg[7]_i_50_n_7 }),
        .S({1'b0,1'b1,\left_dev[7]_i_75_n_0 ,\left_dev[7]_i_76_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_51 
       (.CI(\left_dev_reg[7]_i_68_n_0 ),
        .CO({\left_dev_reg[7]_i_51_n_0 ,\left_dev_reg[7]_i_51_n_1 ,\left_dev_reg[7]_i_51_n_2 ,\left_dev_reg[7]_i_51_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[7]_i_74_n_0 ,\left_dev[7]_i_74_n_0 ,\left_dev[7]_i_74_n_0 ,\left_dev[7]_i_74_n_0 }),
        .O({\left_dev_reg[7]_i_51_n_4 ,\left_dev_reg[7]_i_51_n_5 ,\left_dev_reg[7]_i_51_n_6 ,\left_dev_reg[7]_i_51_n_7 }),
        .S({\left_dev[7]_i_77_n_0 ,\left_dev[7]_i_78_n_0 ,\left_dev[7]_i_79_n_0 ,\left_dev[7]_i_80_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_52 
       (.CI(\left_dev_reg[7]_i_81_n_0 ),
        .CO({\left_dev_reg[7]_i_52_n_0 ,\left_dev_reg[7]_i_52_n_1 ,\left_dev_reg[7]_i_52_n_2 ,\left_dev_reg[7]_i_52_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[7]_i_82_n_0 ,\left_dev[7]_i_83_n_0 ,1'b0,\left_dev[7]_i_84_n_0 }),
        .O({\left_dev_reg[7]_i_52_n_4 ,\left_dev_reg[7]_i_52_n_5 ,\left_dev_reg[7]_i_52_n_6 ,\left_dev_reg[7]_i_52_n_7 }),
        .S({\left_dev[7]_i_85_n_0 ,\left_dev[7]_i_86_n_0 ,\left_dev[7]_i_87_n_0 ,\left_dev[7]_i_88_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_57 
       (.CI(1'b0),
        .CO({\left_dev_reg[7]_i_57_n_0 ,\left_dev_reg[7]_i_57_n_1 ,\left_dev_reg[7]_i_57_n_2 ,\left_dev_reg[7]_i_57_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[7]_i_89_n_0 ,\left_dev[7]_i_90_n_0 ,\left_dev[7]_i_91_n_0 ,1'b0}),
        .O(\NLW_left_dev_reg[7]_i_57_O_UNCONNECTED [3:0]),
        .S({\left_dev[7]_i_92_n_0 ,\left_dev[7]_i_93_n_0 ,\left_dev[7]_i_94_n_0 ,\left_dev[7]_i_95_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_68 
       (.CI(\left_dev_reg[7]_i_96_n_0 ),
        .CO({\left_dev_reg[7]_i_68_n_0 ,\left_dev_reg[7]_i_68_n_1 ,\left_dev_reg[7]_i_68_n_2 ,\left_dev_reg[7]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[7]_i_97_n_0 ,\left_dev[7]_i_98_n_0 ,1'b0,\left_dev[7]_i_99_n_0 }),
        .O({\left_dev_reg[7]_i_68_n_4 ,\left_dev_reg[7]_i_68_n_5 ,\left_dev_reg[7]_i_68_n_6 ,\left_dev_reg[7]_i_68_n_7 }),
        .S({\left_dev[7]_i_100_n_0 ,\left_dev[7]_i_101_n_0 ,\left_dev[7]_i_102_n_0 ,\left_dev[7]_i_103_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_8 
       (.CI(\left_dev_reg[7]_i_19_n_0 ),
        .CO({\left_dev_reg[7]_i_8_n_0 ,\left_dev_reg[7]_i_8_n_1 ,\left_dev_reg[7]_i_8_n_2 ,\left_dev_reg[7]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev_reg[7]_i_9_n_7 ,\left_dev[7]_i_20_n_0 ,\left_dev[7]_i_21_n_0 ,\left_dev[7]_i_22_n_0 }),
        .O({\left_dev_reg[7]_i_8_n_4 ,\left_dev_reg[7]_i_8_n_5 ,\left_dev_reg[7]_i_8_n_6 ,\left_dev_reg[7]_i_8_n_7 }),
        .S({\left_dev[7]_i_23_n_0 ,\left_dev[7]_i_24_n_0 ,\left_dev[7]_i_25_n_0 ,\left_dev[7]_i_26_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_81 
       (.CI(1'b0),
        .CO({\left_dev_reg[7]_i_81_n_0 ,\left_dev_reg[7]_i_81_n_1 ,\left_dev_reg[7]_i_81_n_2 ,\left_dev_reg[7]_i_81_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[7]_i_104_n_0 ,p_0_in[16:15],1'b0}),
        .O({\left_dev_reg[7]_i_81_n_4 ,\left_dev_reg[7]_i_81_n_5 ,\left_dev_reg[7]_i_81_n_6 ,\NLW_left_dev_reg[7]_i_81_O_UNCONNECTED [0]}),
        .S({\left_dev[7]_i_105_n_0 ,p_0_in[16:15],1'b0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_9 
       (.CI(\left_dev_reg[7]_i_27_n_0 ),
        .CO({\NLW_left_dev_reg[7]_i_9_CO_UNCONNECTED [3],\left_dev_reg[7]_i_9_n_1 ,\NLW_left_dev_reg[7]_i_9_CO_UNCONNECTED [1],\left_dev_reg[7]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\left_dev[7]_i_28_n_0 ,\left_dev[7]_i_29_n_0 }),
        .O({\NLW_left_dev_reg[7]_i_9_O_UNCONNECTED [3:2],\left_dev_reg[7]_i_9_n_6 ,\left_dev_reg[7]_i_9_n_7 }),
        .S({1'b0,1'b1,\left_dev[7]_i_30_n_0 ,\left_dev[7]_i_31_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_dev_reg[7]_i_96 
       (.CI(1'b0),
        .CO({\left_dev_reg[7]_i_96_n_0 ,\left_dev_reg[7]_i_96_n_1 ,\left_dev_reg[7]_i_96_n_2 ,\left_dev_reg[7]_i_96_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_dev[7]_i_106_n_0 ,p_0_in[13:12],1'b0}),
        .O({\left_dev_reg[7]_i_96_n_4 ,\left_dev_reg[7]_i_96_n_5 ,\left_dev_reg[7]_i_96_n_6 ,\NLW_left_dev_reg[7]_i_96_O_UNCONNECTED [0]}),
        .S({\left_dev[7]_i_107_n_0 ,p_0_in[13:12],1'b0}));
  FDCE \left_dev_reg[8] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[8]),
        .Q(left_dev[8]));
  FDCE \left_dev_reg[9] 
       (.C(pclk),
        .CE(\left_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(left_dev0[9]),
        .Q(left_dev[9]));
  (* CHECK_LICENSE_TYPE = "rbg_ram,blk_mem_gen_v8_4_4,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
  hdmi_light_strip_output_0_4_rbg_ram left_region
       (.addra({left_region_i_1_n_0,left_region_i_2_n_0,left_region_i_3_n_0,left_region_i_4_n_0,left_region_i_5_n_0,left_region_i_6_n_0,left_region_i_7_n_0,left_region_i_8_n_0,left_region_i_9_n_0,left_region_i_10_n_0,left_region_i_11_n_0,left_region_i_12_n_0}),
        .clka(pclk),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,left_data_reg}),
        .douta({NLW_left_region_douta_UNCONNECTED[31:16],left_data}),
        .wea(left_wr_en));
  LUT4 #(
    .INIT(16'hE200)) 
    left_region_i_1
       (.I0(\left_addr_rd_reg_n_0_[11] ),
        .I1(frame_valid),
        .I2(left_addr_wr_reg[11]),
        .I3(reset),
        .O(left_region_i_1_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    left_region_i_10
       (.I0(\left_addr_rd_reg_n_0_[2] ),
        .I1(frame_valid),
        .I2(left_addr_wr_reg[2]),
        .I3(reset),
        .O(left_region_i_10_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    left_region_i_11
       (.I0(\left_addr_rd_reg_n_0_[1] ),
        .I1(frame_valid),
        .I2(left_addr_wr_reg[1]),
        .I3(reset),
        .O(left_region_i_11_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    left_region_i_12
       (.I0(\left_addr_rd_reg_n_0_[0] ),
        .I1(frame_valid),
        .I2(left_addr_wr_reg[0]),
        .I3(reset),
        .O(left_region_i_12_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    left_region_i_2
       (.I0(\left_addr_rd_reg_n_0_[10] ),
        .I1(frame_valid),
        .I2(left_addr_wr_reg[10]),
        .I3(reset),
        .O(left_region_i_2_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    left_region_i_3
       (.I0(\left_addr_rd_reg_n_0_[9] ),
        .I1(frame_valid),
        .I2(left_addr_wr_reg[9]),
        .I3(reset),
        .O(left_region_i_3_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    left_region_i_4
       (.I0(\left_addr_rd_reg_n_0_[8] ),
        .I1(frame_valid),
        .I2(left_addr_wr_reg[8]),
        .I3(reset),
        .O(left_region_i_4_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    left_region_i_5
       (.I0(\left_addr_rd_reg_n_0_[7] ),
        .I1(frame_valid),
        .I2(left_addr_wr_reg[7]),
        .I3(reset),
        .O(left_region_i_5_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    left_region_i_6
       (.I0(\left_addr_rd_reg_n_0_[6] ),
        .I1(frame_valid),
        .I2(left_addr_wr_reg[6]),
        .I3(reset),
        .O(left_region_i_6_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    left_region_i_7
       (.I0(\left_addr_rd_reg_n_0_[5] ),
        .I1(frame_valid),
        .I2(left_addr_wr_reg[5]),
        .I3(reset),
        .O(left_region_i_7_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    left_region_i_8
       (.I0(\left_addr_rd_reg_n_0_[4] ),
        .I1(frame_valid),
        .I2(left_addr_wr_reg[4]),
        .I3(reset),
        .O(left_region_i_8_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    left_region_i_9
       (.I0(\left_addr_rd_reg_n_0_[3] ),
        .I1(frame_valid),
        .I2(left_addr_wr_reg[3]),
        .I3(reset),
        .O(left_region_i_9_n_0));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[0]_i_1 
       (.I0(\left_sum_reg[3]_i_2_n_7 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[10]_i_1 
       (.I0(\left_sum_reg[11]_i_2_n_5 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[11]_i_1 
       (.I0(\left_sum_reg[11]_i_2_n_4 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[12]_i_1 
       (.I0(\left_sum_reg[15]_i_2_n_7 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[13]_i_1 
       (.I0(\left_sum_reg[15]_i_2_n_6 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[14]_i_1 
       (.I0(\left_sum_reg[15]_i_2_n_5 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[15]_i_1 
       (.I0(\left_sum_reg[15]_i_2_n_4 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[16]_i_1 
       (.I0(\left_sum_reg[16]_i_2_n_7 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[17]_i_1 
       (.I0(\left_sum_reg[20]_i_2_n_7 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[18]_i_1 
       (.I0(\left_sum_reg[20]_i_2_n_6 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[19]_i_1 
       (.I0(\left_sum_reg[20]_i_2_n_5 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[1]_i_1 
       (.I0(\left_sum_reg[3]_i_2_n_6 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[20]_i_1 
       (.I0(\left_sum_reg[20]_i_2_n_4 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[20]_i_3 
       (.I0(p_0_in[3]),
        .I1(data888[13]),
        .O(\left_sum[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[20]_i_4 
       (.I0(p_0_in[2]),
        .I1(data888[12]),
        .O(\left_sum[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[20]_i_5 
       (.I0(p_0_in[1]),
        .I1(data888[11]),
        .O(\left_sum[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[20]_i_6 
       (.I0(p_0_in[0]),
        .I1(data888[10]),
        .O(\left_sum[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[21]_i_1 
       (.I0(\left_sum_reg[24]_i_2_n_7 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[22]_i_1 
       (.I0(\left_sum_reg[24]_i_2_n_6 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[23]_i_1 
       (.I0(\left_sum_reg[24]_i_2_n_5 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[24]_i_1 
       (.I0(\left_sum_reg[24]_i_2_n_4 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[24]_i_3 
       (.I0(p_0_in[5]),
        .I1(data888[15]),
        .O(\left_sum[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[24]_i_4 
       (.I0(p_0_in[4]),
        .I1(data888[14]),
        .O(\left_sum[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[25]_i_1 
       (.I0(\left_sum_reg[28]_i_2_n_7 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[26]_i_1 
       (.I0(\left_sum_reg[28]_i_2_n_6 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[27]_i_1 
       (.I0(\left_sum_reg[28]_i_2_n_5 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[28]_i_1 
       (.I0(\left_sum_reg[28]_i_2_n_4 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[29]_i_1 
       (.I0(\left_sum_reg[32]_i_2_n_7 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[2]_i_1 
       (.I0(\left_sum_reg[3]_i_2_n_5 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[30]_i_1 
       (.I0(\left_sum_reg[32]_i_2_n_6 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[31]_i_1 
       (.I0(\left_sum_reg[32]_i_2_n_5 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[32]_i_1 
       (.I0(\left_sum_reg[32]_i_2_n_4 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[33]_i_1 
       (.I0(\left_sum_reg[34]_i_2_n_7 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[34]_i_1 
       (.I0(\left_sum_reg[34]_i_2_n_6 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[35]_i_1 
       (.I0(left_sum0[0]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[36]_i_1 
       (.I0(left_sum0[1]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[37]_i_1 
       (.I0(left_sum0[2]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[38]_i_1 
       (.I0(left_sum0[3]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[38]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[38]_i_3 
       (.I0(\left_sum_reg_n_0_[38] ),
        .I1(data888[22]),
        .O(\left_sum[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[38]_i_4 
       (.I0(\left_sum_reg_n_0_[37] ),
        .I1(data888[21]),
        .O(\left_sum[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[38]_i_5 
       (.I0(\left_sum_reg_n_0_[36] ),
        .I1(data888[20]),
        .O(\left_sum[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[38]_i_6 
       (.I0(\left_sum_reg_n_0_[35] ),
        .I1(data888[19]),
        .O(\left_sum[38]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[39]_i_1 
       (.I0(left_sum0[4]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[3]_i_1 
       (.I0(\left_sum_reg[3]_i_2_n_4 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[3]_i_3 
       (.I0(\left_sum_reg_n_0_[3] ),
        .I1(data888[6]),
        .O(\left_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[3]_i_4 
       (.I0(\left_sum_reg_n_0_[2] ),
        .I1(data888[5]),
        .O(\left_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[3]_i_5 
       (.I0(\left_sum_reg_n_0_[1] ),
        .I1(data888[4]),
        .O(\left_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[3]_i_6 
       (.I0(\left_sum_reg_n_0_[0] ),
        .I1(data888[3]),
        .O(\left_sum[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[40]_i_1 
       (.I0(left_sum0[5]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[41]_i_1 
       (.I0(left_sum0[6]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[42]_i_1 
       (.I0(left_sum0[7]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[42]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[42]_i_3 
       (.I0(\left_sum_reg_n_0_[39] ),
        .I1(data888[23]),
        .O(\left_sum[42]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[43]_i_1 
       (.I0(left_sum0[8]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[44]_i_1 
       (.I0(left_sum0[9]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[45]_i_1 
       (.I0(left_sum0[10]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[46]_i_1 
       (.I0(left_sum0[11]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[47]_i_1 
       (.I0(left_sum0[12]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[48]_i_1 
       (.I0(left_sum0[13]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[49]_i_1 
       (.I0(left_sum0[14]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[4]_i_1 
       (.I0(\left_sum_reg[7]_i_2_n_7 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[50]_i_1 
       (.I0(left_sum0[15]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF0E0000FFFFFFFF)) 
    \left_sum[51]_i_1 
       (.I0(pixel_cnt_reg[1]),
        .I1(pixel_cnt_reg[0]),
        .I2(\left_sum[51]_i_3_n_0 ),
        .I3(\left_sum[51]_i_4_n_0 ),
        .I4(de),
        .I5(frame_valid_reg_rep__0_n_0),
        .O(\left_sum[51]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[51]_i_2 
       (.I0(left_sum0[16]),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \left_sum[51]_i_3 
       (.I0(pixel_cnt_reg[9]),
        .I1(pixel_cnt_reg[8]),
        .I2(pixel_cnt_reg[7]),
        .I3(pixel_cnt_reg[4]),
        .I4(pixel_cnt_reg[3]),
        .I5(pixel_cnt_reg[2]),
        .O(\left_sum[51]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    \left_sum[51]_i_4 
       (.I0(\left_sum[51]_i_7_n_0 ),
        .I1(pixel_cnt_reg[5]),
        .I2(pixel_cnt_reg[6]),
        .I3(pixel_cnt_reg[7]),
        .I4(pixel_cnt_reg[8]),
        .I5(pixel_cnt_reg[9]),
        .O(\left_sum[51]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEFFF)) 
    \left_sum[51]_i_6 
       (.I0(pixel_cnt_reg[1]),
        .I1(\left_sum[51]_i_3_n_0 ),
        .I2(pixel_cnt_reg[6]),
        .I3(pixel_cnt_reg[5]),
        .I4(pixel_cnt_reg[10]),
        .I5(pixel_cnt_reg[11]),
        .O(\left_sum[51]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \left_sum[51]_i_7 
       (.I0(pixel_cnt_reg[11]),
        .I1(pixel_cnt_reg[10]),
        .O(\left_sum[51]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[5]_i_1 
       (.I0(\left_sum_reg[7]_i_2_n_6 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[6]_i_1 
       (.I0(\left_sum_reg[7]_i_2_n_5 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[7]_i_1 
       (.I0(\left_sum_reg[7]_i_2_n_4 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \left_sum[7]_i_3 
       (.I0(\left_sum_reg_n_0_[4] ),
        .I1(data888[7]),
        .O(\left_sum[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[8]_i_1 
       (.I0(\left_sum_reg[11]_i_2_n_7 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \left_sum[9]_i_1 
       (.I0(\left_sum_reg[11]_i_2_n_6 ),
        .I1(frame_valid_reg_rep__0_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\left_sum[51]_i_6_n_0 ),
        .O(\left_sum[9]_i_1_n_0 ));
  FDCE \left_sum_reg[0] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[0]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[0] ));
  FDCE \left_sum_reg[10] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[10]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[10] ));
  FDCE \left_sum_reg[11] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[11]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[11]_i_2 
       (.CI(\left_sum_reg[7]_i_2_n_0 ),
        .CO({\left_sum_reg[11]_i_2_n_0 ,\left_sum_reg[11]_i_2_n_1 ,\left_sum_reg[11]_i_2_n_2 ,\left_sum_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\left_sum_reg[11]_i_2_n_4 ,\left_sum_reg[11]_i_2_n_5 ,\left_sum_reg[11]_i_2_n_6 ,\left_sum_reg[11]_i_2_n_7 }),
        .S({\left_sum_reg_n_0_[11] ,\left_sum_reg_n_0_[10] ,\left_sum_reg_n_0_[9] ,\left_sum_reg_n_0_[8] }));
  FDCE \left_sum_reg[12] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[12]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[12] ));
  FDCE \left_sum_reg[13] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[13]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[13] ));
  FDCE \left_sum_reg[14] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[14]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[14] ));
  FDCE \left_sum_reg[15] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[15]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[15] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[15]_i_2 
       (.CI(\left_sum_reg[11]_i_2_n_0 ),
        .CO({\left_sum_reg[15]_i_2_n_0 ,\left_sum_reg[15]_i_2_n_1 ,\left_sum_reg[15]_i_2_n_2 ,\left_sum_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\left_sum_reg[15]_i_2_n_4 ,\left_sum_reg[15]_i_2_n_5 ,\left_sum_reg[15]_i_2_n_6 ,\left_sum_reg[15]_i_2_n_7 }),
        .S({\left_sum_reg_n_0_[15] ,\left_sum_reg_n_0_[14] ,\left_sum_reg_n_0_[13] ,\left_sum_reg_n_0_[12] }));
  FDCE \left_sum_reg[16] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[16]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[16] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[16]_i_2 
       (.CI(\left_sum_reg[15]_i_2_n_0 ),
        .CO(\NLW_left_sum_reg[16]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_left_sum_reg[16]_i_2_O_UNCONNECTED [3:1],\left_sum_reg[16]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\left_sum_reg_n_0_[16] }));
  FDCE \left_sum_reg[17] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[17]_i_1_n_0 ),
        .Q(p_0_in[0]));
  FDCE \left_sum_reg[18] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[18]_i_1_n_0 ),
        .Q(p_0_in[1]));
  FDCE \left_sum_reg[19] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[19]_i_1_n_0 ),
        .Q(p_0_in[2]));
  FDCE \left_sum_reg[1] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[1]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[1] ));
  FDCE \left_sum_reg[20] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[20]_i_1_n_0 ),
        .Q(p_0_in[3]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[20]_i_2 
       (.CI(1'b0),
        .CO({\left_sum_reg[20]_i_2_n_0 ,\left_sum_reg[20]_i_2_n_1 ,\left_sum_reg[20]_i_2_n_2 ,\left_sum_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI(p_0_in[3:0]),
        .O({\left_sum_reg[20]_i_2_n_4 ,\left_sum_reg[20]_i_2_n_5 ,\left_sum_reg[20]_i_2_n_6 ,\left_sum_reg[20]_i_2_n_7 }),
        .S({\left_sum[20]_i_3_n_0 ,\left_sum[20]_i_4_n_0 ,\left_sum[20]_i_5_n_0 ,\left_sum[20]_i_6_n_0 }));
  FDCE \left_sum_reg[21] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[21]_i_1_n_0 ),
        .Q(p_0_in[4]));
  FDCE \left_sum_reg[22] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[22]_i_1_n_0 ),
        .Q(p_0_in[5]));
  FDCE \left_sum_reg[23] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[23]_i_1_n_0 ),
        .Q(p_0_in[6]));
  FDCE \left_sum_reg[24] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[24]_i_1_n_0 ),
        .Q(p_0_in[7]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[24]_i_2 
       (.CI(\left_sum_reg[20]_i_2_n_0 ),
        .CO({\left_sum_reg[24]_i_2_n_0 ,\left_sum_reg[24]_i_2_n_1 ,\left_sum_reg[24]_i_2_n_2 ,\left_sum_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_0_in[5:4]}),
        .O({\left_sum_reg[24]_i_2_n_4 ,\left_sum_reg[24]_i_2_n_5 ,\left_sum_reg[24]_i_2_n_6 ,\left_sum_reg[24]_i_2_n_7 }),
        .S({p_0_in[7:6],\left_sum[24]_i_3_n_0 ,\left_sum[24]_i_4_n_0 }));
  FDCE \left_sum_reg[25] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[25]_i_1_n_0 ),
        .Q(p_0_in[8]));
  FDCE \left_sum_reg[26] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[26]_i_1_n_0 ),
        .Q(p_0_in[9]));
  FDCE \left_sum_reg[27] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[27]_i_1_n_0 ),
        .Q(p_0_in[10]));
  FDCE \left_sum_reg[28] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[28]_i_1_n_0 ),
        .Q(p_0_in[11]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[28]_i_2 
       (.CI(\left_sum_reg[24]_i_2_n_0 ),
        .CO({\left_sum_reg[28]_i_2_n_0 ,\left_sum_reg[28]_i_2_n_1 ,\left_sum_reg[28]_i_2_n_2 ,\left_sum_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\left_sum_reg[28]_i_2_n_4 ,\left_sum_reg[28]_i_2_n_5 ,\left_sum_reg[28]_i_2_n_6 ,\left_sum_reg[28]_i_2_n_7 }),
        .S(p_0_in[11:8]));
  FDCE \left_sum_reg[29] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[29]_i_1_n_0 ),
        .Q(p_0_in[12]));
  FDCE \left_sum_reg[2] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[2]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[2] ));
  FDCE \left_sum_reg[30] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[30]_i_1_n_0 ),
        .Q(p_0_in[13]));
  FDCE \left_sum_reg[31] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[31]_i_1_n_0 ),
        .Q(p_0_in[14]));
  FDCE \left_sum_reg[32] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[32]_i_1_n_0 ),
        .Q(p_0_in[15]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[32]_i_2 
       (.CI(\left_sum_reg[28]_i_2_n_0 ),
        .CO({\left_sum_reg[32]_i_2_n_0 ,\left_sum_reg[32]_i_2_n_1 ,\left_sum_reg[32]_i_2_n_2 ,\left_sum_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\left_sum_reg[32]_i_2_n_4 ,\left_sum_reg[32]_i_2_n_5 ,\left_sum_reg[32]_i_2_n_6 ,\left_sum_reg[32]_i_2_n_7 }),
        .S(p_0_in[15:12]));
  FDCE \left_sum_reg[33] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[33]_i_1_n_0 ),
        .Q(p_0_in[16]));
  FDCE \left_sum_reg[34] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[34]_i_1_n_0 ),
        .Q(p_0_in[17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[34]_i_2 
       (.CI(\left_sum_reg[32]_i_2_n_0 ),
        .CO({\NLW_left_sum_reg[34]_i_2_CO_UNCONNECTED [3:1],\left_sum_reg[34]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_left_sum_reg[34]_i_2_O_UNCONNECTED [3:2],\left_sum_reg[34]_i_2_n_6 ,\left_sum_reg[34]_i_2_n_7 }),
        .S({1'b0,1'b0,p_0_in[17:16]}));
  FDCE \left_sum_reg[35] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[35]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[35] ));
  FDCE \left_sum_reg[36] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[36]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[36] ));
  FDCE \left_sum_reg[37] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[37]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[37] ));
  FDCE \left_sum_reg[38] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[38]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[38] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[38]_i_2 
       (.CI(1'b0),
        .CO({\left_sum_reg[38]_i_2_n_0 ,\left_sum_reg[38]_i_2_n_1 ,\left_sum_reg[38]_i_2_n_2 ,\left_sum_reg[38]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_sum_reg_n_0_[38] ,\left_sum_reg_n_0_[37] ,\left_sum_reg_n_0_[36] ,\left_sum_reg_n_0_[35] }),
        .O(left_sum0[3:0]),
        .S({\left_sum[38]_i_3_n_0 ,\left_sum[38]_i_4_n_0 ,\left_sum[38]_i_5_n_0 ,\left_sum[38]_i_6_n_0 }));
  FDCE \left_sum_reg[39] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[39]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[39] ));
  FDCE \left_sum_reg[3] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[3]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\left_sum_reg[3]_i_2_n_0 ,\left_sum_reg[3]_i_2_n_1 ,\left_sum_reg[3]_i_2_n_2 ,\left_sum_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\left_sum_reg_n_0_[3] ,\left_sum_reg_n_0_[2] ,\left_sum_reg_n_0_[1] ,\left_sum_reg_n_0_[0] }),
        .O({\left_sum_reg[3]_i_2_n_4 ,\left_sum_reg[3]_i_2_n_5 ,\left_sum_reg[3]_i_2_n_6 ,\left_sum_reg[3]_i_2_n_7 }),
        .S({\left_sum[3]_i_3_n_0 ,\left_sum[3]_i_4_n_0 ,\left_sum[3]_i_5_n_0 ,\left_sum[3]_i_6_n_0 }));
  FDCE \left_sum_reg[40] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[40]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[40] ));
  FDCE \left_sum_reg[41] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[41]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[41] ));
  FDCE \left_sum_reg[42] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[42]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[42] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[42]_i_2 
       (.CI(\left_sum_reg[38]_i_2_n_0 ),
        .CO({\left_sum_reg[42]_i_2_n_0 ,\left_sum_reg[42]_i_2_n_1 ,\left_sum_reg[42]_i_2_n_2 ,\left_sum_reg[42]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\left_sum_reg_n_0_[39] }),
        .O(left_sum0[7:4]),
        .S({\left_sum_reg_n_0_[42] ,\left_sum_reg_n_0_[41] ,\left_sum_reg_n_0_[40] ,\left_sum[42]_i_3_n_0 }));
  FDCE \left_sum_reg[43] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[43]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[43] ));
  FDCE \left_sum_reg[44] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[44]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[44] ));
  FDCE \left_sum_reg[45] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[45]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[45] ));
  FDCE \left_sum_reg[46] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[46]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[46] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[46]_i_2 
       (.CI(\left_sum_reg[42]_i_2_n_0 ),
        .CO({\left_sum_reg[46]_i_2_n_0 ,\left_sum_reg[46]_i_2_n_1 ,\left_sum_reg[46]_i_2_n_2 ,\left_sum_reg[46]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(left_sum0[11:8]),
        .S({\left_sum_reg_n_0_[46] ,\left_sum_reg_n_0_[45] ,\left_sum_reg_n_0_[44] ,\left_sum_reg_n_0_[43] }));
  FDCE \left_sum_reg[47] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[47]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[47] ));
  FDCE \left_sum_reg[48] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[48]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[48] ));
  FDCE \left_sum_reg[49] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[49]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[49] ));
  FDCE \left_sum_reg[4] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[4]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[4] ));
  FDCE \left_sum_reg[50] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[50]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[50] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[50]_i_2 
       (.CI(\left_sum_reg[46]_i_2_n_0 ),
        .CO({\left_sum_reg[50]_i_2_n_0 ,\left_sum_reg[50]_i_2_n_1 ,\left_sum_reg[50]_i_2_n_2 ,\left_sum_reg[50]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(left_sum0[15:12]),
        .S({\left_sum_reg_n_0_[50] ,\left_sum_reg_n_0_[49] ,\left_sum_reg_n_0_[48] ,\left_sum_reg_n_0_[47] }));
  FDCE \left_sum_reg[51] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[51]_i_2_n_0 ),
        .Q(\left_sum_reg_n_0_[51] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[51]_i_5 
       (.CI(\left_sum_reg[50]_i_2_n_0 ),
        .CO(\NLW_left_sum_reg[51]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_left_sum_reg[51]_i_5_O_UNCONNECTED [3:1],left_sum0[16]}),
        .S({1'b0,1'b0,1'b0,\left_sum_reg_n_0_[51] }));
  FDCE \left_sum_reg[5] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[5]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[5] ));
  FDCE \left_sum_reg[6] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[6]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[6] ));
  FDCE \left_sum_reg[7] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[7]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \left_sum_reg[7]_i_2 
       (.CI(\left_sum_reg[3]_i_2_n_0 ),
        .CO({\left_sum_reg[7]_i_2_n_0 ,\left_sum_reg[7]_i_2_n_1 ,\left_sum_reg[7]_i_2_n_2 ,\left_sum_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\left_sum_reg_n_0_[4] }),
        .O({\left_sum_reg[7]_i_2_n_4 ,\left_sum_reg[7]_i_2_n_5 ,\left_sum_reg[7]_i_2_n_6 ,\left_sum_reg[7]_i_2_n_7 }),
        .S({\left_sum_reg_n_0_[7] ,\left_sum_reg_n_0_[6] ,\left_sum_reg_n_0_[5] ,\left_sum[7]_i_3_n_0 }));
  FDCE \left_sum_reg[8] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[8]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[8] ));
  FDCE \left_sum_reg[9] 
       (.C(pclk),
        .CE(\left_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\left_sum[9]_i_1_n_0 ),
        .Q(\left_sum_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    left_wr_en_i_1
       (.I0(left_wr_en_i_2_n_0),
        .I1(pixel_cnt_reg[1]),
        .I2(pixel_cnt_reg[0]),
        .I3(left_wr_en_i_3_n_0),
        .I4(left_wr_en_i_4_n_0),
        .I5(frame_valid),
        .O(left_wr_en_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    left_wr_en_i_10
       (.I0(h_cnt_reg[0]),
        .O(left_wr_en_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    left_wr_en_i_11
       (.I0(h_cnt_reg[6]),
        .I1(left_wr_en_reg_i_16_n_7),
        .O(left_wr_en_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    left_wr_en_i_12
       (.I0(h_cnt_reg[5]),
        .I1(left_wr_en_reg_i_14_n_4),
        .O(left_wr_en_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    left_wr_en_i_13
       (.I0(h_cnt_reg[4]),
        .I1(left_wr_en_reg_i_14_n_5),
        .O(left_wr_en_i_13_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    left_wr_en_i_18
       (.I0(left_wr_en_reg_i_15_n_4),
        .I1(left_wr_en_reg_i_17_n_6),
        .I2(left_wr_en_reg_i_17_n_4),
        .O(left_wr_en_i_18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    left_wr_en_i_19
       (.I0(left_wr_en_reg_i_17_n_5),
        .I1(left_wr_en_reg_i_17_n_7),
        .O(left_wr_en_i_19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    left_wr_en_i_2
       (.I0(pixel_cnt_reg[11]),
        .I1(pixel_cnt_reg[10]),
        .I2(pixel_cnt_reg[5]),
        .I3(pixel_cnt_reg[6]),
        .I4(\left_sum[51]_i_3_n_0 ),
        .O(left_wr_en_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    left_wr_en_i_20
       (.I0(left_wr_en_reg_i_17_n_6),
        .I1(left_wr_en_reg_i_15_n_4),
        .O(left_wr_en_i_20_n_0));
  LUT3 #(
    .INIT(8'hB2)) 
    left_wr_en_i_22
       (.I0(h_cnt_reg[4]),
        .I1(h_cnt_reg[6]),
        .I2(h_cnt_reg[11]),
        .O(left_wr_en_i_22_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hB2)) 
    left_wr_en_i_23
       (.I0(h_cnt_reg[3]),
        .I1(h_cnt_reg[5]),
        .I2(h_cnt_reg[10]),
        .O(left_wr_en_i_23_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    left_wr_en_i_24
       (.I0(h_cnt_reg[4]),
        .I1(h_cnt_reg[2]),
        .I2(h_cnt_reg[9]),
        .O(left_wr_en_i_24_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    left_wr_en_i_25
       (.I0(h_cnt_reg[3]),
        .I1(h_cnt_reg[1]),
        .I2(h_cnt_reg[8]),
        .O(left_wr_en_i_25_n_0));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    left_wr_en_i_26
       (.I0(h_cnt_reg[11]),
        .I1(h_cnt_reg[6]),
        .I2(h_cnt_reg[4]),
        .I3(h_cnt_reg[5]),
        .I4(h_cnt_reg[7]),
        .O(left_wr_en_i_26_n_0));
  LUT4 #(
    .INIT(16'h9669)) 
    left_wr_en_i_27
       (.I0(left_wr_en_i_23_n_0),
        .I1(h_cnt_reg[6]),
        .I2(h_cnt_reg[4]),
        .I3(h_cnt_reg[11]),
        .O(left_wr_en_i_27_n_0));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    left_wr_en_i_28
       (.I0(h_cnt_reg[3]),
        .I1(h_cnt_reg[5]),
        .I2(h_cnt_reg[10]),
        .I3(left_wr_en_i_24_n_0),
        .O(left_wr_en_i_28_n_0));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    left_wr_en_i_29
       (.I0(h_cnt_reg[4]),
        .I1(h_cnt_reg[2]),
        .I2(h_cnt_reg[9]),
        .I3(left_wr_en_i_25_n_0),
        .O(left_wr_en_i_29_n_0));
  LUT4 #(
    .INIT(16'hAAAB)) 
    left_wr_en_i_3
       (.I0(left_wr_en_reg_i_5_n_6),
        .I1(left_wr_en_reg_i_5_n_4),
        .I2(left_wr_en_reg_i_6_n_6),
        .I3(left_wr_en_reg_i_6_n_5),
        .O(left_wr_en_i_3_n_0));
  LUT5 #(
    .INIT(32'h78878778)) 
    left_wr_en_i_30
       (.I0(left_wr_en_reg_i_15_n_4),
        .I1(left_wr_en_reg_i_17_n_6),
        .I2(left_wr_en_reg_i_46_n_7),
        .I3(left_wr_en_reg_i_17_n_5),
        .I4(left_wr_en_reg_i_17_n_7),
        .O(left_wr_en_i_30_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    left_wr_en_i_31
       (.I0(h_cnt_reg[8]),
        .I1(h_cnt_reg[10]),
        .O(left_wr_en_i_31_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    left_wr_en_i_32
       (.I0(h_cnt_reg[7]),
        .I1(h_cnt_reg[9]),
        .O(left_wr_en_i_32_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    left_wr_en_i_33
       (.I0(h_cnt_reg[6]),
        .I1(h_cnt_reg[8]),
        .O(left_wr_en_i_33_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    left_wr_en_i_34
       (.I0(h_cnt_reg[5]),
        .I1(h_cnt_reg[7]),
        .O(left_wr_en_i_34_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    left_wr_en_i_35
       (.I0(h_cnt_reg[10]),
        .I1(h_cnt_reg[8]),
        .I2(h_cnt_reg[11]),
        .I3(h_cnt_reg[9]),
        .O(left_wr_en_i_35_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    left_wr_en_i_36
       (.I0(h_cnt_reg[9]),
        .I1(h_cnt_reg[7]),
        .I2(h_cnt_reg[10]),
        .I3(h_cnt_reg[8]),
        .O(left_wr_en_i_36_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    left_wr_en_i_37
       (.I0(h_cnt_reg[8]),
        .I1(h_cnt_reg[6]),
        .I2(h_cnt_reg[7]),
        .I3(h_cnt_reg[9]),
        .O(left_wr_en_i_37_n_0));
  LUT4 #(
    .INIT(16'hB44B)) 
    left_wr_en_i_38
       (.I0(h_cnt_reg[7]),
        .I1(h_cnt_reg[5]),
        .I2(h_cnt_reg[6]),
        .I3(h_cnt_reg[8]),
        .O(left_wr_en_i_38_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    left_wr_en_i_39
       (.I0(h_cnt_reg[2]),
        .I1(h_cnt_reg[0]),
        .I2(h_cnt_reg[7]),
        .O(left_wr_en_i_39_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF70)) 
    left_wr_en_i_4
       (.I0(left_wr_en_reg_i_5_n_4),
        .I1(left_wr_en_reg_i_6_n_6),
        .I2(left_wr_en_reg_i_5_n_6),
        .I3(left_wr_en_reg_i_6_n_7),
        .I4(right_sum3),
        .I5(left_wr_en_reg_i_5_n_5),
        .O(left_wr_en_i_4_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    left_wr_en_i_40
       (.I0(h_cnt_reg[7]),
        .I1(h_cnt_reg[0]),
        .I2(h_cnt_reg[2]),
        .O(left_wr_en_i_40_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    left_wr_en_i_41
       (.I0(h_cnt_reg[5]),
        .I1(h_cnt_reg[0]),
        .O(left_wr_en_i_41_n_0));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    left_wr_en_i_42
       (.I0(h_cnt_reg[3]),
        .I1(h_cnt_reg[1]),
        .I2(h_cnt_reg[8]),
        .I3(left_wr_en_i_39_n_0),
        .O(left_wr_en_i_42_n_0));
  (* HLUTNM = "lutpair2" *) 
  LUT5 #(
    .INIT(32'h69966969)) 
    left_wr_en_i_43
       (.I0(h_cnt_reg[2]),
        .I1(h_cnt_reg[0]),
        .I2(h_cnt_reg[7]),
        .I3(h_cnt_reg[1]),
        .I4(h_cnt_reg[6]),
        .O(left_wr_en_i_43_n_0));
  LUT4 #(
    .INIT(16'h2DD2)) 
    left_wr_en_i_44
       (.I0(h_cnt_reg[0]),
        .I1(h_cnt_reg[5]),
        .I2(h_cnt_reg[1]),
        .I3(h_cnt_reg[6]),
        .O(left_wr_en_i_44_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    left_wr_en_i_45
       (.I0(h_cnt_reg[5]),
        .I1(h_cnt_reg[0]),
        .O(left_wr_en_i_45_n_0));
  LUT3 #(
    .INIT(8'h65)) 
    left_wr_en_i_47
       (.I0(h_cnt_reg[10]),
        .I1(h_cnt_reg[11]),
        .I2(h_cnt_reg[9]),
        .O(left_wr_en_i_47_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    left_wr_en_i_7
       (.I0(h_cnt_reg[3]),
        .I1(left_wr_en_reg_i_14_n_6),
        .O(left_wr_en_i_7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    left_wr_en_i_8
       (.I0(h_cnt_reg[2]),
        .I1(left_wr_en_reg_i_14_n_7),
        .O(left_wr_en_i_8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    left_wr_en_i_9
       (.I0(h_cnt_reg[1]),
        .I1(left_wr_en_reg_i_15_n_4),
        .O(left_wr_en_i_9_n_0));
  FDCE left_wr_en_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(left_wr_en_i_1_n_0),
        .Q(left_wr_en));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 left_wr_en_reg_i_14
       (.CI(1'b0),
        .CO({left_wr_en_reg_i_14_n_0,left_wr_en_reg_i_14_n_1,left_wr_en_reg_i_14_n_2,left_wr_en_reg_i_14_n_3}),
        .CYINIT(1'b0),
        .DI({left_wr_en_reg_i_17_n_4,left_wr_en_reg_i_17_n_5,left_wr_en_reg_i_17_n_6,1'b0}),
        .O({left_wr_en_reg_i_14_n_4,left_wr_en_reg_i_14_n_5,left_wr_en_reg_i_14_n_6,left_wr_en_reg_i_14_n_7}),
        .S({left_wr_en_i_18_n_0,left_wr_en_i_19_n_0,left_wr_en_i_20_n_0,left_wr_en_reg_i_17_n_7}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 left_wr_en_reg_i_15
       (.CI(left_wr_en_reg_i_21_n_0),
        .CO({left_wr_en_reg_i_15_n_0,left_wr_en_reg_i_15_n_1,left_wr_en_reg_i_15_n_2,left_wr_en_reg_i_15_n_3}),
        .CYINIT(1'b0),
        .DI({left_wr_en_i_22_n_0,left_wr_en_i_23_n_0,left_wr_en_i_24_n_0,left_wr_en_i_25_n_0}),
        .O({left_wr_en_reg_i_15_n_4,NLW_left_wr_en_reg_i_15_O_UNCONNECTED[2:0]}),
        .S({left_wr_en_i_26_n_0,left_wr_en_i_27_n_0,left_wr_en_i_28_n_0,left_wr_en_i_29_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 left_wr_en_reg_i_16
       (.CI(left_wr_en_reg_i_14_n_0),
        .CO(NLW_left_wr_en_reg_i_16_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_left_wr_en_reg_i_16_O_UNCONNECTED[3:1],left_wr_en_reg_i_16_n_7}),
        .S({1'b0,1'b0,1'b0,left_wr_en_i_30_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 left_wr_en_reg_i_17
       (.CI(left_wr_en_reg_i_15_n_0),
        .CO({left_wr_en_reg_i_17_n_0,left_wr_en_reg_i_17_n_1,left_wr_en_reg_i_17_n_2,left_wr_en_reg_i_17_n_3}),
        .CYINIT(1'b0),
        .DI({left_wr_en_i_31_n_0,left_wr_en_i_32_n_0,left_wr_en_i_33_n_0,left_wr_en_i_34_n_0}),
        .O({left_wr_en_reg_i_17_n_4,left_wr_en_reg_i_17_n_5,left_wr_en_reg_i_17_n_6,left_wr_en_reg_i_17_n_7}),
        .S({left_wr_en_i_35_n_0,left_wr_en_i_36_n_0,left_wr_en_i_37_n_0,left_wr_en_i_38_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 left_wr_en_reg_i_21
       (.CI(1'b0),
        .CO({left_wr_en_reg_i_21_n_0,left_wr_en_reg_i_21_n_1,left_wr_en_reg_i_21_n_2,left_wr_en_reg_i_21_n_3}),
        .CYINIT(1'b0),
        .DI({left_wr_en_i_39_n_0,left_wr_en_i_40_n_0,left_wr_en_i_41_n_0,1'b0}),
        .O(NLW_left_wr_en_reg_i_21_O_UNCONNECTED[3:0]),
        .S({left_wr_en_i_42_n_0,left_wr_en_i_43_n_0,left_wr_en_i_44_n_0,left_wr_en_i_45_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 left_wr_en_reg_i_46
       (.CI(left_wr_en_reg_i_17_n_0),
        .CO(NLW_left_wr_en_reg_i_46_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_left_wr_en_reg_i_46_O_UNCONNECTED[3:1],left_wr_en_reg_i_46_n_7}),
        .S({1'b0,1'b0,1'b0,left_wr_en_i_47_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 left_wr_en_reg_i_5
       (.CI(1'b0),
        .CO({left_wr_en_reg_i_5_n_0,left_wr_en_reg_i_5_n_1,left_wr_en_reg_i_5_n_2,left_wr_en_reg_i_5_n_3}),
        .CYINIT(1'b1),
        .DI(h_cnt_reg[3:0]),
        .O({left_wr_en_reg_i_5_n_4,left_wr_en_reg_i_5_n_5,left_wr_en_reg_i_5_n_6,right_sum3}),
        .S({left_wr_en_i_7_n_0,left_wr_en_i_8_n_0,left_wr_en_i_9_n_0,left_wr_en_i_10_n_0}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 left_wr_en_reg_i_6
       (.CI(left_wr_en_reg_i_5_n_0),
        .CO({NLW_left_wr_en_reg_i_6_CO_UNCONNECTED[3:2],left_wr_en_reg_i_6_n_2,left_wr_en_reg_i_6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,h_cnt_reg[5:4]}),
        .O({NLW_left_wr_en_reg_i_6_O_UNCONNECTED[3],left_wr_en_reg_i_6_n_5,left_wr_en_reg_i_6_n_6,left_wr_en_reg_i_6_n_7}),
        .S({1'b0,left_wr_en_i_11_n_0,left_wr_en_i_12_n_0,left_wr_en_i_13_n_0}));
  hdmi_light_strip_output_0_4_RZ_Code light_strip_data
       (.dout(fifo_rgb_in),
        .empty(fifo_empty),
        .fifo_r_begin(fifo_r_begin),
        .fifo_r_begin_reg__0(fifo_r_begin_reg__0),
        .fifo_read_en0(fifo_read_en0),
        .light_rgb_data(light_rgb_data),
        .pclk(pclk),
        .reset(reset),
        .rst_n(rst_n));
  LUT2 #(
    .INIT(4'h8)) 
    \pixel_cnt[0]_i_2 
       (.I0(de),
        .I1(pixel_cnt_reg[3]),
        .O(\pixel_cnt[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pixel_cnt[0]_i_3 
       (.I0(de),
        .I1(pixel_cnt_reg[2]),
        .O(\pixel_cnt[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pixel_cnt[0]_i_4 
       (.I0(de),
        .I1(pixel_cnt_reg[1]),
        .O(\pixel_cnt[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \pixel_cnt[0]_i_5 
       (.I0(pixel_cnt_reg[0]),
        .I1(de),
        .O(\pixel_cnt[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pixel_cnt[4]_i_2 
       (.I0(de),
        .I1(pixel_cnt_reg[7]),
        .O(\pixel_cnt[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pixel_cnt[4]_i_3 
       (.I0(de),
        .I1(pixel_cnt_reg[6]),
        .O(\pixel_cnt[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pixel_cnt[4]_i_4 
       (.I0(de),
        .I1(pixel_cnt_reg[5]),
        .O(\pixel_cnt[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pixel_cnt[4]_i_5 
       (.I0(de),
        .I1(pixel_cnt_reg[4]),
        .O(\pixel_cnt[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pixel_cnt[8]_i_2 
       (.I0(de),
        .I1(pixel_cnt_reg[11]),
        .O(\pixel_cnt[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pixel_cnt[8]_i_3 
       (.I0(de),
        .I1(pixel_cnt_reg[10]),
        .O(\pixel_cnt[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pixel_cnt[8]_i_4 
       (.I0(de),
        .I1(pixel_cnt_reg[9]),
        .O(\pixel_cnt[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \pixel_cnt[8]_i_5 
       (.I0(de),
        .I1(pixel_cnt_reg[8]),
        .O(\pixel_cnt[8]_i_5_n_0 ));
  FDPE \pixel_cnt_reg[0] 
       (.C(pclk),
        .CE(1'b1),
        .D(\pixel_cnt_reg[0]_i_1_n_7 ),
        .PRE(rst_n),
        .Q(pixel_cnt_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pixel_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\pixel_cnt_reg[0]_i_1_n_0 ,\pixel_cnt_reg[0]_i_1_n_1 ,\pixel_cnt_reg[0]_i_1_n_2 ,\pixel_cnt_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,de}),
        .O({\pixel_cnt_reg[0]_i_1_n_4 ,\pixel_cnt_reg[0]_i_1_n_5 ,\pixel_cnt_reg[0]_i_1_n_6 ,\pixel_cnt_reg[0]_i_1_n_7 }),
        .S({\pixel_cnt[0]_i_2_n_0 ,\pixel_cnt[0]_i_3_n_0 ,\pixel_cnt[0]_i_4_n_0 ,\pixel_cnt[0]_i_5_n_0 }));
  FDCE \pixel_cnt_reg[10] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\pixel_cnt_reg[8]_i_1_n_5 ),
        .Q(pixel_cnt_reg[10]));
  FDCE \pixel_cnt_reg[11] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\pixel_cnt_reg[8]_i_1_n_4 ),
        .Q(pixel_cnt_reg[11]));
  FDCE \pixel_cnt_reg[1] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\pixel_cnt_reg[0]_i_1_n_6 ),
        .Q(pixel_cnt_reg[1]));
  FDCE \pixel_cnt_reg[2] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\pixel_cnt_reg[0]_i_1_n_5 ),
        .Q(pixel_cnt_reg[2]));
  FDCE \pixel_cnt_reg[3] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\pixel_cnt_reg[0]_i_1_n_4 ),
        .Q(pixel_cnt_reg[3]));
  FDCE \pixel_cnt_reg[4] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\pixel_cnt_reg[4]_i_1_n_7 ),
        .Q(pixel_cnt_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pixel_cnt_reg[4]_i_1 
       (.CI(\pixel_cnt_reg[0]_i_1_n_0 ),
        .CO({\pixel_cnt_reg[4]_i_1_n_0 ,\pixel_cnt_reg[4]_i_1_n_1 ,\pixel_cnt_reg[4]_i_1_n_2 ,\pixel_cnt_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pixel_cnt_reg[4]_i_1_n_4 ,\pixel_cnt_reg[4]_i_1_n_5 ,\pixel_cnt_reg[4]_i_1_n_6 ,\pixel_cnt_reg[4]_i_1_n_7 }),
        .S({\pixel_cnt[4]_i_2_n_0 ,\pixel_cnt[4]_i_3_n_0 ,\pixel_cnt[4]_i_4_n_0 ,\pixel_cnt[4]_i_5_n_0 }));
  FDCE \pixel_cnt_reg[5] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\pixel_cnt_reg[4]_i_1_n_6 ),
        .Q(pixel_cnt_reg[5]));
  FDCE \pixel_cnt_reg[6] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\pixel_cnt_reg[4]_i_1_n_5 ),
        .Q(pixel_cnt_reg[6]));
  FDCE \pixel_cnt_reg[7] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\pixel_cnt_reg[4]_i_1_n_4 ),
        .Q(pixel_cnt_reg[7]));
  FDCE \pixel_cnt_reg[8] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\pixel_cnt_reg[8]_i_1_n_7 ),
        .Q(pixel_cnt_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \pixel_cnt_reg[8]_i_1 
       (.CI(\pixel_cnt_reg[4]_i_1_n_0 ),
        .CO({\NLW_pixel_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\pixel_cnt_reg[8]_i_1_n_1 ,\pixel_cnt_reg[8]_i_1_n_2 ,\pixel_cnt_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pixel_cnt_reg[8]_i_1_n_4 ,\pixel_cnt_reg[8]_i_1_n_5 ,\pixel_cnt_reg[8]_i_1_n_6 ,\pixel_cnt_reg[8]_i_1_n_7 }),
        .S({\pixel_cnt[8]_i_2_n_0 ,\pixel_cnt[8]_i_3_n_0 ,\pixel_cnt[8]_i_4_n_0 ,\pixel_cnt[8]_i_5_n_0 }));
  FDCE \pixel_cnt_reg[9] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\pixel_cnt_reg[8]_i_1_n_6 ),
        .Q(pixel_cnt_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    read_start_i_1
       (.I0(frame_cnt[1]),
        .I1(frame_cnt[2]),
        .I2(frame_cnt[0]),
        .I3(frame_valid),
        .O(read_start0));
  FDCE read_start_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(read_start0),
        .Q(read_start_reg_n_0));
  FDCE read_start_reg_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(read_start_reg_n_0),
        .Q(read_start_reg__0));
  (* CHECK_LICENSE_TYPE = "fifo_fuck_asy,fifo_generator_v13_2_5,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "fifo_generator_v13_2_5,Vivado 2020.1" *) 
  hdmi_light_strip_output_0_4_fifo_fuck_asy rgb_out_data
       (.din({\fifo_rgb_out_reg_n_0_[15] ,\fifo_rgb_out_reg_n_0_[14] ,\fifo_rgb_out_reg_n_0_[13] ,\fifo_rgb_out_reg_n_0_[12] ,\fifo_rgb_out_reg_n_0_[11] ,\fifo_rgb_out_reg_n_0_[10] ,\fifo_rgb_out_reg_n_0_[9] ,\fifo_rgb_out_reg_n_0_[8] ,\fifo_rgb_out_reg_n_0_[7] ,\fifo_rgb_out_reg_n_0_[6] ,\fifo_rgb_out_reg_n_0_[5] ,\fifo_rgb_out_reg_n_0_[4] ,\fifo_rgb_out_reg_n_0_[3] ,\fifo_rgb_out_reg_n_0_[2] ,\fifo_rgb_out_reg_n_0_[1] ,\fifo_rgb_out_reg_n_0_[0] }),
        .dout(fifo_rgb_in),
        .empty(fifo_empty),
        .full(NLW_rgb_out_data_full_UNCONNECTED),
        .rd_clk(pclk),
        .rd_en(fifo_read_en),
        .wr_clk(pclk),
        .wr_en(fifo_wr_en_reg_n_0));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \right_addr_rd[0]_i_1 
       (.I0(cur_state[0]),
        .I1(cur_state[1]),
        .I2(\right_addr_rd_reg_n_0_[0] ),
        .O(\right_addr_rd[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \right_addr_rd[10]_i_1 
       (.I0(in17[10]),
        .I1(cur_state[0]),
        .I2(cur_state[1]),
        .O(\right_addr_rd[10]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h24)) 
    \right_addr_rd[11]_i_1 
       (.I0(cur_state[0]),
        .I1(cur_state[2]),
        .I2(cur_state[1]),
        .O(right_addr_rd));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \right_addr_rd[11]_i_2 
       (.I0(in17[11]),
        .I1(cur_state[0]),
        .I2(cur_state[1]),
        .O(\right_addr_rd[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \right_addr_rd[1]_i_1 
       (.I0(in17[1]),
        .I1(cur_state[0]),
        .I2(cur_state[1]),
        .O(\right_addr_rd[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \right_addr_rd[2]_i_1 
       (.I0(in17[2]),
        .I1(cur_state[0]),
        .I2(cur_state[1]),
        .O(\right_addr_rd[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \right_addr_rd[3]_i_1 
       (.I0(in17[3]),
        .I1(cur_state[0]),
        .I2(cur_state[1]),
        .O(\right_addr_rd[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \right_addr_rd[4]_i_1 
       (.I0(in17[4]),
        .I1(cur_state[0]),
        .I2(cur_state[1]),
        .O(\right_addr_rd[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \right_addr_rd[5]_i_1 
       (.I0(in17[5]),
        .I1(cur_state[0]),
        .I2(cur_state[1]),
        .O(\right_addr_rd[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \right_addr_rd[6]_i_1 
       (.I0(in17[6]),
        .I1(cur_state[0]),
        .I2(cur_state[1]),
        .O(\right_addr_rd[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \right_addr_rd[7]_i_1 
       (.I0(in17[7]),
        .I1(cur_state[0]),
        .I2(cur_state[1]),
        .O(\right_addr_rd[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \right_addr_rd[8]_i_1 
       (.I0(in17[8]),
        .I1(cur_state[0]),
        .I2(cur_state[1]),
        .O(\right_addr_rd[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \right_addr_rd[9]_i_1 
       (.I0(in17[9]),
        .I1(cur_state[0]),
        .I2(cur_state[1]),
        .O(\right_addr_rd[9]_i_1_n_0 ));
  FDCE \right_addr_rd_reg[0] 
       (.C(pclk),
        .CE(right_addr_rd),
        .CLR(rst_n),
        .D(\right_addr_rd[0]_i_1_n_0 ),
        .Q(\right_addr_rd_reg_n_0_[0] ));
  FDCE \right_addr_rd_reg[10] 
       (.C(pclk),
        .CE(right_addr_rd),
        .CLR(rst_n),
        .D(\right_addr_rd[10]_i_1_n_0 ),
        .Q(\right_addr_rd_reg_n_0_[10] ));
  FDCE \right_addr_rd_reg[11] 
       (.C(pclk),
        .CE(right_addr_rd),
        .CLR(rst_n),
        .D(\right_addr_rd[11]_i_2_n_0 ),
        .Q(\right_addr_rd_reg_n_0_[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_addr_rd_reg[11]_i_3 
       (.CI(\right_addr_rd_reg[8]_i_2_n_0 ),
        .CO({\NLW_right_addr_rd_reg[11]_i_3_CO_UNCONNECTED [3:2],\right_addr_rd_reg[11]_i_3_n_2 ,\right_addr_rd_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_right_addr_rd_reg[11]_i_3_O_UNCONNECTED [3],in17[11:9]}),
        .S({1'b0,\right_addr_rd_reg_n_0_[11] ,\right_addr_rd_reg_n_0_[10] ,\right_addr_rd_reg_n_0_[9] }));
  FDCE \right_addr_rd_reg[1] 
       (.C(pclk),
        .CE(right_addr_rd),
        .CLR(rst_n),
        .D(\right_addr_rd[1]_i_1_n_0 ),
        .Q(\right_addr_rd_reg_n_0_[1] ));
  FDCE \right_addr_rd_reg[2] 
       (.C(pclk),
        .CE(right_addr_rd),
        .CLR(rst_n),
        .D(\right_addr_rd[2]_i_1_n_0 ),
        .Q(\right_addr_rd_reg_n_0_[2] ));
  FDCE \right_addr_rd_reg[3] 
       (.C(pclk),
        .CE(right_addr_rd),
        .CLR(rst_n),
        .D(\right_addr_rd[3]_i_1_n_0 ),
        .Q(\right_addr_rd_reg_n_0_[3] ));
  FDCE \right_addr_rd_reg[4] 
       (.C(pclk),
        .CE(right_addr_rd),
        .CLR(rst_n),
        .D(\right_addr_rd[4]_i_1_n_0 ),
        .Q(\right_addr_rd_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_addr_rd_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\right_addr_rd_reg[4]_i_2_n_0 ,\right_addr_rd_reg[4]_i_2_n_1 ,\right_addr_rd_reg[4]_i_2_n_2 ,\right_addr_rd_reg[4]_i_2_n_3 }),
        .CYINIT(\right_addr_rd_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in17[4:1]),
        .S({\right_addr_rd_reg_n_0_[4] ,\right_addr_rd_reg_n_0_[3] ,\right_addr_rd_reg_n_0_[2] ,\right_addr_rd_reg_n_0_[1] }));
  FDCE \right_addr_rd_reg[5] 
       (.C(pclk),
        .CE(right_addr_rd),
        .CLR(rst_n),
        .D(\right_addr_rd[5]_i_1_n_0 ),
        .Q(\right_addr_rd_reg_n_0_[5] ));
  FDCE \right_addr_rd_reg[6] 
       (.C(pclk),
        .CE(right_addr_rd),
        .CLR(rst_n),
        .D(\right_addr_rd[6]_i_1_n_0 ),
        .Q(\right_addr_rd_reg_n_0_[6] ));
  FDCE \right_addr_rd_reg[7] 
       (.C(pclk),
        .CE(right_addr_rd),
        .CLR(rst_n),
        .D(\right_addr_rd[7]_i_1_n_0 ),
        .Q(\right_addr_rd_reg_n_0_[7] ));
  FDCE \right_addr_rd_reg[8] 
       (.C(pclk),
        .CE(right_addr_rd),
        .CLR(rst_n),
        .D(\right_addr_rd[8]_i_1_n_0 ),
        .Q(\right_addr_rd_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_addr_rd_reg[8]_i_2 
       (.CI(\right_addr_rd_reg[4]_i_2_n_0 ),
        .CO({\right_addr_rd_reg[8]_i_2_n_0 ,\right_addr_rd_reg[8]_i_2_n_1 ,\right_addr_rd_reg[8]_i_2_n_2 ,\right_addr_rd_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(in17[8:5]),
        .S({\right_addr_rd_reg_n_0_[8] ,\right_addr_rd_reg_n_0_[7] ,\right_addr_rd_reg_n_0_[6] ,\right_addr_rd_reg_n_0_[5] }));
  FDCE \right_addr_rd_reg[9] 
       (.C(pclk),
        .CE(right_addr_rd),
        .CLR(rst_n),
        .D(\right_addr_rd[9]_i_1_n_0 ),
        .Q(\right_addr_rd_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h555D555555555555)) 
    \right_addr_wr[0]_i_1 
       (.I0(frame_valid),
        .I1(left_wr_en_i_3_n_0),
        .I2(left_wr_en_i_4_n_0),
        .I3(right_wr_en_i_2_n_0),
        .I4(right_wr_en_i_3_n_0),
        .I5(pixel_cnt_reg[2]),
        .O(\right_addr_wr[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \right_addr_wr[0]_i_3 
       (.I0(frame_valid),
        .I1(right_addr_wr_reg[3]),
        .O(\right_addr_wr[0]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \right_addr_wr[0]_i_4 
       (.I0(frame_valid),
        .I1(right_addr_wr_reg[2]),
        .O(\right_addr_wr[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \right_addr_wr[0]_i_5 
       (.I0(frame_valid),
        .I1(right_addr_wr_reg[1]),
        .O(\right_addr_wr[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h4)) 
    \right_addr_wr[0]_i_6 
       (.I0(right_addr_wr_reg[0]),
        .I1(frame_valid),
        .O(\right_addr_wr[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \right_addr_wr[4]_i_2 
       (.I0(frame_valid),
        .I1(right_addr_wr_reg[7]),
        .O(\right_addr_wr[4]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \right_addr_wr[4]_i_3 
       (.I0(frame_valid),
        .I1(right_addr_wr_reg[6]),
        .O(\right_addr_wr[4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \right_addr_wr[4]_i_4 
       (.I0(frame_valid),
        .I1(right_addr_wr_reg[5]),
        .O(\right_addr_wr[4]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \right_addr_wr[4]_i_5 
       (.I0(frame_valid),
        .I1(right_addr_wr_reg[4]),
        .O(\right_addr_wr[4]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \right_addr_wr[8]_i_2 
       (.I0(frame_valid),
        .I1(right_addr_wr_reg[11]),
        .O(\right_addr_wr[8]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \right_addr_wr[8]_i_3 
       (.I0(frame_valid),
        .I1(right_addr_wr_reg[10]),
        .O(\right_addr_wr[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \right_addr_wr[8]_i_4 
       (.I0(frame_valid),
        .I1(right_addr_wr_reg[9]),
        .O(\right_addr_wr[8]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \right_addr_wr[8]_i_5 
       (.I0(frame_valid),
        .I1(right_addr_wr_reg[8]),
        .O(\right_addr_wr[8]_i_5_n_0 ));
  FDCE \right_addr_wr_reg[0] 
       (.C(pclk),
        .CE(\right_addr_wr[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_addr_wr_reg[0]_i_2_n_7 ),
        .Q(right_addr_wr_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_addr_wr_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\right_addr_wr_reg[0]_i_2_n_0 ,\right_addr_wr_reg[0]_i_2_n_1 ,\right_addr_wr_reg[0]_i_2_n_2 ,\right_addr_wr_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,frame_valid}),
        .O({\right_addr_wr_reg[0]_i_2_n_4 ,\right_addr_wr_reg[0]_i_2_n_5 ,\right_addr_wr_reg[0]_i_2_n_6 ,\right_addr_wr_reg[0]_i_2_n_7 }),
        .S({\right_addr_wr[0]_i_3_n_0 ,\right_addr_wr[0]_i_4_n_0 ,\right_addr_wr[0]_i_5_n_0 ,\right_addr_wr[0]_i_6_n_0 }));
  FDCE \right_addr_wr_reg[10] 
       (.C(pclk),
        .CE(\right_addr_wr[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_addr_wr_reg[8]_i_1_n_5 ),
        .Q(right_addr_wr_reg[10]));
  FDCE \right_addr_wr_reg[11] 
       (.C(pclk),
        .CE(\right_addr_wr[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_addr_wr_reg[8]_i_1_n_4 ),
        .Q(right_addr_wr_reg[11]));
  FDCE \right_addr_wr_reg[1] 
       (.C(pclk),
        .CE(\right_addr_wr[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_addr_wr_reg[0]_i_2_n_6 ),
        .Q(right_addr_wr_reg[1]));
  FDCE \right_addr_wr_reg[2] 
       (.C(pclk),
        .CE(\right_addr_wr[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_addr_wr_reg[0]_i_2_n_5 ),
        .Q(right_addr_wr_reg[2]));
  FDCE \right_addr_wr_reg[3] 
       (.C(pclk),
        .CE(\right_addr_wr[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_addr_wr_reg[0]_i_2_n_4 ),
        .Q(right_addr_wr_reg[3]));
  FDCE \right_addr_wr_reg[4] 
       (.C(pclk),
        .CE(\right_addr_wr[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_addr_wr_reg[4]_i_1_n_7 ),
        .Q(right_addr_wr_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_addr_wr_reg[4]_i_1 
       (.CI(\right_addr_wr_reg[0]_i_2_n_0 ),
        .CO({\right_addr_wr_reg[4]_i_1_n_0 ,\right_addr_wr_reg[4]_i_1_n_1 ,\right_addr_wr_reg[4]_i_1_n_2 ,\right_addr_wr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\right_addr_wr_reg[4]_i_1_n_4 ,\right_addr_wr_reg[4]_i_1_n_5 ,\right_addr_wr_reg[4]_i_1_n_6 ,\right_addr_wr_reg[4]_i_1_n_7 }),
        .S({\right_addr_wr[4]_i_2_n_0 ,\right_addr_wr[4]_i_3_n_0 ,\right_addr_wr[4]_i_4_n_0 ,\right_addr_wr[4]_i_5_n_0 }));
  FDCE \right_addr_wr_reg[5] 
       (.C(pclk),
        .CE(\right_addr_wr[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_addr_wr_reg[4]_i_1_n_6 ),
        .Q(right_addr_wr_reg[5]));
  FDCE \right_addr_wr_reg[6] 
       (.C(pclk),
        .CE(\right_addr_wr[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_addr_wr_reg[4]_i_1_n_5 ),
        .Q(right_addr_wr_reg[6]));
  FDCE \right_addr_wr_reg[7] 
       (.C(pclk),
        .CE(\right_addr_wr[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_addr_wr_reg[4]_i_1_n_4 ),
        .Q(right_addr_wr_reg[7]));
  FDCE \right_addr_wr_reg[8] 
       (.C(pclk),
        .CE(\right_addr_wr[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_addr_wr_reg[8]_i_1_n_7 ),
        .Q(right_addr_wr_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_addr_wr_reg[8]_i_1 
       (.CI(\right_addr_wr_reg[4]_i_1_n_0 ),
        .CO({\NLW_right_addr_wr_reg[8]_i_1_CO_UNCONNECTED [3],\right_addr_wr_reg[8]_i_1_n_1 ,\right_addr_wr_reg[8]_i_1_n_2 ,\right_addr_wr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\right_addr_wr_reg[8]_i_1_n_4 ,\right_addr_wr_reg[8]_i_1_n_5 ,\right_addr_wr_reg[8]_i_1_n_6 ,\right_addr_wr_reg[8]_i_1_n_7 }),
        .S({\right_addr_wr[8]_i_2_n_0 ,\right_addr_wr[8]_i_3_n_0 ,\right_addr_wr[8]_i_4_n_0 ,\right_addr_wr[8]_i_5_n_0 }));
  FDCE \right_addr_wr_reg[9] 
       (.C(pclk),
        .CE(\right_addr_wr[0]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_addr_wr_reg[8]_i_1_n_6 ),
        .Q(right_addr_wr_reg[9]));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[0]_i_1 
       (.I0(right_dev[0]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid_reg_rep_n_0),
        .O(\right_data_reg[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[10]_i_1 
       (.I0(right_dev[10]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid),
        .O(\right_data_reg[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[11]_i_1 
       (.I0(right_dev[11]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid_reg_rep_n_0),
        .O(\right_data_reg[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[12]_i_1 
       (.I0(right_dev[12]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid_reg_rep_n_0),
        .O(\right_data_reg[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[13]_i_1 
       (.I0(right_dev[13]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid),
        .O(\right_data_reg[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[14]_i_1 
       (.I0(right_dev[14]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid),
        .O(\right_data_reg[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[15]_i_1 
       (.I0(right_dev[15]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid),
        .O(\right_data_reg[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \right_data_reg[15]_i_2 
       (.I0(right_wr_en_i_2_n_0),
        .I1(pixel_cnt_reg[1]),
        .I2(pixel_cnt_reg[0]),
        .I3(pixel_cnt_reg[2]),
        .O(\right_data_reg[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[1]_i_1 
       (.I0(right_dev[1]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid_reg_rep_n_0),
        .O(\right_data_reg[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[2]_i_1 
       (.I0(right_dev[2]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid),
        .O(\right_data_reg[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[3]_i_1 
       (.I0(right_dev[3]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid),
        .O(\right_data_reg[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[4]_i_1 
       (.I0(right_dev[4]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid),
        .O(\right_data_reg[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[5]_i_1 
       (.I0(right_dev[5]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid_reg_rep_n_0),
        .O(\right_data_reg[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[6]_i_1 
       (.I0(right_dev[6]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid_reg_rep_n_0),
        .O(\right_data_reg[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[7]_i_1 
       (.I0(right_dev[7]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid),
        .O(\right_data_reg[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[8]_i_1 
       (.I0(right_dev[8]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid),
        .O(\right_data_reg[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h02000000)) 
    \right_data_reg[9]_i_1 
       (.I0(right_dev[9]),
        .I1(\right_data_reg[15]_i_2_n_0 ),
        .I2(left_wr_en_i_4_n_0),
        .I3(left_wr_en_i_3_n_0),
        .I4(frame_valid),
        .O(\right_data_reg[9]_i_1_n_0 ));
  FDCE \right_data_reg_reg[0] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[0]_i_1_n_0 ),
        .Q(right_data_reg[0]));
  FDCE \right_data_reg_reg[10] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[10]_i_1_n_0 ),
        .Q(right_data_reg[10]));
  FDCE \right_data_reg_reg[11] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[11]_i_1_n_0 ),
        .Q(right_data_reg[11]));
  FDCE \right_data_reg_reg[12] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[12]_i_1_n_0 ),
        .Q(right_data_reg[12]));
  FDCE \right_data_reg_reg[13] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[13]_i_1_n_0 ),
        .Q(right_data_reg[13]));
  FDCE \right_data_reg_reg[14] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[14]_i_1_n_0 ),
        .Q(right_data_reg[14]));
  FDCE \right_data_reg_reg[15] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[15]_i_1_n_0 ),
        .Q(right_data_reg[15]));
  FDCE \right_data_reg_reg[1] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[1]_i_1_n_0 ),
        .Q(right_data_reg[1]));
  FDCE \right_data_reg_reg[2] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[2]_i_1_n_0 ),
        .Q(right_data_reg[2]));
  FDCE \right_data_reg_reg[3] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[3]_i_1_n_0 ),
        .Q(right_data_reg[3]));
  FDCE \right_data_reg_reg[4] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[4]_i_1_n_0 ),
        .Q(right_data_reg[4]));
  FDCE \right_data_reg_reg[5] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[5]_i_1_n_0 ),
        .Q(right_data_reg[5]));
  FDCE \right_data_reg_reg[6] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[6]_i_1_n_0 ),
        .Q(right_data_reg[6]));
  FDCE \right_data_reg_reg[7] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[7]_i_1_n_0 ),
        .Q(right_data_reg[7]));
  FDCE \right_data_reg_reg[8] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[8]_i_1_n_0 ),
        .Q(right_data_reg[8]));
  FDCE \right_data_reg_reg[9] 
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\right_data_reg[9]_i_1_n_0 ),
        .Q(right_data_reg[9]));
  LUT5 #(
    .INIT(32'h8A882022)) 
    \right_dev[0]_i_1 
       (.I0(frame_valid_reg_rep_n_0),
        .I1(\right_dev_reg[1]_i_3_n_1 ),
        .I2(\right_sum_reg_n_0_[16] ),
        .I3(\right_dev_reg[4]_i_3_n_5 ),
        .I4(\right_dev_reg[1]_i_2_n_5 ),
        .O(right_dev0[0]));
  LUT6 #(
    .INIT(64'hBFFF400000000000)) 
    \right_dev[10]_i_1 
       (.I0(\right_dev[10]_i_2_n_0 ),
        .I1(\right_dev_reg[10]_i_3_n_6 ),
        .I2(\right_dev_reg[10]_i_3_n_5 ),
        .I3(\right_dev_reg[10]_i_3_n_4 ),
        .I4(\right_dev_reg[10]_i_4_n_7 ),
        .I5(frame_valid),
        .O(\right_dev[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \right_dev[10]_i_10 
       (.I0(\right_sum_reg_n_0_[31] ),
        .I1(\right_dev_reg[10]_i_14_n_7 ),
        .I2(\right_sum_reg_n_0_[34] ),
        .I3(\right_dev_reg[10]_i_14_n_2 ),
        .I4(\right_sum_reg_n_0_[32] ),
        .O(\right_dev[10]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[10]_i_11 
       (.I0(\right_dev[10]_i_7_n_0 ),
        .I1(\right_dev_reg[10]_i_14_n_7 ),
        .I2(\right_sum_reg_n_0_[34] ),
        .I3(\right_sum_reg_n_0_[31] ),
        .O(\right_dev[10]_i_11_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[10]_i_12 
       (.I0(\right_sum_reg_n_0_[33] ),
        .I1(\right_dev_reg[10]_i_15_n_4 ),
        .I2(\right_sum_reg_n_0_[30] ),
        .I3(\right_dev[10]_i_8_n_0 ),
        .O(\right_dev[10]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \right_dev[10]_i_13 
       (.I0(\right_sum_reg_n_0_[34] ),
        .I1(\right_dev_reg[10]_i_14_n_2 ),
        .I2(\right_sum_reg_n_0_[33] ),
        .O(\right_dev[10]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[10]_i_16 
       (.I0(\right_sum_reg_n_0_[34] ),
        .O(\right_dev[10]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[10]_i_17 
       (.I0(\right_sum_reg_n_0_[33] ),
        .O(\right_dev[10]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[10]_i_18 
       (.I0(\right_sum_reg_n_0_[32] ),
        .O(\right_dev[10]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[10]_i_19 
       (.I0(\right_sum_reg_n_0_[31] ),
        .I1(\right_sum_reg_n_0_[34] ),
        .O(\right_dev[10]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hDFDDFFFF)) 
    \right_dev[10]_i_2 
       (.I0(\right_dev_reg[6]_i_2_n_4 ),
        .I1(\right_dev_reg[6]_i_3_n_0 ),
        .I2(\right_sum_reg_n_0_[34] ),
        .I3(\right_dev_reg[10]_i_4_n_7 ),
        .I4(\right_dev_reg[10]_i_3_n_7 ),
        .O(\right_dev[10]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[10]_i_20 
       (.I0(\right_sum_reg_n_0_[30] ),
        .I1(\right_sum_reg_n_0_[33] ),
        .O(\right_dev[10]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[10]_i_5 
       (.I0(\right_sum_reg_n_0_[32] ),
        .I1(\right_dev_reg[10]_i_14_n_2 ),
        .O(\right_dev[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[10]_i_6 
       (.I0(\right_sum_reg_n_0_[34] ),
        .I1(\right_dev_reg[10]_i_14_n_7 ),
        .I2(\right_sum_reg_n_0_[31] ),
        .O(\right_dev[10]_i_6_n_0 ));
  (* HLUTNM = "lutpair51" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[10]_i_7 
       (.I0(\right_sum_reg_n_0_[33] ),
        .I1(\right_dev_reg[10]_i_15_n_4 ),
        .I2(\right_sum_reg_n_0_[30] ),
        .O(\right_dev[10]_i_7_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[10]_i_8 
       (.I0(\right_sum_reg_n_0_[32] ),
        .I1(\right_dev_reg[10]_i_15_n_5 ),
        .I2(\right_sum_reg_n_0_[29] ),
        .O(\right_dev[10]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h87)) 
    \right_dev[10]_i_9 
       (.I0(\right_sum_reg_n_0_[32] ),
        .I1(\right_dev_reg[10]_i_14_n_2 ),
        .I2(\right_sum_reg_n_0_[33] ),
        .O(\right_dev[10]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h8A882022)) 
    \right_dev[11]_i_1 
       (.I0(frame_valid_reg_rep_n_0),
        .I1(\right_dev_reg[12]_i_3_n_1 ),
        .I2(\right_sum_reg_n_0_[51] ),
        .I3(\right_dev_reg[15]_i_4_n_5 ),
        .I4(\right_dev_reg[12]_i_2_n_5 ),
        .O(right_dev0[11]));
  LUT6 #(
    .INIT(64'hA2AAA2A208000808)) 
    \right_dev[12]_i_1 
       (.I0(frame_valid_reg_rep_n_0),
        .I1(\right_dev_reg[12]_i_2_n_5 ),
        .I2(\right_dev_reg[12]_i_3_n_1 ),
        .I3(\right_sum_reg_n_0_[51] ),
        .I4(\right_dev_reg[15]_i_4_n_5 ),
        .I5(\right_dev_reg[12]_i_2_n_4 ),
        .O(right_dev0[12]));
  (* HLUTNM = "lutpair64" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_10 
       (.I0(\right_sum_reg_n_0_[49] ),
        .I1(\right_dev_reg[15]_i_10_n_6 ),
        .I2(\right_sum_reg_n_0_[47] ),
        .I3(\right_dev[12]_i_6_n_0 ),
        .O(\right_dev[12]_i_10_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_11 
       (.I0(\right_sum_reg_n_0_[48] ),
        .I1(\right_dev_reg[15]_i_10_n_7 ),
        .I2(\right_sum_reg_n_0_[46] ),
        .I3(\right_dev[12]_i_7_n_0 ),
        .O(\right_dev[12]_i_11_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_12 
       (.I0(\right_sum_reg_n_0_[47] ),
        .I1(\right_dev_reg[12]_i_29_n_4 ),
        .I2(\right_sum_reg_n_0_[45] ),
        .I3(\right_dev[12]_i_8_n_0 ),
        .O(\right_dev[12]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[12]_i_14 
       (.I0(\right_dev_reg[15]_i_4_n_6 ),
        .I1(\right_sum_reg_n_0_[50] ),
        .O(\right_dev[12]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[12]_i_15 
       (.I0(\right_dev_reg[15]_i_4_n_7 ),
        .I1(\right_sum_reg_n_0_[49] ),
        .O(\right_dev[12]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[12]_i_16 
       (.I0(\right_dev_reg[12]_i_2_n_4 ),
        .I1(\right_sum_reg_n_0_[48] ),
        .O(\right_dev[12]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[12]_i_17 
       (.I0(\right_sum_reg_n_0_[50] ),
        .I1(\right_dev_reg[15]_i_4_n_6 ),
        .I2(\right_dev_reg[15]_i_4_n_5 ),
        .I3(\right_sum_reg_n_0_[51] ),
        .O(\right_dev[12]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[12]_i_18 
       (.I0(\right_sum_reg_n_0_[49] ),
        .I1(\right_dev_reg[15]_i_4_n_7 ),
        .I2(\right_dev_reg[15]_i_4_n_6 ),
        .I3(\right_sum_reg_n_0_[50] ),
        .O(\right_dev[12]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[12]_i_19 
       (.I0(\right_sum_reg_n_0_[48] ),
        .I1(\right_dev_reg[12]_i_2_n_4 ),
        .I2(\right_dev_reg[15]_i_4_n_7 ),
        .I3(\right_sum_reg_n_0_[49] ),
        .O(\right_dev[12]_i_19_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_21 
       (.I0(\right_sum_reg_n_0_[45] ),
        .I1(\right_dev_reg[12]_i_29_n_6 ),
        .I2(\right_sum_reg_n_0_[43] ),
        .O(\right_dev[12]_i_21_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_22 
       (.I0(\right_sum_reg_n_0_[44] ),
        .I1(\right_dev_reg[12]_i_29_n_7 ),
        .I2(\right_sum_reg_n_0_[42] ),
        .O(\right_dev[12]_i_22_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_23 
       (.I0(\right_sum_reg_n_0_[43] ),
        .I1(\right_dev_reg[12]_i_46_n_4 ),
        .I2(\right_sum_reg_n_0_[41] ),
        .O(\right_dev[12]_i_23_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_24 
       (.I0(\right_sum_reg_n_0_[42] ),
        .I1(\right_dev_reg[12]_i_46_n_5 ),
        .I2(\right_sum_reg_n_0_[40] ),
        .O(\right_dev[12]_i_24_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_25 
       (.I0(\right_sum_reg_n_0_[46] ),
        .I1(\right_dev_reg[12]_i_29_n_5 ),
        .I2(\right_sum_reg_n_0_[44] ),
        .I3(\right_dev[12]_i_21_n_0 ),
        .O(\right_dev[12]_i_25_n_0 ));
  (* HLUTNM = "lutpair60" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_26 
       (.I0(\right_sum_reg_n_0_[45] ),
        .I1(\right_dev_reg[12]_i_29_n_6 ),
        .I2(\right_sum_reg_n_0_[43] ),
        .I3(\right_dev[12]_i_22_n_0 ),
        .O(\right_dev[12]_i_26_n_0 ));
  (* HLUTNM = "lutpair59" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_27 
       (.I0(\right_sum_reg_n_0_[44] ),
        .I1(\right_dev_reg[12]_i_29_n_7 ),
        .I2(\right_sum_reg_n_0_[42] ),
        .I3(\right_dev[12]_i_23_n_0 ),
        .O(\right_dev[12]_i_27_n_0 ));
  (* HLUTNM = "lutpair58" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_28 
       (.I0(\right_sum_reg_n_0_[43] ),
        .I1(\right_dev_reg[12]_i_46_n_4 ),
        .I2(\right_sum_reg_n_0_[41] ),
        .I3(\right_dev[12]_i_24_n_0 ),
        .O(\right_dev[12]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[12]_i_31 
       (.I0(\right_dev_reg[12]_i_2_n_5 ),
        .I1(\right_sum_reg_n_0_[47] ),
        .O(\right_dev[12]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[12]_i_32 
       (.I0(\right_sum_reg_n_0_[45] ),
        .O(\right_dev[12]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \right_dev[12]_i_33 
       (.I0(\right_sum_reg_n_0_[47] ),
        .I1(\right_dev_reg[12]_i_2_n_5 ),
        .I2(\right_dev_reg[12]_i_2_n_4 ),
        .I3(\right_sum_reg_n_0_[48] ),
        .O(\right_dev[12]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[12]_i_34 
       (.I0(\right_sum_reg_n_0_[47] ),
        .I1(\right_dev_reg[12]_i_2_n_5 ),
        .O(\right_dev[12]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[12]_i_35 
       (.I0(\right_sum_reg_n_0_[46] ),
        .O(\right_dev[12]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \right_dev[12]_i_36 
       (.I0(\right_sum_reg_n_0_[44] ),
        .I1(\right_dev_reg[12]_i_60_n_1 ),
        .I2(\right_sum_reg_n_0_[45] ),
        .O(\right_dev[12]_i_36_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_38 
       (.I0(\right_sum_reg_n_0_[41] ),
        .I1(\right_dev_reg[12]_i_46_n_6 ),
        .I2(\right_sum_reg_n_0_[39] ),
        .O(\right_dev[12]_i_38_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_39 
       (.I0(\right_sum_reg_n_0_[40] ),
        .I1(\right_dev_reg[12]_i_46_n_7 ),
        .I2(\right_sum_reg_n_0_[38] ),
        .O(\right_dev[12]_i_39_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_40 
       (.I0(\right_sum_reg_n_0_[39] ),
        .I1(\right_dev_reg[12]_i_68_n_4 ),
        .I2(\right_sum_reg_n_0_[37] ),
        .O(\right_dev[12]_i_40_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_41 
       (.I0(\right_sum_reg_n_0_[38] ),
        .I1(\right_dev_reg[12]_i_68_n_5 ),
        .I2(\right_sum_reg_n_0_[36] ),
        .O(\right_dev[12]_i_41_n_0 ));
  (* HLUTNM = "lutpair57" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_42 
       (.I0(\right_sum_reg_n_0_[42] ),
        .I1(\right_dev_reg[12]_i_46_n_5 ),
        .I2(\right_sum_reg_n_0_[40] ),
        .I3(\right_dev[12]_i_38_n_0 ),
        .O(\right_dev[12]_i_42_n_0 ));
  (* HLUTNM = "lutpair56" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_43 
       (.I0(\right_sum_reg_n_0_[41] ),
        .I1(\right_dev_reg[12]_i_46_n_6 ),
        .I2(\right_sum_reg_n_0_[39] ),
        .I3(\right_dev[12]_i_39_n_0 ),
        .O(\right_dev[12]_i_43_n_0 ));
  (* HLUTNM = "lutpair55" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_44 
       (.I0(\right_sum_reg_n_0_[40] ),
        .I1(\right_dev_reg[12]_i_46_n_7 ),
        .I2(\right_sum_reg_n_0_[38] ),
        .I3(\right_dev[12]_i_40_n_0 ),
        .O(\right_dev[12]_i_44_n_0 ));
  (* HLUTNM = "lutpair54" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_45 
       (.I0(\right_sum_reg_n_0_[39] ),
        .I1(\right_dev_reg[12]_i_68_n_4 ),
        .I2(\right_sum_reg_n_0_[37] ),
        .I3(\right_dev[12]_i_41_n_0 ),
        .O(\right_dev[12]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_47 
       (.I0(\right_sum_reg_n_0_[47] ),
        .I1(\right_sum_reg_n_0_[50] ),
        .O(\right_dev[12]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_48 
       (.I0(\right_sum_reg_n_0_[46] ),
        .I1(\right_sum_reg_n_0_[49] ),
        .O(\right_dev[12]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_49 
       (.I0(\right_sum_reg_n_0_[45] ),
        .I1(\right_sum_reg_n_0_[48] ),
        .O(\right_dev[12]_i_49_n_0 ));
  (* HLUTNM = "lutpair64" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_5 
       (.I0(\right_sum_reg_n_0_[49] ),
        .I1(\right_dev_reg[15]_i_10_n_6 ),
        .I2(\right_sum_reg_n_0_[47] ),
        .O(\right_dev[12]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_50 
       (.I0(\right_sum_reg_n_0_[44] ),
        .I1(\right_sum_reg_n_0_[47] ),
        .O(\right_dev[12]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[12]_i_52 
       (.I0(\right_dev_reg[12]_i_60_n_6 ),
        .I1(\right_sum_reg_n_0_[43] ),
        .O(\right_dev[12]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[12]_i_53 
       (.I0(\right_dev_reg[12]_i_60_n_7 ),
        .I1(\right_sum_reg_n_0_[42] ),
        .O(\right_dev[12]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[12]_i_54 
       (.I0(\right_dev_reg[12]_i_80_n_4 ),
        .I1(\right_sum_reg_n_0_[41] ),
        .O(\right_dev[12]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[12]_i_55 
       (.I0(\right_dev_reg[12]_i_80_n_5 ),
        .I1(\right_sum_reg_n_0_[40] ),
        .O(\right_dev[12]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[12]_i_56 
       (.I0(\right_sum_reg_n_0_[43] ),
        .I1(\right_dev_reg[12]_i_60_n_6 ),
        .I2(\right_dev_reg[12]_i_60_n_1 ),
        .I3(\right_sum_reg_n_0_[44] ),
        .O(\right_dev[12]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[12]_i_57 
       (.I0(\right_sum_reg_n_0_[42] ),
        .I1(\right_dev_reg[12]_i_60_n_7 ),
        .I2(\right_dev_reg[12]_i_60_n_6 ),
        .I3(\right_sum_reg_n_0_[43] ),
        .O(\right_dev[12]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[12]_i_58 
       (.I0(\right_sum_reg_n_0_[41] ),
        .I1(\right_dev_reg[12]_i_80_n_4 ),
        .I2(\right_dev_reg[12]_i_60_n_7 ),
        .I3(\right_sum_reg_n_0_[42] ),
        .O(\right_dev[12]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[12]_i_59 
       (.I0(\right_sum_reg_n_0_[40] ),
        .I1(\right_dev_reg[12]_i_80_n_5 ),
        .I2(\right_dev_reg[12]_i_80_n_4 ),
        .I3(\right_sum_reg_n_0_[41] ),
        .O(\right_dev[12]_i_59_n_0 ));
  (* HLUTNM = "lutpair63" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_6 
       (.I0(\right_sum_reg_n_0_[48] ),
        .I1(\right_dev_reg[15]_i_10_n_7 ),
        .I2(\right_sum_reg_n_0_[46] ),
        .O(\right_dev[12]_i_6_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_61 
       (.I0(\right_sum_reg_n_0_[37] ),
        .I1(\right_dev_reg[12]_i_68_n_6 ),
        .I2(\right_sum_reg_n_0_[35] ),
        .O(\right_dev[12]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \right_dev[12]_i_62 
       (.I0(\right_sum_reg_n_0_[35] ),
        .I1(\right_dev_reg[12]_i_68_n_6 ),
        .I2(\right_sum_reg_n_0_[37] ),
        .O(\right_dev[12]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[12]_i_63 
       (.I0(\right_dev_reg[12]_i_81_n_4 ),
        .I1(\right_sum_reg_n_0_[35] ),
        .O(\right_dev[12]_i_63_n_0 ));
  (* HLUTNM = "lutpair53" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_64 
       (.I0(\right_sum_reg_n_0_[38] ),
        .I1(\right_dev_reg[12]_i_68_n_5 ),
        .I2(\right_sum_reg_n_0_[36] ),
        .I3(\right_dev[12]_i_61_n_0 ),
        .O(\right_dev[12]_i_64_n_0 ));
  (* HLUTNM = "lutpair52" *) 
  LUT5 #(
    .INIT(32'h69966969)) 
    \right_dev[12]_i_65 
       (.I0(\right_sum_reg_n_0_[37] ),
        .I1(\right_dev_reg[12]_i_68_n_6 ),
        .I2(\right_sum_reg_n_0_[35] ),
        .I3(\right_sum_reg_n_0_[36] ),
        .I4(\right_dev_reg[12]_i_68_n_7 ),
        .O(\right_dev[12]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \right_dev[12]_i_66 
       (.I0(\right_sum_reg_n_0_[35] ),
        .I1(\right_dev_reg[12]_i_81_n_4 ),
        .I2(\right_dev_reg[12]_i_68_n_7 ),
        .I3(\right_sum_reg_n_0_[36] ),
        .O(\right_dev[12]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[12]_i_67 
       (.I0(\right_sum_reg_n_0_[35] ),
        .I1(\right_dev_reg[12]_i_81_n_4 ),
        .O(\right_dev[12]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_69 
       (.I0(\right_sum_reg_n_0_[43] ),
        .I1(\right_sum_reg_n_0_[46] ),
        .O(\right_dev[12]_i_69_n_0 ));
  (* HLUTNM = "lutpair62" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_7 
       (.I0(\right_sum_reg_n_0_[47] ),
        .I1(\right_dev_reg[12]_i_29_n_4 ),
        .I2(\right_sum_reg_n_0_[45] ),
        .O(\right_dev[12]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_70 
       (.I0(\right_sum_reg_n_0_[42] ),
        .I1(\right_sum_reg_n_0_[45] ),
        .O(\right_dev[12]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_71 
       (.I0(\right_sum_reg_n_0_[41] ),
        .I1(\right_sum_reg_n_0_[44] ),
        .O(\right_dev[12]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_72 
       (.I0(\right_sum_reg_n_0_[40] ),
        .I1(\right_sum_reg_n_0_[43] ),
        .O(\right_dev[12]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[12]_i_73 
       (.I0(\right_dev_reg[12]_i_80_n_6 ),
        .I1(\right_sum_reg_n_0_[39] ),
        .O(\right_dev[12]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[12]_i_74 
       (.I0(\right_dev_reg[12]_i_80_n_7 ),
        .I1(\right_sum_reg_n_0_[38] ),
        .O(\right_dev[12]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[12]_i_75 
       (.I0(\right_dev_reg[12]_i_2_n_5 ),
        .I1(\right_sum_reg_n_0_[37] ),
        .O(\right_dev[12]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \right_dev[12]_i_76 
       (.I0(\right_sum_reg_n_0_[39] ),
        .I1(\right_dev_reg[12]_i_80_n_6 ),
        .I2(\right_dev_reg[12]_i_80_n_5 ),
        .I3(\right_sum_reg_n_0_[40] ),
        .O(\right_dev[12]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \right_dev[12]_i_77 
       (.I0(\right_sum_reg_n_0_[38] ),
        .I1(\right_dev_reg[12]_i_80_n_7 ),
        .I2(\right_dev_reg[12]_i_80_n_6 ),
        .I3(\right_sum_reg_n_0_[39] ),
        .O(\right_dev[12]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \right_dev[12]_i_78 
       (.I0(\right_sum_reg_n_0_[37] ),
        .I1(\right_dev_reg[12]_i_2_n_5 ),
        .I2(\right_dev_reg[12]_i_80_n_7 ),
        .I3(\right_sum_reg_n_0_[38] ),
        .O(\right_dev[12]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[12]_i_79 
       (.I0(\right_sum_reg_n_0_[37] ),
        .I1(\right_dev_reg[12]_i_2_n_5 ),
        .O(\right_dev[12]_i_79_n_0 ));
  (* HLUTNM = "lutpair61" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[12]_i_8 
       (.I0(\right_sum_reg_n_0_[46] ),
        .I1(\right_dev_reg[12]_i_29_n_5 ),
        .I2(\right_sum_reg_n_0_[44] ),
        .O(\right_dev[12]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_82 
       (.I0(\right_sum_reg_n_0_[39] ),
        .I1(\right_sum_reg_n_0_[42] ),
        .O(\right_dev[12]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_83 
       (.I0(\right_sum_reg_n_0_[38] ),
        .I1(\right_sum_reg_n_0_[41] ),
        .O(\right_dev[12]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_84 
       (.I0(\right_sum_reg_n_0_[37] ),
        .I1(\right_sum_reg_n_0_[40] ),
        .O(\right_dev[12]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_85 
       (.I0(\right_sum_reg_n_0_[36] ),
        .I1(\right_sum_reg_n_0_[39] ),
        .O(\right_dev[12]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[12]_i_86 
       (.I0(\right_dev_reg[15]_i_4_n_5 ),
        .I1(\right_dev_reg[15]_i_4_n_7 ),
        .O(\right_dev[12]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[12]_i_87 
       (.I0(\right_dev_reg[15]_i_4_n_6 ),
        .I1(\right_dev_reg[12]_i_2_n_4 ),
        .O(\right_dev[12]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[12]_i_88 
       (.I0(\right_dev_reg[15]_i_4_n_7 ),
        .I1(\right_dev_reg[12]_i_2_n_5 ),
        .O(\right_dev[12]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[12]_i_89 
       (.I0(\right_sum_reg_n_0_[35] ),
        .I1(\right_sum_reg_n_0_[38] ),
        .O(\right_dev[12]_i_89_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[12]_i_9 
       (.I0(\right_sum_reg_n_0_[50] ),
        .I1(\right_dev_reg[15]_i_10_n_5 ),
        .I2(\right_sum_reg_n_0_[48] ),
        .I3(\right_dev[12]_i_5_n_0 ),
        .O(\right_dev[12]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[12]_i_90 
       (.I0(\right_sum_reg_n_0_[37] ),
        .O(\right_dev[12]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[12]_i_91 
       (.I0(\right_sum_reg_n_0_[36] ),
        .O(\right_dev[12]_i_91_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \right_dev[13]_i_1 
       (.I0(frame_valid),
        .I1(\right_dev[15]_i_3_n_0 ),
        .I2(\right_dev_reg[15]_i_4_n_7 ),
        .O(right_dev0[13]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \right_dev[14]_i_1 
       (.I0(frame_valid),
        .I1(\right_dev_reg[15]_i_4_n_7 ),
        .I2(\right_dev[15]_i_3_n_0 ),
        .I3(\right_dev_reg[15]_i_4_n_6 ),
        .O(right_dev0[14]));
  LUT6 #(
    .INIT(64'h2222222222A22222)) 
    \right_dev[15]_i_1 
       (.I0(\right_sum[51]_i_1_n_0 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_dev[15]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[15]_i_12 
       (.I0(\right_sum_reg_n_0_[51] ),
        .O(\right_dev[15]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[15]_i_13 
       (.I0(\right_sum_reg_n_0_[50] ),
        .O(\right_dev[15]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[15]_i_14 
       (.I0(\right_sum_reg_n_0_[49] ),
        .O(\right_dev[15]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[15]_i_15 
       (.I0(\right_sum_reg_n_0_[48] ),
        .I1(\right_sum_reg_n_0_[51] ),
        .O(\right_dev[15]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hBF400000)) 
    \right_dev[15]_i_2 
       (.I0(\right_dev[15]_i_3_n_0 ),
        .I1(\right_dev_reg[15]_i_4_n_7 ),
        .I2(\right_dev_reg[15]_i_4_n_6 ),
        .I3(\right_dev_reg[15]_i_4_n_5 ),
        .I4(frame_valid),
        .O(\right_dev[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hDFDDFFFF)) 
    \right_dev[15]_i_3 
       (.I0(\right_dev_reg[12]_i_2_n_5 ),
        .I1(\right_dev_reg[12]_i_3_n_1 ),
        .I2(\right_sum_reg_n_0_[51] ),
        .I3(\right_dev_reg[15]_i_4_n_5 ),
        .I4(\right_dev_reg[12]_i_2_n_4 ),
        .O(\right_dev[15]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[15]_i_5 
       (.I0(\right_sum_reg_n_0_[51] ),
        .I1(\right_dev_reg[15]_i_10_n_4 ),
        .I2(\right_sum_reg_n_0_[49] ),
        .O(\right_dev[15]_i_5_n_0 ));
  (* HLUTNM = "lutpair65" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[15]_i_6 
       (.I0(\right_sum_reg_n_0_[50] ),
        .I1(\right_dev_reg[15]_i_10_n_5 ),
        .I2(\right_sum_reg_n_0_[48] ),
        .O(\right_dev[15]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \right_dev[15]_i_7 
       (.I0(\right_sum_reg_n_0_[51] ),
        .I1(\right_dev_reg[15]_i_11_n_3 ),
        .I2(\right_sum_reg_n_0_[50] ),
        .O(\right_dev[15]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \right_dev[15]_i_8 
       (.I0(\right_sum_reg_n_0_[49] ),
        .I1(\right_dev_reg[15]_i_10_n_4 ),
        .I2(\right_sum_reg_n_0_[51] ),
        .I3(\right_dev_reg[15]_i_11_n_3 ),
        .I4(\right_sum_reg_n_0_[50] ),
        .O(\right_dev[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[15]_i_9 
       (.I0(\right_dev[15]_i_6_n_0 ),
        .I1(\right_dev_reg[15]_i_10_n_4 ),
        .I2(\right_sum_reg_n_0_[51] ),
        .I3(\right_sum_reg_n_0_[49] ),
        .O(\right_dev[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA2AAA2A208000808)) 
    \right_dev[1]_i_1 
       (.I0(frame_valid_reg_rep_n_0),
        .I1(\right_dev_reg[1]_i_2_n_5 ),
        .I2(\right_dev_reg[1]_i_3_n_1 ),
        .I3(\right_sum_reg_n_0_[16] ),
        .I4(\right_dev_reg[4]_i_3_n_5 ),
        .I5(\right_dev_reg[1]_i_2_n_4 ),
        .O(right_dev0[1]));
  (* HLUTNM = "lutpair36" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_10 
       (.I0(\right_sum_reg_n_0_[14] ),
        .I1(\right_dev_reg[4]_i_9_n_6 ),
        .I2(\right_sum_reg_n_0_[12] ),
        .I3(\right_dev[1]_i_6_n_0 ),
        .O(\right_dev[1]_i_10_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_11 
       (.I0(\right_sum_reg_n_0_[13] ),
        .I1(\right_dev_reg[4]_i_9_n_7 ),
        .I2(\right_sum_reg_n_0_[11] ),
        .I3(\right_dev[1]_i_7_n_0 ),
        .O(\right_dev[1]_i_11_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_12 
       (.I0(\right_sum_reg_n_0_[12] ),
        .I1(\right_dev_reg[1]_i_29_n_4 ),
        .I2(\right_sum_reg_n_0_[10] ),
        .I3(\right_dev[1]_i_8_n_0 ),
        .O(\right_dev[1]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[1]_i_14 
       (.I0(\right_dev_reg[4]_i_3_n_6 ),
        .I1(\right_sum_reg_n_0_[15] ),
        .O(\right_dev[1]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[1]_i_15 
       (.I0(\right_dev_reg[4]_i_3_n_7 ),
        .I1(\right_sum_reg_n_0_[14] ),
        .O(\right_dev[1]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[1]_i_16 
       (.I0(\right_dev_reg[1]_i_2_n_4 ),
        .I1(\right_sum_reg_n_0_[13] ),
        .O(\right_dev[1]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[1]_i_17 
       (.I0(\right_sum_reg_n_0_[15] ),
        .I1(\right_dev_reg[4]_i_3_n_6 ),
        .I2(\right_dev_reg[4]_i_3_n_5 ),
        .I3(\right_sum_reg_n_0_[16] ),
        .O(\right_dev[1]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[1]_i_18 
       (.I0(\right_sum_reg_n_0_[14] ),
        .I1(\right_dev_reg[4]_i_3_n_7 ),
        .I2(\right_dev_reg[4]_i_3_n_6 ),
        .I3(\right_sum_reg_n_0_[15] ),
        .O(\right_dev[1]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[1]_i_19 
       (.I0(\right_sum_reg_n_0_[13] ),
        .I1(\right_dev_reg[1]_i_2_n_4 ),
        .I2(\right_dev_reg[4]_i_3_n_7 ),
        .I3(\right_sum_reg_n_0_[14] ),
        .O(\right_dev[1]_i_19_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_21 
       (.I0(\right_sum_reg_n_0_[10] ),
        .I1(\right_dev_reg[1]_i_29_n_6 ),
        .I2(\right_sum_reg_n_0_[8] ),
        .O(\right_dev[1]_i_21_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_22 
       (.I0(\right_sum_reg_n_0_[9] ),
        .I1(\right_dev_reg[1]_i_29_n_7 ),
        .I2(\right_sum_reg_n_0_[7] ),
        .O(\right_dev[1]_i_22_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_23 
       (.I0(\right_sum_reg_n_0_[8] ),
        .I1(\right_dev_reg[1]_i_46_n_4 ),
        .I2(\right_sum_reg_n_0_[6] ),
        .O(\right_dev[1]_i_23_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_24 
       (.I0(\right_sum_reg_n_0_[7] ),
        .I1(\right_dev_reg[1]_i_46_n_5 ),
        .I2(\right_sum_reg_n_0_[5] ),
        .O(\right_dev[1]_i_24_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_25 
       (.I0(\right_sum_reg_n_0_[11] ),
        .I1(\right_dev_reg[1]_i_29_n_5 ),
        .I2(\right_sum_reg_n_0_[9] ),
        .I3(\right_dev[1]_i_21_n_0 ),
        .O(\right_dev[1]_i_25_n_0 ));
  (* HLUTNM = "lutpair32" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_26 
       (.I0(\right_sum_reg_n_0_[10] ),
        .I1(\right_dev_reg[1]_i_29_n_6 ),
        .I2(\right_sum_reg_n_0_[8] ),
        .I3(\right_dev[1]_i_22_n_0 ),
        .O(\right_dev[1]_i_26_n_0 ));
  (* HLUTNM = "lutpair31" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_27 
       (.I0(\right_sum_reg_n_0_[9] ),
        .I1(\right_dev_reg[1]_i_29_n_7 ),
        .I2(\right_sum_reg_n_0_[7] ),
        .I3(\right_dev[1]_i_23_n_0 ),
        .O(\right_dev[1]_i_27_n_0 ));
  (* HLUTNM = "lutpair30" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_28 
       (.I0(\right_sum_reg_n_0_[8] ),
        .I1(\right_dev_reg[1]_i_46_n_4 ),
        .I2(\right_sum_reg_n_0_[6] ),
        .I3(\right_dev[1]_i_24_n_0 ),
        .O(\right_dev[1]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[1]_i_31 
       (.I0(\right_dev_reg[1]_i_2_n_5 ),
        .I1(\right_sum_reg_n_0_[12] ),
        .O(\right_dev[1]_i_31_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[1]_i_32 
       (.I0(\right_sum_reg_n_0_[10] ),
        .O(\right_dev[1]_i_32_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \right_dev[1]_i_33 
       (.I0(\right_sum_reg_n_0_[12] ),
        .I1(\right_dev_reg[1]_i_2_n_5 ),
        .I2(\right_dev_reg[1]_i_2_n_4 ),
        .I3(\right_sum_reg_n_0_[13] ),
        .O(\right_dev[1]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[1]_i_34 
       (.I0(\right_sum_reg_n_0_[12] ),
        .I1(\right_dev_reg[1]_i_2_n_5 ),
        .O(\right_dev[1]_i_34_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[1]_i_35 
       (.I0(\right_sum_reg_n_0_[11] ),
        .O(\right_dev[1]_i_35_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \right_dev[1]_i_36 
       (.I0(\right_sum_reg_n_0_[9] ),
        .I1(\right_dev_reg[1]_i_60_n_1 ),
        .I2(\right_sum_reg_n_0_[10] ),
        .O(\right_dev[1]_i_36_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_38 
       (.I0(\right_sum_reg_n_0_[6] ),
        .I1(\right_dev_reg[1]_i_46_n_6 ),
        .I2(\right_sum_reg_n_0_[4] ),
        .O(\right_dev[1]_i_38_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_39 
       (.I0(\right_sum_reg_n_0_[5] ),
        .I1(\right_dev_reg[1]_i_46_n_7 ),
        .I2(\right_sum_reg_n_0_[3] ),
        .O(\right_dev[1]_i_39_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_40 
       (.I0(\right_sum_reg_n_0_[4] ),
        .I1(\right_dev_reg[1]_i_68_n_4 ),
        .I2(\right_sum_reg_n_0_[2] ),
        .O(\right_dev[1]_i_40_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_41 
       (.I0(\right_sum_reg_n_0_[3] ),
        .I1(\right_dev_reg[1]_i_68_n_5 ),
        .I2(\right_sum_reg_n_0_[1] ),
        .O(\right_dev[1]_i_41_n_0 ));
  (* HLUTNM = "lutpair29" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_42 
       (.I0(\right_sum_reg_n_0_[7] ),
        .I1(\right_dev_reg[1]_i_46_n_5 ),
        .I2(\right_sum_reg_n_0_[5] ),
        .I3(\right_dev[1]_i_38_n_0 ),
        .O(\right_dev[1]_i_42_n_0 ));
  (* HLUTNM = "lutpair28" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_43 
       (.I0(\right_sum_reg_n_0_[6] ),
        .I1(\right_dev_reg[1]_i_46_n_6 ),
        .I2(\right_sum_reg_n_0_[4] ),
        .I3(\right_dev[1]_i_39_n_0 ),
        .O(\right_dev[1]_i_43_n_0 ));
  (* HLUTNM = "lutpair27" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_44 
       (.I0(\right_sum_reg_n_0_[5] ),
        .I1(\right_dev_reg[1]_i_46_n_7 ),
        .I2(\right_sum_reg_n_0_[3] ),
        .I3(\right_dev[1]_i_40_n_0 ),
        .O(\right_dev[1]_i_44_n_0 ));
  (* HLUTNM = "lutpair26" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_45 
       (.I0(\right_sum_reg_n_0_[4] ),
        .I1(\right_dev_reg[1]_i_68_n_4 ),
        .I2(\right_sum_reg_n_0_[2] ),
        .I3(\right_dev[1]_i_41_n_0 ),
        .O(\right_dev[1]_i_45_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_47 
       (.I0(\right_sum_reg_n_0_[12] ),
        .I1(\right_sum_reg_n_0_[15] ),
        .O(\right_dev[1]_i_47_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_48 
       (.I0(\right_sum_reg_n_0_[11] ),
        .I1(\right_sum_reg_n_0_[14] ),
        .O(\right_dev[1]_i_48_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_49 
       (.I0(\right_sum_reg_n_0_[10] ),
        .I1(\right_sum_reg_n_0_[13] ),
        .O(\right_dev[1]_i_49_n_0 ));
  (* HLUTNM = "lutpair36" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_5 
       (.I0(\right_sum_reg_n_0_[14] ),
        .I1(\right_dev_reg[4]_i_9_n_6 ),
        .I2(\right_sum_reg_n_0_[12] ),
        .O(\right_dev[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_50 
       (.I0(\right_sum_reg_n_0_[9] ),
        .I1(\right_sum_reg_n_0_[12] ),
        .O(\right_dev[1]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[1]_i_52 
       (.I0(\right_dev_reg[1]_i_60_n_6 ),
        .I1(\right_sum_reg_n_0_[8] ),
        .O(\right_dev[1]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[1]_i_53 
       (.I0(\right_dev_reg[1]_i_60_n_7 ),
        .I1(\right_sum_reg_n_0_[7] ),
        .O(\right_dev[1]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[1]_i_54 
       (.I0(\right_dev_reg[1]_i_80_n_4 ),
        .I1(\right_sum_reg_n_0_[6] ),
        .O(\right_dev[1]_i_54_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[1]_i_55 
       (.I0(\right_dev_reg[1]_i_80_n_5 ),
        .I1(\right_sum_reg_n_0_[5] ),
        .O(\right_dev[1]_i_55_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[1]_i_56 
       (.I0(\right_sum_reg_n_0_[8] ),
        .I1(\right_dev_reg[1]_i_60_n_6 ),
        .I2(\right_dev_reg[1]_i_60_n_1 ),
        .I3(\right_sum_reg_n_0_[9] ),
        .O(\right_dev[1]_i_56_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[1]_i_57 
       (.I0(\right_sum_reg_n_0_[7] ),
        .I1(\right_dev_reg[1]_i_60_n_7 ),
        .I2(\right_dev_reg[1]_i_60_n_6 ),
        .I3(\right_sum_reg_n_0_[8] ),
        .O(\right_dev[1]_i_57_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[1]_i_58 
       (.I0(\right_sum_reg_n_0_[6] ),
        .I1(\right_dev_reg[1]_i_80_n_4 ),
        .I2(\right_dev_reg[1]_i_60_n_7 ),
        .I3(\right_sum_reg_n_0_[7] ),
        .O(\right_dev[1]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[1]_i_59 
       (.I0(\right_sum_reg_n_0_[5] ),
        .I1(\right_dev_reg[1]_i_80_n_5 ),
        .I2(\right_dev_reg[1]_i_80_n_4 ),
        .I3(\right_sum_reg_n_0_[6] ),
        .O(\right_dev[1]_i_59_n_0 ));
  (* HLUTNM = "lutpair35" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_6 
       (.I0(\right_sum_reg_n_0_[13] ),
        .I1(\right_dev_reg[4]_i_9_n_7 ),
        .I2(\right_sum_reg_n_0_[11] ),
        .O(\right_dev[1]_i_6_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_61 
       (.I0(\right_sum_reg_n_0_[2] ),
        .I1(\right_dev_reg[1]_i_68_n_6 ),
        .I2(\right_sum_reg_n_0_[0] ),
        .O(\right_dev[1]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \right_dev[1]_i_62 
       (.I0(\right_sum_reg_n_0_[0] ),
        .I1(\right_dev_reg[1]_i_68_n_6 ),
        .I2(\right_sum_reg_n_0_[2] ),
        .O(\right_dev[1]_i_62_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[1]_i_63 
       (.I0(\right_dev_reg[1]_i_81_n_4 ),
        .I1(\right_sum_reg_n_0_[0] ),
        .O(\right_dev[1]_i_63_n_0 ));
  (* HLUTNM = "lutpair25" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_64 
       (.I0(\right_sum_reg_n_0_[3] ),
        .I1(\right_dev_reg[1]_i_68_n_5 ),
        .I2(\right_sum_reg_n_0_[1] ),
        .I3(\right_dev[1]_i_61_n_0 ),
        .O(\right_dev[1]_i_64_n_0 ));
  (* HLUTNM = "lutpair24" *) 
  LUT5 #(
    .INIT(32'h69966969)) 
    \right_dev[1]_i_65 
       (.I0(\right_sum_reg_n_0_[2] ),
        .I1(\right_dev_reg[1]_i_68_n_6 ),
        .I2(\right_sum_reg_n_0_[0] ),
        .I3(\right_sum_reg_n_0_[1] ),
        .I4(\right_dev_reg[1]_i_68_n_7 ),
        .O(\right_dev[1]_i_65_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \right_dev[1]_i_66 
       (.I0(\right_sum_reg_n_0_[0] ),
        .I1(\right_dev_reg[1]_i_81_n_4 ),
        .I2(\right_dev_reg[1]_i_68_n_7 ),
        .I3(\right_sum_reg_n_0_[1] ),
        .O(\right_dev[1]_i_66_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[1]_i_67 
       (.I0(\right_sum_reg_n_0_[0] ),
        .I1(\right_dev_reg[1]_i_81_n_4 ),
        .O(\right_dev[1]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_69 
       (.I0(\right_sum_reg_n_0_[8] ),
        .I1(\right_sum_reg_n_0_[11] ),
        .O(\right_dev[1]_i_69_n_0 ));
  (* HLUTNM = "lutpair34" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_7 
       (.I0(\right_sum_reg_n_0_[12] ),
        .I1(\right_dev_reg[1]_i_29_n_4 ),
        .I2(\right_sum_reg_n_0_[10] ),
        .O(\right_dev[1]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_70 
       (.I0(\right_sum_reg_n_0_[7] ),
        .I1(\right_sum_reg_n_0_[10] ),
        .O(\right_dev[1]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_71 
       (.I0(\right_sum_reg_n_0_[6] ),
        .I1(\right_sum_reg_n_0_[9] ),
        .O(\right_dev[1]_i_71_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_72 
       (.I0(\right_sum_reg_n_0_[5] ),
        .I1(\right_sum_reg_n_0_[8] ),
        .O(\right_dev[1]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[1]_i_73 
       (.I0(\right_dev_reg[1]_i_80_n_6 ),
        .I1(\right_sum_reg_n_0_[4] ),
        .O(\right_dev[1]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[1]_i_74 
       (.I0(\right_dev_reg[1]_i_80_n_7 ),
        .I1(\right_sum_reg_n_0_[3] ),
        .O(\right_dev[1]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[1]_i_75 
       (.I0(\right_dev_reg[1]_i_2_n_5 ),
        .I1(\right_sum_reg_n_0_[2] ),
        .O(\right_dev[1]_i_75_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \right_dev[1]_i_76 
       (.I0(\right_sum_reg_n_0_[4] ),
        .I1(\right_dev_reg[1]_i_80_n_6 ),
        .I2(\right_dev_reg[1]_i_80_n_5 ),
        .I3(\right_sum_reg_n_0_[5] ),
        .O(\right_dev[1]_i_76_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \right_dev[1]_i_77 
       (.I0(\right_sum_reg_n_0_[3] ),
        .I1(\right_dev_reg[1]_i_80_n_7 ),
        .I2(\right_dev_reg[1]_i_80_n_6 ),
        .I3(\right_sum_reg_n_0_[4] ),
        .O(\right_dev[1]_i_77_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \right_dev[1]_i_78 
       (.I0(\right_sum_reg_n_0_[2] ),
        .I1(\right_dev_reg[1]_i_2_n_5 ),
        .I2(\right_dev_reg[1]_i_80_n_7 ),
        .I3(\right_sum_reg_n_0_[3] ),
        .O(\right_dev[1]_i_78_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[1]_i_79 
       (.I0(\right_sum_reg_n_0_[2] ),
        .I1(\right_dev_reg[1]_i_2_n_5 ),
        .O(\right_dev[1]_i_79_n_0 ));
  (* HLUTNM = "lutpair33" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[1]_i_8 
       (.I0(\right_sum_reg_n_0_[11] ),
        .I1(\right_dev_reg[1]_i_29_n_5 ),
        .I2(\right_sum_reg_n_0_[9] ),
        .O(\right_dev[1]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_82 
       (.I0(\right_sum_reg_n_0_[4] ),
        .I1(\right_sum_reg_n_0_[7] ),
        .O(\right_dev[1]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_83 
       (.I0(\right_sum_reg_n_0_[3] ),
        .I1(\right_sum_reg_n_0_[6] ),
        .O(\right_dev[1]_i_83_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_84 
       (.I0(\right_sum_reg_n_0_[2] ),
        .I1(\right_sum_reg_n_0_[5] ),
        .O(\right_dev[1]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_85 
       (.I0(\right_sum_reg_n_0_[1] ),
        .I1(\right_sum_reg_n_0_[4] ),
        .O(\right_dev[1]_i_85_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[1]_i_86 
       (.I0(\right_dev_reg[4]_i_3_n_5 ),
        .I1(\right_dev_reg[4]_i_3_n_7 ),
        .O(\right_dev[1]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[1]_i_87 
       (.I0(\right_dev_reg[4]_i_3_n_6 ),
        .I1(\right_dev_reg[1]_i_2_n_4 ),
        .O(\right_dev[1]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[1]_i_88 
       (.I0(\right_dev_reg[4]_i_3_n_7 ),
        .I1(\right_dev_reg[1]_i_2_n_5 ),
        .O(\right_dev[1]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[1]_i_89 
       (.I0(\right_sum_reg_n_0_[0] ),
        .I1(\right_sum_reg_n_0_[3] ),
        .O(\right_dev[1]_i_89_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[1]_i_9 
       (.I0(\right_sum_reg_n_0_[15] ),
        .I1(\right_dev_reg[4]_i_9_n_5 ),
        .I2(\right_sum_reg_n_0_[13] ),
        .I3(\right_dev[1]_i_5_n_0 ),
        .O(\right_dev[1]_i_9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[1]_i_90 
       (.I0(\right_sum_reg_n_0_[2] ),
        .O(\right_dev[1]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[1]_i_91 
       (.I0(\right_sum_reg_n_0_[1] ),
        .O(\right_dev[1]_i_91_n_0 ));
  LUT3 #(
    .INIT(8'h82)) 
    \right_dev[2]_i_1 
       (.I0(frame_valid),
        .I1(\right_dev[4]_i_2_n_0 ),
        .I2(\right_dev_reg[4]_i_3_n_7 ),
        .O(right_dev0[2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \right_dev[3]_i_1 
       (.I0(frame_valid),
        .I1(\right_dev_reg[4]_i_3_n_7 ),
        .I2(\right_dev[4]_i_2_n_0 ),
        .I3(\right_dev_reg[4]_i_3_n_6 ),
        .O(right_dev0[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hBF400000)) 
    \right_dev[4]_i_1 
       (.I0(\right_dev[4]_i_2_n_0 ),
        .I1(\right_dev_reg[4]_i_3_n_7 ),
        .I2(\right_dev_reg[4]_i_3_n_6 ),
        .I3(\right_dev_reg[4]_i_3_n_5 ),
        .I4(frame_valid),
        .O(\right_dev[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[4]_i_11 
       (.I0(\right_sum_reg_n_0_[16] ),
        .O(\right_dev[4]_i_11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[4]_i_12 
       (.I0(\right_sum_reg_n_0_[15] ),
        .O(\right_dev[4]_i_12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[4]_i_13 
       (.I0(\right_sum_reg_n_0_[14] ),
        .O(\right_dev[4]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[4]_i_14 
       (.I0(\right_sum_reg_n_0_[13] ),
        .I1(\right_sum_reg_n_0_[16] ),
        .O(\right_dev[4]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'hDFDDFFFF)) 
    \right_dev[4]_i_2 
       (.I0(\right_dev_reg[1]_i_2_n_5 ),
        .I1(\right_dev_reg[1]_i_3_n_1 ),
        .I2(\right_sum_reg_n_0_[16] ),
        .I3(\right_dev_reg[4]_i_3_n_5 ),
        .I4(\right_dev_reg[1]_i_2_n_4 ),
        .O(\right_dev[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[4]_i_4 
       (.I0(\right_sum_reg_n_0_[16] ),
        .I1(\right_dev_reg[4]_i_9_n_4 ),
        .I2(\right_sum_reg_n_0_[14] ),
        .O(\right_dev[4]_i_4_n_0 ));
  (* HLUTNM = "lutpair37" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[4]_i_5 
       (.I0(\right_sum_reg_n_0_[15] ),
        .I1(\right_dev_reg[4]_i_9_n_5 ),
        .I2(\right_sum_reg_n_0_[13] ),
        .O(\right_dev[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h95)) 
    \right_dev[4]_i_6 
       (.I0(\right_sum_reg_n_0_[16] ),
        .I1(\right_dev_reg[4]_i_10_n_3 ),
        .I2(\right_sum_reg_n_0_[15] ),
        .O(\right_dev[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \right_dev[4]_i_7 
       (.I0(\right_sum_reg_n_0_[14] ),
        .I1(\right_dev_reg[4]_i_9_n_4 ),
        .I2(\right_sum_reg_n_0_[16] ),
        .I3(\right_dev_reg[4]_i_10_n_3 ),
        .I4(\right_sum_reg_n_0_[15] ),
        .O(\right_dev[4]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[4]_i_8 
       (.I0(\right_dev[4]_i_5_n_0 ),
        .I1(\right_dev_reg[4]_i_9_n_4 ),
        .I2(\right_sum_reg_n_0_[16] ),
        .I3(\right_sum_reg_n_0_[14] ),
        .O(\right_dev[4]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h8A882022)) 
    \right_dev[5]_i_1 
       (.I0(frame_valid_reg_rep_n_0),
        .I1(\right_dev_reg[6]_i_3_n_0 ),
        .I2(\right_sum_reg_n_0_[34] ),
        .I3(\right_dev_reg[10]_i_4_n_7 ),
        .I4(\right_dev_reg[6]_i_2_n_4 ),
        .O(right_dev0[5]));
  LUT6 #(
    .INIT(64'hA2AAA2A208000808)) 
    \right_dev[6]_i_1 
       (.I0(frame_valid_reg_rep_n_0),
        .I1(\right_dev_reg[6]_i_2_n_4 ),
        .I2(\right_dev_reg[6]_i_3_n_0 ),
        .I3(\right_sum_reg_n_0_[34] ),
        .I4(\right_dev_reg[10]_i_4_n_7 ),
        .I5(\right_dev_reg[10]_i_3_n_7 ),
        .O(right_dev0[6]));
  (* HLUTNM = "lutpair49" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[6]_i_10 
       (.I0(\right_sum_reg_n_0_[31] ),
        .I1(\right_dev_reg[10]_i_15_n_6 ),
        .I2(\right_sum_reg_n_0_[28] ),
        .I3(\right_dev[6]_i_6_n_0 ),
        .O(\right_dev[6]_i_10_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[6]_i_11 
       (.I0(\right_sum_reg_n_0_[30] ),
        .I1(\right_dev_reg[10]_i_15_n_7 ),
        .I2(\right_sum_reg_n_0_[27] ),
        .I3(\right_dev[6]_i_7_n_0 ),
        .O(\right_dev[6]_i_11_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[6]_i_12 
       (.I0(\right_sum_reg_n_0_[29] ),
        .I1(\right_dev_reg[6]_i_31_n_4 ),
        .I2(\right_sum_reg_n_0_[26] ),
        .I3(\right_dev[6]_i_8_n_0 ),
        .O(\right_dev[6]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[6]_i_14 
       (.I0(\right_dev_reg[10]_i_3_n_4 ),
        .I1(\right_sum_reg_n_0_[33] ),
        .O(\right_dev[6]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[6]_i_15 
       (.I0(\right_dev_reg[10]_i_3_n_5 ),
        .I1(\right_sum_reg_n_0_[32] ),
        .O(\right_dev[6]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[6]_i_16 
       (.I0(\right_dev_reg[10]_i_3_n_6 ),
        .I1(\right_sum_reg_n_0_[31] ),
        .O(\right_dev[6]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[6]_i_17 
       (.I0(\right_dev_reg[10]_i_3_n_7 ),
        .I1(\right_sum_reg_n_0_[30] ),
        .O(\right_dev[6]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[6]_i_18 
       (.I0(\right_sum_reg_n_0_[33] ),
        .I1(\right_dev_reg[10]_i_3_n_4 ),
        .I2(\right_dev_reg[10]_i_4_n_7 ),
        .I3(\right_sum_reg_n_0_[34] ),
        .O(\right_dev[6]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[6]_i_19 
       (.I0(\right_sum_reg_n_0_[32] ),
        .I1(\right_dev_reg[10]_i_3_n_5 ),
        .I2(\right_dev_reg[10]_i_3_n_4 ),
        .I3(\right_sum_reg_n_0_[33] ),
        .O(\right_dev[6]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[6]_i_20 
       (.I0(\right_sum_reg_n_0_[31] ),
        .I1(\right_dev_reg[10]_i_3_n_6 ),
        .I2(\right_dev_reg[10]_i_3_n_5 ),
        .I3(\right_sum_reg_n_0_[32] ),
        .O(\right_dev[6]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[6]_i_21 
       (.I0(\right_sum_reg_n_0_[30] ),
        .I1(\right_dev_reg[10]_i_3_n_7 ),
        .I2(\right_dev_reg[10]_i_3_n_6 ),
        .I3(\right_sum_reg_n_0_[31] ),
        .O(\right_dev[6]_i_21_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[6]_i_23 
       (.I0(\right_sum_reg_n_0_[27] ),
        .I1(\right_dev_reg[6]_i_31_n_6 ),
        .I2(\right_sum_reg_n_0_[24] ),
        .O(\right_dev[6]_i_23_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[6]_i_24 
       (.I0(\right_sum_reg_n_0_[26] ),
        .I1(\right_dev_reg[6]_i_31_n_7 ),
        .I2(\right_sum_reg_n_0_[23] ),
        .O(\right_dev[6]_i_24_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[6]_i_25 
       (.I0(\right_sum_reg_n_0_[25] ),
        .I1(\right_dev_reg[6]_i_49_n_4 ),
        .I2(\right_sum_reg_n_0_[22] ),
        .O(\right_dev[6]_i_25_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[6]_i_26 
       (.I0(\right_sum_reg_n_0_[24] ),
        .I1(\right_dev_reg[6]_i_49_n_5 ),
        .I2(\right_sum_reg_n_0_[21] ),
        .O(\right_dev[6]_i_26_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[6]_i_27 
       (.I0(\right_sum_reg_n_0_[28] ),
        .I1(\right_dev_reg[6]_i_31_n_5 ),
        .I2(\right_sum_reg_n_0_[25] ),
        .I3(\right_dev[6]_i_23_n_0 ),
        .O(\right_dev[6]_i_27_n_0 ));
  (* HLUTNM = "lutpair45" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[6]_i_28 
       (.I0(\right_sum_reg_n_0_[27] ),
        .I1(\right_dev_reg[6]_i_31_n_6 ),
        .I2(\right_sum_reg_n_0_[24] ),
        .I3(\right_dev[6]_i_24_n_0 ),
        .O(\right_dev[6]_i_28_n_0 ));
  (* HLUTNM = "lutpair44" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[6]_i_29 
       (.I0(\right_sum_reg_n_0_[26] ),
        .I1(\right_dev_reg[6]_i_31_n_7 ),
        .I2(\right_sum_reg_n_0_[23] ),
        .I3(\right_dev[6]_i_25_n_0 ),
        .O(\right_dev[6]_i_29_n_0 ));
  (* HLUTNM = "lutpair43" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[6]_i_30 
       (.I0(\right_sum_reg_n_0_[25] ),
        .I1(\right_dev_reg[6]_i_49_n_4 ),
        .I2(\right_sum_reg_n_0_[22] ),
        .I3(\right_dev[6]_i_26_n_0 ),
        .O(\right_dev[6]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[6]_i_33 
       (.I0(\right_dev_reg[6]_i_2_n_4 ),
        .I1(\right_sum_reg_n_0_[29] ),
        .O(\right_dev[6]_i_33_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[6]_i_34 
       (.I0(\right_sum_reg_n_0_[28] ),
        .O(\right_dev[6]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[6]_i_35 
       (.I0(\right_dev_reg[6]_i_63_n_5 ),
        .I1(\right_sum_reg_n_0_[26] ),
        .O(\right_dev[6]_i_35_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \right_dev[6]_i_36 
       (.I0(\right_sum_reg_n_0_[29] ),
        .I1(\right_dev_reg[6]_i_2_n_4 ),
        .I2(\right_dev_reg[10]_i_3_n_7 ),
        .I3(\right_sum_reg_n_0_[30] ),
        .O(\right_dev[6]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[6]_i_37 
       (.I0(\right_sum_reg_n_0_[29] ),
        .I1(\right_dev_reg[6]_i_2_n_4 ),
        .O(\right_dev[6]_i_37_n_0 ));
  LUT3 #(
    .INIT(8'h4B)) 
    \right_dev[6]_i_38 
       (.I0(\right_sum_reg_n_0_[27] ),
        .I1(\right_dev_reg[6]_i_63_n_0 ),
        .I2(\right_sum_reg_n_0_[28] ),
        .O(\right_dev[6]_i_38_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[6]_i_39 
       (.I0(\right_sum_reg_n_0_[26] ),
        .I1(\right_dev_reg[6]_i_63_n_5 ),
        .I2(\right_dev_reg[6]_i_63_n_0 ),
        .I3(\right_sum_reg_n_0_[27] ),
        .O(\right_dev[6]_i_39_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[6]_i_41 
       (.I0(\right_sum_reg_n_0_[23] ),
        .I1(\right_dev_reg[6]_i_49_n_6 ),
        .I2(\right_sum_reg_n_0_[20] ),
        .O(\right_dev[6]_i_41_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[6]_i_42 
       (.I0(\right_sum_reg_n_0_[22] ),
        .I1(\right_dev_reg[6]_i_49_n_7 ),
        .I2(\right_sum_reg_n_0_[19] ),
        .O(\right_dev[6]_i_42_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[6]_i_43 
       (.I0(\right_sum_reg_n_0_[21] ),
        .I1(\right_dev_reg[6]_i_71_n_4 ),
        .I2(\right_sum_reg_n_0_[18] ),
        .O(\right_dev[6]_i_43_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[6]_i_44 
       (.I0(\right_sum_reg_n_0_[20] ),
        .I1(\right_dev_reg[6]_i_71_n_5 ),
        .I2(\right_sum_reg_n_0_[17] ),
        .O(\right_dev[6]_i_44_n_0 ));
  (* HLUTNM = "lutpair42" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[6]_i_45 
       (.I0(\right_sum_reg_n_0_[24] ),
        .I1(\right_dev_reg[6]_i_49_n_5 ),
        .I2(\right_sum_reg_n_0_[21] ),
        .I3(\right_dev[6]_i_41_n_0 ),
        .O(\right_dev[6]_i_45_n_0 ));
  (* HLUTNM = "lutpair41" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[6]_i_46 
       (.I0(\right_sum_reg_n_0_[23] ),
        .I1(\right_dev_reg[6]_i_49_n_6 ),
        .I2(\right_sum_reg_n_0_[20] ),
        .I3(\right_dev[6]_i_42_n_0 ),
        .O(\right_dev[6]_i_46_n_0 ));
  (* HLUTNM = "lutpair40" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[6]_i_47 
       (.I0(\right_sum_reg_n_0_[22] ),
        .I1(\right_dev_reg[6]_i_49_n_7 ),
        .I2(\right_sum_reg_n_0_[19] ),
        .I3(\right_dev[6]_i_43_n_0 ),
        .O(\right_dev[6]_i_47_n_0 ));
  (* HLUTNM = "lutpair39" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[6]_i_48 
       (.I0(\right_sum_reg_n_0_[21] ),
        .I1(\right_dev_reg[6]_i_71_n_4 ),
        .I2(\right_sum_reg_n_0_[18] ),
        .I3(\right_dev[6]_i_44_n_0 ),
        .O(\right_dev[6]_i_48_n_0 ));
  (* HLUTNM = "lutpair49" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[6]_i_5 
       (.I0(\right_sum_reg_n_0_[31] ),
        .I1(\right_dev_reg[10]_i_15_n_6 ),
        .I2(\right_sum_reg_n_0_[28] ),
        .O(\right_dev[6]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_50 
       (.I0(\right_sum_reg_n_0_[29] ),
        .I1(\right_sum_reg_n_0_[32] ),
        .O(\right_dev[6]_i_50_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_51 
       (.I0(\right_sum_reg_n_0_[28] ),
        .I1(\right_sum_reg_n_0_[31] ),
        .O(\right_dev[6]_i_51_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_52 
       (.I0(\right_sum_reg_n_0_[27] ),
        .I1(\right_sum_reg_n_0_[30] ),
        .O(\right_dev[6]_i_52_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_53 
       (.I0(\right_sum_reg_n_0_[26] ),
        .I1(\right_sum_reg_n_0_[29] ),
        .O(\right_dev[6]_i_53_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[6]_i_55 
       (.I0(\right_dev_reg[6]_i_63_n_6 ),
        .I1(\right_sum_reg_n_0_[25] ),
        .O(\right_dev[6]_i_55_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[6]_i_56 
       (.I0(\right_dev_reg[6]_i_63_n_7 ),
        .I1(\right_sum_reg_n_0_[24] ),
        .O(\right_dev[6]_i_56_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[6]_i_57 
       (.I0(\right_dev_reg[6]_i_83_n_4 ),
        .I1(\right_sum_reg_n_0_[23] ),
        .O(\right_dev[6]_i_57_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[6]_i_58 
       (.I0(\right_dev_reg[6]_i_83_n_5 ),
        .I1(\right_sum_reg_n_0_[22] ),
        .O(\right_dev[6]_i_58_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[6]_i_59 
       (.I0(\right_sum_reg_n_0_[25] ),
        .I1(\right_dev_reg[6]_i_63_n_6 ),
        .I2(\right_dev_reg[6]_i_63_n_5 ),
        .I3(\right_sum_reg_n_0_[26] ),
        .O(\right_dev[6]_i_59_n_0 ));
  (* HLUTNM = "lutpair48" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[6]_i_6 
       (.I0(\right_sum_reg_n_0_[30] ),
        .I1(\right_dev_reg[10]_i_15_n_7 ),
        .I2(\right_sum_reg_n_0_[27] ),
        .O(\right_dev[6]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[6]_i_60 
       (.I0(\right_sum_reg_n_0_[24] ),
        .I1(\right_dev_reg[6]_i_63_n_7 ),
        .I2(\right_dev_reg[6]_i_63_n_6 ),
        .I3(\right_sum_reg_n_0_[25] ),
        .O(\right_dev[6]_i_60_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[6]_i_61 
       (.I0(\right_sum_reg_n_0_[23] ),
        .I1(\right_dev_reg[6]_i_83_n_4 ),
        .I2(\right_dev_reg[6]_i_63_n_7 ),
        .I3(\right_sum_reg_n_0_[24] ),
        .O(\right_dev[6]_i_61_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[6]_i_62 
       (.I0(\right_sum_reg_n_0_[22] ),
        .I1(\right_dev_reg[6]_i_83_n_5 ),
        .I2(\right_dev_reg[6]_i_83_n_4 ),
        .I3(\right_sum_reg_n_0_[23] ),
        .O(\right_dev[6]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \right_dev[6]_i_64 
       (.I0(\right_sum_reg_n_0_[20] ),
        .I1(\right_dev_reg[6]_i_71_n_5 ),
        .I2(\right_sum_reg_n_0_[17] ),
        .O(\right_dev[6]_i_64_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[6]_i_65 
       (.I0(\right_dev_reg[6]_i_71_n_7 ),
        .I1(\right_sum_reg_n_0_[18] ),
        .O(\right_dev[6]_i_65_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[6]_i_66 
       (.I0(\right_dev_reg[6]_i_85_n_4 ),
        .I1(\right_sum_reg_n_0_[17] ),
        .O(\right_dev[6]_i_66_n_0 ));
  (* HLUTNM = "lutpair38" *) 
  LUT5 #(
    .INIT(32'h69966969)) 
    \right_dev[6]_i_67 
       (.I0(\right_sum_reg_n_0_[20] ),
        .I1(\right_dev_reg[6]_i_71_n_5 ),
        .I2(\right_sum_reg_n_0_[17] ),
        .I3(\right_sum_reg_n_0_[19] ),
        .I4(\right_dev_reg[6]_i_71_n_6 ),
        .O(\right_dev[6]_i_67_n_0 ));
  LUT4 #(
    .INIT(16'hB44B)) 
    \right_dev[6]_i_68 
       (.I0(\right_sum_reg_n_0_[18] ),
        .I1(\right_dev_reg[6]_i_71_n_7 ),
        .I2(\right_dev_reg[6]_i_71_n_6 ),
        .I3(\right_sum_reg_n_0_[19] ),
        .O(\right_dev[6]_i_68_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \right_dev[6]_i_69 
       (.I0(\right_sum_reg_n_0_[17] ),
        .I1(\right_dev_reg[6]_i_85_n_4 ),
        .I2(\right_dev_reg[6]_i_71_n_7 ),
        .I3(\right_sum_reg_n_0_[18] ),
        .O(\right_dev[6]_i_69_n_0 ));
  (* HLUTNM = "lutpair47" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[6]_i_7 
       (.I0(\right_sum_reg_n_0_[29] ),
        .I1(\right_dev_reg[6]_i_31_n_4 ),
        .I2(\right_sum_reg_n_0_[26] ),
        .O(\right_dev[6]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[6]_i_70 
       (.I0(\right_sum_reg_n_0_[17] ),
        .I1(\right_dev_reg[6]_i_85_n_4 ),
        .O(\right_dev[6]_i_70_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_72 
       (.I0(\right_sum_reg_n_0_[25] ),
        .I1(\right_sum_reg_n_0_[28] ),
        .O(\right_dev[6]_i_72_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_73 
       (.I0(\right_sum_reg_n_0_[24] ),
        .I1(\right_sum_reg_n_0_[27] ),
        .O(\right_dev[6]_i_73_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_74 
       (.I0(\right_sum_reg_n_0_[23] ),
        .I1(\right_sum_reg_n_0_[26] ),
        .O(\right_dev[6]_i_74_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_75 
       (.I0(\right_sum_reg_n_0_[22] ),
        .I1(\right_sum_reg_n_0_[25] ),
        .O(\right_dev[6]_i_75_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[6]_i_76 
       (.I0(\right_dev_reg[6]_i_83_n_6 ),
        .I1(\right_sum_reg_n_0_[21] ),
        .O(\right_dev[6]_i_76_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \right_dev[6]_i_77 
       (.I0(\right_dev_reg[6]_i_83_n_7 ),
        .I1(\right_sum_reg_n_0_[20] ),
        .O(\right_dev[6]_i_77_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \right_dev[6]_i_78 
       (.I0(\right_dev_reg[6]_i_2_n_4 ),
        .I1(\right_sum_reg_n_0_[19] ),
        .O(\right_dev[6]_i_78_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \right_dev[6]_i_79 
       (.I0(\right_sum_reg_n_0_[21] ),
        .I1(\right_dev_reg[6]_i_83_n_6 ),
        .I2(\right_dev_reg[6]_i_83_n_5 ),
        .I3(\right_sum_reg_n_0_[22] ),
        .O(\right_dev[6]_i_79_n_0 ));
  (* HLUTNM = "lutpair46" *) 
  LUT3 #(
    .INIT(8'hD4)) 
    \right_dev[6]_i_8 
       (.I0(\right_sum_reg_n_0_[28] ),
        .I1(\right_dev_reg[6]_i_31_n_5 ),
        .I2(\right_sum_reg_n_0_[25] ),
        .O(\right_dev[6]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h4BB4)) 
    \right_dev[6]_i_80 
       (.I0(\right_sum_reg_n_0_[20] ),
        .I1(\right_dev_reg[6]_i_83_n_7 ),
        .I2(\right_dev_reg[6]_i_83_n_6 ),
        .I3(\right_sum_reg_n_0_[21] ),
        .O(\right_dev[6]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'h2DD2)) 
    \right_dev[6]_i_81 
       (.I0(\right_sum_reg_n_0_[19] ),
        .I1(\right_dev_reg[6]_i_2_n_4 ),
        .I2(\right_dev_reg[6]_i_83_n_7 ),
        .I3(\right_sum_reg_n_0_[20] ),
        .O(\right_dev[6]_i_81_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[6]_i_82 
       (.I0(\right_sum_reg_n_0_[19] ),
        .I1(\right_dev_reg[6]_i_2_n_4 ),
        .O(\right_dev[6]_i_82_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[6]_i_84 
       (.I0(\right_dev_reg[10]_i_4_n_7 ),
        .I1(\right_dev_reg[10]_i_3_n_5 ),
        .O(\right_dev[6]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_86 
       (.I0(\right_sum_reg_n_0_[21] ),
        .I1(\right_sum_reg_n_0_[24] ),
        .O(\right_dev[6]_i_86_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_87 
       (.I0(\right_sum_reg_n_0_[20] ),
        .I1(\right_sum_reg_n_0_[23] ),
        .O(\right_dev[6]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_88 
       (.I0(\right_sum_reg_n_0_[19] ),
        .I1(\right_sum_reg_n_0_[22] ),
        .O(\right_dev[6]_i_88_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_89 
       (.I0(\right_sum_reg_n_0_[18] ),
        .I1(\right_sum_reg_n_0_[21] ),
        .O(\right_dev[6]_i_89_n_0 ));
  (* HLUTNM = "lutpair50" *) 
  LUT4 #(
    .INIT(16'h9669)) 
    \right_dev[6]_i_9 
       (.I0(\right_sum_reg_n_0_[32] ),
        .I1(\right_dev_reg[10]_i_15_n_5 ),
        .I2(\right_sum_reg_n_0_[29] ),
        .I3(\right_dev[6]_i_5_n_0 ),
        .O(\right_dev[6]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[6]_i_90 
       (.I0(\right_dev_reg[10]_i_3_n_4 ),
        .I1(\right_dev_reg[10]_i_3_n_6 ),
        .O(\right_dev[6]_i_90_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[6]_i_91 
       (.I0(\right_dev_reg[10]_i_3_n_5 ),
        .I1(\right_dev_reg[10]_i_3_n_7 ),
        .O(\right_dev[6]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_dev[6]_i_92 
       (.I0(\right_dev_reg[10]_i_3_n_6 ),
        .I1(\right_dev_reg[6]_i_2_n_4 ),
        .O(\right_dev[6]_i_92_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \right_dev[6]_i_93 
       (.I0(\right_sum_reg_n_0_[17] ),
        .I1(\right_sum_reg_n_0_[20] ),
        .O(\right_dev[6]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[6]_i_94 
       (.I0(\right_sum_reg_n_0_[19] ),
        .O(\right_dev[6]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \right_dev[6]_i_95 
       (.I0(\right_sum_reg_n_0_[18] ),
        .O(\right_dev[6]_i_95_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \right_dev[7]_i_1 
       (.I0(frame_valid),
        .I1(\right_dev[10]_i_2_n_0 ),
        .I2(\right_dev_reg[10]_i_3_n_6 ),
        .O(right_dev0[7]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h8A20)) 
    \right_dev[8]_i_1 
       (.I0(frame_valid),
        .I1(\right_dev[10]_i_2_n_0 ),
        .I2(\right_dev_reg[10]_i_3_n_6 ),
        .I3(\right_dev_reg[10]_i_3_n_5 ),
        .O(right_dev0[8]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \right_dev[9]_i_1 
       (.I0(frame_valid),
        .I1(\right_dev_reg[10]_i_3_n_5 ),
        .I2(\right_dev_reg[10]_i_3_n_6 ),
        .I3(\right_dev[10]_i_2_n_0 ),
        .I4(\right_dev_reg[10]_i_3_n_4 ),
        .O(right_dev0[9]));
  FDCE \right_dev_reg[0] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[0]),
        .Q(right_dev[0]));
  FDCE \right_dev_reg[10] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_dev[10]_i_1_n_0 ),
        .Q(right_dev[10]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[10]_i_14 
       (.CI(\right_dev_reg[10]_i_15_n_0 ),
        .CO({\NLW_right_dev_reg[10]_i_14_CO_UNCONNECTED [3:2],\right_dev_reg[10]_i_14_n_2 ,\NLW_right_dev_reg[10]_i_14_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\right_sum_reg_n_0_[34] }),
        .O({\NLW_right_dev_reg[10]_i_14_O_UNCONNECTED [3:1],\right_dev_reg[10]_i_14_n_7 }),
        .S({1'b0,1'b0,1'b1,\right_dev[10]_i_16_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[10]_i_15 
       (.CI(\right_dev_reg[6]_i_31_n_0 ),
        .CO({\right_dev_reg[10]_i_15_n_0 ,\right_dev_reg[10]_i_15_n_1 ,\right_dev_reg[10]_i_15_n_2 ,\right_dev_reg[10]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[33] ,\right_sum_reg_n_0_[32] ,\right_sum_reg_n_0_[31] ,\right_sum_reg_n_0_[30] }),
        .O({\right_dev_reg[10]_i_15_n_4 ,\right_dev_reg[10]_i_15_n_5 ,\right_dev_reg[10]_i_15_n_6 ,\right_dev_reg[10]_i_15_n_7 }),
        .S({\right_dev[10]_i_17_n_0 ,\right_dev[10]_i_18_n_0 ,\right_dev[10]_i_19_n_0 ,\right_dev[10]_i_20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[10]_i_3 
       (.CI(\right_dev_reg[6]_i_2_n_0 ),
        .CO({\right_dev_reg[10]_i_3_n_0 ,\right_dev_reg[10]_i_3_n_1 ,\right_dev_reg[10]_i_3_n_2 ,\right_dev_reg[10]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[10]_i_5_n_0 ,\right_dev[10]_i_6_n_0 ,\right_dev[10]_i_7_n_0 ,\right_dev[10]_i_8_n_0 }),
        .O({\right_dev_reg[10]_i_3_n_4 ,\right_dev_reg[10]_i_3_n_5 ,\right_dev_reg[10]_i_3_n_6 ,\right_dev_reg[10]_i_3_n_7 }),
        .S({\right_dev[10]_i_9_n_0 ,\right_dev[10]_i_10_n_0 ,\right_dev[10]_i_11_n_0 ,\right_dev[10]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[10]_i_4 
       (.CI(\right_dev_reg[10]_i_3_n_0 ),
        .CO(\NLW_right_dev_reg[10]_i_4_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_right_dev_reg[10]_i_4_O_UNCONNECTED [3:1],\right_dev_reg[10]_i_4_n_7 }),
        .S({1'b0,1'b0,1'b0,\right_dev[10]_i_13_n_0 }));
  FDCE \right_dev_reg[11] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[11]),
        .Q(right_dev[11]));
  FDCE \right_dev_reg[12] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[12]),
        .Q(right_dev[12]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_13 
       (.CI(\right_dev_reg[12]_i_30_n_0 ),
        .CO({\right_dev_reg[12]_i_13_n_0 ,\right_dev_reg[12]_i_13_n_1 ,\right_dev_reg[12]_i_13_n_2 ,\right_dev_reg[12]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[12]_i_31_n_0 ,1'b0,1'b0,\right_dev[12]_i_32_n_0 }),
        .O(\NLW_right_dev_reg[12]_i_13_O_UNCONNECTED [3:0]),
        .S({\right_dev[12]_i_33_n_0 ,\right_dev[12]_i_34_n_0 ,\right_dev[12]_i_35_n_0 ,\right_dev[12]_i_36_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_2 
       (.CI(\right_dev_reg[12]_i_4_n_0 ),
        .CO({\right_dev_reg[12]_i_2_n_0 ,\right_dev_reg[12]_i_2_n_1 ,\right_dev_reg[12]_i_2_n_2 ,\right_dev_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[12]_i_5_n_0 ,\right_dev[12]_i_6_n_0 ,\right_dev[12]_i_7_n_0 ,\right_dev[12]_i_8_n_0 }),
        .O({\right_dev_reg[12]_i_2_n_4 ,\right_dev_reg[12]_i_2_n_5 ,\NLW_right_dev_reg[12]_i_2_O_UNCONNECTED [1:0]}),
        .S({\right_dev[12]_i_9_n_0 ,\right_dev[12]_i_10_n_0 ,\right_dev[12]_i_11_n_0 ,\right_dev[12]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_20 
       (.CI(\right_dev_reg[12]_i_37_n_0 ),
        .CO({\right_dev_reg[12]_i_20_n_0 ,\right_dev_reg[12]_i_20_n_1 ,\right_dev_reg[12]_i_20_n_2 ,\right_dev_reg[12]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[12]_i_38_n_0 ,\right_dev[12]_i_39_n_0 ,\right_dev[12]_i_40_n_0 ,\right_dev[12]_i_41_n_0 }),
        .O(\NLW_right_dev_reg[12]_i_20_O_UNCONNECTED [3:0]),
        .S({\right_dev[12]_i_42_n_0 ,\right_dev[12]_i_43_n_0 ,\right_dev[12]_i_44_n_0 ,\right_dev[12]_i_45_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_29 
       (.CI(\right_dev_reg[12]_i_46_n_0 ),
        .CO({\right_dev_reg[12]_i_29_n_0 ,\right_dev_reg[12]_i_29_n_1 ,\right_dev_reg[12]_i_29_n_2 ,\right_dev_reg[12]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[47] ,\right_sum_reg_n_0_[46] ,\right_sum_reg_n_0_[45] ,\right_sum_reg_n_0_[44] }),
        .O({\right_dev_reg[12]_i_29_n_4 ,\right_dev_reg[12]_i_29_n_5 ,\right_dev_reg[12]_i_29_n_6 ,\right_dev_reg[12]_i_29_n_7 }),
        .S({\right_dev[12]_i_47_n_0 ,\right_dev[12]_i_48_n_0 ,\right_dev[12]_i_49_n_0 ,\right_dev[12]_i_50_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_3 
       (.CI(\right_dev_reg[12]_i_13_n_0 ),
        .CO({\NLW_right_dev_reg[12]_i_3_CO_UNCONNECTED [3],\right_dev_reg[12]_i_3_n_1 ,\right_dev_reg[12]_i_3_n_2 ,\right_dev_reg[12]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\right_dev[12]_i_14_n_0 ,\right_dev[12]_i_15_n_0 ,\right_dev[12]_i_16_n_0 }),
        .O(\NLW_right_dev_reg[12]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\right_dev[12]_i_17_n_0 ,\right_dev[12]_i_18_n_0 ,\right_dev[12]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_30 
       (.CI(\right_dev_reg[12]_i_51_n_0 ),
        .CO({\right_dev_reg[12]_i_30_n_0 ,\right_dev_reg[12]_i_30_n_1 ,\right_dev_reg[12]_i_30_n_2 ,\right_dev_reg[12]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[12]_i_52_n_0 ,\right_dev[12]_i_53_n_0 ,\right_dev[12]_i_54_n_0 ,\right_dev[12]_i_55_n_0 }),
        .O(\NLW_right_dev_reg[12]_i_30_O_UNCONNECTED [3:0]),
        .S({\right_dev[12]_i_56_n_0 ,\right_dev[12]_i_57_n_0 ,\right_dev[12]_i_58_n_0 ,\right_dev[12]_i_59_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_37 
       (.CI(1'b0),
        .CO({\right_dev_reg[12]_i_37_n_0 ,\right_dev_reg[12]_i_37_n_1 ,\right_dev_reg[12]_i_37_n_2 ,\right_dev_reg[12]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[12]_i_61_n_0 ,\right_dev[12]_i_62_n_0 ,\right_dev[12]_i_63_n_0 ,1'b0}),
        .O(\NLW_right_dev_reg[12]_i_37_O_UNCONNECTED [3:0]),
        .S({\right_dev[12]_i_64_n_0 ,\right_dev[12]_i_65_n_0 ,\right_dev[12]_i_66_n_0 ,\right_dev[12]_i_67_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_4 
       (.CI(\right_dev_reg[12]_i_20_n_0 ),
        .CO({\right_dev_reg[12]_i_4_n_0 ,\right_dev_reg[12]_i_4_n_1 ,\right_dev_reg[12]_i_4_n_2 ,\right_dev_reg[12]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[12]_i_21_n_0 ,\right_dev[12]_i_22_n_0 ,\right_dev[12]_i_23_n_0 ,\right_dev[12]_i_24_n_0 }),
        .O(\NLW_right_dev_reg[12]_i_4_O_UNCONNECTED [3:0]),
        .S({\right_dev[12]_i_25_n_0 ,\right_dev[12]_i_26_n_0 ,\right_dev[12]_i_27_n_0 ,\right_dev[12]_i_28_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_46 
       (.CI(\right_dev_reg[12]_i_68_n_0 ),
        .CO({\right_dev_reg[12]_i_46_n_0 ,\right_dev_reg[12]_i_46_n_1 ,\right_dev_reg[12]_i_46_n_2 ,\right_dev_reg[12]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[43] ,\right_sum_reg_n_0_[42] ,\right_sum_reg_n_0_[41] ,\right_sum_reg_n_0_[40] }),
        .O({\right_dev_reg[12]_i_46_n_4 ,\right_dev_reg[12]_i_46_n_5 ,\right_dev_reg[12]_i_46_n_6 ,\right_dev_reg[12]_i_46_n_7 }),
        .S({\right_dev[12]_i_69_n_0 ,\right_dev[12]_i_70_n_0 ,\right_dev[12]_i_71_n_0 ,\right_dev[12]_i_72_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_51 
       (.CI(1'b0),
        .CO({\right_dev_reg[12]_i_51_n_0 ,\right_dev_reg[12]_i_51_n_1 ,\right_dev_reg[12]_i_51_n_2 ,\right_dev_reg[12]_i_51_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[12]_i_73_n_0 ,\right_dev[12]_i_74_n_0 ,\right_dev[12]_i_75_n_0 ,1'b0}),
        .O(\NLW_right_dev_reg[12]_i_51_O_UNCONNECTED [3:0]),
        .S({\right_dev[12]_i_76_n_0 ,\right_dev[12]_i_77_n_0 ,\right_dev[12]_i_78_n_0 ,\right_dev[12]_i_79_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_60 
       (.CI(\right_dev_reg[12]_i_80_n_0 ),
        .CO({\NLW_right_dev_reg[12]_i_60_CO_UNCONNECTED [3],\right_dev_reg[12]_i_60_n_1 ,\NLW_right_dev_reg[12]_i_60_CO_UNCONNECTED [1],\right_dev_reg[12]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_right_dev_reg[12]_i_60_O_UNCONNECTED [3:2],\right_dev_reg[12]_i_60_n_6 ,\right_dev_reg[12]_i_60_n_7 }),
        .S({1'b0,1'b1,\right_dev_reg[15]_i_4_n_5 ,\right_dev_reg[15]_i_4_n_6 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_68 
       (.CI(\right_dev_reg[12]_i_81_n_0 ),
        .CO({\right_dev_reg[12]_i_68_n_0 ,\right_dev_reg[12]_i_68_n_1 ,\right_dev_reg[12]_i_68_n_2 ,\right_dev_reg[12]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[39] ,\right_sum_reg_n_0_[38] ,\right_sum_reg_n_0_[37] ,\right_sum_reg_n_0_[36] }),
        .O({\right_dev_reg[12]_i_68_n_4 ,\right_dev_reg[12]_i_68_n_5 ,\right_dev_reg[12]_i_68_n_6 ,\right_dev_reg[12]_i_68_n_7 }),
        .S({\right_dev[12]_i_82_n_0 ,\right_dev[12]_i_83_n_0 ,\right_dev[12]_i_84_n_0 ,\right_dev[12]_i_85_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_80 
       (.CI(1'b0),
        .CO({\right_dev_reg[12]_i_80_n_0 ,\right_dev_reg[12]_i_80_n_1 ,\right_dev_reg[12]_i_80_n_2 ,\right_dev_reg[12]_i_80_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev_reg[15]_i_4_n_5 ,\right_dev_reg[15]_i_4_n_6 ,\right_dev_reg[15]_i_4_n_7 ,1'b0}),
        .O({\right_dev_reg[12]_i_80_n_4 ,\right_dev_reg[12]_i_80_n_5 ,\right_dev_reg[12]_i_80_n_6 ,\right_dev_reg[12]_i_80_n_7 }),
        .S({\right_dev[12]_i_86_n_0 ,\right_dev[12]_i_87_n_0 ,\right_dev[12]_i_88_n_0 ,\right_dev_reg[12]_i_2_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[12]_i_81 
       (.CI(1'b0),
        .CO({\right_dev_reg[12]_i_81_n_0 ,\right_dev_reg[12]_i_81_n_1 ,\right_dev_reg[12]_i_81_n_2 ,\right_dev_reg[12]_i_81_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[35] ,1'b0,1'b0,1'b1}),
        .O({\right_dev_reg[12]_i_81_n_4 ,\NLW_right_dev_reg[12]_i_81_O_UNCONNECTED [2:0]}),
        .S({\right_dev[12]_i_89_n_0 ,\right_dev[12]_i_90_n_0 ,\right_dev[12]_i_91_n_0 ,\right_sum_reg_n_0_[35] }));
  FDCE \right_dev_reg[13] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[13]),
        .Q(right_dev[13]));
  FDCE \right_dev_reg[14] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[14]),
        .Q(right_dev[14]));
  FDCE \right_dev_reg[15] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_dev[15]_i_2_n_0 ),
        .Q(right_dev[15]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[15]_i_10 
       (.CI(\right_dev_reg[12]_i_29_n_0 ),
        .CO({\right_dev_reg[15]_i_10_n_0 ,\right_dev_reg[15]_i_10_n_1 ,\right_dev_reg[15]_i_10_n_2 ,\right_dev_reg[15]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[51] ,\right_sum_reg_n_0_[50] ,\right_sum_reg_n_0_[49] ,\right_sum_reg_n_0_[48] }),
        .O({\right_dev_reg[15]_i_10_n_4 ,\right_dev_reg[15]_i_10_n_5 ,\right_dev_reg[15]_i_10_n_6 ,\right_dev_reg[15]_i_10_n_7 }),
        .S({\right_dev[15]_i_12_n_0 ,\right_dev[15]_i_13_n_0 ,\right_dev[15]_i_14_n_0 ,\right_dev[15]_i_15_n_0 }));
  CARRY4 \right_dev_reg[15]_i_11 
       (.CI(\right_dev_reg[15]_i_10_n_0 ),
        .CO({\NLW_right_dev_reg[15]_i_11_CO_UNCONNECTED [3:1],\right_dev_reg[15]_i_11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_right_dev_reg[15]_i_11_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[15]_i_4 
       (.CI(\right_dev_reg[12]_i_2_n_0 ),
        .CO({\NLW_right_dev_reg[15]_i_4_CO_UNCONNECTED [3:2],\right_dev_reg[15]_i_4_n_2 ,\right_dev_reg[15]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\right_dev[15]_i_5_n_0 ,\right_dev[15]_i_6_n_0 }),
        .O({\NLW_right_dev_reg[15]_i_4_O_UNCONNECTED [3],\right_dev_reg[15]_i_4_n_5 ,\right_dev_reg[15]_i_4_n_6 ,\right_dev_reg[15]_i_4_n_7 }),
        .S({1'b0,\right_dev[15]_i_7_n_0 ,\right_dev[15]_i_8_n_0 ,\right_dev[15]_i_9_n_0 }));
  FDCE \right_dev_reg[1] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[1]),
        .Q(right_dev[1]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_13 
       (.CI(\right_dev_reg[1]_i_30_n_0 ),
        .CO({\right_dev_reg[1]_i_13_n_0 ,\right_dev_reg[1]_i_13_n_1 ,\right_dev_reg[1]_i_13_n_2 ,\right_dev_reg[1]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[1]_i_31_n_0 ,1'b0,1'b0,\right_dev[1]_i_32_n_0 }),
        .O(\NLW_right_dev_reg[1]_i_13_O_UNCONNECTED [3:0]),
        .S({\right_dev[1]_i_33_n_0 ,\right_dev[1]_i_34_n_0 ,\right_dev[1]_i_35_n_0 ,\right_dev[1]_i_36_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_2 
       (.CI(\right_dev_reg[1]_i_4_n_0 ),
        .CO({\right_dev_reg[1]_i_2_n_0 ,\right_dev_reg[1]_i_2_n_1 ,\right_dev_reg[1]_i_2_n_2 ,\right_dev_reg[1]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[1]_i_5_n_0 ,\right_dev[1]_i_6_n_0 ,\right_dev[1]_i_7_n_0 ,\right_dev[1]_i_8_n_0 }),
        .O({\right_dev_reg[1]_i_2_n_4 ,\right_dev_reg[1]_i_2_n_5 ,\NLW_right_dev_reg[1]_i_2_O_UNCONNECTED [1:0]}),
        .S({\right_dev[1]_i_9_n_0 ,\right_dev[1]_i_10_n_0 ,\right_dev[1]_i_11_n_0 ,\right_dev[1]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_20 
       (.CI(\right_dev_reg[1]_i_37_n_0 ),
        .CO({\right_dev_reg[1]_i_20_n_0 ,\right_dev_reg[1]_i_20_n_1 ,\right_dev_reg[1]_i_20_n_2 ,\right_dev_reg[1]_i_20_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[1]_i_38_n_0 ,\right_dev[1]_i_39_n_0 ,\right_dev[1]_i_40_n_0 ,\right_dev[1]_i_41_n_0 }),
        .O(\NLW_right_dev_reg[1]_i_20_O_UNCONNECTED [3:0]),
        .S({\right_dev[1]_i_42_n_0 ,\right_dev[1]_i_43_n_0 ,\right_dev[1]_i_44_n_0 ,\right_dev[1]_i_45_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_29 
       (.CI(\right_dev_reg[1]_i_46_n_0 ),
        .CO({\right_dev_reg[1]_i_29_n_0 ,\right_dev_reg[1]_i_29_n_1 ,\right_dev_reg[1]_i_29_n_2 ,\right_dev_reg[1]_i_29_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[12] ,\right_sum_reg_n_0_[11] ,\right_sum_reg_n_0_[10] ,\right_sum_reg_n_0_[9] }),
        .O({\right_dev_reg[1]_i_29_n_4 ,\right_dev_reg[1]_i_29_n_5 ,\right_dev_reg[1]_i_29_n_6 ,\right_dev_reg[1]_i_29_n_7 }),
        .S({\right_dev[1]_i_47_n_0 ,\right_dev[1]_i_48_n_0 ,\right_dev[1]_i_49_n_0 ,\right_dev[1]_i_50_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_3 
       (.CI(\right_dev_reg[1]_i_13_n_0 ),
        .CO({\NLW_right_dev_reg[1]_i_3_CO_UNCONNECTED [3],\right_dev_reg[1]_i_3_n_1 ,\right_dev_reg[1]_i_3_n_2 ,\right_dev_reg[1]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\right_dev[1]_i_14_n_0 ,\right_dev[1]_i_15_n_0 ,\right_dev[1]_i_16_n_0 }),
        .O(\NLW_right_dev_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({1'b0,\right_dev[1]_i_17_n_0 ,\right_dev[1]_i_18_n_0 ,\right_dev[1]_i_19_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_30 
       (.CI(\right_dev_reg[1]_i_51_n_0 ),
        .CO({\right_dev_reg[1]_i_30_n_0 ,\right_dev_reg[1]_i_30_n_1 ,\right_dev_reg[1]_i_30_n_2 ,\right_dev_reg[1]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[1]_i_52_n_0 ,\right_dev[1]_i_53_n_0 ,\right_dev[1]_i_54_n_0 ,\right_dev[1]_i_55_n_0 }),
        .O(\NLW_right_dev_reg[1]_i_30_O_UNCONNECTED [3:0]),
        .S({\right_dev[1]_i_56_n_0 ,\right_dev[1]_i_57_n_0 ,\right_dev[1]_i_58_n_0 ,\right_dev[1]_i_59_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_37 
       (.CI(1'b0),
        .CO({\right_dev_reg[1]_i_37_n_0 ,\right_dev_reg[1]_i_37_n_1 ,\right_dev_reg[1]_i_37_n_2 ,\right_dev_reg[1]_i_37_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[1]_i_61_n_0 ,\right_dev[1]_i_62_n_0 ,\right_dev[1]_i_63_n_0 ,1'b0}),
        .O(\NLW_right_dev_reg[1]_i_37_O_UNCONNECTED [3:0]),
        .S({\right_dev[1]_i_64_n_0 ,\right_dev[1]_i_65_n_0 ,\right_dev[1]_i_66_n_0 ,\right_dev[1]_i_67_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_4 
       (.CI(\right_dev_reg[1]_i_20_n_0 ),
        .CO({\right_dev_reg[1]_i_4_n_0 ,\right_dev_reg[1]_i_4_n_1 ,\right_dev_reg[1]_i_4_n_2 ,\right_dev_reg[1]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[1]_i_21_n_0 ,\right_dev[1]_i_22_n_0 ,\right_dev[1]_i_23_n_0 ,\right_dev[1]_i_24_n_0 }),
        .O(\NLW_right_dev_reg[1]_i_4_O_UNCONNECTED [3:0]),
        .S({\right_dev[1]_i_25_n_0 ,\right_dev[1]_i_26_n_0 ,\right_dev[1]_i_27_n_0 ,\right_dev[1]_i_28_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_46 
       (.CI(\right_dev_reg[1]_i_68_n_0 ),
        .CO({\right_dev_reg[1]_i_46_n_0 ,\right_dev_reg[1]_i_46_n_1 ,\right_dev_reg[1]_i_46_n_2 ,\right_dev_reg[1]_i_46_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[8] ,\right_sum_reg_n_0_[7] ,\right_sum_reg_n_0_[6] ,\right_sum_reg_n_0_[5] }),
        .O({\right_dev_reg[1]_i_46_n_4 ,\right_dev_reg[1]_i_46_n_5 ,\right_dev_reg[1]_i_46_n_6 ,\right_dev_reg[1]_i_46_n_7 }),
        .S({\right_dev[1]_i_69_n_0 ,\right_dev[1]_i_70_n_0 ,\right_dev[1]_i_71_n_0 ,\right_dev[1]_i_72_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_51 
       (.CI(1'b0),
        .CO({\right_dev_reg[1]_i_51_n_0 ,\right_dev_reg[1]_i_51_n_1 ,\right_dev_reg[1]_i_51_n_2 ,\right_dev_reg[1]_i_51_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[1]_i_73_n_0 ,\right_dev[1]_i_74_n_0 ,\right_dev[1]_i_75_n_0 ,1'b0}),
        .O(\NLW_right_dev_reg[1]_i_51_O_UNCONNECTED [3:0]),
        .S({\right_dev[1]_i_76_n_0 ,\right_dev[1]_i_77_n_0 ,\right_dev[1]_i_78_n_0 ,\right_dev[1]_i_79_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_60 
       (.CI(\right_dev_reg[1]_i_80_n_0 ),
        .CO({\NLW_right_dev_reg[1]_i_60_CO_UNCONNECTED [3],\right_dev_reg[1]_i_60_n_1 ,\NLW_right_dev_reg[1]_i_60_CO_UNCONNECTED [1],\right_dev_reg[1]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_right_dev_reg[1]_i_60_O_UNCONNECTED [3:2],\right_dev_reg[1]_i_60_n_6 ,\right_dev_reg[1]_i_60_n_7 }),
        .S({1'b0,1'b1,\right_dev_reg[4]_i_3_n_5 ,\right_dev_reg[4]_i_3_n_6 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_68 
       (.CI(\right_dev_reg[1]_i_81_n_0 ),
        .CO({\right_dev_reg[1]_i_68_n_0 ,\right_dev_reg[1]_i_68_n_1 ,\right_dev_reg[1]_i_68_n_2 ,\right_dev_reg[1]_i_68_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[4] ,\right_sum_reg_n_0_[3] ,\right_sum_reg_n_0_[2] ,\right_sum_reg_n_0_[1] }),
        .O({\right_dev_reg[1]_i_68_n_4 ,\right_dev_reg[1]_i_68_n_5 ,\right_dev_reg[1]_i_68_n_6 ,\right_dev_reg[1]_i_68_n_7 }),
        .S({\right_dev[1]_i_82_n_0 ,\right_dev[1]_i_83_n_0 ,\right_dev[1]_i_84_n_0 ,\right_dev[1]_i_85_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_80 
       (.CI(1'b0),
        .CO({\right_dev_reg[1]_i_80_n_0 ,\right_dev_reg[1]_i_80_n_1 ,\right_dev_reg[1]_i_80_n_2 ,\right_dev_reg[1]_i_80_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev_reg[4]_i_3_n_5 ,\right_dev_reg[4]_i_3_n_6 ,\right_dev_reg[4]_i_3_n_7 ,1'b0}),
        .O({\right_dev_reg[1]_i_80_n_4 ,\right_dev_reg[1]_i_80_n_5 ,\right_dev_reg[1]_i_80_n_6 ,\right_dev_reg[1]_i_80_n_7 }),
        .S({\right_dev[1]_i_86_n_0 ,\right_dev[1]_i_87_n_0 ,\right_dev[1]_i_88_n_0 ,\right_dev_reg[1]_i_2_n_4 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[1]_i_81 
       (.CI(1'b0),
        .CO({\right_dev_reg[1]_i_81_n_0 ,\right_dev_reg[1]_i_81_n_1 ,\right_dev_reg[1]_i_81_n_2 ,\right_dev_reg[1]_i_81_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[0] ,1'b0,1'b0,1'b1}),
        .O({\right_dev_reg[1]_i_81_n_4 ,\NLW_right_dev_reg[1]_i_81_O_UNCONNECTED [2:0]}),
        .S({\right_dev[1]_i_89_n_0 ,\right_dev[1]_i_90_n_0 ,\right_dev[1]_i_91_n_0 ,\right_sum_reg_n_0_[0] }));
  FDCE \right_dev_reg[2] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[2]),
        .Q(right_dev[2]));
  FDCE \right_dev_reg[3] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[3]),
        .Q(right_dev[3]));
  FDCE \right_dev_reg[4] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_dev[4]_i_1_n_0 ),
        .Q(right_dev[4]));
  CARRY4 \right_dev_reg[4]_i_10 
       (.CI(\right_dev_reg[4]_i_9_n_0 ),
        .CO({\NLW_right_dev_reg[4]_i_10_CO_UNCONNECTED [3:1],\right_dev_reg[4]_i_10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_right_dev_reg[4]_i_10_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[4]_i_3 
       (.CI(\right_dev_reg[1]_i_2_n_0 ),
        .CO({\NLW_right_dev_reg[4]_i_3_CO_UNCONNECTED [3:2],\right_dev_reg[4]_i_3_n_2 ,\right_dev_reg[4]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\right_dev[4]_i_4_n_0 ,\right_dev[4]_i_5_n_0 }),
        .O({\NLW_right_dev_reg[4]_i_3_O_UNCONNECTED [3],\right_dev_reg[4]_i_3_n_5 ,\right_dev_reg[4]_i_3_n_6 ,\right_dev_reg[4]_i_3_n_7 }),
        .S({1'b0,\right_dev[4]_i_6_n_0 ,\right_dev[4]_i_7_n_0 ,\right_dev[4]_i_8_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[4]_i_9 
       (.CI(\right_dev_reg[1]_i_29_n_0 ),
        .CO({\right_dev_reg[4]_i_9_n_0 ,\right_dev_reg[4]_i_9_n_1 ,\right_dev_reg[4]_i_9_n_2 ,\right_dev_reg[4]_i_9_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[16] ,\right_sum_reg_n_0_[15] ,\right_sum_reg_n_0_[14] ,\right_sum_reg_n_0_[13] }),
        .O({\right_dev_reg[4]_i_9_n_4 ,\right_dev_reg[4]_i_9_n_5 ,\right_dev_reg[4]_i_9_n_6 ,\right_dev_reg[4]_i_9_n_7 }),
        .S({\right_dev[4]_i_11_n_0 ,\right_dev[4]_i_12_n_0 ,\right_dev[4]_i_13_n_0 ,\right_dev[4]_i_14_n_0 }));
  FDCE \right_dev_reg[5] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[5]),
        .Q(right_dev[5]));
  FDCE \right_dev_reg[6] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[6]),
        .Q(right_dev[6]));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_13 
       (.CI(\right_dev_reg[6]_i_32_n_0 ),
        .CO({\right_dev_reg[6]_i_13_n_0 ,\right_dev_reg[6]_i_13_n_1 ,\right_dev_reg[6]_i_13_n_2 ,\right_dev_reg[6]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[6]_i_33_n_0 ,1'b0,\right_dev[6]_i_34_n_0 ,\right_dev[6]_i_35_n_0 }),
        .O(\NLW_right_dev_reg[6]_i_13_O_UNCONNECTED [3:0]),
        .S({\right_dev[6]_i_36_n_0 ,\right_dev[6]_i_37_n_0 ,\right_dev[6]_i_38_n_0 ,\right_dev[6]_i_39_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_2 
       (.CI(\right_dev_reg[6]_i_4_n_0 ),
        .CO({\right_dev_reg[6]_i_2_n_0 ,\right_dev_reg[6]_i_2_n_1 ,\right_dev_reg[6]_i_2_n_2 ,\right_dev_reg[6]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[6]_i_5_n_0 ,\right_dev[6]_i_6_n_0 ,\right_dev[6]_i_7_n_0 ,\right_dev[6]_i_8_n_0 }),
        .O({\right_dev_reg[6]_i_2_n_4 ,\NLW_right_dev_reg[6]_i_2_O_UNCONNECTED [2:0]}),
        .S({\right_dev[6]_i_9_n_0 ,\right_dev[6]_i_10_n_0 ,\right_dev[6]_i_11_n_0 ,\right_dev[6]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_22 
       (.CI(\right_dev_reg[6]_i_40_n_0 ),
        .CO({\right_dev_reg[6]_i_22_n_0 ,\right_dev_reg[6]_i_22_n_1 ,\right_dev_reg[6]_i_22_n_2 ,\right_dev_reg[6]_i_22_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[6]_i_41_n_0 ,\right_dev[6]_i_42_n_0 ,\right_dev[6]_i_43_n_0 ,\right_dev[6]_i_44_n_0 }),
        .O(\NLW_right_dev_reg[6]_i_22_O_UNCONNECTED [3:0]),
        .S({\right_dev[6]_i_45_n_0 ,\right_dev[6]_i_46_n_0 ,\right_dev[6]_i_47_n_0 ,\right_dev[6]_i_48_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_3 
       (.CI(\right_dev_reg[6]_i_13_n_0 ),
        .CO({\right_dev_reg[6]_i_3_n_0 ,\right_dev_reg[6]_i_3_n_1 ,\right_dev_reg[6]_i_3_n_2 ,\right_dev_reg[6]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[6]_i_14_n_0 ,\right_dev[6]_i_15_n_0 ,\right_dev[6]_i_16_n_0 ,\right_dev[6]_i_17_n_0 }),
        .O(\NLW_right_dev_reg[6]_i_3_O_UNCONNECTED [3:0]),
        .S({\right_dev[6]_i_18_n_0 ,\right_dev[6]_i_19_n_0 ,\right_dev[6]_i_20_n_0 ,\right_dev[6]_i_21_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_31 
       (.CI(\right_dev_reg[6]_i_49_n_0 ),
        .CO({\right_dev_reg[6]_i_31_n_0 ,\right_dev_reg[6]_i_31_n_1 ,\right_dev_reg[6]_i_31_n_2 ,\right_dev_reg[6]_i_31_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[29] ,\right_sum_reg_n_0_[28] ,\right_sum_reg_n_0_[27] ,\right_sum_reg_n_0_[26] }),
        .O({\right_dev_reg[6]_i_31_n_4 ,\right_dev_reg[6]_i_31_n_5 ,\right_dev_reg[6]_i_31_n_6 ,\right_dev_reg[6]_i_31_n_7 }),
        .S({\right_dev[6]_i_50_n_0 ,\right_dev[6]_i_51_n_0 ,\right_dev[6]_i_52_n_0 ,\right_dev[6]_i_53_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_32 
       (.CI(\right_dev_reg[6]_i_54_n_0 ),
        .CO({\right_dev_reg[6]_i_32_n_0 ,\right_dev_reg[6]_i_32_n_1 ,\right_dev_reg[6]_i_32_n_2 ,\right_dev_reg[6]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[6]_i_55_n_0 ,\right_dev[6]_i_56_n_0 ,\right_dev[6]_i_57_n_0 ,\right_dev[6]_i_58_n_0 }),
        .O(\NLW_right_dev_reg[6]_i_32_O_UNCONNECTED [3:0]),
        .S({\right_dev[6]_i_59_n_0 ,\right_dev[6]_i_60_n_0 ,\right_dev[6]_i_61_n_0 ,\right_dev[6]_i_62_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_4 
       (.CI(\right_dev_reg[6]_i_22_n_0 ),
        .CO({\right_dev_reg[6]_i_4_n_0 ,\right_dev_reg[6]_i_4_n_1 ,\right_dev_reg[6]_i_4_n_2 ,\right_dev_reg[6]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[6]_i_23_n_0 ,\right_dev[6]_i_24_n_0 ,\right_dev[6]_i_25_n_0 ,\right_dev[6]_i_26_n_0 }),
        .O(\NLW_right_dev_reg[6]_i_4_O_UNCONNECTED [3:0]),
        .S({\right_dev[6]_i_27_n_0 ,\right_dev[6]_i_28_n_0 ,\right_dev[6]_i_29_n_0 ,\right_dev[6]_i_30_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_40 
       (.CI(1'b0),
        .CO({\right_dev_reg[6]_i_40_n_0 ,\right_dev_reg[6]_i_40_n_1 ,\right_dev_reg[6]_i_40_n_2 ,\right_dev_reg[6]_i_40_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[6]_i_64_n_0 ,\right_dev[6]_i_65_n_0 ,\right_dev[6]_i_66_n_0 ,1'b0}),
        .O(\NLW_right_dev_reg[6]_i_40_O_UNCONNECTED [3:0]),
        .S({\right_dev[6]_i_67_n_0 ,\right_dev[6]_i_68_n_0 ,\right_dev[6]_i_69_n_0 ,\right_dev[6]_i_70_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_49 
       (.CI(\right_dev_reg[6]_i_71_n_0 ),
        .CO({\right_dev_reg[6]_i_49_n_0 ,\right_dev_reg[6]_i_49_n_1 ,\right_dev_reg[6]_i_49_n_2 ,\right_dev_reg[6]_i_49_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[25] ,\right_sum_reg_n_0_[24] ,\right_sum_reg_n_0_[23] ,\right_sum_reg_n_0_[22] }),
        .O({\right_dev_reg[6]_i_49_n_4 ,\right_dev_reg[6]_i_49_n_5 ,\right_dev_reg[6]_i_49_n_6 ,\right_dev_reg[6]_i_49_n_7 }),
        .S({\right_dev[6]_i_72_n_0 ,\right_dev[6]_i_73_n_0 ,\right_dev[6]_i_74_n_0 ,\right_dev[6]_i_75_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_54 
       (.CI(1'b0),
        .CO({\right_dev_reg[6]_i_54_n_0 ,\right_dev_reg[6]_i_54_n_1 ,\right_dev_reg[6]_i_54_n_2 ,\right_dev_reg[6]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev[6]_i_76_n_0 ,\right_dev[6]_i_77_n_0 ,\right_dev[6]_i_78_n_0 ,1'b0}),
        .O(\NLW_right_dev_reg[6]_i_54_O_UNCONNECTED [3:0]),
        .S({\right_dev[6]_i_79_n_0 ,\right_dev[6]_i_80_n_0 ,\right_dev[6]_i_81_n_0 ,\right_dev[6]_i_82_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_63 
       (.CI(\right_dev_reg[6]_i_83_n_0 ),
        .CO({\right_dev_reg[6]_i_63_n_0 ,\NLW_right_dev_reg[6]_i_63_CO_UNCONNECTED [2],\right_dev_reg[6]_i_63_n_2 ,\right_dev_reg[6]_i_63_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\right_dev_reg[10]_i_4_n_7 }),
        .O({\NLW_right_dev_reg[6]_i_63_O_UNCONNECTED [3],\right_dev_reg[6]_i_63_n_5 ,\right_dev_reg[6]_i_63_n_6 ,\right_dev_reg[6]_i_63_n_7 }),
        .S({1'b1,\right_dev_reg[10]_i_4_n_7 ,\right_dev_reg[10]_i_3_n_4 ,\right_dev[6]_i_84_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_71 
       (.CI(\right_dev_reg[6]_i_85_n_0 ),
        .CO({\right_dev_reg[6]_i_71_n_0 ,\right_dev_reg[6]_i_71_n_1 ,\right_dev_reg[6]_i_71_n_2 ,\right_dev_reg[6]_i_71_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[21] ,\right_sum_reg_n_0_[20] ,\right_sum_reg_n_0_[19] ,\right_sum_reg_n_0_[18] }),
        .O({\right_dev_reg[6]_i_71_n_4 ,\right_dev_reg[6]_i_71_n_5 ,\right_dev_reg[6]_i_71_n_6 ,\right_dev_reg[6]_i_71_n_7 }),
        .S({\right_dev[6]_i_86_n_0 ,\right_dev[6]_i_87_n_0 ,\right_dev[6]_i_88_n_0 ,\right_dev[6]_i_89_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_83 
       (.CI(1'b0),
        .CO({\right_dev_reg[6]_i_83_n_0 ,\right_dev_reg[6]_i_83_n_1 ,\right_dev_reg[6]_i_83_n_2 ,\right_dev_reg[6]_i_83_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_dev_reg[10]_i_3_n_4 ,\right_dev_reg[10]_i_3_n_5 ,\right_dev_reg[10]_i_3_n_6 ,1'b0}),
        .O({\right_dev_reg[6]_i_83_n_4 ,\right_dev_reg[6]_i_83_n_5 ,\right_dev_reg[6]_i_83_n_6 ,\right_dev_reg[6]_i_83_n_7 }),
        .S({\right_dev[6]_i_90_n_0 ,\right_dev[6]_i_91_n_0 ,\right_dev[6]_i_92_n_0 ,\right_dev_reg[10]_i_3_n_7 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_dev_reg[6]_i_85 
       (.CI(1'b0),
        .CO({\right_dev_reg[6]_i_85_n_0 ,\right_dev_reg[6]_i_85_n_1 ,\right_dev_reg[6]_i_85_n_2 ,\right_dev_reg[6]_i_85_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[17] ,1'b0,1'b0,1'b1}),
        .O({\right_dev_reg[6]_i_85_n_4 ,\NLW_right_dev_reg[6]_i_85_O_UNCONNECTED [2:0]}),
        .S({\right_dev[6]_i_93_n_0 ,\right_dev[6]_i_94_n_0 ,\right_dev[6]_i_95_n_0 ,\right_sum_reg_n_0_[17] }));
  FDCE \right_dev_reg[7] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[7]),
        .Q(right_dev[7]));
  FDCE \right_dev_reg[8] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[8]),
        .Q(right_dev[8]));
  FDCE \right_dev_reg[9] 
       (.C(pclk),
        .CE(\right_dev[15]_i_1_n_0 ),
        .CLR(rst_n),
        .D(right_dev0[9]),
        .Q(right_dev[9]));
  (* CHECK_LICENSE_TYPE = "rbg_ram,blk_mem_gen_v8_4_4,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
  hdmi_light_strip_output_0_4_rbg_ram__3 right_region
       (.addra({right_region_i_1_n_0,right_region_i_2_n_0,right_region_i_3_n_0,right_region_i_4_n_0,right_region_i_5_n_0,right_region_i_6_n_0,right_region_i_7_n_0,right_region_i_8_n_0,right_region_i_9_n_0,right_region_i_10_n_0,right_region_i_11_n_0,right_region_i_12_n_0}),
        .clka(pclk),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,right_data_reg}),
        .douta({NLW_right_region_douta_UNCONNECTED[31:16],right_data}),
        .wea(right_wr_en));
  LUT4 #(
    .INIT(16'hE200)) 
    right_region_i_1
       (.I0(\right_addr_rd_reg_n_0_[11] ),
        .I1(frame_valid),
        .I2(right_addr_wr_reg[11]),
        .I3(reset),
        .O(right_region_i_1_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    right_region_i_10
       (.I0(\right_addr_rd_reg_n_0_[2] ),
        .I1(frame_valid),
        .I2(right_addr_wr_reg[2]),
        .I3(reset),
        .O(right_region_i_10_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    right_region_i_11
       (.I0(\right_addr_rd_reg_n_0_[1] ),
        .I1(frame_valid),
        .I2(right_addr_wr_reg[1]),
        .I3(reset),
        .O(right_region_i_11_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    right_region_i_12
       (.I0(\right_addr_rd_reg_n_0_[0] ),
        .I1(frame_valid),
        .I2(right_addr_wr_reg[0]),
        .I3(reset),
        .O(right_region_i_12_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    right_region_i_2
       (.I0(\right_addr_rd_reg_n_0_[10] ),
        .I1(frame_valid),
        .I2(right_addr_wr_reg[10]),
        .I3(reset),
        .O(right_region_i_2_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    right_region_i_3
       (.I0(\right_addr_rd_reg_n_0_[9] ),
        .I1(frame_valid),
        .I2(right_addr_wr_reg[9]),
        .I3(reset),
        .O(right_region_i_3_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    right_region_i_4
       (.I0(\right_addr_rd_reg_n_0_[8] ),
        .I1(frame_valid),
        .I2(right_addr_wr_reg[8]),
        .I3(reset),
        .O(right_region_i_4_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    right_region_i_5
       (.I0(\right_addr_rd_reg_n_0_[7] ),
        .I1(frame_valid),
        .I2(right_addr_wr_reg[7]),
        .I3(reset),
        .O(right_region_i_5_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    right_region_i_6
       (.I0(\right_addr_rd_reg_n_0_[6] ),
        .I1(frame_valid),
        .I2(right_addr_wr_reg[6]),
        .I3(reset),
        .O(right_region_i_6_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    right_region_i_7
       (.I0(\right_addr_rd_reg_n_0_[5] ),
        .I1(frame_valid),
        .I2(right_addr_wr_reg[5]),
        .I3(reset),
        .O(right_region_i_7_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    right_region_i_8
       (.I0(\right_addr_rd_reg_n_0_[4] ),
        .I1(frame_valid),
        .I2(right_addr_wr_reg[4]),
        .I3(reset),
        .O(right_region_i_8_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    right_region_i_9
       (.I0(\right_addr_rd_reg_n_0_[3] ),
        .I1(frame_valid),
        .I2(right_addr_wr_reg[3]),
        .I3(reset),
        .O(right_region_i_9_n_0));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[0]_i_1 
       (.I0(\right_sum_reg[3]_i_2_n_7 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[10]_i_1 
       (.I0(\right_sum_reg[11]_i_2_n_5 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[11]_i_1 
       (.I0(\right_sum_reg[11]_i_2_n_4 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[12]_i_1 
       (.I0(\right_sum_reg[15]_i_2_n_7 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[13]_i_1 
       (.I0(\right_sum_reg[15]_i_2_n_6 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[14]_i_1 
       (.I0(\right_sum_reg[15]_i_2_n_5 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[15]_i_1 
       (.I0(\right_sum_reg[15]_i_2_n_4 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[16]_i_1 
       (.I0(\right_sum_reg[16]_i_2_n_7 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[17]_i_1 
       (.I0(\right_sum_reg[20]_i_2_n_7 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[18]_i_1 
       (.I0(\right_sum_reg[20]_i_2_n_6 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[19]_i_1 
       (.I0(\right_sum_reg[20]_i_2_n_5 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[1]_i_1 
       (.I0(\right_sum_reg[3]_i_2_n_6 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[20]_i_1 
       (.I0(\right_sum_reg[20]_i_2_n_4 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[20]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[20]_i_3 
       (.I0(\right_sum_reg_n_0_[20] ),
        .I1(data888[13]),
        .O(\right_sum[20]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[20]_i_4 
       (.I0(\right_sum_reg_n_0_[19] ),
        .I1(data888[12]),
        .O(\right_sum[20]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[20]_i_5 
       (.I0(\right_sum_reg_n_0_[18] ),
        .I1(data888[11]),
        .O(\right_sum[20]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[20]_i_6 
       (.I0(\right_sum_reg_n_0_[17] ),
        .I1(data888[10]),
        .O(\right_sum[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[21]_i_1 
       (.I0(\right_sum_reg[24]_i_2_n_7 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[22]_i_1 
       (.I0(\right_sum_reg[24]_i_2_n_6 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[23]_i_1 
       (.I0(\right_sum_reg[24]_i_2_n_5 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[24]_i_1 
       (.I0(\right_sum_reg[24]_i_2_n_4 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[24]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[24]_i_3 
       (.I0(\right_sum_reg_n_0_[22] ),
        .I1(data888[15]),
        .O(\right_sum[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[24]_i_4 
       (.I0(\right_sum_reg_n_0_[21] ),
        .I1(data888[14]),
        .O(\right_sum[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[25]_i_1 
       (.I0(\right_sum_reg[28]_i_2_n_7 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[25]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[26]_i_1 
       (.I0(\right_sum_reg[28]_i_2_n_6 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[26]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[27]_i_1 
       (.I0(\right_sum_reg[28]_i_2_n_5 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[27]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[28]_i_1 
       (.I0(\right_sum_reg[28]_i_2_n_4 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[29]_i_1 
       (.I0(\right_sum_reg[32]_i_2_n_7 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[29]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[2]_i_1 
       (.I0(\right_sum_reg[3]_i_2_n_5 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[30]_i_1 
       (.I0(\right_sum_reg[32]_i_2_n_6 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[30]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[31]_i_1 
       (.I0(\right_sum_reg[32]_i_2_n_5 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[32]_i_1 
       (.I0(\right_sum_reg[32]_i_2_n_4 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[32]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[33]_i_1 
       (.I0(\right_sum_reg[34]_i_2_n_7 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[33]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[34]_i_1 
       (.I0(\right_sum_reg[34]_i_2_n_6 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[34]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[35]_i_1 
       (.I0(right_sum0[0]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[35]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[36]_i_1 
       (.I0(right_sum0[1]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[36]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[37]_i_1 
       (.I0(right_sum0[2]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[37]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[38]_i_1 
       (.I0(right_sum0[3]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[38]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[38]_i_3 
       (.I0(\right_sum_reg_n_0_[38] ),
        .I1(data888[22]),
        .O(\right_sum[38]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[38]_i_4 
       (.I0(\right_sum_reg_n_0_[37] ),
        .I1(data888[21]),
        .O(\right_sum[38]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[38]_i_5 
       (.I0(\right_sum_reg_n_0_[36] ),
        .I1(data888[20]),
        .O(\right_sum[38]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[38]_i_6 
       (.I0(\right_sum_reg_n_0_[35] ),
        .I1(data888[19]),
        .O(\right_sum[38]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[39]_i_1 
       (.I0(right_sum0[4]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[39]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[3]_i_1 
       (.I0(\right_sum_reg[3]_i_2_n_4 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[3]_i_3 
       (.I0(\right_sum_reg_n_0_[3] ),
        .I1(data888[6]),
        .O(\right_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[3]_i_4 
       (.I0(\right_sum_reg_n_0_[2] ),
        .I1(data888[5]),
        .O(\right_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[3]_i_5 
       (.I0(\right_sum_reg_n_0_[1] ),
        .I1(data888[4]),
        .O(\right_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[3]_i_6 
       (.I0(\right_sum_reg_n_0_[0] ),
        .I1(data888[3]),
        .O(\right_sum[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[40]_i_1 
       (.I0(right_sum0[5]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[40]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[41]_i_1 
       (.I0(right_sum0[6]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[41]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[42]_i_1 
       (.I0(right_sum0[7]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[42]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[42]_i_3 
       (.I0(\right_sum_reg_n_0_[39] ),
        .I1(data888[23]),
        .O(\right_sum[42]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[43]_i_1 
       (.I0(right_sum0[8]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[43]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[44]_i_1 
       (.I0(right_sum0[9]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[44]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[45]_i_1 
       (.I0(right_sum0[10]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[45]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[46]_i_1 
       (.I0(right_sum0[11]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[46]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[47]_i_1 
       (.I0(right_sum0[12]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[47]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[48]_i_1 
       (.I0(right_sum0[13]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[48]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[49]_i_1 
       (.I0(right_sum0[14]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[49]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[4]_i_1 
       (.I0(\right_sum_reg[7]_i_2_n_7 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[50]_i_1 
       (.I0(right_sum0[15]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[50]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15151555FFFFFFFF)) 
    \right_sum[51]_i_1 
       (.I0(\right_sum[51]_i_3_n_0 ),
        .I1(pixel_cnt_reg[6]),
        .I2(pixel_cnt_reg[5]),
        .I3(\right_sum[51]_i_4_n_0 ),
        .I4(pixel_cnt_reg[2]),
        .I5(frame_valid_reg_rep_n_0),
        .O(\right_sum[51]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[51]_i_2 
       (.I0(right_sum0[16]),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[51]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \right_sum[51]_i_3 
       (.I0(pixel_cnt_reg[8]),
        .I1(pixel_cnt_reg[7]),
        .I2(pixel_cnt_reg[9]),
        .I3(de),
        .I4(pixel_cnt_reg[11]),
        .I5(pixel_cnt_reg[10]),
        .O(\right_sum[51]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \right_sum[51]_i_4 
       (.I0(pixel_cnt_reg[4]),
        .I1(pixel_cnt_reg[3]),
        .O(\right_sum[51]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hFB)) 
    \right_sum[51]_i_6 
       (.I0(right_wr_en_i_2_n_0),
        .I1(pixel_cnt_reg[1]),
        .I2(pixel_cnt_reg[2]),
        .O(\right_sum[51]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[5]_i_1 
       (.I0(\right_sum_reg[7]_i_2_n_6 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[6]_i_1 
       (.I0(\right_sum_reg[7]_i_2_n_5 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[7]_i_1 
       (.I0(\right_sum_reg[7]_i_2_n_4 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \right_sum[7]_i_3 
       (.I0(\right_sum_reg_n_0_[4] ),
        .I1(data888[7]),
        .O(\right_sum[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[8]_i_1 
       (.I0(\right_sum_reg[11]_i_2_n_7 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8888888888088888)) 
    \right_sum[9]_i_1 
       (.I0(\right_sum_reg[11]_i_2_n_6 ),
        .I1(frame_valid_reg_rep_n_0),
        .I2(left_wr_en_i_3_n_0),
        .I3(left_wr_en_i_4_n_0),
        .I4(pixel_cnt_reg[0]),
        .I5(\right_sum[51]_i_6_n_0 ),
        .O(\right_sum[9]_i_1_n_0 ));
  FDCE \right_sum_reg[0] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[0]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[0] ));
  FDCE \right_sum_reg[10] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[10]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[10] ));
  FDCE \right_sum_reg[11] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[11]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[11]_i_2 
       (.CI(\right_sum_reg[7]_i_2_n_0 ),
        .CO({\right_sum_reg[11]_i_2_n_0 ,\right_sum_reg[11]_i_2_n_1 ,\right_sum_reg[11]_i_2_n_2 ,\right_sum_reg[11]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\right_sum_reg[11]_i_2_n_4 ,\right_sum_reg[11]_i_2_n_5 ,\right_sum_reg[11]_i_2_n_6 ,\right_sum_reg[11]_i_2_n_7 }),
        .S({\right_sum_reg_n_0_[11] ,\right_sum_reg_n_0_[10] ,\right_sum_reg_n_0_[9] ,\right_sum_reg_n_0_[8] }));
  FDCE \right_sum_reg[12] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[12]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[12] ));
  FDCE \right_sum_reg[13] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[13]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[13] ));
  FDCE \right_sum_reg[14] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[14]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[14] ));
  FDCE \right_sum_reg[15] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[15]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[15] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[15]_i_2 
       (.CI(\right_sum_reg[11]_i_2_n_0 ),
        .CO({\right_sum_reg[15]_i_2_n_0 ,\right_sum_reg[15]_i_2_n_1 ,\right_sum_reg[15]_i_2_n_2 ,\right_sum_reg[15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\right_sum_reg[15]_i_2_n_4 ,\right_sum_reg[15]_i_2_n_5 ,\right_sum_reg[15]_i_2_n_6 ,\right_sum_reg[15]_i_2_n_7 }),
        .S({\right_sum_reg_n_0_[15] ,\right_sum_reg_n_0_[14] ,\right_sum_reg_n_0_[13] ,\right_sum_reg_n_0_[12] }));
  FDCE \right_sum_reg[16] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[16]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[16] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[16]_i_2 
       (.CI(\right_sum_reg[15]_i_2_n_0 ),
        .CO(\NLW_right_sum_reg[16]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_right_sum_reg[16]_i_2_O_UNCONNECTED [3:1],\right_sum_reg[16]_i_2_n_7 }),
        .S({1'b0,1'b0,1'b0,\right_sum_reg_n_0_[16] }));
  FDCE \right_sum_reg[17] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[17]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[17] ));
  FDCE \right_sum_reg[18] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[18]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[18] ));
  FDCE \right_sum_reg[19] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[19]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[19] ));
  FDCE \right_sum_reg[1] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[1]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[1] ));
  FDCE \right_sum_reg[20] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[20]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[20] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[20]_i_2 
       (.CI(1'b0),
        .CO({\right_sum_reg[20]_i_2_n_0 ,\right_sum_reg[20]_i_2_n_1 ,\right_sum_reg[20]_i_2_n_2 ,\right_sum_reg[20]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[20] ,\right_sum_reg_n_0_[19] ,\right_sum_reg_n_0_[18] ,\right_sum_reg_n_0_[17] }),
        .O({\right_sum_reg[20]_i_2_n_4 ,\right_sum_reg[20]_i_2_n_5 ,\right_sum_reg[20]_i_2_n_6 ,\right_sum_reg[20]_i_2_n_7 }),
        .S({\right_sum[20]_i_3_n_0 ,\right_sum[20]_i_4_n_0 ,\right_sum[20]_i_5_n_0 ,\right_sum[20]_i_6_n_0 }));
  FDCE \right_sum_reg[21] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[21]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[21] ));
  FDCE \right_sum_reg[22] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[22]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[22] ));
  FDCE \right_sum_reg[23] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[23]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[23] ));
  FDCE \right_sum_reg[24] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[24]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[24] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[24]_i_2 
       (.CI(\right_sum_reg[20]_i_2_n_0 ),
        .CO({\right_sum_reg[24]_i_2_n_0 ,\right_sum_reg[24]_i_2_n_1 ,\right_sum_reg[24]_i_2_n_2 ,\right_sum_reg[24]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\right_sum_reg_n_0_[22] ,\right_sum_reg_n_0_[21] }),
        .O({\right_sum_reg[24]_i_2_n_4 ,\right_sum_reg[24]_i_2_n_5 ,\right_sum_reg[24]_i_2_n_6 ,\right_sum_reg[24]_i_2_n_7 }),
        .S({\right_sum_reg_n_0_[24] ,\right_sum_reg_n_0_[23] ,\right_sum[24]_i_3_n_0 ,\right_sum[24]_i_4_n_0 }));
  FDCE \right_sum_reg[25] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[25]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[25] ));
  FDCE \right_sum_reg[26] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[26]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[26] ));
  FDCE \right_sum_reg[27] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[27]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[27] ));
  FDCE \right_sum_reg[28] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[28]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[28] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[28]_i_2 
       (.CI(\right_sum_reg[24]_i_2_n_0 ),
        .CO({\right_sum_reg[28]_i_2_n_0 ,\right_sum_reg[28]_i_2_n_1 ,\right_sum_reg[28]_i_2_n_2 ,\right_sum_reg[28]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\right_sum_reg[28]_i_2_n_4 ,\right_sum_reg[28]_i_2_n_5 ,\right_sum_reg[28]_i_2_n_6 ,\right_sum_reg[28]_i_2_n_7 }),
        .S({\right_sum_reg_n_0_[28] ,\right_sum_reg_n_0_[27] ,\right_sum_reg_n_0_[26] ,\right_sum_reg_n_0_[25] }));
  FDCE \right_sum_reg[29] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[29]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[29] ));
  FDCE \right_sum_reg[2] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[2]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[2] ));
  FDCE \right_sum_reg[30] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[30]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[30] ));
  FDCE \right_sum_reg[31] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[31]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[31] ));
  FDCE \right_sum_reg[32] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[32]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[32] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[32]_i_2 
       (.CI(\right_sum_reg[28]_i_2_n_0 ),
        .CO({\right_sum_reg[32]_i_2_n_0 ,\right_sum_reg[32]_i_2_n_1 ,\right_sum_reg[32]_i_2_n_2 ,\right_sum_reg[32]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\right_sum_reg[32]_i_2_n_4 ,\right_sum_reg[32]_i_2_n_5 ,\right_sum_reg[32]_i_2_n_6 ,\right_sum_reg[32]_i_2_n_7 }),
        .S({\right_sum_reg_n_0_[32] ,\right_sum_reg_n_0_[31] ,\right_sum_reg_n_0_[30] ,\right_sum_reg_n_0_[29] }));
  FDCE \right_sum_reg[33] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[33]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[33] ));
  FDCE \right_sum_reg[34] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[34]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[34] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[34]_i_2 
       (.CI(\right_sum_reg[32]_i_2_n_0 ),
        .CO({\NLW_right_sum_reg[34]_i_2_CO_UNCONNECTED [3:1],\right_sum_reg[34]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_right_sum_reg[34]_i_2_O_UNCONNECTED [3:2],\right_sum_reg[34]_i_2_n_6 ,\right_sum_reg[34]_i_2_n_7 }),
        .S({1'b0,1'b0,\right_sum_reg_n_0_[34] ,\right_sum_reg_n_0_[33] }));
  FDCE \right_sum_reg[35] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[35]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[35] ));
  FDCE \right_sum_reg[36] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[36]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[36] ));
  FDCE \right_sum_reg[37] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[37]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[37] ));
  FDCE \right_sum_reg[38] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[38]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[38] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[38]_i_2 
       (.CI(1'b0),
        .CO({\right_sum_reg[38]_i_2_n_0 ,\right_sum_reg[38]_i_2_n_1 ,\right_sum_reg[38]_i_2_n_2 ,\right_sum_reg[38]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[38] ,\right_sum_reg_n_0_[37] ,\right_sum_reg_n_0_[36] ,\right_sum_reg_n_0_[35] }),
        .O(right_sum0[3:0]),
        .S({\right_sum[38]_i_3_n_0 ,\right_sum[38]_i_4_n_0 ,\right_sum[38]_i_5_n_0 ,\right_sum[38]_i_6_n_0 }));
  FDCE \right_sum_reg[39] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[39]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[39] ));
  FDCE \right_sum_reg[3] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[3]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[3] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\right_sum_reg[3]_i_2_n_0 ,\right_sum_reg[3]_i_2_n_1 ,\right_sum_reg[3]_i_2_n_2 ,\right_sum_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({\right_sum_reg_n_0_[3] ,\right_sum_reg_n_0_[2] ,\right_sum_reg_n_0_[1] ,\right_sum_reg_n_0_[0] }),
        .O({\right_sum_reg[3]_i_2_n_4 ,\right_sum_reg[3]_i_2_n_5 ,\right_sum_reg[3]_i_2_n_6 ,\right_sum_reg[3]_i_2_n_7 }),
        .S({\right_sum[3]_i_3_n_0 ,\right_sum[3]_i_4_n_0 ,\right_sum[3]_i_5_n_0 ,\right_sum[3]_i_6_n_0 }));
  FDCE \right_sum_reg[40] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[40]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[40] ));
  FDCE \right_sum_reg[41] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[41]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[41] ));
  FDCE \right_sum_reg[42] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[42]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[42] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[42]_i_2 
       (.CI(\right_sum_reg[38]_i_2_n_0 ),
        .CO({\right_sum_reg[42]_i_2_n_0 ,\right_sum_reg[42]_i_2_n_1 ,\right_sum_reg[42]_i_2_n_2 ,\right_sum_reg[42]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\right_sum_reg_n_0_[39] }),
        .O(right_sum0[7:4]),
        .S({\right_sum_reg_n_0_[42] ,\right_sum_reg_n_0_[41] ,\right_sum_reg_n_0_[40] ,\right_sum[42]_i_3_n_0 }));
  FDCE \right_sum_reg[43] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[43]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[43] ));
  FDCE \right_sum_reg[44] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[44]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[44] ));
  FDCE \right_sum_reg[45] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[45]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[45] ));
  FDCE \right_sum_reg[46] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[46]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[46] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[46]_i_2 
       (.CI(\right_sum_reg[42]_i_2_n_0 ),
        .CO({\right_sum_reg[46]_i_2_n_0 ,\right_sum_reg[46]_i_2_n_1 ,\right_sum_reg[46]_i_2_n_2 ,\right_sum_reg[46]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(right_sum0[11:8]),
        .S({\right_sum_reg_n_0_[46] ,\right_sum_reg_n_0_[45] ,\right_sum_reg_n_0_[44] ,\right_sum_reg_n_0_[43] }));
  FDCE \right_sum_reg[47] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[47]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[47] ));
  FDCE \right_sum_reg[48] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[48]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[48] ));
  FDCE \right_sum_reg[49] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[49]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[49] ));
  FDCE \right_sum_reg[4] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[4]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[4] ));
  FDCE \right_sum_reg[50] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[50]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[50] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[50]_i_2 
       (.CI(\right_sum_reg[46]_i_2_n_0 ),
        .CO({\right_sum_reg[50]_i_2_n_0 ,\right_sum_reg[50]_i_2_n_1 ,\right_sum_reg[50]_i_2_n_2 ,\right_sum_reg[50]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(right_sum0[15:12]),
        .S({\right_sum_reg_n_0_[50] ,\right_sum_reg_n_0_[49] ,\right_sum_reg_n_0_[48] ,\right_sum_reg_n_0_[47] }));
  FDCE \right_sum_reg[51] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[51]_i_2_n_0 ),
        .Q(\right_sum_reg_n_0_[51] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[51]_i_5 
       (.CI(\right_sum_reg[50]_i_2_n_0 ),
        .CO(\NLW_right_sum_reg[51]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_right_sum_reg[51]_i_5_O_UNCONNECTED [3:1],right_sum0[16]}),
        .S({1'b0,1'b0,1'b0,\right_sum_reg_n_0_[51] }));
  FDCE \right_sum_reg[5] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[5]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[5] ));
  FDCE \right_sum_reg[6] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[6]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[6] ));
  FDCE \right_sum_reg[7] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[7]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[7] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \right_sum_reg[7]_i_2 
       (.CI(\right_sum_reg[3]_i_2_n_0 ),
        .CO({\right_sum_reg[7]_i_2_n_0 ,\right_sum_reg[7]_i_2_n_1 ,\right_sum_reg[7]_i_2_n_2 ,\right_sum_reg[7]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\right_sum_reg_n_0_[4] }),
        .O({\right_sum_reg[7]_i_2_n_4 ,\right_sum_reg[7]_i_2_n_5 ,\right_sum_reg[7]_i_2_n_6 ,\right_sum_reg[7]_i_2_n_7 }),
        .S({\right_sum_reg_n_0_[7] ,\right_sum_reg_n_0_[6] ,\right_sum_reg_n_0_[5] ,\right_sum[7]_i_3_n_0 }));
  FDCE \right_sum_reg[8] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[8]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[8] ));
  FDCE \right_sum_reg[9] 
       (.C(pclk),
        .CE(\right_sum[51]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\right_sum[9]_i_1_n_0 ),
        .Q(\right_sum_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    right_wr_en_i_1
       (.I0(frame_valid),
        .I1(left_wr_en_i_3_n_0),
        .I2(left_wr_en_i_4_n_0),
        .I3(right_wr_en_i_2_n_0),
        .I4(right_wr_en_i_3_n_0),
        .I5(pixel_cnt_reg[2]),
        .O(right_wr_en0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    right_wr_en_i_2
       (.I0(pixel_cnt_reg[8]),
        .I1(pixel_cnt_reg[7]),
        .I2(pixel_cnt_reg[9]),
        .I3(pixel_cnt_reg[4]),
        .I4(pixel_cnt_reg[3]),
        .I5(right_wr_en_i_4_n_0),
        .O(right_wr_en_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h1)) 
    right_wr_en_i_3
       (.I0(pixel_cnt_reg[1]),
        .I1(pixel_cnt_reg[0]),
        .O(right_wr_en_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    right_wr_en_i_4
       (.I0(pixel_cnt_reg[6]),
        .I1(pixel_cnt_reg[5]),
        .I2(pixel_cnt_reg[10]),
        .I3(pixel_cnt_reg[11]),
        .O(right_wr_en_i_4_n_0));
  FDCE right_wr_en_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(right_wr_en0),
        .Q(right_wr_en));
  LUT5 #(
    .INIT(32'h40455555)) 
    \top_addr_rd[0]_i_1 
       (.I0(cur_state[2]),
        .I1(\led_counter_reg_n_0_[0] ),
        .I2(\led_counter[7]_i_3_n_0 ),
        .I3(\top_addr_rd_reg_n_0_[0] ),
        .I4(cur_state[0]),
        .O(\top_addr_rd[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \top_addr_rd[10]_i_1 
       (.I0(data1[10]),
        .I1(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\top_addr_rd[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h4500)) 
    \top_addr_rd[11]_i_1 
       (.I0(cur_state[2]),
        .I1(\h_pixel_counter[7]_i_3_n_0 ),
        .I2(cur_state[0]),
        .I3(cur_state[1]),
        .O(top_addr_rd));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \top_addr_rd[11]_i_2 
       (.I0(data1[11]),
        .I1(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\top_addr_rd[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h45405555)) 
    \top_addr_rd[1]_i_1 
       (.I0(cur_state[2]),
        .I1(\led_counter_reg_n_0_[1] ),
        .I2(\led_counter[7]_i_3_n_0 ),
        .I3(data1[1]),
        .I4(cur_state[0]),
        .O(\top_addr_rd[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h45405555)) 
    \top_addr_rd[2]_i_1 
       (.I0(cur_state[2]),
        .I1(\led_counter_reg_n_0_[2] ),
        .I2(\led_counter[7]_i_3_n_0 ),
        .I3(data1[2]),
        .I4(cur_state[0]),
        .O(\top_addr_rd[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h45405555)) 
    \top_addr_rd[3]_i_1 
       (.I0(cur_state[2]),
        .I1(\led_counter_reg_n_0_[3] ),
        .I2(\led_counter[7]_i_3_n_0 ),
        .I3(data1[3]),
        .I4(cur_state[0]),
        .O(\top_addr_rd[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h45405555)) 
    \top_addr_rd[4]_i_1 
       (.I0(cur_state[2]),
        .I1(\led_counter_reg_n_0_[4] ),
        .I2(\led_counter[7]_i_3_n_0 ),
        .I3(data1[4]),
        .I4(cur_state[0]),
        .O(\top_addr_rd[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \top_addr_rd[4]_i_3 
       (.I0(\top_addr_rd_reg_n_0_[4] ),
        .O(\top_addr_rd[4]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \top_addr_rd[4]_i_4 
       (.I0(\top_addr_rd_reg_n_0_[3] ),
        .O(\top_addr_rd[4]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \top_addr_rd[4]_i_5 
       (.I0(\top_addr_rd_reg_n_0_[2] ),
        .O(\top_addr_rd[4]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \top_addr_rd[4]_i_6 
       (.I0(\top_addr_rd_reg_n_0_[1] ),
        .O(\top_addr_rd[4]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \top_addr_rd[5]_i_1 
       (.I0(\led_counter_reg_n_0_[5] ),
        .I1(\led_counter[7]_i_3_n_0 ),
        .I2(cur_state[2]),
        .I3(cur_state[0]),
        .I4(data1[5]),
        .O(\top_addr_rd[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \top_addr_rd[6]_i_1 
       (.I0(\led_counter_reg_n_0_[6] ),
        .I1(\led_counter[7]_i_3_n_0 ),
        .I2(cur_state[2]),
        .I3(cur_state[0]),
        .I4(data1[6]),
        .O(\top_addr_rd[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h0B000800)) 
    \top_addr_rd[7]_i_1 
       (.I0(\led_counter_reg_n_0_[7] ),
        .I1(\led_counter[7]_i_3_n_0 ),
        .I2(cur_state[2]),
        .I3(cur_state[0]),
        .I4(data1[7]),
        .O(\top_addr_rd[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \top_addr_rd[8]_i_1 
       (.I0(data1[8]),
        .I1(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\top_addr_rd[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \top_addr_rd[9]_i_1 
       (.I0(data1[9]),
        .I1(\h_pixel_counter[6]_i_2_n_0 ),
        .O(\top_addr_rd[9]_i_1_n_0 ));
  FDCE \top_addr_rd_reg[0] 
       (.C(pclk),
        .CE(top_addr_rd),
        .CLR(rst_n),
        .D(\top_addr_rd[0]_i_1_n_0 ),
        .Q(\top_addr_rd_reg_n_0_[0] ));
  FDCE \top_addr_rd_reg[10] 
       (.C(pclk),
        .CE(top_addr_rd),
        .CLR(rst_n),
        .D(\top_addr_rd[10]_i_1_n_0 ),
        .Q(\top_addr_rd_reg_n_0_[10] ));
  FDCE \top_addr_rd_reg[11] 
       (.C(pclk),
        .CE(top_addr_rd),
        .CLR(rst_n),
        .D(\top_addr_rd[11]_i_2_n_0 ),
        .Q(\top_addr_rd_reg_n_0_[11] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_addr_rd_reg[11]_i_3 
       (.CI(\top_addr_rd_reg[8]_i_2_n_0 ),
        .CO({\NLW_top_addr_rd_reg[11]_i_3_CO_UNCONNECTED [3:2],\top_addr_rd_reg[11]_i_3_n_2 ,\top_addr_rd_reg[11]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_top_addr_rd_reg[11]_i_3_O_UNCONNECTED [3],data1[11:9]}),
        .S({1'b0,\top_addr_rd_reg_n_0_[11] ,\top_addr_rd_reg_n_0_[10] ,\top_addr_rd_reg_n_0_[9] }));
  FDCE \top_addr_rd_reg[1] 
       (.C(pclk),
        .CE(top_addr_rd),
        .CLR(rst_n),
        .D(\top_addr_rd[1]_i_1_n_0 ),
        .Q(\top_addr_rd_reg_n_0_[1] ));
  FDCE \top_addr_rd_reg[2] 
       (.C(pclk),
        .CE(top_addr_rd),
        .CLR(rst_n),
        .D(\top_addr_rd[2]_i_1_n_0 ),
        .Q(\top_addr_rd_reg_n_0_[2] ));
  FDCE \top_addr_rd_reg[3] 
       (.C(pclk),
        .CE(top_addr_rd),
        .CLR(rst_n),
        .D(\top_addr_rd[3]_i_1_n_0 ),
        .Q(\top_addr_rd_reg_n_0_[3] ));
  FDCE \top_addr_rd_reg[4] 
       (.C(pclk),
        .CE(top_addr_rd),
        .CLR(rst_n),
        .D(\top_addr_rd[4]_i_1_n_0 ),
        .Q(\top_addr_rd_reg_n_0_[4] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_addr_rd_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\top_addr_rd_reg[4]_i_2_n_0 ,\top_addr_rd_reg[4]_i_2_n_1 ,\top_addr_rd_reg[4]_i_2_n_2 ,\top_addr_rd_reg[4]_i_2_n_3 }),
        .CYINIT(\top_addr_rd_reg_n_0_[0] ),
        .DI({\top_addr_rd_reg_n_0_[4] ,\top_addr_rd_reg_n_0_[3] ,\top_addr_rd_reg_n_0_[2] ,\top_addr_rd_reg_n_0_[1] }),
        .O(data1[4:1]),
        .S({\top_addr_rd[4]_i_3_n_0 ,\top_addr_rd[4]_i_4_n_0 ,\top_addr_rd[4]_i_5_n_0 ,\top_addr_rd[4]_i_6_n_0 }));
  FDCE \top_addr_rd_reg[5] 
       (.C(pclk),
        .CE(top_addr_rd),
        .CLR(rst_n),
        .D(\top_addr_rd[5]_i_1_n_0 ),
        .Q(\top_addr_rd_reg_n_0_[5] ));
  FDCE \top_addr_rd_reg[6] 
       (.C(pclk),
        .CE(top_addr_rd),
        .CLR(rst_n),
        .D(\top_addr_rd[6]_i_1_n_0 ),
        .Q(\top_addr_rd_reg_n_0_[6] ));
  FDCE \top_addr_rd_reg[7] 
       (.C(pclk),
        .CE(top_addr_rd),
        .CLR(rst_n),
        .D(\top_addr_rd[7]_i_1_n_0 ),
        .Q(\top_addr_rd_reg_n_0_[7] ));
  FDCE \top_addr_rd_reg[8] 
       (.C(pclk),
        .CE(top_addr_rd),
        .CLR(rst_n),
        .D(\top_addr_rd[8]_i_1_n_0 ),
        .Q(\top_addr_rd_reg_n_0_[8] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_addr_rd_reg[8]_i_2 
       (.CI(\top_addr_rd_reg[4]_i_2_n_0 ),
        .CO({\top_addr_rd_reg[8]_i_2_n_0 ,\top_addr_rd_reg[8]_i_2_n_1 ,\top_addr_rd_reg[8]_i_2_n_2 ,\top_addr_rd_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(data1[8:5]),
        .S({\top_addr_rd_reg_n_0_[8] ,\top_addr_rd_reg_n_0_[7] ,\top_addr_rd_reg_n_0_[6] ,\top_addr_rd_reg_n_0_[5] }));
  FDCE \top_addr_rd_reg[9] 
       (.C(pclk),
        .CE(top_addr_rd),
        .CLR(rst_n),
        .D(\top_addr_rd[9]_i_1_n_0 ),
        .Q(\top_addr_rd_reg_n_0_[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \top_addr_wr[0]_i_2 
       (.I0(top_addr_wr_reg[0]),
        .O(\top_addr_wr[0]_i_2_n_0 ));
  FDCE \top_addr_wr_reg[0] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(\top_addr_wr_reg[0]_i_1_n_7 ),
        .Q(top_addr_wr_reg[0]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_addr_wr_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\top_addr_wr_reg[0]_i_1_n_0 ,\top_addr_wr_reg[0]_i_1_n_1 ,\top_addr_wr_reg[0]_i_1_n_2 ,\top_addr_wr_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\top_addr_wr_reg[0]_i_1_n_4 ,\top_addr_wr_reg[0]_i_1_n_5 ,\top_addr_wr_reg[0]_i_1_n_6 ,\top_addr_wr_reg[0]_i_1_n_7 }),
        .S({top_addr_wr_reg[3:1],\top_addr_wr[0]_i_2_n_0 }));
  FDCE \top_addr_wr_reg[10] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(\top_addr_wr_reg[8]_i_1_n_5 ),
        .Q(top_addr_wr_reg[10]));
  FDCE \top_addr_wr_reg[11] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(\top_addr_wr_reg[8]_i_1_n_4 ),
        .Q(top_addr_wr_reg[11]));
  FDCE \top_addr_wr_reg[1] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(\top_addr_wr_reg[0]_i_1_n_6 ),
        .Q(top_addr_wr_reg[1]));
  FDCE \top_addr_wr_reg[2] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(\top_addr_wr_reg[0]_i_1_n_5 ),
        .Q(top_addr_wr_reg[2]));
  FDCE \top_addr_wr_reg[3] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(\top_addr_wr_reg[0]_i_1_n_4 ),
        .Q(top_addr_wr_reg[3]));
  FDCE \top_addr_wr_reg[4] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(\top_addr_wr_reg[4]_i_1_n_7 ),
        .Q(top_addr_wr_reg[4]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_addr_wr_reg[4]_i_1 
       (.CI(\top_addr_wr_reg[0]_i_1_n_0 ),
        .CO({\top_addr_wr_reg[4]_i_1_n_0 ,\top_addr_wr_reg[4]_i_1_n_1 ,\top_addr_wr_reg[4]_i_1_n_2 ,\top_addr_wr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\top_addr_wr_reg[4]_i_1_n_4 ,\top_addr_wr_reg[4]_i_1_n_5 ,\top_addr_wr_reg[4]_i_1_n_6 ,\top_addr_wr_reg[4]_i_1_n_7 }),
        .S(top_addr_wr_reg[7:4]));
  FDCE \top_addr_wr_reg[5] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(\top_addr_wr_reg[4]_i_1_n_6 ),
        .Q(top_addr_wr_reg[5]));
  FDCE \top_addr_wr_reg[6] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(\top_addr_wr_reg[4]_i_1_n_5 ),
        .Q(top_addr_wr_reg[6]));
  FDCE \top_addr_wr_reg[7] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(\top_addr_wr_reg[4]_i_1_n_4 ),
        .Q(top_addr_wr_reg[7]));
  FDCE \top_addr_wr_reg[8] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(\top_addr_wr_reg[8]_i_1_n_7 ),
        .Q(top_addr_wr_reg[8]));
  (* ADDER_THRESHOLD = "11" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_addr_wr_reg[8]_i_1 
       (.CI(\top_addr_wr_reg[4]_i_1_n_0 ),
        .CO({\NLW_top_addr_wr_reg[8]_i_1_CO_UNCONNECTED [3],\top_addr_wr_reg[8]_i_1_n_1 ,\top_addr_wr_reg[8]_i_1_n_2 ,\top_addr_wr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\top_addr_wr_reg[8]_i_1_n_4 ,\top_addr_wr_reg[8]_i_1_n_5 ,\top_addr_wr_reg[8]_i_1_n_6 ,\top_addr_wr_reg[8]_i_1_n_7 }),
        .S(top_addr_wr_reg[11:8]));
  FDCE \top_addr_wr_reg[9] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(\top_addr_wr_reg[8]_i_1_n_6 ),
        .Q(top_addr_wr_reg[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFF88888880)) 
    \top_data_reg[31]_i_1 
       (.I0(h_cnt_reg[6]),
        .I1(h_cnt_reg[5]),
        .I2(h_cnt_reg[2]),
        .I3(h_cnt_reg[3]),
        .I4(h_cnt_reg[4]),
        .I5(\top_data_reg[31]_i_2_n_0 ),
        .O(top_wr_en0));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    \top_data_reg[31]_i_2 
       (.I0(h_cnt_reg[8]),
        .I1(h_cnt_reg[7]),
        .I2(h_cnt_reg[9]),
        .I3(\top_data_reg[31]_i_3_n_0 ),
        .I4(frame_valid),
        .I5(reset),
        .O(\top_data_reg[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \top_data_reg[31]_i_3 
       (.I0(h_cnt_reg[11]),
        .I1(h_cnt_reg[10]),
        .O(\top_data_reg[31]_i_3_n_0 ));
  FDCE \top_data_reg_reg[0] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[0]),
        .Q(top_data_reg[0]));
  FDCE \top_data_reg_reg[10] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[10]),
        .Q(top_data_reg[10]));
  FDCE \top_data_reg_reg[11] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[11]),
        .Q(top_data_reg[11]));
  FDCE \top_data_reg_reg[12] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[12]),
        .Q(top_data_reg[12]));
  FDCE \top_data_reg_reg[13] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[13]),
        .Q(top_data_reg[13]));
  FDCE \top_data_reg_reg[14] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[14]),
        .Q(top_data_reg[14]));
  FDCE \top_data_reg_reg[15] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[15]),
        .Q(top_data_reg[15]));
  FDCE \top_data_reg_reg[16] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[16]),
        .Q(top_data_reg[16]));
  FDCE \top_data_reg_reg[17] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[17]),
        .Q(top_data_reg[17]));
  FDCE \top_data_reg_reg[18] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[18]),
        .Q(top_data_reg[18]));
  FDCE \top_data_reg_reg[19] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[19]),
        .Q(top_data_reg[19]));
  FDCE \top_data_reg_reg[1] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[1]),
        .Q(top_data_reg[1]));
  FDCE \top_data_reg_reg[20] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[20]),
        .Q(top_data_reg[20]));
  FDCE \top_data_reg_reg[21] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[21]),
        .Q(top_data_reg[21]));
  FDCE \top_data_reg_reg[22] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[22]),
        .Q(top_data_reg[22]));
  FDCE \top_data_reg_reg[23] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[23]),
        .Q(top_data_reg[23]));
  FDCE \top_data_reg_reg[24] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[24]),
        .Q(top_data_reg[24]));
  FDCE \top_data_reg_reg[25] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[25]),
        .Q(top_data_reg[25]));
  FDCE \top_data_reg_reg[26] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[26]),
        .Q(top_data_reg[26]));
  FDCE \top_data_reg_reg[27] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[27]),
        .Q(top_data_reg[27]));
  FDCE \top_data_reg_reg[28] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[28]),
        .Q(top_data_reg[28]));
  FDCE \top_data_reg_reg[29] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[29]),
        .Q(top_data_reg[29]));
  FDCE \top_data_reg_reg[2] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[2]),
        .Q(top_data_reg[2]));
  FDCE \top_data_reg_reg[30] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[30]),
        .Q(top_data_reg[30]));
  FDCE \top_data_reg_reg[31] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[31]),
        .Q(top_data_reg[31]));
  FDCE \top_data_reg_reg[3] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[3]),
        .Q(top_data_reg[3]));
  FDCE \top_data_reg_reg[4] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[4]),
        .Q(top_data_reg[4]));
  FDCE \top_data_reg_reg[5] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[5]),
        .Q(top_data_reg[5]));
  FDCE \top_data_reg_reg[6] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[6]),
        .Q(top_data_reg[6]));
  FDCE \top_data_reg_reg[7] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[7]),
        .Q(top_data_reg[7]));
  FDCE \top_data_reg_reg[8] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[8]),
        .Q(top_data_reg[8]));
  FDCE \top_data_reg_reg[9] 
       (.C(pclk),
        .CE(btn_data_reg),
        .CLR(top_wr_en0),
        .D(top_sum[9]),
        .Q(top_data_reg[9]));
  (* CHECK_LICENSE_TYPE = "rbg_ram,blk_mem_gen_v8_4_4,{}" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
  hdmi_light_strip_output_0_4_rbg_ram__1 top_region
       (.addra({top_region_i_1_n_0,top_region_i_2_n_0,top_region_i_3_n_0,top_region_i_4_n_0,top_region_i_5_n_0,top_region_i_6_n_0,top_region_i_7_n_0,top_region_i_8_n_0,top_region_i_9_n_0,top_region_i_10_n_0,top_region_i_11_n_0,top_region_i_12_n_0}),
        .clka(pclk),
        .dina(top_data_reg),
        .douta(top_data),
        .wea(top_wr_en));
  LUT4 #(
    .INIT(16'hE200)) 
    top_region_i_1
       (.I0(\top_addr_rd_reg_n_0_[11] ),
        .I1(frame_valid),
        .I2(top_addr_wr_reg[11]),
        .I3(reset),
        .O(top_region_i_1_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    top_region_i_10
       (.I0(\top_addr_rd_reg_n_0_[2] ),
        .I1(frame_valid),
        .I2(top_addr_wr_reg[2]),
        .I3(reset),
        .O(top_region_i_10_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    top_region_i_11
       (.I0(\top_addr_rd_reg_n_0_[1] ),
        .I1(frame_valid),
        .I2(top_addr_wr_reg[1]),
        .I3(reset),
        .O(top_region_i_11_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    top_region_i_12
       (.I0(\top_addr_rd_reg_n_0_[0] ),
        .I1(frame_valid),
        .I2(top_addr_wr_reg[0]),
        .I3(reset),
        .O(top_region_i_12_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    top_region_i_2
       (.I0(\top_addr_rd_reg_n_0_[10] ),
        .I1(frame_valid),
        .I2(top_addr_wr_reg[10]),
        .I3(reset),
        .O(top_region_i_2_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    top_region_i_3
       (.I0(\top_addr_rd_reg_n_0_[9] ),
        .I1(frame_valid),
        .I2(top_addr_wr_reg[9]),
        .I3(reset),
        .O(top_region_i_3_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    top_region_i_4
       (.I0(\top_addr_rd_reg_n_0_[8] ),
        .I1(frame_valid),
        .I2(top_addr_wr_reg[8]),
        .I3(reset),
        .O(top_region_i_4_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    top_region_i_5
       (.I0(\top_addr_rd_reg_n_0_[7] ),
        .I1(frame_valid),
        .I2(top_addr_wr_reg[7]),
        .I3(reset),
        .O(top_region_i_5_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    top_region_i_6
       (.I0(\top_addr_rd_reg_n_0_[6] ),
        .I1(frame_valid),
        .I2(top_addr_wr_reg[6]),
        .I3(reset),
        .O(top_region_i_6_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    top_region_i_7
       (.I0(\top_addr_rd_reg_n_0_[5] ),
        .I1(frame_valid),
        .I2(top_addr_wr_reg[5]),
        .I3(reset),
        .O(top_region_i_7_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    top_region_i_8
       (.I0(\top_addr_rd_reg_n_0_[4] ),
        .I1(frame_valid),
        .I2(top_addr_wr_reg[4]),
        .I3(reset),
        .O(top_region_i_8_n_0));
  LUT4 #(
    .INIT(16'hE200)) 
    top_region_i_9
       (.I0(\top_addr_rd_reg_n_0_[3] ),
        .I1(frame_valid),
        .I2(top_addr_wr_reg[3]),
        .I3(reset),
        .O(top_region_i_9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[13]_i_2 
       (.I0(top_sum[13]),
        .I1(data888[13]),
        .O(\top_sum[13]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[13]_i_3 
       (.I0(top_sum[12]),
        .I1(data888[12]),
        .O(\top_sum[13]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[13]_i_4 
       (.I0(top_sum[11]),
        .I1(data888[11]),
        .O(\top_sum[13]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[13]_i_5 
       (.I0(top_sum[10]),
        .I1(data888[10]),
        .O(\top_sum[13]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[17]_i_2 
       (.I0(top_sum[15]),
        .I1(data888[15]),
        .O(\top_sum[17]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[17]_i_3 
       (.I0(top_sum[14]),
        .I1(data888[14]),
        .O(\top_sum[17]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[24]_i_2 
       (.I0(top_sum[24]),
        .I1(data888[22]),
        .O(\top_sum[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[24]_i_3 
       (.I0(top_sum[23]),
        .I1(data888[21]),
        .O(\top_sum[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[24]_i_4 
       (.I0(top_sum[22]),
        .I1(data888[20]),
        .O(\top_sum[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[24]_i_5 
       (.I0(top_sum[21]),
        .I1(data888[19]),
        .O(\top_sum[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[28]_i_2 
       (.I0(top_sum[25]),
        .I1(data888[23]),
        .O(\top_sum[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF5555FF57)) 
    \top_sum[31]_i_1 
       (.I0(de),
        .I1(\btn_sum_reg[31]_i_3_n_6 ),
        .I2(\btn_sum_reg[31]_i_3_n_5 ),
        .I3(\btn_sum_reg[31]_i_4_n_7 ),
        .I4(\btn_sum[31]_i_5_n_0 ),
        .I5(top_wr_en0),
        .O(\top_sum[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[3]_i_2 
       (.I0(top_sum[3]),
        .I1(data888[6]),
        .O(\top_sum[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[3]_i_3 
       (.I0(top_sum[2]),
        .I1(data888[5]),
        .O(\top_sum[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[3]_i_4 
       (.I0(top_sum[1]),
        .I1(data888[4]),
        .O(\top_sum[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[3]_i_5 
       (.I0(top_sum[0]),
        .I1(data888[3]),
        .O(\top_sum[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \top_sum[7]_i_2 
       (.I0(top_sum[4]),
        .I1(data888[7]),
        .O(\top_sum[7]_i_2_n_0 ));
  FDRE \top_sum_reg[0] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[3]_i_1_n_7 ),
        .Q(top_sum[0]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[10] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[13]_i_1_n_7 ),
        .Q(top_sum[10]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[11] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[13]_i_1_n_6 ),
        .Q(top_sum[11]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[12] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[13]_i_1_n_5 ),
        .Q(top_sum[12]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[13] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[13]_i_1_n_4 ),
        .Q(top_sum[13]),
        .R(\top_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_sum_reg[13]_i_1 
       (.CI(1'b0),
        .CO({\top_sum_reg[13]_i_1_n_0 ,\top_sum_reg[13]_i_1_n_1 ,\top_sum_reg[13]_i_1_n_2 ,\top_sum_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(top_sum[13:10]),
        .O({\top_sum_reg[13]_i_1_n_4 ,\top_sum_reg[13]_i_1_n_5 ,\top_sum_reg[13]_i_1_n_6 ,\top_sum_reg[13]_i_1_n_7 }),
        .S({\top_sum[13]_i_2_n_0 ,\top_sum[13]_i_3_n_0 ,\top_sum[13]_i_4_n_0 ,\top_sum[13]_i_5_n_0 }));
  FDRE \top_sum_reg[14] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[17]_i_1_n_7 ),
        .Q(top_sum[14]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[15] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[17]_i_1_n_6 ),
        .Q(top_sum[15]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[16] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[17]_i_1_n_5 ),
        .Q(top_sum[16]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[17] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[17]_i_1_n_4 ),
        .Q(top_sum[17]),
        .R(\top_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_sum_reg[17]_i_1 
       (.CI(\top_sum_reg[13]_i_1_n_0 ),
        .CO({\top_sum_reg[17]_i_1_n_0 ,\top_sum_reg[17]_i_1_n_1 ,\top_sum_reg[17]_i_1_n_2 ,\top_sum_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,top_sum[15:14]}),
        .O({\top_sum_reg[17]_i_1_n_4 ,\top_sum_reg[17]_i_1_n_5 ,\top_sum_reg[17]_i_1_n_6 ,\top_sum_reg[17]_i_1_n_7 }),
        .S({top_sum[17:16],\top_sum[17]_i_2_n_0 ,\top_sum[17]_i_3_n_0 }));
  FDRE \top_sum_reg[18] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[20]_i_1_n_7 ),
        .Q(top_sum[18]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[19] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[20]_i_1_n_6 ),
        .Q(top_sum[19]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[1] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[3]_i_1_n_6 ),
        .Q(top_sum[1]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[20] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[20]_i_1_n_5 ),
        .Q(top_sum[20]),
        .R(\top_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_sum_reg[20]_i_1 
       (.CI(\top_sum_reg[17]_i_1_n_0 ),
        .CO({\NLW_top_sum_reg[20]_i_1_CO_UNCONNECTED [3:2],\top_sum_reg[20]_i_1_n_2 ,\top_sum_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_top_sum_reg[20]_i_1_O_UNCONNECTED [3],\top_sum_reg[20]_i_1_n_5 ,\top_sum_reg[20]_i_1_n_6 ,\top_sum_reg[20]_i_1_n_7 }),
        .S({1'b0,top_sum[20:18]}));
  FDRE \top_sum_reg[21] 
       (.C(pclk),
        .CE(1'b1),
        .D(top_sum0[0]),
        .Q(top_sum[21]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[22] 
       (.C(pclk),
        .CE(1'b1),
        .D(top_sum0[1]),
        .Q(top_sum[22]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[23] 
       (.C(pclk),
        .CE(1'b1),
        .D(top_sum0[2]),
        .Q(top_sum[23]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[24] 
       (.C(pclk),
        .CE(1'b1),
        .D(top_sum0[3]),
        .Q(top_sum[24]),
        .R(\top_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_sum_reg[24]_i_1 
       (.CI(1'b0),
        .CO({\top_sum_reg[24]_i_1_n_0 ,\top_sum_reg[24]_i_1_n_1 ,\top_sum_reg[24]_i_1_n_2 ,\top_sum_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(top_sum[24:21]),
        .O(top_sum0[3:0]),
        .S({\top_sum[24]_i_2_n_0 ,\top_sum[24]_i_3_n_0 ,\top_sum[24]_i_4_n_0 ,\top_sum[24]_i_5_n_0 }));
  FDRE \top_sum_reg[25] 
       (.C(pclk),
        .CE(1'b1),
        .D(top_sum0[4]),
        .Q(top_sum[25]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[26] 
       (.C(pclk),
        .CE(1'b1),
        .D(top_sum0[5]),
        .Q(top_sum[26]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[27] 
       (.C(pclk),
        .CE(1'b1),
        .D(top_sum0[6]),
        .Q(top_sum[27]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[28] 
       (.C(pclk),
        .CE(1'b1),
        .D(top_sum0[7]),
        .Q(top_sum[28]),
        .R(\top_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_sum_reg[28]_i_1 
       (.CI(\top_sum_reg[24]_i_1_n_0 ),
        .CO({\top_sum_reg[28]_i_1_n_0 ,\top_sum_reg[28]_i_1_n_1 ,\top_sum_reg[28]_i_1_n_2 ,\top_sum_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,top_sum[25]}),
        .O(top_sum0[7:4]),
        .S({top_sum[28:26],\top_sum[28]_i_2_n_0 }));
  FDRE \top_sum_reg[29] 
       (.C(pclk),
        .CE(1'b1),
        .D(top_sum0[8]),
        .Q(top_sum[29]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[2] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[3]_i_1_n_5 ),
        .Q(top_sum[2]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[30] 
       (.C(pclk),
        .CE(1'b1),
        .D(top_sum0[9]),
        .Q(top_sum[30]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[31] 
       (.C(pclk),
        .CE(1'b1),
        .D(top_sum0[10]),
        .Q(top_sum[31]),
        .R(\top_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_sum_reg[31]_i_2 
       (.CI(\top_sum_reg[28]_i_1_n_0 ),
        .CO({\NLW_top_sum_reg[31]_i_2_CO_UNCONNECTED [3:2],\top_sum_reg[31]_i_2_n_2 ,\top_sum_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_top_sum_reg[31]_i_2_O_UNCONNECTED [3],top_sum0[10:8]}),
        .S({1'b0,top_sum[31:29]}));
  FDRE \top_sum_reg[3] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[3]_i_1_n_4 ),
        .Q(top_sum[3]),
        .R(\top_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_sum_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\top_sum_reg[3]_i_1_n_0 ,\top_sum_reg[3]_i_1_n_1 ,\top_sum_reg[3]_i_1_n_2 ,\top_sum_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(top_sum[3:0]),
        .O({\top_sum_reg[3]_i_1_n_4 ,\top_sum_reg[3]_i_1_n_5 ,\top_sum_reg[3]_i_1_n_6 ,\top_sum_reg[3]_i_1_n_7 }),
        .S({\top_sum[3]_i_2_n_0 ,\top_sum[3]_i_3_n_0 ,\top_sum[3]_i_4_n_0 ,\top_sum[3]_i_5_n_0 }));
  FDRE \top_sum_reg[4] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[7]_i_1_n_7 ),
        .Q(top_sum[4]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[5] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[7]_i_1_n_6 ),
        .Q(top_sum[5]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[6] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[7]_i_1_n_5 ),
        .Q(top_sum[6]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[7] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[7]_i_1_n_4 ),
        .Q(top_sum[7]),
        .R(\top_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_sum_reg[7]_i_1 
       (.CI(\top_sum_reg[3]_i_1_n_0 ),
        .CO({\top_sum_reg[7]_i_1_n_0 ,\top_sum_reg[7]_i_1_n_1 ,\top_sum_reg[7]_i_1_n_2 ,\top_sum_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,top_sum[4]}),
        .O({\top_sum_reg[7]_i_1_n_4 ,\top_sum_reg[7]_i_1_n_5 ,\top_sum_reg[7]_i_1_n_6 ,\top_sum_reg[7]_i_1_n_7 }),
        .S({top_sum[7:5],\top_sum[7]_i_2_n_0 }));
  FDRE \top_sum_reg[8] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[9]_i_1_n_7 ),
        .Q(top_sum[8]),
        .R(\top_sum[31]_i_1_n_0 ));
  FDRE \top_sum_reg[9] 
       (.C(pclk),
        .CE(1'b1),
        .D(\top_sum_reg[9]_i_1_n_6 ),
        .Q(top_sum[9]),
        .R(\top_sum[31]_i_1_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY4 \top_sum_reg[9]_i_1 
       (.CI(\top_sum_reg[7]_i_1_n_0 ),
        .CO({\NLW_top_sum_reg[9]_i_1_CO_UNCONNECTED [3:1],\top_sum_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_top_sum_reg[9]_i_1_O_UNCONNECTED [3:2],\top_sum_reg[9]_i_1_n_6 ,\top_sum_reg[9]_i_1_n_7 }),
        .S({1'b0,1'b0,top_sum[9:8]}));
  LUT5 #(
    .INIT(32'h00004445)) 
    top_wr_en_i_1
       (.I0(\btn_sum[31]_i_5_n_0 ),
        .I1(\btn_sum_reg[31]_i_4_n_7 ),
        .I2(\btn_sum_reg[31]_i_3_n_5 ),
        .I3(\btn_sum_reg[31]_i_3_n_6 ),
        .I4(top_wr_en0),
        .O(top_wr_en_i_1_n_0));
  FDRE top_wr_en_reg
       (.C(pclk),
        .CE(1'b1),
        .D(top_wr_en_i_1_n_0),
        .Q(top_wr_en),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    uart_data_en_INST_0
       (.I0(fifo_r_begin),
        .I1(fifo_empty),
        .O(uart_data_en));
  FDCE vs_reg_reg
       (.C(pclk),
        .CE(1'b1),
        .CLR(rst_n),
        .D(vs),
        .Q(vs_reg));
endmodule

(* CHECK_LICENSE_TYPE = "rbg_ram,blk_mem_gen_v8_4_4,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rbg_ram" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
module hdmi_light_strip_output_0_4_rbg_ram
   (clka,
    wea,
    addra,
    dina,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [31:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.833401 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "rbg_ram.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[31:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "rbg_ram,blk_mem_gen_v8_4_4,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rbg_ram" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
module hdmi_light_strip_output_0_4_rbg_ram__1
   (clka,
    wea,
    addra,
    dina,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [31:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.833401 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "rbg_ram.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[31:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "rbg_ram,blk_mem_gen_v8_4_4,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rbg_ram" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
module hdmi_light_strip_output_0_4_rbg_ram__2
   (clka,
    wea,
    addra,
    dina,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [31:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.833401 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "rbg_ram.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[31:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "rbg_ram,blk_mem_gen_v8_4_4,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "rbg_ram" *) 
(* X_CORE_INFO = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
module hdmi_light_strip_output_0_4_rbg_ram__3
   (clka,
    wea,
    addra,
    dina,
    douta);
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* X_INTERFACE_INFO = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [31:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "0" *) 
  (* C_COUNT_36K_BRAM = "4" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.833401 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "rbg_ram.mem" *) 
  (* C_INIT_FILE_NAME = "no_coe_file_loaded" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "0" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "0" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "NO_CHANGE" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina(dina),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[31:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(wea),
        .web(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module hdmi_light_strip_output_0_4_xpm_cdc_gray
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire [7:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  wire [8:0]dest_out_bin;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(binval[3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(binval[3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(binval[3]),
        .O(binval[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_graysync_ff[1] [6]),
        .I5(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [8]),
        .I3(\dest_graysync_ff[1] [7]),
        .I4(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [8]),
        .I3(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [8]),
        .I2(\dest_graysync_ff[1] [7]),
        .O(binval[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\dest_graysync_ff[1] [8]),
        .O(binval[7]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_gray" *) 
(* REG_OUTPUT = "1" *) (* SIM_ASSERT_CHK = "0" *) (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
(* VERSION = "0" *) (* WIDTH = "9" *) (* XPM_MODULE = "TRUE" *) 
(* keep_hierarchy = "true" *) (* xpm_cdc = "GRAY" *) 
module hdmi_light_strip_output_0_4_xpm_cdc_gray__2
   (src_clk,
    src_in_bin,
    dest_clk,
    dest_out_bin);
  input src_clk;
  input [8:0]src_in_bin;
  input dest_clk;
  output [8:0]dest_out_bin;

  wire [8:0]async_path;
  wire [7:0]binval;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "GRAY" *) wire [8:0]\dest_graysync_ff[1] ;
  wire [8:0]dest_out_bin;
  wire [7:0]gray_enc;
  wire src_clk;
  wire [8:0]src_in_bin;

  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[0]),
        .Q(\dest_graysync_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[1]),
        .Q(\dest_graysync_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[2]),
        .Q(\dest_graysync_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[3]),
        .Q(\dest_graysync_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[4]),
        .Q(\dest_graysync_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[5]),
        .Q(\dest_graysync_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[6]),
        .Q(\dest_graysync_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[7]),
        .Q(\dest_graysync_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path[8]),
        .Q(\dest_graysync_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [0]),
        .Q(\dest_graysync_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [1]),
        .Q(\dest_graysync_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [2]),
        .Q(\dest_graysync_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [3]),
        .Q(\dest_graysync_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [4]),
        .Q(\dest_graysync_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [5]),
        .Q(\dest_graysync_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [6]),
        .Q(\dest_graysync_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [7]),
        .Q(\dest_graysync_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "GRAY" *) 
  FDRE \dest_graysync_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[0] [8]),
        .Q(\dest_graysync_ff[1] [8]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[0]_i_1 
       (.I0(\dest_graysync_ff[1] [0]),
        .I1(\dest_graysync_ff[1] [2]),
        .I2(binval[3]),
        .I3(\dest_graysync_ff[1] [1]),
        .O(binval[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[1]_i_1 
       (.I0(\dest_graysync_ff[1] [1]),
        .I1(binval[3]),
        .I2(\dest_graysync_ff[1] [2]),
        .O(binval[1]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[2]_i_1 
       (.I0(\dest_graysync_ff[1] [2]),
        .I1(binval[3]),
        .O(binval[2]));
  LUT6 #(
    .INIT(64'h6996966996696996)) 
    \dest_out_bin_ff[3]_i_1 
       (.I0(\dest_graysync_ff[1] [3]),
        .I1(\dest_graysync_ff[1] [5]),
        .I2(\dest_graysync_ff[1] [7]),
        .I3(\dest_graysync_ff[1] [8]),
        .I4(\dest_graysync_ff[1] [6]),
        .I5(\dest_graysync_ff[1] [4]),
        .O(binval[3]));
  LUT5 #(
    .INIT(32'h96696996)) 
    \dest_out_bin_ff[4]_i_1 
       (.I0(\dest_graysync_ff[1] [4]),
        .I1(\dest_graysync_ff[1] [6]),
        .I2(\dest_graysync_ff[1] [8]),
        .I3(\dest_graysync_ff[1] [7]),
        .I4(\dest_graysync_ff[1] [5]),
        .O(binval[4]));
  LUT4 #(
    .INIT(16'h6996)) 
    \dest_out_bin_ff[5]_i_1 
       (.I0(\dest_graysync_ff[1] [5]),
        .I1(\dest_graysync_ff[1] [7]),
        .I2(\dest_graysync_ff[1] [8]),
        .I3(\dest_graysync_ff[1] [6]),
        .O(binval[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \dest_out_bin_ff[6]_i_1 
       (.I0(\dest_graysync_ff[1] [6]),
        .I1(\dest_graysync_ff[1] [8]),
        .I2(\dest_graysync_ff[1] [7]),
        .O(binval[6]));
  LUT2 #(
    .INIT(4'h6)) 
    \dest_out_bin_ff[7]_i_1 
       (.I0(\dest_graysync_ff[1] [7]),
        .I1(\dest_graysync_ff[1] [8]),
        .O(binval[7]));
  FDRE \dest_out_bin_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[0]),
        .Q(dest_out_bin[0]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[1]),
        .Q(dest_out_bin[1]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[2]),
        .Q(dest_out_bin[2]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[3]),
        .Q(dest_out_bin[3]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[4]),
        .Q(dest_out_bin[4]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[5]),
        .Q(dest_out_bin[5]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[6]),
        .Q(dest_out_bin[6]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(binval[7]),
        .Q(dest_out_bin[7]),
        .R(1'b0));
  FDRE \dest_out_bin_ff_reg[8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\dest_graysync_ff[1] [8]),
        .Q(dest_out_bin[8]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[0]_i_1 
       (.I0(src_in_bin[1]),
        .I1(src_in_bin[0]),
        .O(gray_enc[0]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[1]_i_1 
       (.I0(src_in_bin[2]),
        .I1(src_in_bin[1]),
        .O(gray_enc[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[2]_i_1 
       (.I0(src_in_bin[3]),
        .I1(src_in_bin[2]),
        .O(gray_enc[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[3]_i_1 
       (.I0(src_in_bin[4]),
        .I1(src_in_bin[3]),
        .O(gray_enc[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[4]_i_1 
       (.I0(src_in_bin[5]),
        .I1(src_in_bin[4]),
        .O(gray_enc[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[5]_i_1 
       (.I0(src_in_bin[6]),
        .I1(src_in_bin[5]),
        .O(gray_enc[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[6]_i_1 
       (.I0(src_in_bin[7]),
        .I1(src_in_bin[6]),
        .O(gray_enc[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \src_gray_ff[7]_i_1 
       (.I0(src_in_bin[8]),
        .I1(src_in_bin[7]),
        .O(gray_enc[7]));
  FDRE \src_gray_ff_reg[0] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[0]),
        .Q(async_path[0]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[1] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[1]),
        .Q(async_path[1]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[2] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[2]),
        .Q(async_path[2]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[3] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[3]),
        .Q(async_path[3]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[4] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[4]),
        .Q(async_path[4]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[5] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[5]),
        .Q(async_path[5]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[6] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[6]),
        .Q(async_path[6]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[7] 
       (.C(src_clk),
        .CE(1'b1),
        .D(gray_enc[7]),
        .Q(async_path[7]),
        .R(1'b0));
  FDRE \src_gray_ff_reg[8] 
       (.C(src_clk),
        .CE(1'b1),
        .D(src_in_bin[8]),
        .Q(async_path[8]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [11:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[8:0]),
        .douta(douta[8:0]),
        .wea(wea));
  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[17:9]),
        .douta(douta[17:9]),
        .wea(wea));
  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[26:18]),
        .douta(douta[26:18]),
        .wea(wea));
  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[31:27]),
        .douta(douta[31:27]),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_16
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [11:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_17 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[8:0]),
        .douta(douta[8:0]),
        .wea(wea));
  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_18 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[17:9]),
        .douta(douta[17:9]),
        .wea(wea));
  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_19 \ramloop[2].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[26:18]),
        .douta(douta[26:18]),
        .wea(wea));
  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_20 \ramloop[3].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[31:27]),
        .douta(douta[31:27]),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_27
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [11:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_28 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[8:0]),
        .douta(douta[8:0]),
        .wea(wea));
  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_29 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[17:9]),
        .douta(douta[17:9]),
        .wea(wea));
  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_30 \ramloop[2].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[26:18]),
        .douta(douta[26:18]),
        .wea(wea));
  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_31 \ramloop[3].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[31:27]),
        .douta(douta[31:27]),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_5
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [11:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_6 \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[8:0]),
        .douta(douta[8:0]),
        .wea(wea));
  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_7 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[17:9]),
        .douta(douta[17:9]),
        .wea(wea));
  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_8 \ramloop[2].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[26:18]),
        .douta(douta[26:18]),
        .wea(wea));
  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_9 \ramloop[3].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[31:27]),
        .douta(douta[31:27]),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr__parameterized0
   (D,
    rd_clk,
    wr_clk,
    ram_rd_en_i,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [15:0]D;
  input rd_clk;
  input wr_clk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [15:0]din;

  wire [15:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [15:0]din;
  wire ram_rd_en_i;
  wire rd_clk;
  wire wr_clk;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized3 \ramloop[0].ram.r 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .din(din),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_17
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_24 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_28
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_35 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width_6
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_13 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_18
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_23 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_29
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_34 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized0_7
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_12 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_19
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_22 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_30
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_33 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized1_8
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_11 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [4:0]douta;
  input clka;
  input [11:0]addra;
  input [4:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [4:0]dina;
  wire [4:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_20
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [4:0]douta;
  input clka;
  input [11:0]addra;
  input [4:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [4:0]dina;
  wire [4:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_21 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_31
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [4:0]douta;
  input clka;
  input [11:0]addra;
  input [4:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [4:0]dina;
  wire [4:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_32 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized2_9
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [4:0]douta;
  input clka;
  input [11:0]addra;
  input [4:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [4:0]dina;
  wire [4:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_10 \prim_noinit.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_width__parameterized3
   (D,
    rd_clk,
    wr_clk,
    ram_rd_en_i,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [15:0]D;
  input rd_clk;
  input wr_clk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [15:0]din;

  wire [15:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [15:0]din;
  wire ram_rd_en_i;
  wire rd_clk;
  wire wr_clk;

  hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized3 \prim_noinit.ram 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .din(din),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_13
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_24
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper_35
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_12
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_23
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized0_34
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_11
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_22
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized1_33
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [8:0]douta;
  input clka;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [8:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta[7:0]}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],douta[8]}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [4:0]douta;
  input clka;
  input [11:0]addra;
  input [4:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [4:0]dina;
  wire [4:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30 ,douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_10
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [4:0]douta;
  input clka;
  input [11:0]addra;
  input [4:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [4:0]dina;
  wire [4:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30 ,douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_21
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [4:0]douta;
  input clka;
  input [11:0]addra;
  input [4:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [4:0]dina;
  wire [4:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30 ,douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized2_32
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [4:0]douta;
  input clka;
  input [11:0]addra;
  input [4:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [4:0]dina;
  wire [4:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(1),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("NO_CHANGE"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29 ,\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_30 ,douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_prim_wrapper__parameterized3
   (D,
    rd_clk,
    wr_clk,
    ram_rd_en_i,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,
    din);
  output [15:0]D;
  input rd_clk;
  input wr_clk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  input [15:0]din;

  wire [15:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ;
  wire [0:0]E;
  wire [15:0]din;
  wire ram_rd_en_i;
  wire rd_clk;
  wire wr_clk;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram 
       (.ADDRARDADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1 ,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(rd_clk),
        .CLKBWRCLK(wr_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,din[7:4],1'b0,1'b0,1'b0,1'b0,din[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,din[15:12],1'b0,1'b0,1'b0,1'b0,din[11:8]}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3 ,D[7:4],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11 ,D[3:0]}),
        .DOBDO({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19 ,D[15:12],\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27 ,D[11:8]}),
        .DOPADOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33 }),
        .DOPBDOP({\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34 ,\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35 }),
        .ENARDEN(ram_rd_en_i),
        .ENBWREN(E),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({E,E,E,E}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_top
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [11:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_top_15
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [11:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_16 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_top_26
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [11:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_27 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_top_4
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [11:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr_5 \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_top__parameterized0
   (D,
    rd_clk,
    wr_clk,
    ram_rd_en_i,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [15:0]D;
  input rd_clk;
  input wr_clk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [15:0]din;

  wire [15:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [15:0]din;
  wire ram_rd_en_i;
  wire rd_clk;
  wire wr_clk;

  hdmi_light_strip_output_0_4_blk_mem_gen_generic_cstr__parameterized0 \valid.cstr 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .din(din),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "4" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.833401 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "rbg_ram.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "0" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4096" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "32" *) (* C_READ_WIDTH_B = "32" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign doutb[31] = \<const0> ;
  assign doutb[30] = \<const0> ;
  assign doutb[29] = \<const0> ;
  assign doutb[28] = \<const0> ;
  assign doutb[27] = \<const0> ;
  assign doutb[26] = \<const0> ;
  assign doutb[25] = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "4" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.833401 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "rbg_ram.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "0" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4096" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "32" *) (* C_READ_WIDTH_B = "32" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__1
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign doutb[31] = \<const0> ;
  assign doutb[30] = \<const0> ;
  assign doutb[29] = \<const0> ;
  assign doutb[28] = \<const0> ;
  assign doutb[27] = \<const0> ;
  assign doutb[26] = \<const0> ;
  assign doutb[25] = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_25 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "4" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.833401 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "rbg_ram.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "0" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4096" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "32" *) (* C_READ_WIDTH_B = "32" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__2
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign doutb[31] = \<const0> ;
  assign doutb[30] = \<const0> ;
  assign doutb[29] = \<const0> ;
  assign doutb[28] = \<const0> ;
  assign doutb[27] = \<const0> ;
  assign doutb[26] = \<const0> ;
  assign doutb[25] = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_14 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "0" *) 
(* C_COUNT_36K_BRAM = "4" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     8.833401 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "1" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "rbg_ram.mem" *) 
(* C_INIT_FILE_NAME = "no_coe_file_loaded" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "0" *) 
(* C_MEM_TYPE = "0" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4096" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "32" *) (* C_READ_WIDTH_B = "32" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "0" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "NO_CHANGE" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__3
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  assign dbiterr = \<const0> ;
  assign doutb[31] = \<const0> ;
  assign doutb[30] = \<const0> ;
  assign doutb[29] = \<const0> ;
  assign doutb[28] = \<const0> ;
  assign doutb[27] = \<const0> ;
  assign doutb[26] = \<const0> ;
  assign doutb[25] = \<const0> ;
  assign doutb[24] = \<const0> ;
  assign doutb[23] = \<const0> ;
  assign doutb[22] = \<const0> ;
  assign doutb[21] = \<const0> ;
  assign doutb[20] = \<const0> ;
  assign doutb[19] = \<const0> ;
  assign doutb[18] = \<const0> ;
  assign doutb[17] = \<const0> ;
  assign doutb[16] = \<const0> ;
  assign doutb[15] = \<const0> ;
  assign doutb[14] = \<const0> ;
  assign doutb[13] = \<const0> ;
  assign doutb[12] = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_3 inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__parameterized1
   (D,
    rd_clk,
    wr_clk,
    ram_rd_en_i,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [15:0]D;
  input rd_clk;
  input wr_clk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [15:0]din;

  wire [15:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [15:0]din;
  wire ram_rd_en_i;
  wire rd_clk;
  wire wr_clk;

  hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth__parameterized0 inst_blk_mem_gen
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .din(din),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [11:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_14
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [11:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_top_15 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_25
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [11:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_top_26 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth_3
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [31:0]douta;
  input clka;
  input [11:0]addra;
  input [31:0]dina;
  input [0:0]wea;

  wire [11:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  hdmi_light_strip_output_0_4_blk_mem_gen_top_4 \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4_synth__parameterized0
   (D,
    rd_clk,
    wr_clk,
    ram_rd_en_i,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din);
  output [15:0]D;
  input rd_clk;
  input wr_clk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [15:0]din;

  wire [15:0]D;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [15:0]din;
  wire ram_rd_en_i;
  wire rd_clk;
  wire wr_clk;

  hdmi_light_strip_output_0_4_blk_mem_gen_top__parameterized0 \gnbram.gnativebmg.native_blk_mem_gen 
       (.D(D),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .din(din),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "clk_x_pntrs" *) 
module hdmi_light_strip_output_0_4_clk_x_pntrs
   (v1_reg,
    WR_PNTR_RD,
    v1_reg_0,
    v1_reg_1,
    RD_PNTR_WR,
    v1_reg_2,
    Q,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[3].gms.ms ,
    \gmux.gm[3].gms.ms_0 ,
    wr_clk,
    \src_gray_ff_reg[8] ,
    rd_clk);
  output [0:0]v1_reg;
  output [7:0]WR_PNTR_RD;
  output [0:0]v1_reg_0;
  output [3:0]v1_reg_1;
  output [0:0]RD_PNTR_WR;
  output [3:0]v1_reg_2;
  input [8:0]Q;
  input [0:0]\gmux.gm[4].gms.ms ;
  input [7:0]\gmux.gm[3].gms.ms ;
  input [7:0]\gmux.gm[3].gms.ms_0 ;
  input wr_clk;
  input [8:0]\src_gray_ff_reg[8] ;
  input rd_clk;

  wire [8:0]Q;
  wire [0:0]RD_PNTR_WR;
  wire [7:0]WR_PNTR_RD;
  wire [7:0]\gmux.gm[3].gms.ms ;
  wire [7:0]\gmux.gm[3].gms.ms_0 ;
  wire [0:0]\gmux.gm[4].gms.ms ;
  wire rd_clk;
  wire [7:0]rd_pntr_wr;
  wire [8:0]\src_gray_ff_reg[8] ;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire [3:0]v1_reg_1;
  wire [3:0]v1_reg_2;
  wire wr_clk;
  wire [8:8]wr_pntr_rd;

  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__1 
       (.I0(rd_pntr_wr[0]),
        .I1(\gmux.gm[3].gms.ms [0]),
        .I2(rd_pntr_wr[1]),
        .I3(\gmux.gm[3].gms.ms [1]),
        .O(v1_reg_1[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__2 
       (.I0(rd_pntr_wr[0]),
        .I1(\gmux.gm[3].gms.ms_0 [0]),
        .I2(rd_pntr_wr[1]),
        .I3(\gmux.gm[3].gms.ms_0 [1]),
        .O(v1_reg_2[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__1 
       (.I0(rd_pntr_wr[2]),
        .I1(\gmux.gm[3].gms.ms [2]),
        .I2(rd_pntr_wr[3]),
        .I3(\gmux.gm[3].gms.ms [3]),
        .O(v1_reg_1[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__2 
       (.I0(rd_pntr_wr[2]),
        .I1(\gmux.gm[3].gms.ms_0 [2]),
        .I2(rd_pntr_wr[3]),
        .I3(\gmux.gm[3].gms.ms_0 [3]),
        .O(v1_reg_2[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__1 
       (.I0(rd_pntr_wr[4]),
        .I1(\gmux.gm[3].gms.ms [4]),
        .I2(rd_pntr_wr[5]),
        .I3(\gmux.gm[3].gms.ms [5]),
        .O(v1_reg_1[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__2 
       (.I0(rd_pntr_wr[4]),
        .I1(\gmux.gm[3].gms.ms_0 [4]),
        .I2(rd_pntr_wr[5]),
        .I3(\gmux.gm[3].gms.ms_0 [5]),
        .O(v1_reg_2[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__1 
       (.I0(rd_pntr_wr[6]),
        .I1(\gmux.gm[3].gms.ms [6]),
        .I2(rd_pntr_wr[7]),
        .I3(\gmux.gm[3].gms.ms [7]),
        .O(v1_reg_1[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__2 
       (.I0(rd_pntr_wr[6]),
        .I1(\gmux.gm[3].gms.ms_0 [6]),
        .I2(rd_pntr_wr[7]),
        .I3(\gmux.gm[3].gms.ms_0 [7]),
        .O(v1_reg_2[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1 
       (.I0(wr_pntr_rd),
        .I1(Q[8]),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__0 
       (.I0(wr_pntr_rd),
        .I1(\gmux.gm[4].gms.ms ),
        .O(v1_reg_0));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  hdmi_light_strip_output_0_4_xpm_cdc_gray rd_pntr_cdc_inst
       (.dest_clk(wr_clk),
        .dest_out_bin({RD_PNTR_WR,rd_pntr_wr}),
        .src_clk(rd_clk),
        .src_in_bin(Q));
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* KEEP_HIERARCHY = "true" *) 
  (* REG_OUTPUT = "1" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SIM_LOSSLESS_GRAY_CHK = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "9" *) 
  (* XPM_CDC = "GRAY" *) 
  (* XPM_MODULE = "TRUE" *) 
  hdmi_light_strip_output_0_4_xpm_cdc_gray__2 wr_pntr_cdc_inst
       (.dest_clk(rd_clk),
        .dest_out_bin({wr_pntr_rd,WR_PNTR_RD}),
        .src_clk(wr_clk),
        .src_in_bin(\src_gray_ff_reg[8] ));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module hdmi_light_strip_output_0_4_compare
   (fifo_wr_en_reg,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg,
    wr_en,
    out,
    comp2);
  output fifo_wr_en_reg;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg;
  input wr_en;
  input out;
  input comp2;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire comp2;
  wire fifo_wr_en_reg;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire out;
  wire [0:0]v1_reg;
  wire wr_en;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg}));
  LUT4 #(
    .INIT(16'hAEAA)) 
    ram_full_i_i_1
       (.I0(comp1),
        .I1(wr_en),
        .I2(out),
        .I3(comp2),
        .O(fifo_wr_en_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module hdmi_light_strip_output_0_4_compare_0
   (comp2,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg_0);
  output comp2;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg_0;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp2;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire [0:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(\gmux.gm[4].gms.ms_0 ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp2}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],v1_reg_0}));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module hdmi_light_strip_output_0_4_compare_1
   (ram_empty_fb_i_reg,
    v1_reg,
    ram_empty_fb_i_reg_0,
    out,
    rd_en,
    ram_empty_fb_i_reg_1,
    comp1);
  output ram_empty_fb_i_reg;
  input [3:0]v1_reg;
  input [0:0]ram_empty_fb_i_reg_0;
  input out;
  input rd_en;
  input [1:0]ram_empty_fb_i_reg_1;
  input comp1;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp0;
  wire comp1;
  wire out;
  wire ram_empty_fb_i_reg;
  wire [0:0]ram_empty_fb_i_reg_0;
  wire [1:0]ram_empty_fb_i_reg_1;
  wire rd_en;
  wire [3:0]v1_reg;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp0}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_fb_i_reg_0}));
  LUT6 #(
    .INIT(64'hBABBBBBBAAAAAAAA)) 
    ram_empty_i_i_1
       (.I0(comp0),
        .I1(out),
        .I2(rd_en),
        .I3(ram_empty_fb_i_reg_1[1]),
        .I4(ram_empty_fb_i_reg_1[0]),
        .I5(comp1),
        .O(ram_empty_fb_i_reg));
endmodule

(* ORIG_REF_NAME = "compare" *) 
module hdmi_light_strip_output_0_4_compare_2
   (comp1,
    v1_reg_0,
    ram_empty_fb_i_reg);
  output comp1;
  input [3:0]v1_reg_0;
  input [0:0]ram_empty_fb_i_reg;

  wire carrynet_0;
  wire carrynet_1;
  wire carrynet_2;
  wire carrynet_3;
  wire comp1;
  wire [0:0]ram_empty_fb_i_reg;
  wire [3:0]v1_reg_0;
  wire [3:0]\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED ;
  wire [3:0]\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED ;
  wire [3:1]\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED ;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[0].gm1.m1_CARRY4 
       (.CI(1'b0),
        .CO({carrynet_3,carrynet_2,carrynet_1,carrynet_0}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED [3:0]),
        .S(v1_reg_0));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "(MUXCY,XORCY)" *) 
  (* box_type = "PRIMITIVE" *) 
  CARRY4 \gmux.gm[4].gms.ms_CARRY4 
       (.CI(carrynet_3),
        .CO({\NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED [3:1],comp1}),
        .CYINIT(1'b0),
        .DI({\NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED [3:1],1'b0}),
        .O(\NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED [3:0]),
        .S({\NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED [3:1],ram_empty_fb_i_reg}));
endmodule

(* ORIG_REF_NAME = "fifo_generator_ramfifo" *) 
module hdmi_light_strip_output_0_4_fifo_generator_ramfifo
   (empty,
    full,
    dout,
    rd_clk,
    wr_clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [15:0]dout;
  input rd_clk;
  input wr_clk;
  input [15:0]din;
  input rd_en;
  input wr_en;

  wire [15:0]din;
  wire [15:0]dout;
  wire empty;
  wire full;
  wire [4:4]\gras.rsts/c0/v1_reg ;
  wire [4:4]\gras.rsts/c1/v1_reg ;
  wire [3:0]\gwas.wsts/c1/v1_reg ;
  wire [3:0]\gwas.wsts/c2/v1_reg ;
  wire ram_rd_en_i;
  wire ram_regout_en;
  wire ram_wr_en;
  wire rd_clk;
  wire rd_en;
  wire [8:0]rd_pntr;
  wire [8:8]rd_pntr_plus1;
  wire [8:8]rd_pntr_wr;
  wire wr_clk;
  wire wr_en;
  wire [8:0]wr_pntr;
  wire [7:0]wr_pntr_plus1;
  wire [7:0]wr_pntr_plus2;
  wire [7:0]wr_pntr_rd;

  hdmi_light_strip_output_0_4_clk_x_pntrs \gntv_or_sync_fifo.gcx.clkx 
       (.Q(rd_pntr),
        .RD_PNTR_WR(rd_pntr_wr),
        .WR_PNTR_RD(wr_pntr_rd),
        .\gmux.gm[3].gms.ms (wr_pntr_plus1),
        .\gmux.gm[3].gms.ms_0 (wr_pntr_plus2),
        .\gmux.gm[4].gms.ms (rd_pntr_plus1),
        .rd_clk(rd_clk),
        .\src_gray_ff_reg[8] (wr_pntr),
        .v1_reg(\gras.rsts/c0/v1_reg ),
        .v1_reg_0(\gras.rsts/c1/v1_reg ),
        .v1_reg_1(\gwas.wsts/c1/v1_reg ),
        .v1_reg_2(\gwas.wsts/c2/v1_reg ),
        .wr_clk(wr_clk));
  hdmi_light_strip_output_0_4_rd_logic \gntv_or_sync_fifo.gl0.rd 
       (.E(ram_regout_en),
        .Q(rd_pntr_plus1),
        .WR_PNTR_RD(wr_pntr_rd),
        .empty(empty),
        .\gc0.count_d1_reg[8] (rd_pntr),
        .ram_empty_fb_i_reg(\gras.rsts/c0/v1_reg ),
        .ram_empty_fb_i_reg_0(\gras.rsts/c1/v1_reg ),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  hdmi_light_strip_output_0_4_wr_logic \gntv_or_sync_fifo.gl0.wr 
       (.E(ram_wr_en),
        .Q(wr_pntr_plus2),
        .RD_PNTR_WR(rd_pntr_wr),
        .full(full),
        .\gic0.gc0.count_d1_reg[7] (wr_pntr_plus1),
        .\gic0.gc0.count_d2_reg[8] (wr_pntr),
        .\gmux.gm[4].gms.ms (\gwas.wsts/c1/v1_reg ),
        .\gmux.gm[4].gms.ms_0 (\gwas.wsts/c2/v1_reg ),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  hdmi_light_strip_output_0_4_memory \gntv_or_sync_fifo.mem 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (rd_pntr),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (wr_pntr),
        .E(ram_wr_en),
        .din(din),
        .dout(dout),
        .\goreg_bm.dout_i_reg[0]_0 (ram_regout_en),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "fifo_generator_top" *) 
module hdmi_light_strip_output_0_4_fifo_generator_top
   (empty,
    full,
    dout,
    rd_clk,
    wr_clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [15:0]dout;
  input rd_clk;
  input wr_clk;
  input [15:0]din;
  input rd_en;
  input wr_en;

  wire [15:0]din;
  wire [15:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  hdmi_light_strip_output_0_4_fifo_generator_ramfifo \grf.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* C_ADD_NGC_CONSTRAINT = "0" *) (* C_APPLICATION_TYPE_AXIS = "0" *) (* C_APPLICATION_TYPE_RACH = "0" *) 
(* C_APPLICATION_TYPE_RDCH = "0" *) (* C_APPLICATION_TYPE_WACH = "0" *) (* C_APPLICATION_TYPE_WDCH = "0" *) 
(* C_APPLICATION_TYPE_WRCH = "0" *) (* C_AXIS_TDATA_WIDTH = "8" *) (* C_AXIS_TDEST_WIDTH = "1" *) 
(* C_AXIS_TID_WIDTH = "1" *) (* C_AXIS_TKEEP_WIDTH = "1" *) (* C_AXIS_TSTRB_WIDTH = "1" *) 
(* C_AXIS_TUSER_WIDTH = "4" *) (* C_AXIS_TYPE = "0" *) (* C_AXI_ADDR_WIDTH = "32" *) 
(* C_AXI_ARUSER_WIDTH = "1" *) (* C_AXI_AWUSER_WIDTH = "1" *) (* C_AXI_BUSER_WIDTH = "1" *) 
(* C_AXI_DATA_WIDTH = "64" *) (* C_AXI_ID_WIDTH = "1" *) (* C_AXI_LEN_WIDTH = "8" *) 
(* C_AXI_LOCK_WIDTH = "1" *) (* C_AXI_RUSER_WIDTH = "1" *) (* C_AXI_TYPE = "1" *) 
(* C_AXI_WUSER_WIDTH = "1" *) (* C_COMMON_CLOCK = "0" *) (* C_COUNT_TYPE = "0" *) 
(* C_DATA_COUNT_WIDTH = "9" *) (* C_DEFAULT_VALUE = "BlankString" *) (* C_DIN_WIDTH = "16" *) 
(* C_DIN_WIDTH_AXIS = "1" *) (* C_DIN_WIDTH_RACH = "32" *) (* C_DIN_WIDTH_RDCH = "64" *) 
(* C_DIN_WIDTH_WACH = "1" *) (* C_DIN_WIDTH_WDCH = "64" *) (* C_DIN_WIDTH_WRCH = "2" *) 
(* C_DOUT_RST_VAL = "0" *) (* C_DOUT_WIDTH = "16" *) (* C_ENABLE_RLOCS = "0" *) 
(* C_ENABLE_RST_SYNC = "1" *) (* C_EN_SAFETY_CKT = "0" *) (* C_ERROR_INJECTION_TYPE = "0" *) 
(* C_ERROR_INJECTION_TYPE_AXIS = "0" *) (* C_ERROR_INJECTION_TYPE_RACH = "0" *) (* C_ERROR_INJECTION_TYPE_RDCH = "0" *) 
(* C_ERROR_INJECTION_TYPE_WACH = "0" *) (* C_ERROR_INJECTION_TYPE_WDCH = "0" *) (* C_ERROR_INJECTION_TYPE_WRCH = "0" *) 
(* C_FAMILY = "artix7" *) (* C_FULL_FLAGS_RST_VAL = "0" *) (* C_HAS_ALMOST_EMPTY = "0" *) 
(* C_HAS_ALMOST_FULL = "0" *) (* C_HAS_AXIS_TDATA = "1" *) (* C_HAS_AXIS_TDEST = "0" *) 
(* C_HAS_AXIS_TID = "0" *) (* C_HAS_AXIS_TKEEP = "0" *) (* C_HAS_AXIS_TLAST = "0" *) 
(* C_HAS_AXIS_TREADY = "1" *) (* C_HAS_AXIS_TSTRB = "0" *) (* C_HAS_AXIS_TUSER = "1" *) 
(* C_HAS_AXI_ARUSER = "0" *) (* C_HAS_AXI_AWUSER = "0" *) (* C_HAS_AXI_BUSER = "0" *) 
(* C_HAS_AXI_ID = "0" *) (* C_HAS_AXI_RD_CHANNEL = "1" *) (* C_HAS_AXI_RUSER = "0" *) 
(* C_HAS_AXI_WR_CHANNEL = "1" *) (* C_HAS_AXI_WUSER = "0" *) (* C_HAS_BACKUP = "0" *) 
(* C_HAS_DATA_COUNT = "0" *) (* C_HAS_DATA_COUNTS_AXIS = "0" *) (* C_HAS_DATA_COUNTS_RACH = "0" *) 
(* C_HAS_DATA_COUNTS_RDCH = "0" *) (* C_HAS_DATA_COUNTS_WACH = "0" *) (* C_HAS_DATA_COUNTS_WDCH = "0" *) 
(* C_HAS_DATA_COUNTS_WRCH = "0" *) (* C_HAS_INT_CLK = "0" *) (* C_HAS_MASTER_CE = "0" *) 
(* C_HAS_MEMINIT_FILE = "0" *) (* C_HAS_OVERFLOW = "0" *) (* C_HAS_PROG_FLAGS_AXIS = "0" *) 
(* C_HAS_PROG_FLAGS_RACH = "0" *) (* C_HAS_PROG_FLAGS_RDCH = "0" *) (* C_HAS_PROG_FLAGS_WACH = "0" *) 
(* C_HAS_PROG_FLAGS_WDCH = "0" *) (* C_HAS_PROG_FLAGS_WRCH = "0" *) (* C_HAS_RD_DATA_COUNT = "0" *) 
(* C_HAS_RD_RST = "0" *) (* C_HAS_RST = "0" *) (* C_HAS_SLAVE_CE = "0" *) 
(* C_HAS_SRST = "0" *) (* C_HAS_UNDERFLOW = "0" *) (* C_HAS_VALID = "0" *) 
(* C_HAS_WR_ACK = "0" *) (* C_HAS_WR_DATA_COUNT = "0" *) (* C_HAS_WR_RST = "0" *) 
(* C_IMPLEMENTATION_TYPE = "2" *) (* C_IMPLEMENTATION_TYPE_AXIS = "1" *) (* C_IMPLEMENTATION_TYPE_RACH = "1" *) 
(* C_IMPLEMENTATION_TYPE_RDCH = "1" *) (* C_IMPLEMENTATION_TYPE_WACH = "1" *) (* C_IMPLEMENTATION_TYPE_WDCH = "1" *) 
(* C_IMPLEMENTATION_TYPE_WRCH = "1" *) (* C_INIT_WR_PNTR_VAL = "0" *) (* C_INTERFACE_TYPE = "0" *) 
(* C_MEMORY_TYPE = "1" *) (* C_MIF_FILE_NAME = "BlankString" *) (* C_MSGON_VAL = "1" *) 
(* C_OPTIMIZATION_MODE = "0" *) (* C_OVERFLOW_LOW = "0" *) (* C_POWER_SAVING_MODE = "0" *) 
(* C_PRELOAD_LATENCY = "0" *) (* C_PRELOAD_REGS = "1" *) (* C_PRIM_FIFO_TYPE = "512x36" *) 
(* C_PRIM_FIFO_TYPE_AXIS = "1kx18" *) (* C_PRIM_FIFO_TYPE_RACH = "512x36" *) (* C_PRIM_FIFO_TYPE_RDCH = "1kx36" *) 
(* C_PRIM_FIFO_TYPE_WACH = "512x36" *) (* C_PRIM_FIFO_TYPE_WDCH = "1kx36" *) (* C_PRIM_FIFO_TYPE_WRCH = "512x36" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL = "4" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH = "1022" *) (* C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH = "1022" *) 
(* C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH = "1022" *) (* C_PROG_EMPTY_THRESH_NEGATE_VAL = "5" *) (* C_PROG_EMPTY_TYPE = "0" *) 
(* C_PROG_EMPTY_TYPE_AXIS = "0" *) (* C_PROG_EMPTY_TYPE_RACH = "0" *) (* C_PROG_EMPTY_TYPE_RDCH = "0" *) 
(* C_PROG_EMPTY_TYPE_WACH = "0" *) (* C_PROG_EMPTY_TYPE_WDCH = "0" *) (* C_PROG_EMPTY_TYPE_WRCH = "0" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL = "511" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_AXIS = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_RACH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_RDCH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WACH = "1023" *) (* C_PROG_FULL_THRESH_ASSERT_VAL_WDCH = "1023" *) 
(* C_PROG_FULL_THRESH_ASSERT_VAL_WRCH = "1023" *) (* C_PROG_FULL_THRESH_NEGATE_VAL = "510" *) (* C_PROG_FULL_TYPE = "0" *) 
(* C_PROG_FULL_TYPE_AXIS = "0" *) (* C_PROG_FULL_TYPE_RACH = "0" *) (* C_PROG_FULL_TYPE_RDCH = "0" *) 
(* C_PROG_FULL_TYPE_WACH = "0" *) (* C_PROG_FULL_TYPE_WDCH = "0" *) (* C_PROG_FULL_TYPE_WRCH = "0" *) 
(* C_RACH_TYPE = "0" *) (* C_RDCH_TYPE = "0" *) (* C_RD_DATA_COUNT_WIDTH = "9" *) 
(* C_RD_DEPTH = "512" *) (* C_RD_FREQ = "1" *) (* C_RD_PNTR_WIDTH = "9" *) 
(* C_REG_SLICE_MODE_AXIS = "0" *) (* C_REG_SLICE_MODE_RACH = "0" *) (* C_REG_SLICE_MODE_RDCH = "0" *) 
(* C_REG_SLICE_MODE_WACH = "0" *) (* C_REG_SLICE_MODE_WDCH = "0" *) (* C_REG_SLICE_MODE_WRCH = "0" *) 
(* C_SELECT_XPM = "0" *) (* C_SYNCHRONIZER_STAGE = "2" *) (* C_UNDERFLOW_LOW = "0" *) 
(* C_USE_COMMON_OVERFLOW = "0" *) (* C_USE_COMMON_UNDERFLOW = "0" *) (* C_USE_DEFAULT_SETTINGS = "0" *) 
(* C_USE_DOUT_RST = "0" *) (* C_USE_ECC = "0" *) (* C_USE_ECC_AXIS = "0" *) 
(* C_USE_ECC_RACH = "0" *) (* C_USE_ECC_RDCH = "0" *) (* C_USE_ECC_WACH = "0" *) 
(* C_USE_ECC_WDCH = "0" *) (* C_USE_ECC_WRCH = "0" *) (* C_USE_EMBEDDED_REG = "0" *) 
(* C_USE_FIFO16_FLAGS = "0" *) (* C_USE_FWFT_DATA_COUNT = "0" *) (* C_USE_PIPELINE_REG = "0" *) 
(* C_VALID_LOW = "0" *) (* C_WACH_TYPE = "0" *) (* C_WDCH_TYPE = "0" *) 
(* C_WRCH_TYPE = "0" *) (* C_WR_ACK_LOW = "0" *) (* C_WR_DATA_COUNT_WIDTH = "9" *) 
(* C_WR_DEPTH = "512" *) (* C_WR_DEPTH_AXIS = "1024" *) (* C_WR_DEPTH_RACH = "16" *) 
(* C_WR_DEPTH_RDCH = "1024" *) (* C_WR_DEPTH_WACH = "16" *) (* C_WR_DEPTH_WDCH = "1024" *) 
(* C_WR_DEPTH_WRCH = "16" *) (* C_WR_FREQ = "1" *) (* C_WR_PNTR_WIDTH = "9" *) 
(* C_WR_PNTR_WIDTH_AXIS = "10" *) (* C_WR_PNTR_WIDTH_RACH = "4" *) (* C_WR_PNTR_WIDTH_RDCH = "10" *) 
(* C_WR_PNTR_WIDTH_WACH = "4" *) (* C_WR_PNTR_WIDTH_WDCH = "10" *) (* C_WR_PNTR_WIDTH_WRCH = "4" *) 
(* C_WR_RESPONSE_LATENCY = "1" *) (* ORIG_REF_NAME = "fifo_generator_v13_2_5" *) 
module hdmi_light_strip_output_0_4_fifo_generator_v13_2_5
   (backup,
    backup_marker,
    clk,
    rst,
    srst,
    wr_clk,
    wr_rst,
    rd_clk,
    rd_rst,
    din,
    wr_en,
    rd_en,
    prog_empty_thresh,
    prog_empty_thresh_assert,
    prog_empty_thresh_negate,
    prog_full_thresh,
    prog_full_thresh_assert,
    prog_full_thresh_negate,
    int_clk,
    injectdbiterr,
    injectsbiterr,
    sleep,
    dout,
    full,
    almost_full,
    wr_ack,
    overflow,
    empty,
    almost_empty,
    valid,
    underflow,
    data_count,
    rd_data_count,
    wr_data_count,
    prog_full,
    prog_empty,
    sbiterr,
    dbiterr,
    wr_rst_busy,
    rd_rst_busy,
    m_aclk,
    s_aclk,
    s_aresetn,
    m_aclk_en,
    s_aclk_en,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awlock,
    s_axi_awcache,
    s_axi_awprot,
    s_axi_awqos,
    s_axi_awregion,
    s_axi_awuser,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wid,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wuser,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_buser,
    s_axi_bvalid,
    s_axi_bready,
    m_axi_awid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awlock,
    m_axi_awcache,
    m_axi_awprot,
    m_axi_awqos,
    m_axi_awregion,
    m_axi_awuser,
    m_axi_awvalid,
    m_axi_awready,
    m_axi_wid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_wuser,
    m_axi_wvalid,
    m_axi_wready,
    m_axi_bid,
    m_axi_bresp,
    m_axi_buser,
    m_axi_bvalid,
    m_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arlock,
    s_axi_arcache,
    s_axi_arprot,
    s_axi_arqos,
    s_axi_arregion,
    s_axi_aruser,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_ruser,
    s_axi_rvalid,
    s_axi_rready,
    m_axi_arid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arlock,
    m_axi_arcache,
    m_axi_arprot,
    m_axi_arqos,
    m_axi_arregion,
    m_axi_aruser,
    m_axi_arvalid,
    m_axi_arready,
    m_axi_rid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_ruser,
    m_axi_rvalid,
    m_axi_rready,
    s_axis_tvalid,
    s_axis_tready,
    s_axis_tdata,
    s_axis_tstrb,
    s_axis_tkeep,
    s_axis_tlast,
    s_axis_tid,
    s_axis_tdest,
    s_axis_tuser,
    m_axis_tvalid,
    m_axis_tready,
    m_axis_tdata,
    m_axis_tstrb,
    m_axis_tkeep,
    m_axis_tlast,
    m_axis_tid,
    m_axis_tdest,
    m_axis_tuser,
    axi_aw_injectsbiterr,
    axi_aw_injectdbiterr,
    axi_aw_prog_full_thresh,
    axi_aw_prog_empty_thresh,
    axi_aw_data_count,
    axi_aw_wr_data_count,
    axi_aw_rd_data_count,
    axi_aw_sbiterr,
    axi_aw_dbiterr,
    axi_aw_overflow,
    axi_aw_underflow,
    axi_aw_prog_full,
    axi_aw_prog_empty,
    axi_w_injectsbiterr,
    axi_w_injectdbiterr,
    axi_w_prog_full_thresh,
    axi_w_prog_empty_thresh,
    axi_w_data_count,
    axi_w_wr_data_count,
    axi_w_rd_data_count,
    axi_w_sbiterr,
    axi_w_dbiterr,
    axi_w_overflow,
    axi_w_underflow,
    axi_w_prog_full,
    axi_w_prog_empty,
    axi_b_injectsbiterr,
    axi_b_injectdbiterr,
    axi_b_prog_full_thresh,
    axi_b_prog_empty_thresh,
    axi_b_data_count,
    axi_b_wr_data_count,
    axi_b_rd_data_count,
    axi_b_sbiterr,
    axi_b_dbiterr,
    axi_b_overflow,
    axi_b_underflow,
    axi_b_prog_full,
    axi_b_prog_empty,
    axi_ar_injectsbiterr,
    axi_ar_injectdbiterr,
    axi_ar_prog_full_thresh,
    axi_ar_prog_empty_thresh,
    axi_ar_data_count,
    axi_ar_wr_data_count,
    axi_ar_rd_data_count,
    axi_ar_sbiterr,
    axi_ar_dbiterr,
    axi_ar_overflow,
    axi_ar_underflow,
    axi_ar_prog_full,
    axi_ar_prog_empty,
    axi_r_injectsbiterr,
    axi_r_injectdbiterr,
    axi_r_prog_full_thresh,
    axi_r_prog_empty_thresh,
    axi_r_data_count,
    axi_r_wr_data_count,
    axi_r_rd_data_count,
    axi_r_sbiterr,
    axi_r_dbiterr,
    axi_r_overflow,
    axi_r_underflow,
    axi_r_prog_full,
    axi_r_prog_empty,
    axis_injectsbiterr,
    axis_injectdbiterr,
    axis_prog_full_thresh,
    axis_prog_empty_thresh,
    axis_data_count,
    axis_wr_data_count,
    axis_rd_data_count,
    axis_sbiterr,
    axis_dbiterr,
    axis_overflow,
    axis_underflow,
    axis_prog_full,
    axis_prog_empty);
  input backup;
  input backup_marker;
  input clk;
  input rst;
  input srst;
  input wr_clk;
  input wr_rst;
  input rd_clk;
  input rd_rst;
  input [15:0]din;
  input wr_en;
  input rd_en;
  input [8:0]prog_empty_thresh;
  input [8:0]prog_empty_thresh_assert;
  input [8:0]prog_empty_thresh_negate;
  input [8:0]prog_full_thresh;
  input [8:0]prog_full_thresh_assert;
  input [8:0]prog_full_thresh_negate;
  input int_clk;
  input injectdbiterr;
  input injectsbiterr;
  input sleep;
  output [15:0]dout;
  output full;
  output almost_full;
  output wr_ack;
  output overflow;
  output empty;
  output almost_empty;
  output valid;
  output underflow;
  output [8:0]data_count;
  output [8:0]rd_data_count;
  output [8:0]wr_data_count;
  output prog_full;
  output prog_empty;
  output sbiterr;
  output dbiterr;
  output wr_rst_busy;
  output rd_rst_busy;
  input m_aclk;
  input s_aclk;
  input s_aresetn;
  input m_aclk_en;
  input s_aclk_en;
  input [0:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input [0:0]s_axi_awlock;
  input [3:0]s_axi_awcache;
  input [2:0]s_axi_awprot;
  input [3:0]s_axi_awqos;
  input [3:0]s_axi_awregion;
  input [0:0]s_axi_awuser;
  input s_axi_awvalid;
  output s_axi_awready;
  input [0:0]s_axi_wid;
  input [63:0]s_axi_wdata;
  input [7:0]s_axi_wstrb;
  input s_axi_wlast;
  input [0:0]s_axi_wuser;
  input s_axi_wvalid;
  output s_axi_wready;
  output [0:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output [0:0]s_axi_buser;
  output s_axi_bvalid;
  input s_axi_bready;
  output [0:0]m_axi_awid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [0:0]m_axi_awlock;
  output [3:0]m_axi_awcache;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awqos;
  output [3:0]m_axi_awregion;
  output [0:0]m_axi_awuser;
  output m_axi_awvalid;
  input m_axi_awready;
  output [0:0]m_axi_wid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output [0:0]m_axi_wuser;
  output m_axi_wvalid;
  input m_axi_wready;
  input [0:0]m_axi_bid;
  input [1:0]m_axi_bresp;
  input [0:0]m_axi_buser;
  input m_axi_bvalid;
  output m_axi_bready;
  input [0:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input [0:0]s_axi_arlock;
  input [3:0]s_axi_arcache;
  input [2:0]s_axi_arprot;
  input [3:0]s_axi_arqos;
  input [3:0]s_axi_arregion;
  input [0:0]s_axi_aruser;
  input s_axi_arvalid;
  output s_axi_arready;
  output [0:0]s_axi_rid;
  output [63:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output [0:0]s_axi_ruser;
  output s_axi_rvalid;
  input s_axi_rready;
  output [0:0]m_axi_arid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [0:0]m_axi_arlock;
  output [3:0]m_axi_arcache;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arqos;
  output [3:0]m_axi_arregion;
  output [0:0]m_axi_aruser;
  output m_axi_arvalid;
  input m_axi_arready;
  input [0:0]m_axi_rid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input [0:0]m_axi_ruser;
  input m_axi_rvalid;
  output m_axi_rready;
  input s_axis_tvalid;
  output s_axis_tready;
  input [7:0]s_axis_tdata;
  input [0:0]s_axis_tstrb;
  input [0:0]s_axis_tkeep;
  input s_axis_tlast;
  input [0:0]s_axis_tid;
  input [0:0]s_axis_tdest;
  input [3:0]s_axis_tuser;
  output m_axis_tvalid;
  input m_axis_tready;
  output [7:0]m_axis_tdata;
  output [0:0]m_axis_tstrb;
  output [0:0]m_axis_tkeep;
  output m_axis_tlast;
  output [0:0]m_axis_tid;
  output [0:0]m_axis_tdest;
  output [3:0]m_axis_tuser;
  input axi_aw_injectsbiterr;
  input axi_aw_injectdbiterr;
  input [3:0]axi_aw_prog_full_thresh;
  input [3:0]axi_aw_prog_empty_thresh;
  output [4:0]axi_aw_data_count;
  output [4:0]axi_aw_wr_data_count;
  output [4:0]axi_aw_rd_data_count;
  output axi_aw_sbiterr;
  output axi_aw_dbiterr;
  output axi_aw_overflow;
  output axi_aw_underflow;
  output axi_aw_prog_full;
  output axi_aw_prog_empty;
  input axi_w_injectsbiterr;
  input axi_w_injectdbiterr;
  input [9:0]axi_w_prog_full_thresh;
  input [9:0]axi_w_prog_empty_thresh;
  output [10:0]axi_w_data_count;
  output [10:0]axi_w_wr_data_count;
  output [10:0]axi_w_rd_data_count;
  output axi_w_sbiterr;
  output axi_w_dbiterr;
  output axi_w_overflow;
  output axi_w_underflow;
  output axi_w_prog_full;
  output axi_w_prog_empty;
  input axi_b_injectsbiterr;
  input axi_b_injectdbiterr;
  input [3:0]axi_b_prog_full_thresh;
  input [3:0]axi_b_prog_empty_thresh;
  output [4:0]axi_b_data_count;
  output [4:0]axi_b_wr_data_count;
  output [4:0]axi_b_rd_data_count;
  output axi_b_sbiterr;
  output axi_b_dbiterr;
  output axi_b_overflow;
  output axi_b_underflow;
  output axi_b_prog_full;
  output axi_b_prog_empty;
  input axi_ar_injectsbiterr;
  input axi_ar_injectdbiterr;
  input [3:0]axi_ar_prog_full_thresh;
  input [3:0]axi_ar_prog_empty_thresh;
  output [4:0]axi_ar_data_count;
  output [4:0]axi_ar_wr_data_count;
  output [4:0]axi_ar_rd_data_count;
  output axi_ar_sbiterr;
  output axi_ar_dbiterr;
  output axi_ar_overflow;
  output axi_ar_underflow;
  output axi_ar_prog_full;
  output axi_ar_prog_empty;
  input axi_r_injectsbiterr;
  input axi_r_injectdbiterr;
  input [9:0]axi_r_prog_full_thresh;
  input [9:0]axi_r_prog_empty_thresh;
  output [10:0]axi_r_data_count;
  output [10:0]axi_r_wr_data_count;
  output [10:0]axi_r_rd_data_count;
  output axi_r_sbiterr;
  output axi_r_dbiterr;
  output axi_r_overflow;
  output axi_r_underflow;
  output axi_r_prog_full;
  output axi_r_prog_empty;
  input axis_injectsbiterr;
  input axis_injectdbiterr;
  input [9:0]axis_prog_full_thresh;
  input [9:0]axis_prog_empty_thresh;
  output [10:0]axis_data_count;
  output [10:0]axis_wr_data_count;
  output [10:0]axis_rd_data_count;
  output axis_sbiterr;
  output axis_dbiterr;
  output axis_overflow;
  output axis_underflow;
  output axis_prog_full;
  output axis_prog_empty;

  wire \<const0> ;
  wire \<const1> ;
  wire [15:0]din;
  wire [15:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  assign almost_empty = \<const0> ;
  assign almost_full = \<const0> ;
  assign axi_ar_data_count[4] = \<const0> ;
  assign axi_ar_data_count[3] = \<const0> ;
  assign axi_ar_data_count[2] = \<const0> ;
  assign axi_ar_data_count[1] = \<const0> ;
  assign axi_ar_data_count[0] = \<const0> ;
  assign axi_ar_dbiterr = \<const0> ;
  assign axi_ar_overflow = \<const0> ;
  assign axi_ar_prog_empty = \<const1> ;
  assign axi_ar_prog_full = \<const0> ;
  assign axi_ar_rd_data_count[4] = \<const0> ;
  assign axi_ar_rd_data_count[3] = \<const0> ;
  assign axi_ar_rd_data_count[2] = \<const0> ;
  assign axi_ar_rd_data_count[1] = \<const0> ;
  assign axi_ar_rd_data_count[0] = \<const0> ;
  assign axi_ar_sbiterr = \<const0> ;
  assign axi_ar_underflow = \<const0> ;
  assign axi_ar_wr_data_count[4] = \<const0> ;
  assign axi_ar_wr_data_count[3] = \<const0> ;
  assign axi_ar_wr_data_count[2] = \<const0> ;
  assign axi_ar_wr_data_count[1] = \<const0> ;
  assign axi_ar_wr_data_count[0] = \<const0> ;
  assign axi_aw_data_count[4] = \<const0> ;
  assign axi_aw_data_count[3] = \<const0> ;
  assign axi_aw_data_count[2] = \<const0> ;
  assign axi_aw_data_count[1] = \<const0> ;
  assign axi_aw_data_count[0] = \<const0> ;
  assign axi_aw_dbiterr = \<const0> ;
  assign axi_aw_overflow = \<const0> ;
  assign axi_aw_prog_empty = \<const1> ;
  assign axi_aw_prog_full = \<const0> ;
  assign axi_aw_rd_data_count[4] = \<const0> ;
  assign axi_aw_rd_data_count[3] = \<const0> ;
  assign axi_aw_rd_data_count[2] = \<const0> ;
  assign axi_aw_rd_data_count[1] = \<const0> ;
  assign axi_aw_rd_data_count[0] = \<const0> ;
  assign axi_aw_sbiterr = \<const0> ;
  assign axi_aw_underflow = \<const0> ;
  assign axi_aw_wr_data_count[4] = \<const0> ;
  assign axi_aw_wr_data_count[3] = \<const0> ;
  assign axi_aw_wr_data_count[2] = \<const0> ;
  assign axi_aw_wr_data_count[1] = \<const0> ;
  assign axi_aw_wr_data_count[0] = \<const0> ;
  assign axi_b_data_count[4] = \<const0> ;
  assign axi_b_data_count[3] = \<const0> ;
  assign axi_b_data_count[2] = \<const0> ;
  assign axi_b_data_count[1] = \<const0> ;
  assign axi_b_data_count[0] = \<const0> ;
  assign axi_b_dbiterr = \<const0> ;
  assign axi_b_overflow = \<const0> ;
  assign axi_b_prog_empty = \<const1> ;
  assign axi_b_prog_full = \<const0> ;
  assign axi_b_rd_data_count[4] = \<const0> ;
  assign axi_b_rd_data_count[3] = \<const0> ;
  assign axi_b_rd_data_count[2] = \<const0> ;
  assign axi_b_rd_data_count[1] = \<const0> ;
  assign axi_b_rd_data_count[0] = \<const0> ;
  assign axi_b_sbiterr = \<const0> ;
  assign axi_b_underflow = \<const0> ;
  assign axi_b_wr_data_count[4] = \<const0> ;
  assign axi_b_wr_data_count[3] = \<const0> ;
  assign axi_b_wr_data_count[2] = \<const0> ;
  assign axi_b_wr_data_count[1] = \<const0> ;
  assign axi_b_wr_data_count[0] = \<const0> ;
  assign axi_r_data_count[10] = \<const0> ;
  assign axi_r_data_count[9] = \<const0> ;
  assign axi_r_data_count[8] = \<const0> ;
  assign axi_r_data_count[7] = \<const0> ;
  assign axi_r_data_count[6] = \<const0> ;
  assign axi_r_data_count[5] = \<const0> ;
  assign axi_r_data_count[4] = \<const0> ;
  assign axi_r_data_count[3] = \<const0> ;
  assign axi_r_data_count[2] = \<const0> ;
  assign axi_r_data_count[1] = \<const0> ;
  assign axi_r_data_count[0] = \<const0> ;
  assign axi_r_dbiterr = \<const0> ;
  assign axi_r_overflow = \<const0> ;
  assign axi_r_prog_empty = \<const1> ;
  assign axi_r_prog_full = \<const0> ;
  assign axi_r_rd_data_count[10] = \<const0> ;
  assign axi_r_rd_data_count[9] = \<const0> ;
  assign axi_r_rd_data_count[8] = \<const0> ;
  assign axi_r_rd_data_count[7] = \<const0> ;
  assign axi_r_rd_data_count[6] = \<const0> ;
  assign axi_r_rd_data_count[5] = \<const0> ;
  assign axi_r_rd_data_count[4] = \<const0> ;
  assign axi_r_rd_data_count[3] = \<const0> ;
  assign axi_r_rd_data_count[2] = \<const0> ;
  assign axi_r_rd_data_count[1] = \<const0> ;
  assign axi_r_rd_data_count[0] = \<const0> ;
  assign axi_r_sbiterr = \<const0> ;
  assign axi_r_underflow = \<const0> ;
  assign axi_r_wr_data_count[10] = \<const0> ;
  assign axi_r_wr_data_count[9] = \<const0> ;
  assign axi_r_wr_data_count[8] = \<const0> ;
  assign axi_r_wr_data_count[7] = \<const0> ;
  assign axi_r_wr_data_count[6] = \<const0> ;
  assign axi_r_wr_data_count[5] = \<const0> ;
  assign axi_r_wr_data_count[4] = \<const0> ;
  assign axi_r_wr_data_count[3] = \<const0> ;
  assign axi_r_wr_data_count[2] = \<const0> ;
  assign axi_r_wr_data_count[1] = \<const0> ;
  assign axi_r_wr_data_count[0] = \<const0> ;
  assign axi_w_data_count[10] = \<const0> ;
  assign axi_w_data_count[9] = \<const0> ;
  assign axi_w_data_count[8] = \<const0> ;
  assign axi_w_data_count[7] = \<const0> ;
  assign axi_w_data_count[6] = \<const0> ;
  assign axi_w_data_count[5] = \<const0> ;
  assign axi_w_data_count[4] = \<const0> ;
  assign axi_w_data_count[3] = \<const0> ;
  assign axi_w_data_count[2] = \<const0> ;
  assign axi_w_data_count[1] = \<const0> ;
  assign axi_w_data_count[0] = \<const0> ;
  assign axi_w_dbiterr = \<const0> ;
  assign axi_w_overflow = \<const0> ;
  assign axi_w_prog_empty = \<const1> ;
  assign axi_w_prog_full = \<const0> ;
  assign axi_w_rd_data_count[10] = \<const0> ;
  assign axi_w_rd_data_count[9] = \<const0> ;
  assign axi_w_rd_data_count[8] = \<const0> ;
  assign axi_w_rd_data_count[7] = \<const0> ;
  assign axi_w_rd_data_count[6] = \<const0> ;
  assign axi_w_rd_data_count[5] = \<const0> ;
  assign axi_w_rd_data_count[4] = \<const0> ;
  assign axi_w_rd_data_count[3] = \<const0> ;
  assign axi_w_rd_data_count[2] = \<const0> ;
  assign axi_w_rd_data_count[1] = \<const0> ;
  assign axi_w_rd_data_count[0] = \<const0> ;
  assign axi_w_sbiterr = \<const0> ;
  assign axi_w_underflow = \<const0> ;
  assign axi_w_wr_data_count[10] = \<const0> ;
  assign axi_w_wr_data_count[9] = \<const0> ;
  assign axi_w_wr_data_count[8] = \<const0> ;
  assign axi_w_wr_data_count[7] = \<const0> ;
  assign axi_w_wr_data_count[6] = \<const0> ;
  assign axi_w_wr_data_count[5] = \<const0> ;
  assign axi_w_wr_data_count[4] = \<const0> ;
  assign axi_w_wr_data_count[3] = \<const0> ;
  assign axi_w_wr_data_count[2] = \<const0> ;
  assign axi_w_wr_data_count[1] = \<const0> ;
  assign axi_w_wr_data_count[0] = \<const0> ;
  assign axis_data_count[10] = \<const0> ;
  assign axis_data_count[9] = \<const0> ;
  assign axis_data_count[8] = \<const0> ;
  assign axis_data_count[7] = \<const0> ;
  assign axis_data_count[6] = \<const0> ;
  assign axis_data_count[5] = \<const0> ;
  assign axis_data_count[4] = \<const0> ;
  assign axis_data_count[3] = \<const0> ;
  assign axis_data_count[2] = \<const0> ;
  assign axis_data_count[1] = \<const0> ;
  assign axis_data_count[0] = \<const0> ;
  assign axis_dbiterr = \<const0> ;
  assign axis_overflow = \<const0> ;
  assign axis_prog_empty = \<const1> ;
  assign axis_prog_full = \<const0> ;
  assign axis_rd_data_count[10] = \<const0> ;
  assign axis_rd_data_count[9] = \<const0> ;
  assign axis_rd_data_count[8] = \<const0> ;
  assign axis_rd_data_count[7] = \<const0> ;
  assign axis_rd_data_count[6] = \<const0> ;
  assign axis_rd_data_count[5] = \<const0> ;
  assign axis_rd_data_count[4] = \<const0> ;
  assign axis_rd_data_count[3] = \<const0> ;
  assign axis_rd_data_count[2] = \<const0> ;
  assign axis_rd_data_count[1] = \<const0> ;
  assign axis_rd_data_count[0] = \<const0> ;
  assign axis_sbiterr = \<const0> ;
  assign axis_underflow = \<const0> ;
  assign axis_wr_data_count[10] = \<const0> ;
  assign axis_wr_data_count[9] = \<const0> ;
  assign axis_wr_data_count[8] = \<const0> ;
  assign axis_wr_data_count[7] = \<const0> ;
  assign axis_wr_data_count[6] = \<const0> ;
  assign axis_wr_data_count[5] = \<const0> ;
  assign axis_wr_data_count[4] = \<const0> ;
  assign axis_wr_data_count[3] = \<const0> ;
  assign axis_wr_data_count[2] = \<const0> ;
  assign axis_wr_data_count[1] = \<const0> ;
  assign axis_wr_data_count[0] = \<const0> ;
  assign data_count[8] = \<const0> ;
  assign data_count[7] = \<const0> ;
  assign data_count[6] = \<const0> ;
  assign data_count[5] = \<const0> ;
  assign data_count[4] = \<const0> ;
  assign data_count[3] = \<const0> ;
  assign data_count[2] = \<const0> ;
  assign data_count[1] = \<const0> ;
  assign data_count[0] = \<const0> ;
  assign dbiterr = \<const0> ;
  assign m_axi_araddr[31] = \<const0> ;
  assign m_axi_araddr[30] = \<const0> ;
  assign m_axi_araddr[29] = \<const0> ;
  assign m_axi_araddr[28] = \<const0> ;
  assign m_axi_araddr[27] = \<const0> ;
  assign m_axi_araddr[26] = \<const0> ;
  assign m_axi_araddr[25] = \<const0> ;
  assign m_axi_araddr[24] = \<const0> ;
  assign m_axi_araddr[23] = \<const0> ;
  assign m_axi_araddr[22] = \<const0> ;
  assign m_axi_araddr[21] = \<const0> ;
  assign m_axi_araddr[20] = \<const0> ;
  assign m_axi_araddr[19] = \<const0> ;
  assign m_axi_araddr[18] = \<const0> ;
  assign m_axi_araddr[17] = \<const0> ;
  assign m_axi_araddr[16] = \<const0> ;
  assign m_axi_araddr[15] = \<const0> ;
  assign m_axi_araddr[14] = \<const0> ;
  assign m_axi_araddr[13] = \<const0> ;
  assign m_axi_araddr[12] = \<const0> ;
  assign m_axi_araddr[11] = \<const0> ;
  assign m_axi_araddr[10] = \<const0> ;
  assign m_axi_araddr[9] = \<const0> ;
  assign m_axi_araddr[8] = \<const0> ;
  assign m_axi_araddr[7] = \<const0> ;
  assign m_axi_araddr[6] = \<const0> ;
  assign m_axi_araddr[5] = \<const0> ;
  assign m_axi_araddr[4] = \<const0> ;
  assign m_axi_araddr[3] = \<const0> ;
  assign m_axi_araddr[2] = \<const0> ;
  assign m_axi_araddr[1] = \<const0> ;
  assign m_axi_araddr[0] = \<const0> ;
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \<const0> ;
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const0> ;
  assign m_axi_arcache[0] = \<const0> ;
  assign m_axi_arid[0] = \<const0> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2] = \<const0> ;
  assign m_axi_arlen[1] = \<const0> ;
  assign m_axi_arlen[0] = \<const0> ;
  assign m_axi_arlock[0] = \<const0> ;
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arqos[3] = \<const0> ;
  assign m_axi_arqos[2] = \<const0> ;
  assign m_axi_arqos[1] = \<const0> ;
  assign m_axi_arqos[0] = \<const0> ;
  assign m_axi_arregion[3] = \<const0> ;
  assign m_axi_arregion[2] = \<const0> ;
  assign m_axi_arregion[1] = \<const0> ;
  assign m_axi_arregion[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1] = \<const0> ;
  assign m_axi_arsize[0] = \<const0> ;
  assign m_axi_aruser[0] = \<const0> ;
  assign m_axi_arvalid = \<const0> ;
  assign m_axi_awaddr[31] = \<const0> ;
  assign m_axi_awaddr[30] = \<const0> ;
  assign m_axi_awaddr[29] = \<const0> ;
  assign m_axi_awaddr[28] = \<const0> ;
  assign m_axi_awaddr[27] = \<const0> ;
  assign m_axi_awaddr[26] = \<const0> ;
  assign m_axi_awaddr[25] = \<const0> ;
  assign m_axi_awaddr[24] = \<const0> ;
  assign m_axi_awaddr[23] = \<const0> ;
  assign m_axi_awaddr[22] = \<const0> ;
  assign m_axi_awaddr[21] = \<const0> ;
  assign m_axi_awaddr[20] = \<const0> ;
  assign m_axi_awaddr[19] = \<const0> ;
  assign m_axi_awaddr[18] = \<const0> ;
  assign m_axi_awaddr[17] = \<const0> ;
  assign m_axi_awaddr[16] = \<const0> ;
  assign m_axi_awaddr[15] = \<const0> ;
  assign m_axi_awaddr[14] = \<const0> ;
  assign m_axi_awaddr[13] = \<const0> ;
  assign m_axi_awaddr[12] = \<const0> ;
  assign m_axi_awaddr[11] = \<const0> ;
  assign m_axi_awaddr[10] = \<const0> ;
  assign m_axi_awaddr[9] = \<const0> ;
  assign m_axi_awaddr[8] = \<const0> ;
  assign m_axi_awaddr[7] = \<const0> ;
  assign m_axi_awaddr[6] = \<const0> ;
  assign m_axi_awaddr[5] = \<const0> ;
  assign m_axi_awaddr[4] = \<const0> ;
  assign m_axi_awaddr[3] = \<const0> ;
  assign m_axi_awaddr[2] = \<const0> ;
  assign m_axi_awaddr[1] = \<const0> ;
  assign m_axi_awaddr[0] = \<const0> ;
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \<const0> ;
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const0> ;
  assign m_axi_awcache[0] = \<const0> ;
  assign m_axi_awid[0] = \<const0> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2] = \<const0> ;
  assign m_axi_awlen[1] = \<const0> ;
  assign m_axi_awlen[0] = \<const0> ;
  assign m_axi_awlock[0] = \<const0> ;
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awqos[3] = \<const0> ;
  assign m_axi_awqos[2] = \<const0> ;
  assign m_axi_awqos[1] = \<const0> ;
  assign m_axi_awqos[0] = \<const0> ;
  assign m_axi_awregion[3] = \<const0> ;
  assign m_axi_awregion[2] = \<const0> ;
  assign m_axi_awregion[1] = \<const0> ;
  assign m_axi_awregion[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1] = \<const0> ;
  assign m_axi_awsize[0] = \<const0> ;
  assign m_axi_awuser[0] = \<const0> ;
  assign m_axi_awvalid = \<const0> ;
  assign m_axi_bready = \<const0> ;
  assign m_axi_rready = \<const0> ;
  assign m_axi_wdata[63] = \<const0> ;
  assign m_axi_wdata[62] = \<const0> ;
  assign m_axi_wdata[61] = \<const0> ;
  assign m_axi_wdata[60] = \<const0> ;
  assign m_axi_wdata[59] = \<const0> ;
  assign m_axi_wdata[58] = \<const0> ;
  assign m_axi_wdata[57] = \<const0> ;
  assign m_axi_wdata[56] = \<const0> ;
  assign m_axi_wdata[55] = \<const0> ;
  assign m_axi_wdata[54] = \<const0> ;
  assign m_axi_wdata[53] = \<const0> ;
  assign m_axi_wdata[52] = \<const0> ;
  assign m_axi_wdata[51] = \<const0> ;
  assign m_axi_wdata[50] = \<const0> ;
  assign m_axi_wdata[49] = \<const0> ;
  assign m_axi_wdata[48] = \<const0> ;
  assign m_axi_wdata[47] = \<const0> ;
  assign m_axi_wdata[46] = \<const0> ;
  assign m_axi_wdata[45] = \<const0> ;
  assign m_axi_wdata[44] = \<const0> ;
  assign m_axi_wdata[43] = \<const0> ;
  assign m_axi_wdata[42] = \<const0> ;
  assign m_axi_wdata[41] = \<const0> ;
  assign m_axi_wdata[40] = \<const0> ;
  assign m_axi_wdata[39] = \<const0> ;
  assign m_axi_wdata[38] = \<const0> ;
  assign m_axi_wdata[37] = \<const0> ;
  assign m_axi_wdata[36] = \<const0> ;
  assign m_axi_wdata[35] = \<const0> ;
  assign m_axi_wdata[34] = \<const0> ;
  assign m_axi_wdata[33] = \<const0> ;
  assign m_axi_wdata[32] = \<const0> ;
  assign m_axi_wdata[31] = \<const0> ;
  assign m_axi_wdata[30] = \<const0> ;
  assign m_axi_wdata[29] = \<const0> ;
  assign m_axi_wdata[28] = \<const0> ;
  assign m_axi_wdata[27] = \<const0> ;
  assign m_axi_wdata[26] = \<const0> ;
  assign m_axi_wdata[25] = \<const0> ;
  assign m_axi_wdata[24] = \<const0> ;
  assign m_axi_wdata[23] = \<const0> ;
  assign m_axi_wdata[22] = \<const0> ;
  assign m_axi_wdata[21] = \<const0> ;
  assign m_axi_wdata[20] = \<const0> ;
  assign m_axi_wdata[19] = \<const0> ;
  assign m_axi_wdata[18] = \<const0> ;
  assign m_axi_wdata[17] = \<const0> ;
  assign m_axi_wdata[16] = \<const0> ;
  assign m_axi_wdata[15] = \<const0> ;
  assign m_axi_wdata[14] = \<const0> ;
  assign m_axi_wdata[13] = \<const0> ;
  assign m_axi_wdata[12] = \<const0> ;
  assign m_axi_wdata[11] = \<const0> ;
  assign m_axi_wdata[10] = \<const0> ;
  assign m_axi_wdata[9] = \<const0> ;
  assign m_axi_wdata[8] = \<const0> ;
  assign m_axi_wdata[7] = \<const0> ;
  assign m_axi_wdata[6] = \<const0> ;
  assign m_axi_wdata[5] = \<const0> ;
  assign m_axi_wdata[4] = \<const0> ;
  assign m_axi_wdata[3] = \<const0> ;
  assign m_axi_wdata[2] = \<const0> ;
  assign m_axi_wdata[1] = \<const0> ;
  assign m_axi_wdata[0] = \<const0> ;
  assign m_axi_wid[0] = \<const0> ;
  assign m_axi_wlast = \<const0> ;
  assign m_axi_wstrb[7] = \<const0> ;
  assign m_axi_wstrb[6] = \<const0> ;
  assign m_axi_wstrb[5] = \<const0> ;
  assign m_axi_wstrb[4] = \<const0> ;
  assign m_axi_wstrb[3] = \<const0> ;
  assign m_axi_wstrb[2] = \<const0> ;
  assign m_axi_wstrb[1] = \<const0> ;
  assign m_axi_wstrb[0] = \<const0> ;
  assign m_axi_wuser[0] = \<const0> ;
  assign m_axi_wvalid = \<const0> ;
  assign m_axis_tdata[7] = \<const0> ;
  assign m_axis_tdata[6] = \<const0> ;
  assign m_axis_tdata[5] = \<const0> ;
  assign m_axis_tdata[4] = \<const0> ;
  assign m_axis_tdata[3] = \<const0> ;
  assign m_axis_tdata[2] = \<const0> ;
  assign m_axis_tdata[1] = \<const0> ;
  assign m_axis_tdata[0] = \<const0> ;
  assign m_axis_tdest[0] = \<const0> ;
  assign m_axis_tid[0] = \<const0> ;
  assign m_axis_tkeep[0] = \<const0> ;
  assign m_axis_tlast = \<const0> ;
  assign m_axis_tstrb[0] = \<const0> ;
  assign m_axis_tuser[3] = \<const0> ;
  assign m_axis_tuser[2] = \<const0> ;
  assign m_axis_tuser[1] = \<const0> ;
  assign m_axis_tuser[0] = \<const0> ;
  assign m_axis_tvalid = \<const0> ;
  assign overflow = \<const0> ;
  assign prog_empty = \<const0> ;
  assign prog_full = \<const0> ;
  assign rd_data_count[8] = \<const0> ;
  assign rd_data_count[7] = \<const0> ;
  assign rd_data_count[6] = \<const0> ;
  assign rd_data_count[5] = \<const0> ;
  assign rd_data_count[4] = \<const0> ;
  assign rd_data_count[3] = \<const0> ;
  assign rd_data_count[2] = \<const0> ;
  assign rd_data_count[1] = \<const0> ;
  assign rd_data_count[0] = \<const0> ;
  assign rd_rst_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_buser[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_rdata[63] = \<const0> ;
  assign s_axi_rdata[62] = \<const0> ;
  assign s_axi_rdata[61] = \<const0> ;
  assign s_axi_rdata[60] = \<const0> ;
  assign s_axi_rdata[59] = \<const0> ;
  assign s_axi_rdata[58] = \<const0> ;
  assign s_axi_rdata[57] = \<const0> ;
  assign s_axi_rdata[56] = \<const0> ;
  assign s_axi_rdata[55] = \<const0> ;
  assign s_axi_rdata[54] = \<const0> ;
  assign s_axi_rdata[53] = \<const0> ;
  assign s_axi_rdata[52] = \<const0> ;
  assign s_axi_rdata[51] = \<const0> ;
  assign s_axi_rdata[50] = \<const0> ;
  assign s_axi_rdata[49] = \<const0> ;
  assign s_axi_rdata[48] = \<const0> ;
  assign s_axi_rdata[47] = \<const0> ;
  assign s_axi_rdata[46] = \<const0> ;
  assign s_axi_rdata[45] = \<const0> ;
  assign s_axi_rdata[44] = \<const0> ;
  assign s_axi_rdata[43] = \<const0> ;
  assign s_axi_rdata[42] = \<const0> ;
  assign s_axi_rdata[41] = \<const0> ;
  assign s_axi_rdata[40] = \<const0> ;
  assign s_axi_rdata[39] = \<const0> ;
  assign s_axi_rdata[38] = \<const0> ;
  assign s_axi_rdata[37] = \<const0> ;
  assign s_axi_rdata[36] = \<const0> ;
  assign s_axi_rdata[35] = \<const0> ;
  assign s_axi_rdata[34] = \<const0> ;
  assign s_axi_rdata[33] = \<const0> ;
  assign s_axi_rdata[32] = \<const0> ;
  assign s_axi_rdata[31] = \<const0> ;
  assign s_axi_rdata[30] = \<const0> ;
  assign s_axi_rdata[29] = \<const0> ;
  assign s_axi_rdata[28] = \<const0> ;
  assign s_axi_rdata[27] = \<const0> ;
  assign s_axi_rdata[26] = \<const0> ;
  assign s_axi_rdata[25] = \<const0> ;
  assign s_axi_rdata[24] = \<const0> ;
  assign s_axi_rdata[23] = \<const0> ;
  assign s_axi_rdata[22] = \<const0> ;
  assign s_axi_rdata[21] = \<const0> ;
  assign s_axi_rdata[20] = \<const0> ;
  assign s_axi_rdata[19] = \<const0> ;
  assign s_axi_rdata[18] = \<const0> ;
  assign s_axi_rdata[17] = \<const0> ;
  assign s_axi_rdata[16] = \<const0> ;
  assign s_axi_rdata[15] = \<const0> ;
  assign s_axi_rdata[14] = \<const0> ;
  assign s_axi_rdata[13] = \<const0> ;
  assign s_axi_rdata[12] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_ruser[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign s_axis_tready = \<const0> ;
  assign sbiterr = \<const0> ;
  assign underflow = \<const0> ;
  assign valid = \<const0> ;
  assign wr_ack = \<const0> ;
  assign wr_data_count[8] = \<const0> ;
  assign wr_data_count[7] = \<const0> ;
  assign wr_data_count[6] = \<const0> ;
  assign wr_data_count[5] = \<const0> ;
  assign wr_data_count[4] = \<const0> ;
  assign wr_data_count[3] = \<const0> ;
  assign wr_data_count[2] = \<const0> ;
  assign wr_data_count[1] = \<const0> ;
  assign wr_data_count[0] = \<const0> ;
  assign wr_rst_busy = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  hdmi_light_strip_output_0_4_fifo_generator_v13_2_5_synth inst_fifo_gen
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "fifo_generator_v13_2_5_synth" *) 
module hdmi_light_strip_output_0_4_fifo_generator_v13_2_5_synth
   (empty,
    full,
    dout,
    rd_clk,
    wr_clk,
    din,
    rd_en,
    wr_en);
  output empty;
  output full;
  output [15:0]dout;
  input rd_clk;
  input wr_clk;
  input [15:0]din;
  input rd_en;
  input wr_en;

  wire [15:0]din;
  wire [15:0]dout;
  wire empty;
  wire full;
  wire rd_clk;
  wire rd_en;
  wire wr_clk;
  wire wr_en;

  hdmi_light_strip_output_0_4_fifo_generator_top \gconvfifo.rf 
       (.din(din),
        .dout(dout),
        .empty(empty),
        .full(full),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
endmodule

(* ORIG_REF_NAME = "memory" *) 
module hdmi_light_strip_output_0_4_memory
   (dout,
    rd_clk,
    wr_clk,
    ram_rd_en_i,
    E,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ,
    din,
    \goreg_bm.dout_i_reg[0]_0 );
  output [15:0]dout;
  input rd_clk;
  input wr_clk;
  input ram_rd_en_i;
  input [0:0]E;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  input [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  input [15:0]din;
  input [0:0]\goreg_bm.dout_i_reg[0]_0 ;

  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [8:0]\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ;
  wire [0:0]E;
  wire [15:0]din;
  wire [15:0]dout;
  wire [15:0]doutb;
  wire [0:0]\goreg_bm.dout_i_reg[0]_0 ;
  wire ram_rd_en_i;
  wire rd_clk;
  wire wr_clk;

  hdmi_light_strip_output_0_4_blk_mem_gen_v8_4_4__parameterized1 \gbm.gbmg.gbmga.ngecc.bmg 
       (.D(doutb),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0 ),
        .E(E),
        .din(din),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_clk(rd_clk),
        .wr_clk(wr_clk));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[0] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[0]),
        .Q(dout[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[10] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[10]),
        .Q(dout[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[11] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[11]),
        .Q(dout[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[12] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[12]),
        .Q(dout[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[13] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[13]),
        .Q(dout[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[14] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[14]),
        .Q(dout[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[15] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[15]),
        .Q(dout[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[1] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[1]),
        .Q(dout[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[2] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[2]),
        .Q(dout[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[3] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[3]),
        .Q(dout[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[4] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[4]),
        .Q(dout[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[5] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[5]),
        .Q(dout[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[6] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[6]),
        .Q(dout[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[7] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[7]),
        .Q(dout[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[8] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[8]),
        .Q(dout[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \goreg_bm.dout_i_reg[9] 
       (.C(rd_clk),
        .CE(\goreg_bm.dout_i_reg[0]_0 ),
        .D(doutb[9]),
        .Q(dout[9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_bin_cntr" *) 
module hdmi_light_strip_output_0_4_rd_bin_cntr
   (Q,
    v1_reg,
    \gc0.count_d1_reg[8]_0 ,
    v1_reg_0,
    WR_PNTR_RD,
    E,
    rd_clk);
  output [0:0]Q;
  output [3:0]v1_reg;
  output [8:0]\gc0.count_d1_reg[8]_0 ;
  output [3:0]v1_reg_0;
  input [7:0]WR_PNTR_RD;
  input [0:0]E;
  input rd_clk;

  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]WR_PNTR_RD;
  wire \gc0.count[8]_i_2_n_0 ;
  wire [8:0]\gc0.count_d1_reg[8]_0 ;
  wire [8:0]plusOp;
  wire rd_clk;
  wire [7:0]rd_pntr_plus1;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

  LUT1 #(
    .INIT(2'h1)) 
    \gc0.count[0]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[1]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[2]_i_1 
       (.I0(rd_pntr_plus1[0]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[2]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[3]_i_1 
       (.I0(rd_pntr_plus1[1]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[2]),
        .I3(rd_pntr_plus1[3]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gc0.count[4]_i_1 
       (.I0(rd_pntr_plus1[2]),
        .I1(rd_pntr_plus1[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[3]),
        .I4(rd_pntr_plus1[4]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gc0.count[5]_i_1 
       (.I0(rd_pntr_plus1[3]),
        .I1(rd_pntr_plus1[1]),
        .I2(rd_pntr_plus1[0]),
        .I3(rd_pntr_plus1[2]),
        .I4(rd_pntr_plus1[4]),
        .I5(rd_pntr_plus1[5]),
        .O(plusOp[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gc0.count[6]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gc0.count[7]_i_1 
       (.I0(\gc0.count[8]_i_2_n_0 ),
        .I1(rd_pntr_plus1[6]),
        .I2(rd_pntr_plus1[7]),
        .O(plusOp[7]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gc0.count[8]_i_1 
       (.I0(rd_pntr_plus1[6]),
        .I1(\gc0.count[8]_i_2_n_0 ),
        .I2(rd_pntr_plus1[7]),
        .I3(Q),
        .O(plusOp[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gc0.count[8]_i_2 
       (.I0(rd_pntr_plus1[5]),
        .I1(rd_pntr_plus1[3]),
        .I2(rd_pntr_plus1[1]),
        .I3(rd_pntr_plus1[0]),
        .I4(rd_pntr_plus1[2]),
        .I5(rd_pntr_plus1[4]),
        .O(\gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[0]),
        .Q(\gc0.count_d1_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[1]),
        .Q(\gc0.count_d1_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[2]),
        .Q(\gc0.count_d1_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[3]),
        .Q(\gc0.count_d1_reg[8]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[4]),
        .Q(\gc0.count_d1_reg[8]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[5]),
        .Q(\gc0.count_d1_reg[8]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[6]),
        .Q(\gc0.count_d1_reg[8]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(rd_pntr_plus1[7]),
        .Q(\gc0.count_d1_reg[8]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_d1_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(Q),
        .Q(\gc0.count_d1_reg[8]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gc0.count_reg[0] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[0]),
        .Q(rd_pntr_plus1[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[1] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[1]),
        .Q(rd_pntr_plus1[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[2] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[2]),
        .Q(rd_pntr_plus1[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[3] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[3]),
        .Q(rd_pntr_plus1[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[4] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[4]),
        .Q(rd_pntr_plus1[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[5] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[5]),
        .Q(rd_pntr_plus1[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[6] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[6]),
        .Q(rd_pntr_plus1[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[7] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[7]),
        .Q(rd_pntr_plus1[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gc0.count_reg[8] 
       (.C(rd_clk),
        .CE(E),
        .D(plusOp[8]),
        .Q(Q),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1 
       (.I0(\gc0.count_d1_reg[8]_0 [0]),
        .I1(WR_PNTR_RD[0]),
        .I2(\gc0.count_d1_reg[8]_0 [1]),
        .I3(WR_PNTR_RD[1]),
        .O(v1_reg[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[0].gm1.m1_i_1__0 
       (.I0(rd_pntr_plus1[0]),
        .I1(WR_PNTR_RD[0]),
        .I2(rd_pntr_plus1[1]),
        .I3(WR_PNTR_RD[1]),
        .O(v1_reg_0[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1 
       (.I0(\gc0.count_d1_reg[8]_0 [2]),
        .I1(WR_PNTR_RD[2]),
        .I2(\gc0.count_d1_reg[8]_0 [3]),
        .I3(WR_PNTR_RD[3]),
        .O(v1_reg[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[1].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[2]),
        .I1(WR_PNTR_RD[2]),
        .I2(rd_pntr_plus1[3]),
        .I3(WR_PNTR_RD[3]),
        .O(v1_reg_0[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1 
       (.I0(\gc0.count_d1_reg[8]_0 [4]),
        .I1(WR_PNTR_RD[4]),
        .I2(\gc0.count_d1_reg[8]_0 [5]),
        .I3(WR_PNTR_RD[5]),
        .O(v1_reg[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[2].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[4]),
        .I1(WR_PNTR_RD[4]),
        .I2(rd_pntr_plus1[5]),
        .I3(WR_PNTR_RD[5]),
        .O(v1_reg_0[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1 
       (.I0(\gc0.count_d1_reg[8]_0 [6]),
        .I1(WR_PNTR_RD[6]),
        .I2(\gc0.count_d1_reg[8]_0 [7]),
        .I3(WR_PNTR_RD[7]),
        .O(v1_reg[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gmux.gm[3].gms.ms_i_1__0 
       (.I0(rd_pntr_plus1[6]),
        .I1(WR_PNTR_RD[6]),
        .I2(rd_pntr_plus1[7]),
        .I3(WR_PNTR_RD[7]),
        .O(v1_reg_0[3]));
endmodule

(* ORIG_REF_NAME = "rd_fwft" *) 
module hdmi_light_strip_output_0_4_rd_fwft
   (out,
    empty,
    ram_rd_en_i,
    E,
    ram_empty_fb_i_reg,
    rd_clk,
    rd_en,
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram );
  output [1:0]out;
  output empty;
  output ram_rd_en_i;
  output [0:0]E;
  output [0:0]ram_empty_fb_i_reg;
  input rd_clk;
  input rd_en;
  input \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ;
  wire [0:0]E;
  (* DONT_TOUCH *) wire aempty_fwft_fb_i;
  (* DONT_TOUCH *) wire aempty_fwft_i;
  wire aempty_fwft_i_reg0;
  (* DONT_TOUCH *) wire [1:0]curr_fwft_state;
  (* DONT_TOUCH *) wire empty_fwft_fb_i;
  (* DONT_TOUCH *) wire empty_fwft_fb_o_i;
  wire empty_fwft_fb_o_i_reg0;
  (* DONT_TOUCH *) wire empty_fwft_i;
  wire empty_fwft_i_reg0;
  wire [1:0]next_fwft_state;
  wire [0:0]ram_empty_fb_i_reg;
  wire ram_rd_en_i;
  wire rd_clk;
  wire rd_en;
  (* DONT_TOUCH *) wire user_valid;

  assign empty = empty_fwft_i;
  assign out[1:0] = curr_fwft_state;
  LUT4 #(
    .INIT(16'h00F7)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1 
       (.I0(curr_fwft_state[0]),
        .I1(curr_fwft_state[1]),
        .I2(rd_en),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .O(ram_rd_en_i));
  LUT5 #(
    .INIT(32'hFFCB8000)) 
    aempty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[0]),
        .I2(curr_fwft_state[1]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .I4(aempty_fwft_fb_i),
        .O(aempty_fwft_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i_reg0),
        .Q(aempty_fwft_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    aempty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(aempty_fwft_i_reg0),
        .Q(aempty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_i),
        .O(empty_fwft_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i_reg0),
        .Q(empty_fwft_fb_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF320)) 
    empty_fwft_fb_o_i_i_1
       (.I0(rd_en),
        .I1(curr_fwft_state[1]),
        .I2(curr_fwft_state[0]),
        .I3(empty_fwft_fb_o_i),
        .O(empty_fwft_fb_o_i_reg0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_fb_o_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_fb_o_i_reg0),
        .Q(empty_fwft_fb_o_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    empty_fwft_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(empty_fwft_i_reg0),
        .Q(empty_fwft_i),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h4555)) 
    \gc0.count_d1[8]_i_1 
       (.I0(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .I1(rd_en),
        .I2(curr_fwft_state[1]),
        .I3(curr_fwft_state[0]),
        .O(ram_empty_fb_i_reg));
  LUT3 #(
    .INIT(8'hA2)) 
    \goreg_bm.dout_i[15]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(curr_fwft_state[0]),
        .I2(rd_en),
        .O(E));
  LUT3 #(
    .INIT(8'hBA)) 
    \gpregsm1.curr_fwft_state[0]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .O(next_fwft_state[0]));
  LUT4 #(
    .INIT(16'h20FF)) 
    \gpregsm1.curr_fwft_state[1]_i_1 
       (.I0(curr_fwft_state[1]),
        .I1(rd_en),
        .I2(curr_fwft_state[0]),
        .I3(\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram ),
        .O(next_fwft_state[1]));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[0] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(curr_fwft_state[0]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.curr_fwft_state_reg[1] 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state[1]),
        .Q(curr_fwft_state[1]),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \gpregsm1.user_valid_reg 
       (.C(rd_clk),
        .CE(1'b1),
        .D(next_fwft_state[0]),
        .Q(user_valid),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "rd_logic" *) 
module hdmi_light_strip_output_0_4_rd_logic
   (empty,
    ram_rd_en_i,
    Q,
    \gc0.count_d1_reg[8] ,
    E,
    ram_empty_fb_i_reg,
    ram_empty_fb_i_reg_0,
    rd_clk,
    rd_en,
    WR_PNTR_RD);
  output empty;
  output ram_rd_en_i;
  output [0:0]Q;
  output [8:0]\gc0.count_d1_reg[8] ;
  output [0:0]E;
  input [0:0]ram_empty_fb_i_reg;
  input [0:0]ram_empty_fb_i_reg_0;
  input rd_clk;
  input rd_en;
  input [7:0]WR_PNTR_RD;

  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]WR_PNTR_RD;
  wire [3:0]\c0/v1_reg ;
  wire [3:0]\c1/v1_reg ;
  wire empty;
  wire empty_fb_i;
  wire [8:0]\gc0.count_d1_reg[8] ;
  wire \gr1.gr1_int.rfwft_n_0 ;
  wire [0:0]p_0_in;
  wire [0:0]ram_empty_fb_i_reg;
  wire [0:0]ram_empty_fb_i_reg_0;
  wire ram_rd_en;
  wire ram_rd_en_i;
  wire rd_clk;
  wire rd_en;

  hdmi_light_strip_output_0_4_rd_fwft \gr1.gr1_int.rfwft 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram (empty_fb_i),
        .E(E),
        .empty(empty),
        .out({\gr1.gr1_int.rfwft_n_0 ,p_0_in}),
        .ram_empty_fb_i_reg(ram_rd_en),
        .ram_rd_en_i(ram_rd_en_i),
        .rd_clk(rd_clk),
        .rd_en(rd_en));
  hdmi_light_strip_output_0_4_rd_status_flags_as \gras.rsts 
       (.out(empty_fb_i),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg),
        .ram_empty_fb_i_reg_1(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_2({\gr1.gr1_int.rfwft_n_0 ,p_0_in}),
        .rd_clk(rd_clk),
        .rd_en(rd_en),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
  hdmi_light_strip_output_0_4_rd_bin_cntr rpntr
       (.E(ram_rd_en),
        .Q(Q),
        .WR_PNTR_RD(WR_PNTR_RD),
        .\gc0.count_d1_reg[8]_0 (\gc0.count_d1_reg[8] ),
        .rd_clk(rd_clk),
        .v1_reg(\c0/v1_reg ),
        .v1_reg_0(\c1/v1_reg ));
endmodule

(* ORIG_REF_NAME = "rd_status_flags_as" *) 
module hdmi_light_strip_output_0_4_rd_status_flags_as
   (out,
    v1_reg,
    ram_empty_fb_i_reg_0,
    v1_reg_0,
    ram_empty_fb_i_reg_1,
    rd_clk,
    rd_en,
    ram_empty_fb_i_reg_2);
  output out;
  input [3:0]v1_reg;
  input [0:0]ram_empty_fb_i_reg_0;
  input [3:0]v1_reg_0;
  input [0:0]ram_empty_fb_i_reg_1;
  input rd_clk;
  input rd_en;
  input [1:0]ram_empty_fb_i_reg_2;

  wire c0_n_0;
  wire comp1;
  (* DONT_TOUCH *) wire ram_empty_fb_i;
  wire [0:0]ram_empty_fb_i_reg_0;
  wire [0:0]ram_empty_fb_i_reg_1;
  wire [1:0]ram_empty_fb_i_reg_2;
  (* DONT_TOUCH *) wire ram_empty_i;
  wire rd_clk;
  wire rd_en;
  wire [3:0]v1_reg;
  wire [3:0]v1_reg_0;

  assign out = ram_empty_fb_i;
  hdmi_light_strip_output_0_4_compare_1 c0
       (.comp1(comp1),
        .out(ram_empty_fb_i),
        .ram_empty_fb_i_reg(c0_n_0),
        .ram_empty_fb_i_reg_0(ram_empty_fb_i_reg_0),
        .ram_empty_fb_i_reg_1(ram_empty_fb_i_reg_2),
        .rd_en(rd_en),
        .v1_reg(v1_reg));
  hdmi_light_strip_output_0_4_compare_2 c1
       (.comp1(comp1),
        .ram_empty_fb_i_reg(ram_empty_fb_i_reg_1),
        .v1_reg_0(v1_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_fb_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_empty_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b1)) 
    ram_empty_i_reg
       (.C(rd_clk),
        .CE(1'b1),
        .D(c0_n_0),
        .Q(ram_empty_i),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "reset_blk_ramfifo" *) 
module hdmi_light_strip_output_0_4_reset_blk_ramfifo
   ();

  (* async_reg = "true" *) (* msgon = "true" *) wire rst_wr_reg2;

  LUT1 #(
    .INIT(2'h2)) 
    rstblki_0
       (.I0(1'b0),
        .O(rst_wr_reg2));
endmodule

(* ORIG_REF_NAME = "wr_bin_cntr" *) 
module hdmi_light_strip_output_0_4_wr_bin_cntr
   (Q,
    v1_reg,
    v1_reg_0,
    \gic0.gc0.count_d1_reg[7]_0 ,
    \gic0.gc0.count_d2_reg[8]_0 ,
    RD_PNTR_WR,
    E,
    wr_clk);
  output [7:0]Q;
  output [0:0]v1_reg;
  output [0:0]v1_reg_0;
  output [7:0]\gic0.gc0.count_d1_reg[7]_0 ;
  output [8:0]\gic0.gc0.count_d2_reg[8]_0 ;
  input [0:0]RD_PNTR_WR;
  input [0:0]E;
  input wr_clk;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]RD_PNTR_WR;
  wire \gic0.gc0.count[8]_i_2_n_0 ;
  wire [7:0]\gic0.gc0.count_d1_reg[7]_0 ;
  wire [8:0]\gic0.gc0.count_d2_reg[8]_0 ;
  wire [8:0]plusOp__0;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_clk;
  wire [8:8]wr_pntr_plus1;
  wire [8:8]wr_pntr_plus2;

  LUT1 #(
    .INIT(2'h1)) 
    \gic0.gc0.count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[2]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(plusOp__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[3]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .O(plusOp__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \gic0.gc0.count[4]_i_1 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .O(plusOp__0[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \gic0.gc0.count[5]_i_1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(plusOp__0[5]));
  LUT2 #(
    .INIT(4'h6)) 
    \gic0.gc0.count[6]_i_1 
       (.I0(\gic0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .O(plusOp__0[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gic0.gc0.count[7]_i_1 
       (.I0(\gic0.gc0.count[8]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(Q[7]),
        .O(plusOp__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \gic0.gc0.count[8]_i_1 
       (.I0(Q[6]),
        .I1(\gic0.gc0.count[8]_i_2_n_0 ),
        .I2(Q[7]),
        .I3(wr_pntr_plus2),
        .O(plusOp__0[8]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \gic0.gc0.count[8]_i_2 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[4]),
        .O(\gic0.gc0.count[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_d1_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[0]),
        .Q(\gic0.gc0.count_d1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[1]),
        .Q(\gic0.gc0.count_d1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[2]),
        .Q(\gic0.gc0.count_d1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[3]),
        .Q(\gic0.gc0.count_d1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[4]),
        .Q(\gic0.gc0.count_d1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[5]),
        .Q(\gic0.gc0.count_d1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[6]),
        .Q(\gic0.gc0.count_d1_reg[7]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(Q[7]),
        .Q(\gic0.gc0.count_d1_reg[7]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d1_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(wr_pntr_plus2),
        .Q(wr_pntr_plus1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc0.count_d1_reg[7]_0 [0]),
        .Q(\gic0.gc0.count_d2_reg[8]_0 [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc0.count_d1_reg[7]_0 [1]),
        .Q(\gic0.gc0.count_d2_reg[8]_0 [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc0.count_d1_reg[7]_0 [2]),
        .Q(\gic0.gc0.count_d2_reg[8]_0 [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc0.count_d1_reg[7]_0 [3]),
        .Q(\gic0.gc0.count_d2_reg[8]_0 [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc0.count_d1_reg[7]_0 [4]),
        .Q(\gic0.gc0.count_d2_reg[8]_0 [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc0.count_d1_reg[7]_0 [5]),
        .Q(\gic0.gc0.count_d2_reg[8]_0 [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc0.count_d1_reg[7]_0 [6]),
        .Q(\gic0.gc0.count_d2_reg[8]_0 [6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(\gic0.gc0.count_d1_reg[7]_0 [7]),
        .Q(\gic0.gc0.count_d2_reg[8]_0 [7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_d2_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(wr_pntr_plus1),
        .Q(\gic0.gc0.count_d2_reg[8]_0 [8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[0] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    \gic0.gc0.count_reg[1] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[2] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[3] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[4] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[5] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[6] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[7] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gic0.gc0.count_reg[8] 
       (.C(wr_clk),
        .CE(E),
        .D(plusOp__0[8]),
        .Q(wr_pntr_plus2),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__1 
       (.I0(wr_pntr_plus1),
        .I1(RD_PNTR_WR),
        .O(v1_reg));
  LUT2 #(
    .INIT(4'h9)) 
    \gmux.gm[4].gms.ms_i_1__2 
       (.I0(wr_pntr_plus2),
        .I1(RD_PNTR_WR),
        .O(v1_reg_0));
endmodule

(* ORIG_REF_NAME = "wr_logic" *) 
module hdmi_light_strip_output_0_4_wr_logic
   (full,
    E,
    Q,
    \gic0.gc0.count_d1_reg[7] ,
    \gic0.gc0.count_d2_reg[8] ,
    \gmux.gm[4].gms.ms ,
    \gmux.gm[4].gms.ms_0 ,
    wr_clk,
    wr_en,
    RD_PNTR_WR);
  output full;
  output [0:0]E;
  output [7:0]Q;
  output [7:0]\gic0.gc0.count_d1_reg[7] ;
  output [8:0]\gic0.gc0.count_d2_reg[8] ;
  input [3:0]\gmux.gm[4].gms.ms ;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input wr_clk;
  input wr_en;
  input [0:0]RD_PNTR_WR;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]RD_PNTR_WR;
  wire [4:4]\c1/v1_reg ;
  wire [4:4]\c2/v1_reg ;
  wire full;
  wire [7:0]\gic0.gc0.count_d1_reg[7] ;
  wire [8:0]\gic0.gc0.count_d2_reg[8] ;
  wire [3:0]\gmux.gm[4].gms.ms ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  wire wr_clk;
  wire wr_en;

  hdmi_light_strip_output_0_4_wr_status_flags_as \gwas.wsts 
       (.E(E),
        .full(full),
        .\gmux.gm[4].gms.ms (\gmux.gm[4].gms.ms ),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_0 ),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ),
        .wr_clk(wr_clk),
        .wr_en(wr_en));
  hdmi_light_strip_output_0_4_wr_bin_cntr wpntr
       (.E(E),
        .Q(Q),
        .RD_PNTR_WR(RD_PNTR_WR),
        .\gic0.gc0.count_d1_reg[7]_0 (\gic0.gc0.count_d1_reg[7] ),
        .\gic0.gc0.count_d2_reg[8]_0 (\gic0.gc0.count_d2_reg[8] ),
        .v1_reg(\c1/v1_reg ),
        .v1_reg_0(\c2/v1_reg ),
        .wr_clk(wr_clk));
endmodule

(* ORIG_REF_NAME = "wr_status_flags_as" *) 
module hdmi_light_strip_output_0_4_wr_status_flags_as
   (full,
    E,
    \gmux.gm[4].gms.ms ,
    v1_reg,
    \gmux.gm[4].gms.ms_0 ,
    v1_reg_0,
    wr_clk,
    wr_en);
  output full;
  output [0:0]E;
  input [3:0]\gmux.gm[4].gms.ms ;
  input [0:0]v1_reg;
  input [3:0]\gmux.gm[4].gms.ms_0 ;
  input [0:0]v1_reg_0;
  input wr_clk;
  input wr_en;

  wire [0:0]E;
  wire c1_n_0;
  wire comp2;
  wire [3:0]\gmux.gm[4].gms.ms ;
  wire [3:0]\gmux.gm[4].gms.ms_0 ;
  (* DONT_TOUCH *) wire ram_full_fb_i;
  (* DONT_TOUCH *) wire ram_full_i;
  wire [0:0]v1_reg;
  wire [0:0]v1_reg_0;
  wire wr_clk;
  wire wr_en;

  assign full = ram_full_i;
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2 
       (.I0(wr_en),
        .I1(ram_full_fb_i),
        .O(E));
  hdmi_light_strip_output_0_4_compare c1
       (.comp2(comp2),
        .fifo_wr_en_reg(c1_n_0),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms ),
        .out(ram_full_fb_i),
        .v1_reg(v1_reg),
        .wr_en(wr_en));
  hdmi_light_strip_output_0_4_compare_0 c2
       (.comp2(comp2),
        .\gmux.gm[4].gms.ms_0 (\gmux.gm[4].gms.ms_0 ),
        .v1_reg_0(v1_reg_0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_fb_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_full_fb_i),
        .R(1'b0));
  (* DONT_TOUCH *) 
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    ram_full_i_reg
       (.C(wr_clk),
        .CE(1'b1),
        .D(c1_n_0),
        .Q(ram_full_i),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
