Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 23:06:47 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_38/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.010        0.000                      0                 1824        0.013        0.000                      0                 1824        2.188        0.000                       0                  1825  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.464}        4.927           202.963         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.010        0.000                      0                 1824        0.013        0.000                      0                 1824        2.188        0.000                       0                  1825  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 demux/sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.464ns period=4.927ns})
  Destination:            demux/sel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.464ns period=4.927ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.927ns  (vclock rise@4.927ns - vclock rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 2.193ns (44.975%)  route 2.683ns (55.025%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.355ns = ( 6.282 - 4.927 ) 
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.802ns (routing 0.001ns, distribution 0.801ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.001ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1824, routed)        0.802     1.748    demux/CLK
    SLICE_X122Y491       FDRE                                         r  demux/sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y491       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     1.827 r  demux/sel_reg[1]/Q
                         net (fo=72, routed)          0.171     1.998    demux/sel[1]
    SLICE_X122Y492       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[5])
                                                      0.238     2.236 r  demux/sel_reg[8]_i_6/O[5]
                         net (fo=41, routed)          0.323     2.559    demux/p_1_in[5]
    SLICE_X123Y490       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.122     2.681 r  demux/sel[8]_i_248/O
                         net (fo=1, routed)           0.025     2.706    demux/sel[8]_i_248_n_0
    SLICE_X123Y490       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.869 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, routed)           0.026     2.895    demux/sel_reg[8]_i_213_n_0
    SLICE_X123Y491       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     2.972 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, routed)          0.226     3.198    demux_n_9
    SLICE_X124Y490       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.160     3.358 r  sel[8]_i_135/O
                         net (fo=2, routed)           0.134     3.492    sel[8]_i_135_n_0
    SLICE_X124Y490       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     3.591 r  sel[8]_i_142/O
                         net (fo=1, routed)           0.010     3.601    demux/sel[8]_i_73_0[6]
    SLICE_X124Y490       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     3.716 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     3.742    demux/sel_reg[8]_i_81_n_0
    SLICE_X124Y491       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     3.818 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.256     4.074    demux_n_89
    SLICE_X124Y495       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.114     4.188 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.136     4.324    sel[8]_i_32_n_0
    SLICE_X124Y495       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.089     4.413 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     4.424    demux/sel[8]_i_25_0[5]
    SLICE_X124Y495       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.579 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     4.605    demux/sel_reg[8]_i_19_n_0
    SLICE_X124Y496       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     4.661 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.553     5.214    demux_n_104
    SLICE_X121Y495       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     5.348 r  sel_reg[8]_i_18/O[2]
                         net (fo=1, routed)           0.305     5.653    sel_reg[8]_i_18_n_13
    SLICE_X123Y494       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     5.741 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.022     5.763    demux/sel_reg[5]_0[4]
    SLICE_X123Y494       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.922 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.948    demux/sel_reg[8]_i_4_n_0
    SLICE_X123Y495       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.004 r  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.154     6.158    demux/sel_reg[8]_i_5_n_15
    SLICE_X123Y496       LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     6.281 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.044     6.325    demux/sel[3]_i_2_n_0
    SLICE_X123Y496       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     6.415 r  demux/sel[0]_i_1/O
                         net (fo=1, routed)           0.209     6.624    demux/sel20_in[0]
    SLICE_X122Y493       FDRE                                         r  demux/sel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.927     4.927 r  
    AP13                                              0.000     4.927 r  clk (IN)
                         net (fo=0)                   0.000     4.927    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.272 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.272    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.272 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.559    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.583 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1824, routed)        0.699     6.282    demux/CLK
    SLICE_X122Y493       FDRE                                         r  demux/sel_reg[0]/C
                         clock pessimism              0.363     6.645    
                         clock uncertainty           -0.035     6.610    
    SLICE_X122Y493       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025     6.635    demux/sel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.635    
                         arrival time                          -6.624    
  -------------------------------------------------------------------
                         slack                                  0.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 demux/genblk1[334].z_reg[334][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.464ns period=4.927ns})
  Destination:            genblk1[334].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.464ns period=4.927ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.378ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Net Delay (Source):      0.722ns (routing 0.001ns, distribution 0.721ns)
  Clock Net Delay (Destination): 0.830ns (routing 0.001ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1824, routed)        0.722     1.378    demux/CLK
    SLICE_X129Y492       FDRE                                         r  demux/genblk1[334].z_reg[334][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y492       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.436 r  demux/genblk1[334].z_reg[334][2]/Q
                         net (fo=1, routed)           0.106     1.542    genblk1[334].reg_in/D[2]
    SLICE_X128Y492       FDRE                                         r  genblk1[334].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1824, routed)        0.830     1.776    genblk1[334].reg_in/CLK
    SLICE_X128Y492       FDRE                                         r  genblk1[334].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.307     1.469    
    SLICE_X128Y492       FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.529    genblk1[334].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.542    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.464 }
Period(ns):         4.927
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.927       3.637      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.463       2.188      SLICE_X129Y505  demux/genblk1[67].z_reg[67][1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.464       2.188      SLICE_X134Y523  demux/genblk1[154].z_reg[154][3]/C



