/* Generated by Yosys 0.52 (git sha1 fee39a3284c90249e1d9684cf6944ffbbcbb8f90, clang++ 16.0.0 -fPIC -O3) */

(* top =  1  *)
(* src = "../TRIGGER_DELAY_TOP.sv:5.1-245.10" *)
module TRIGGER_DELAY_TOP(clk, rst, trigger_in, trigger_out, uart_rx, uart_tx, leds);
  (* src = "../TRIGGER_DELAY_TOP.sv:6.25-6.28" *)
  input clk;
  wire clk;
  (* hdlname = "counter_edge_detect async_in" *)
  (* src = "../CDC_EDGE_DETECT.sv:9.18-9.26" *)
  wire \counter_edge_detect.async_in ;
  (* hdlname = "counter_edge_detect clk" *)
  (* src = "../CDC_EDGE_DETECT.sv:7.18-7.21" *)
  wire \counter_edge_detect.clk ;
  (* hdlname = "counter_edge_detect edge_type" *)
  (* src = "../CDC_EDGE_DETECT.sv:10.24-10.33" *)
  wire [1:0] \counter_edge_detect.edge_type ;
  (* hdlname = "counter_edge_detect rst" *)
  (* src = "../CDC_EDGE_DETECT.sv:8.18-8.21" *)
  wire \counter_edge_detect.rst ;
  (* hdlname = "counter_edge_detect sync_delayed" *)
  (* src = "../CDC_EDGE_DETECT.sv:16.11-16.23" *)
  wire \counter_edge_detect.sync_delayed ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \counter_edge_detect.sync_delayed_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_I3 ;
  wire \counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ;
  (* hdlname = "counter_edge_detect sync_ff" *)
  (* src = "../CDC_EDGE_DETECT.sv:15.29-15.36" *)
  wire [2:0] \counter_edge_detect.sync_ff ;
  (* hdlname = "counter_edge_detect sync_out" *)
  (* src = "../CDC_EDGE_DETECT.sv:12.18-12.26" *)
  wire \counter_edge_detect.sync_out ;
  (* src = "../TRIGGER_DELAY_TOP.sv:56.18-56.31" *)
  wire [31:0] current_delay;
  (* enum_type = "$enum2" *)
  (* enum_value_00000000000000000000000000000000 = "\\STATE_IDLE" *)
  (* enum_value_00000000000000000000000000000001 = "\\STATE_SET_DELAY" *)
  (* enum_value_00000000000000000000000000000010 = "\\STATE_GET_DELAY" *)
  (* enum_value_00000000000000000000000000000011 = "\\STATE_SET_EDGE" *)
  (* enum_value_00000000000000000000000000000100 = "\\STATE_GET_EDGE" *)
  (* enum_value_00000000000000000000000000000101 = "\\STATE_GET_STATUS" *)
  (* enum_value_00000000000000000000000000000110 = "\\STATE_RESET_COUNT" *)
  (* src = "../TRIGGER_DELAY_TOP.sv:95.13-95.26" *)
  (* wiretype = "\\state_t" *)
  wire [31:0] current_state;
  wire current_state_SB_DFFESR_Q_1_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] current_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2;
  wire current_state_SB_DFFESR_Q_2_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] current_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1;
  wire current_state_SB_DFFESR_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] current_state_SB_DFFESR_Q_E_SB_LUT4_O_I1;
  (* src = "../TRIGGER_DELAY_TOP.sv:53.18-53.30" *)
  wire [31:0] delay_cycles;
  (* src = "../TRIGGER_DELAY_TOP.sv:54.11-54.23" *)
  wire delay_update;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] delay_update_SB_DFFSR_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  wire delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2;
  wire delay_update_SB_DFFSR_Q_R;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3;
  wire delay_update_SB_LUT4_I3_O;
  (* src = "../TRIGGER_DELAY_TOP.sv:55.17-55.26" *)
  wire [1:0] edge_type;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] edge_type_SB_DFFESR_Q_D;
  wire edge_type_SB_DFFESS_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] edge_type_SB_DFFESS_Q_D_SB_LUT4_O_I3;
  wire edge_type_SB_DFFESS_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] edge_type_SB_DFFESS_Q_E_SB_LUT4_O_I3;
  (* src = "../TRIGGER_DELAY_TOP.sv:12.25-12.29" *)
  output [3:0] leds;
  wire [3:0] leds;
  (* src = "../TRIGGER_DELAY_TOP.sv:7.25-7.28" *)
  input rst;
  wire rst;
  (* src = "../TRIGGER_DELAY_TOP.sv:98.18-98.32" *)
  wire [31:0] rx_delay_value;
  wire rx_delay_value_SB_DFFESR_Q_23_E;
  wire rx_delay_value_SB_DFFESR_Q_31_E;
  wire rx_delay_value_SB_DFFESR_Q_9_E;
  wire rx_delay_value_SB_DFFESR_Q_E;
  (* src = "../TRIGGER_DELAY_TOP.sv:57.18-57.33" *)
  wire [15:0] trigger_counter;
  wire trigger_counter_SB_DFFESR_Q_10_D;
  wire trigger_counter_SB_DFFESR_Q_11_D;
  wire trigger_counter_SB_DFFESR_Q_12_D;
  wire trigger_counter_SB_DFFESR_Q_13_D;
  wire trigger_counter_SB_DFFESR_Q_14_D;
  wire trigger_counter_SB_DFFESR_Q_15_D;
  wire trigger_counter_SB_DFFESR_Q_1_D;
  wire trigger_counter_SB_DFFESR_Q_2_D;
  wire trigger_counter_SB_DFFESR_Q_3_D;
  wire trigger_counter_SB_DFFESR_Q_4_D;
  wire trigger_counter_SB_DFFESR_Q_5_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] trigger_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3;
  wire trigger_counter_SB_DFFESR_Q_6_D;
  wire trigger_counter_SB_DFFESR_Q_7_D;
  wire trigger_counter_SB_DFFESR_Q_8_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] trigger_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3;
  wire trigger_counter_SB_DFFESR_Q_9_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] trigger_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3;
  wire trigger_counter_SB_DFFESR_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] trigger_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3;
  wire trigger_counter_SB_DFFESR_Q_R;
  (* hdlname = "trigger_delay_inst cdc_inst async_in" *)
  (* src = "../CDC_EDGE_DETECT.sv:9.18-9.26" *)
  wire \trigger_delay_inst.cdc_inst.async_in ;
  (* hdlname = "trigger_delay_inst cdc_inst clk" *)
  (* src = "../CDC_EDGE_DETECT.sv:7.18-7.21" *)
  wire \trigger_delay_inst.cdc_inst.clk ;
  (* hdlname = "trigger_delay_inst cdc_inst edge_type" *)
  (* src = "../CDC_EDGE_DETECT.sv:10.24-10.33" *)
  wire [1:0] \trigger_delay_inst.cdc_inst.edge_type ;
  (* hdlname = "trigger_delay_inst cdc_inst rst" *)
  (* src = "../CDC_EDGE_DETECT.sv:8.18-8.21" *)
  wire \trigger_delay_inst.cdc_inst.rst ;
  (* hdlname = "trigger_delay_inst cdc_inst sync_delayed" *)
  (* src = "../CDC_EDGE_DETECT.sv:16.11-16.23" *)
  wire \trigger_delay_inst.cdc_inst.sync_delayed ;
  (* hdlname = "trigger_delay_inst cdc_inst sync_ff" *)
  (* src = "../CDC_EDGE_DETECT.sv:15.29-15.36" *)
  wire [2:0] \trigger_delay_inst.cdc_inst.sync_ff ;
  (* hdlname = "trigger_delay_inst cdc_inst sync_out" *)
  (* src = "../CDC_EDGE_DETECT.sv:12.18-12.26" *)
  wire \trigger_delay_inst.cdc_inst.sync_out ;
  (* hdlname = "trigger_delay_inst clk" *)
  (* src = "../TRIGGER_DELAY_MODULE.sv:5.25-5.28" *)
  wire \trigger_delay_inst.clk ;
  (* hdlname = "trigger_delay_inst delay_cycles" *)
  (* src = "../TRIGGER_DELAY_MODULE.sv:9.25-9.37" *)
  wire [31:0] \trigger_delay_inst.delay_cycles ;
  (* hdlname = "trigger_delay_inst delay_inst clk" *)
  (* src = "../CONFIGURABLE_DELAY.sv:6.18-6.21" *)
  wire \trigger_delay_inst.delay_inst.clk ;
  (* hdlname = "trigger_delay_inst delay_inst counter" *)
  (* src = "../CONFIGURABLE_DELAY.sv:15.32-15.39" *)
  wire [31:0] \trigger_delay_inst.delay_inst.counter ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 ;
  wire \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_D ;
  (* hdlname = "trigger_delay_inst delay_inst counting" *)
  (* src = "../CONFIGURABLE_DELAY.sv:16.11-16.19" *)
  wire \trigger_delay_inst.delay_inst.counting ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D_SB_LUT4_O_2_I2 ;
  (* hdlname = "trigger_delay_inst delay_inst current_delay" *)
  (* src = "../CONFIGURABLE_DELAY.sv:14.32-14.45" *)
  wire [31:0] \trigger_delay_inst.delay_inst.current_delay ;
  (* hdlname = "trigger_delay_inst delay_inst delay_cycles" *)
  (* src = "../CONFIGURABLE_DELAY.sv:10.39-10.51" *)
  wire [31:0] \trigger_delay_inst.delay_inst.delay_cycles ;
  (* hdlname = "trigger_delay_inst delay_inst delay_update" *)
  (* src = "../CONFIGURABLE_DELAY.sv:11.18-11.30" *)
  wire \trigger_delay_inst.delay_inst.delay_update ;
  (* hdlname = "trigger_delay_inst delay_inst rst" *)
  (* src = "../CONFIGURABLE_DELAY.sv:7.18-7.21" *)
  wire \trigger_delay_inst.delay_inst.rst ;
  (* hdlname = "trigger_delay_inst delay_inst trigger_in_d" *)
  (* src = "../CONFIGURABLE_DELAY.sv:18.11-18.23" *)
  wire \trigger_delay_inst.delay_inst.trigger_in_d ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* hdlname = "trigger_delay_inst delay_inst trigger_out" *)
  (* src = "../CONFIGURABLE_DELAY.sv:9.18-9.29" *)
  wire \trigger_delay_inst.delay_inst.trigger_out ;
  wire \trigger_delay_inst.delay_inst.trigger_out_SB_DFFSR_Q_D ;
  (* hdlname = "trigger_delay_inst delay_inst trigger_pending" *)
  (* src = "../CONFIGURABLE_DELAY.sv:17.11-17.26" *)
  wire \trigger_delay_inst.delay_inst.trigger_pending ;
  wire \trigger_delay_inst.delay_inst.trigger_pending_SB_DFFSR_Q_D ;
  (* hdlname = "trigger_delay_inst delay_update" *)
  (* src = "../TRIGGER_DELAY_MODULE.sv:10.25-10.37" *)
  wire \trigger_delay_inst.delay_update ;
  (* hdlname = "trigger_delay_inst edge_type" *)
  (* src = "../TRIGGER_DELAY_MODULE.sv:11.25-11.34" *)
  wire [1:0] \trigger_delay_inst.edge_type ;
  (* hdlname = "trigger_delay_inst rst" *)
  (* src = "../TRIGGER_DELAY_MODULE.sv:6.25-6.28" *)
  wire \trigger_delay_inst.rst ;
  (* hdlname = "trigger_delay_inst trigger_in" *)
  (* src = "../TRIGGER_DELAY_MODULE.sv:7.25-7.35" *)
  wire \trigger_delay_inst.trigger_in ;
  (* hdlname = "trigger_delay_inst trigger_out" *)
  (* src = "../TRIGGER_DELAY_MODULE.sv:8.25-8.36" *)
  wire \trigger_delay_inst.trigger_out ;
  (* hdlname = "trigger_delay_inst trigger_sync" *)
  (* src = "../TRIGGER_DELAY_MODULE.sv:15.11-15.23" *)
  wire \trigger_delay_inst.trigger_sync ;
  (* src = "../TRIGGER_DELAY_TOP.sv:8.25-8.35" *)
  input trigger_in;
  wire trigger_in;
  (* src = "../TRIGGER_DELAY_TOP.sv:9.25-9.36" *)
  output trigger_out;
  wire trigger_out;
  (* src = "../TRIGGER_DELAY_TOP.sv:10.25-10.32" *)
  input uart_rx;
  wire uart_rx;
  (* src = "../TRIGGER_DELAY_TOP.sv:19.17-19.29" *)
  wire [7:0] uart_rx_data;
  (* src = "../TRIGGER_DELAY_TOP.sv:20.11-20.29" *)
  wire uart_rx_data_valid;
  (* hdlname = "uart_rx_inst clk" *)
  (* src = "../UART_RX.sv:13.43-13.46" *)
  wire \uart_rx_inst.clk ;
  (* hdlname = "uart_rx_inst clk_cnt" *)
  (* src = "../UART_RX.sv:74.29-74.36" *)
  wire [10:0] \uart_rx_inst.clk_cnt ;
  wire \uart_rx_inst.clk_cnt_SB_DFFESR_Q_10_D ;
  wire \uart_rx_inst.clk_cnt_SB_DFFESR_Q_1_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_rx_inst.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 ;
  wire \uart_rx_inst.clk_cnt_SB_DFFESR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_rx_inst.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 ;
  wire \uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 ;
  wire \uart_rx_inst.clk_cnt_SB_DFFESR_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_rx_inst.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 ;
  wire \uart_rx_inst.clk_cnt_SB_DFFESR_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_rx_inst.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 ;
  wire \uart_rx_inst.clk_cnt_SB_DFFESR_Q_6_D ;
  wire \uart_rx_inst.clk_cnt_SB_DFFESR_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_rx_inst.clk_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I2 ;
  wire \uart_rx_inst.clk_cnt_SB_DFFESR_Q_8_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_rx_inst.clk_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 ;
  wire \uart_rx_inst.clk_cnt_SB_DFFESR_Q_9_D ;
  wire \uart_rx_inst.clk_cnt_SB_DFFESR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_rx_inst.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 ;
  (* hdlname = "uart_rx_inst data_cnt" *)
  (* src = "../UART_RX.sv:73.29-73.37" *)
  wire [3:0] \uart_rx_inst.data_cnt ;
  wire \uart_rx_inst.data_cnt_SB_DFFESR_Q_1_D ;
  wire \uart_rx_inst.data_cnt_SB_DFFESR_Q_2_D ;
  wire \uart_rx_inst.data_cnt_SB_DFFESR_Q_3_D ;
  wire \uart_rx_inst.data_cnt_SB_DFFESR_Q_D ;
  (* hdlname = "uart_rx_inst data_tmp_r" *)
  (* src = "../UART_RX.sv:72.29-72.39" *)
  wire [7:0] \uart_rx_inst.data_tmp_r ;
  (* hdlname = "uart_rx_inst majority5$func$../UART_RX.sv:58$102.val" *)
  (* nosync = 32'd1 *)
  (* src = "../UART_RX.sv:20.35-20.38" *)
  wire [4:0] \uart_rx_inst.majority5$func$../UART_RX.sv:58$102.val ;
  (* hdlname = "uart_rx_inst rst" *)
  (* src = "../UART_RX.sv:14.43-14.46" *)
  wire \uart_rx_inst.rst ;
  (* hdlname = "uart_rx_inst rx_data" *)
  (* src = "../UART_RX.sv:16.43-16.50" *)
  wire [7:0] \uart_rx_inst.rx_data ;
  (* hdlname = "uart_rx_inst rx_data_valid" *)
  (* src = "../UART_RX.sv:17.43-17.56" *)
  wire \uart_rx_inst.rx_data_valid ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D ;
  wire \uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O ;
  wire \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ;
  (* hdlname = "uart_rx_inst rx_line" *)
  (* src = "../UART_RX.sv:15.43-15.50" *)
  wire \uart_rx_inst.rx_line ;
  (* hdlname = "uart_rx_inst sampling_cnt" *)
  (* src = "../UART_RX.sv:44.16-44.28" *)
  wire [1:0] \uart_rx_inst.sampling_cnt ;
  wire \uart_rx_inst.sampling_cnt_SB_DFFSR_Q_1_D ;
  wire \uart_rx_inst.sampling_cnt_SB_DFFSR_Q_D ;
  (* hdlname = "uart_rx_inst sig_q" *)
  (* src = "../UART_RX.sv:45.16-45.21" *)
  wire [4:0] \uart_rx_inst.sig_q ;
  wire \uart_rx_inst.sig_q_SB_DFFESS_Q_E ;
  (* hdlname = "uart_rx_inst sig_r" *)
  (* src = "../UART_RX.sv:46.16-46.21" *)
  wire \uart_rx_inst.sig_r ;
  wire \uart_rx_inst.sig_r_SB_DFFSS_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_rx_inst.sig_r_SB_DFFSS_Q_D_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_rx_inst.sig_r_SB_LUT4_I1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O ;
  wire \uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_rx_inst.sig_r_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_rx_inst.sig_r_SB_LUT4_I2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_rx_inst.sig_r_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O ;
  wire \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O ;
  wire \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* enum_type = "$enum0" *)
  (* enum_value_00000000000000000000000000000000 = "\\STATE_DATA" *)
  (* enum_value_00000000000000000000000000000001 = "\\STATE_STOP" *)
  (* enum_value_00000000000000000000000000000010 = "\\STATE_WAIT" *)
  (* hdlname = "uart_rx_inst state" *)
  (* src = "../UART_RX.sv:70.12-70.17" *)
  (* wiretype = "\\state_t" *)
  wire [31:0] \uart_rx_inst.state ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_rx_inst.state_SB_DFFESR_Q_D ;
  wire \uart_rx_inst.state_SB_DFFESR_Q_E ;
  (* src = "../TRIGGER_DELAY_TOP.sv:97.18-97.43" *)
  wire [31:0] uart_transmission_counter;
  wire uart_transmission_counter_SB_DFFESR_Q_10_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_10_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_11_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O;
  wire uart_transmission_counter_SB_DFFESR_Q_12_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O;
  wire uart_transmission_counter_SB_DFFESR_Q_13_D;
  wire uart_transmission_counter_SB_DFFESR_Q_14_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_15_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_15_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_16_D;
  wire uart_transmission_counter_SB_DFFESR_Q_17_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_17_D_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_18_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_transmission_counter_SB_DFFESR_Q_18_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_19_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_1_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_20_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_20_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_21_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_21_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_22_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_22_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_23_D;
  wire uart_transmission_counter_SB_DFFESR_Q_24_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O;
  wire uart_transmission_counter_SB_DFFESR_Q_25_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_transmission_counter_SB_DFFESR_Q_25_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_26_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_27_D;
  wire uart_transmission_counter_SB_DFFESR_Q_28_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_29_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_29_D_SB_LUT4_O_I2;
  wire uart_transmission_counter_SB_DFFESR_Q_2_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_30_D;
  wire uart_transmission_counter_SB_DFFESR_Q_31_D;
  wire uart_transmission_counter_SB_DFFESR_Q_3_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_4_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_5_D;
  wire uart_transmission_counter_SB_DFFESR_Q_6_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_7_D;
  wire uart_transmission_counter_SB_DFFESR_Q_8_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_9_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3;
  wire uart_transmission_counter_SB_DFFESR_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_transmission_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3;
  (* src = "../TRIGGER_DELAY_TOP.sv:11.25-11.32" *)
  output uart_tx;
  wire uart_tx;
  (* src = "../TRIGGER_DELAY_TOP.sv:22.17-22.29" *)
  wire [7:0] uart_tx_data;
  wire uart_tx_data_SB_DFFESR_Q_1_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1;
  wire uart_tx_data_SB_DFFESR_Q_2_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1;
  wire uart_tx_data_SB_DFFESR_Q_3_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1;
  wire uart_tx_data_SB_DFFESR_Q_4_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1;
  wire uart_tx_data_SB_DFFESR_Q_5_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1;
  wire uart_tx_data_SB_DFFESR_Q_6_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1;
  wire uart_tx_data_SB_DFFESR_Q_7_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1;
  wire uart_tx_data_SB_DFFESR_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* src = "../TRIGGER_DELAY_TOP.sv:21.11-21.21" *)
  wire uart_tx_en;
  wire uart_tx_en_SB_DFFSR_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3;
  wire uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O;
  wire uart_tx_en_SB_DFFSR_Q_R;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_en_SB_LUT4_I0_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_en_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_tx_en_SB_LUT4_I1_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_tx_en_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_tx_en_SB_LUT4_I1_O_SB_LUT4_O_I3;
  (* hdlname = "uart_tx_inst bit_counter" *)
  (* src = "../UART_TX.sv:26.41-26.52" *)
  wire [3:0] \uart_tx_inst.bit_counter ;
  wire \uart_tx_inst.bit_counter_SB_DFFESR_Q_1_D ;
  wire \uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  wire \uart_tx_inst.bit_counter_SB_DFFESR_Q_3_D ;
  wire \uart_tx_inst.bit_counter_SB_DFFESR_Q_D ;
  (* hdlname = "uart_tx_inst clk" *)
  (* src = "../UART_TX.sv:11.38-11.41" *)
  wire \uart_tx_inst.clk ;
  (* hdlname = "uart_tx_inst clock_counter" *)
  (* src = "../UART_TX.sv:27.41-27.54" *)
  wire [32:0] \uart_tx_inst.clock_counter ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_10_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_11_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_12_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_13_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_14_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_15_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_16_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_18_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_19_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_1_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_20_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_21_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_22_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_23_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_24_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_26_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_27_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_28_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_29_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_2_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_30_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_31_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_32_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_3_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_4_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_7_D ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_8_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_9_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.clock_counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 ;
  wire \uart_tx_inst.clock_counter_SB_DFFSR_Q_D ;
  (* enum_type = "$enum1" *)
  (* enum_value_00000000000000000000000000000000 = "\\STATE_IDLE" *)
  (* enum_value_00000000000000000000000000000001 = "\\STATE_START_BIT" *)
  (* enum_value_00000000000000000000000000000010 = "\\STATE_TRANSFER_ELEMENT" *)
  (* enum_value_00000000000000000000000000000011 = "\\STATE_STOP_BIT" *)
  (* hdlname = "uart_tx_inst current_state" *)
  (* src = "../UART_TX.sv:24.13-24.26" *)
  (* wiretype = "\\state_t" *)
  wire [31:0] \uart_tx_inst.current_state ;
  wire \uart_tx_inst.current_state_SB_DFFESR_Q_1_D ;
  wire \uart_tx_inst.current_state_SB_DFFESR_Q_E ;
  (* hdlname = "uart_tx_inst rst" *)
  (* src = "../UART_TX.sv:12.38-12.41" *)
  wire \uart_tx_inst.rst ;
  (* hdlname = "uart_tx_inst tx_data" *)
  (* src = "../UART_TX.sv:14.38-14.45" *)
  wire [7:0] \uart_tx_inst.tx_data ;
  (* hdlname = "uart_tx_inst tx_en" *)
  (* src = "../UART_TX.sv:13.38-13.43" *)
  wire \uart_tx_inst.tx_en ;
  (* hdlname = "uart_tx_inst tx_line" *)
  (* src = "../UART_TX.sv:15.38-15.45" *)
  wire \uart_tx_inst.tx_line ;
  wire \uart_tx_inst.tx_line_SB_DFFESS_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2 ;
  wire \uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  wire \uart_tx_inst.tx_line_SB_DFFESS_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.tx_line_SB_LUT4_I1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \uart_tx_inst.tx_line_SB_LUT4_I1_O ;
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CDC_EDGE_DETECT.sv:28.5-34.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \counter_edge_detect.sync_delayed_SB_DFFSR_Q  (
    .C(clk),
    .D(\counter_edge_detect.sync_out ),
    .Q(\counter_edge_detect.sync_delayed ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3808)
  ) \counter_edge_detect.sync_delayed_SB_LUT4_I1  (
    .I0(edge_type[1]),
    .I1(\counter_edge_detect.sync_delayed ),
    .I2(\counter_edge_detect.sync_out ),
    .I3(edge_type[0]),
    .O(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) \counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O [1]),
    .I3(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_I3 [1]),
    .O(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5515)
  ) \counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(rst),
    .I1(current_state[2]),
    .I2(current_state[1]),
    .I3(current_state[0]),
    .O(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CDC_EDGE_DETECT.sv:18.5-24.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \counter_edge_detect.sync_ff_SB_DFFSR_Q  (
    .C(clk),
    .D(\counter_edge_detect.sync_ff [0]),
    .Q(\counter_edge_detect.sync_ff [1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CDC_EDGE_DETECT.sv:18.5-24.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \counter_edge_detect.sync_ff_SB_DFFSR_Q_1  (
    .C(clk),
    .D(trigger_in),
    .Q(\counter_edge_detect.sync_ff [0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CDC_EDGE_DETECT.sv:18.5-24.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \counter_edge_detect.sync_out_SB_DFFSR_Q  (
    .C(clk),
    .D(\counter_edge_detect.sync_ff [1]),
    .Q(\counter_edge_detect.sync_out ),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q (
    .C(clk),
    .D(delay_cycles[31]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[31]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_1 (
    .C(clk),
    .D(delay_cycles[30]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[30]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_10 (
    .C(clk),
    .D(delay_cycles[21]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[21]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_11 (
    .C(clk),
    .D(delay_cycles[20]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[20]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_12 (
    .C(clk),
    .D(delay_cycles[19]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[19]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_13 (
    .C(clk),
    .D(delay_cycles[18]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[18]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_14 (
    .C(clk),
    .D(delay_cycles[17]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[17]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_15 (
    .C(clk),
    .D(delay_cycles[16]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[16]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_16 (
    .C(clk),
    .D(delay_cycles[15]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[15]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_17 (
    .C(clk),
    .D(delay_cycles[14]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[14]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_18 (
    .C(clk),
    .D(delay_cycles[13]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[13]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_19 (
    .C(clk),
    .D(delay_cycles[12]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[12]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_2 (
    .C(clk),
    .D(delay_cycles[29]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[29]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_20 (
    .C(clk),
    .D(delay_cycles[11]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[11]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_21 (
    .C(clk),
    .D(delay_cycles[10]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_22 (
    .C(clk),
    .D(delay_cycles[9]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_23 (
    .C(clk),
    .D(delay_cycles[8]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[8]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_24 (
    .C(clk),
    .D(delay_cycles[7]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_25 (
    .C(clk),
    .D(delay_cycles[6]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_26 (
    .C(clk),
    .D(delay_cycles[5]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_27 (
    .C(clk),
    .D(delay_cycles[4]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_28 (
    .C(clk),
    .D(delay_cycles[3]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_29 (
    .C(clk),
    .D(delay_cycles[2]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_3 (
    .C(clk),
    .D(delay_cycles[28]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[28]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_30 (
    .C(clk),
    .D(delay_cycles[1]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_31 (
    .C(clk),
    .D(delay_cycles[0]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_4 (
    .C(clk),
    .D(delay_cycles[27]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[27]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_5 (
    .C(clk),
    .D(delay_cycles[26]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[26]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_6 (
    .C(clk),
    .D(delay_cycles[25]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[25]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_7 (
    .C(clk),
    .D(delay_cycles[24]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[24]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_8 (
    .C(clk),
    .D(delay_cycles[23]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[23]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_delay_SB_DFFESR_Q_9 (
    .C(clk),
    .D(delay_cycles[22]),
    .E(delay_update_SB_LUT4_I3_O),
    .Q(current_delay[22]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_state_SB_DFFESR_Q (
    .C(clk),
    .D(edge_type_SB_DFFESR_Q_D[0]),
    .E(current_state_SB_DFFESR_Q_E),
    .Q(current_state[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_state_SB_DFFESR_Q_1 (
    .C(clk),
    .D(current_state_SB_DFFESR_Q_1_D),
    .E(current_state_SB_DFFESR_Q_E),
    .Q(current_state[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) current_state_SB_DFFESR_Q_1_D_SB_LUT4_O (
    .I0(edge_type_SB_DFFESR_Q_D[0]),
    .I1(\uart_rx_inst.rx_data [1]),
    .I2(current_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]),
    .I3(edge_type_SB_DFFESR_Q_D[3]),
    .O(current_state_SB_DFFESR_Q_1_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0444)
  ) current_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\uart_rx_inst.rx_data [3]),
    .I1(\uart_rx_inst.rx_data [2]),
    .I2(\uart_rx_inst.rx_data [1]),
    .I3(\uart_rx_inst.rx_data [0]),
    .O(current_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) current_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_state[1]),
    .I3(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2 [1]),
    .O(current_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR current_state_SB_DFFESR_Q_2 (
    .C(clk),
    .D(current_state_SB_DFFESR_Q_2_D),
    .E(current_state_SB_DFFESR_Q_E),
    .Q(current_state[0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) current_state_SB_DFFESR_Q_2_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]),
    .I2(edge_type_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]),
    .I3(current_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]),
    .O(current_state_SB_DFFESR_Q_2_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1500)
  ) current_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\uart_rx_inst.rx_data [3]),
    .I1(\uart_rx_inst.rx_data [2]),
    .I2(\uart_rx_inst.rx_data [1]),
    .I3(\uart_rx_inst.rx_data [0]),
    .O(current_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'habaa)
  ) current_state_SB_DFFESR_Q_E_SB_LUT4_O (
    .I0(rst),
    .I1(current_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]),
    .I2(current_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2]),
    .I3(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [2]),
    .O(current_state_SB_DFFESR_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0041)
  ) current_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(current_state[2]),
    .I1(current_state[1]),
    .I2(current_state[0]),
    .I3(\uart_rx_inst.rx_data_valid ),
    .O(current_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) current_state_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]),
    .I2(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0]),
    .I3(delay_update_SB_DFFSR_Q_D[2]),
    .O(current_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q (
    .C(clk),
    .D(rx_delay_value[31]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[31]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_1 (
    .C(clk),
    .D(rx_delay_value[30]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[30]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_10 (
    .C(clk),
    .D(rx_delay_value[21]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[21]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_11 (
    .C(clk),
    .D(rx_delay_value[20]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[20]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_12 (
    .C(clk),
    .D(rx_delay_value[19]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[19]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_13 (
    .C(clk),
    .D(rx_delay_value[18]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[18]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_14 (
    .C(clk),
    .D(rx_delay_value[17]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[17]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_15 (
    .C(clk),
    .D(rx_delay_value[16]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[16]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_16 (
    .C(clk),
    .D(rx_delay_value[15]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[15]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_17 (
    .C(clk),
    .D(rx_delay_value[14]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[14]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_18 (
    .C(clk),
    .D(rx_delay_value[13]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[13]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_19 (
    .C(clk),
    .D(rx_delay_value[12]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[12]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_2 (
    .C(clk),
    .D(rx_delay_value[29]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[29]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_20 (
    .C(clk),
    .D(rx_delay_value[11]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[11]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_21 (
    .C(clk),
    .D(rx_delay_value[10]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_22 (
    .C(clk),
    .D(rx_delay_value[9]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_23 (
    .C(clk),
    .D(rx_delay_value[8]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[8]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_24 (
    .C(clk),
    .D(rx_delay_value[7]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_25 (
    .C(clk),
    .D(rx_delay_value[6]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_26 (
    .C(clk),
    .D(rx_delay_value[5]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_27 (
    .C(clk),
    .D(rx_delay_value[4]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_28 (
    .C(clk),
    .D(rx_delay_value[3]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_29 (
    .C(clk),
    .D(rx_delay_value[2]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_3 (
    .C(clk),
    .D(rx_delay_value[28]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[28]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_30 (
    .C(clk),
    .D(rx_delay_value[1]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_31 (
    .C(clk),
    .D(rx_delay_value[0]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_4 (
    .C(clk),
    .D(rx_delay_value[27]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[27]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_5 (
    .C(clk),
    .D(rx_delay_value[26]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[26]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_6 (
    .C(clk),
    .D(rx_delay_value[25]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[25]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_7 (
    .C(clk),
    .D(rx_delay_value[24]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[24]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_8 (
    .C(clk),
    .D(rx_delay_value[23]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[23]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR delay_cycles_SB_DFFESR_Q_9 (
    .C(clk),
    .D(rx_delay_value[22]),
    .E(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O),
    .Q(delay_cycles[22]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR delay_update_SB_DFFSR_Q (
    .C(clk),
    .D(delay_update_SB_DFFSR_Q_D[2]),
    .Q(delay_update),
    .R(delay_update_SB_DFFSR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(uart_transmission_counter[1]),
    .I2(uart_transmission_counter[0]),
    .I3(delay_update_SB_DFFSR_Q_D[2]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(uart_transmission_counter[1]),
    .I2(uart_transmission_counter[0]),
    .I3(delay_update_SB_DFFSR_Q_D[2]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(current_delay[15]),
    .I1(current_delay[7]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(uart_transmission_counter[1]),
    .I2(uart_transmission_counter[0]),
    .I3(delay_update_SB_DFFSR_Q_D[2]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_delay[31]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[2]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]),
    .O(delay_update_SB_DFFSR_Q_D[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(uart_transmission_counter[2]),
    .I2(uart_transmission_counter[1]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccfc)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(rst),
    .I2(delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2 (
    .I0(uart_transmission_counter[2]),
    .I1(uart_transmission_counter[1]),
    .I2(uart_transmission_counter[0]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3 (
    .I0(uart_transmission_counter[2]),
    .I1(uart_transmission_counter[1]),
    .I2(uart_transmission_counter[0]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_state[2]),
    .I2(current_state[1]),
    .I3(current_state[0]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(current_state[2]),
    .I2(current_state[1]),
    .I3(current_state[0]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(uart_transmission_counter[1]),
    .I2(uart_transmission_counter[0]),
    .I3(delay_update_SB_DFFSR_Q_D[2]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I1(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(uart_transmission_counter[7]),
    .I1(uart_transmission_counter[6]),
    .I2(uart_transmission_counter[5]),
    .I3(uart_transmission_counter[4]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(uart_transmission_counter[11]),
    .I1(uart_transmission_counter[10]),
    .I2(uart_transmission_counter[9]),
    .I3(uart_transmission_counter[8]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(uart_transmission_counter[15]),
    .I1(uart_transmission_counter[14]),
    .I2(uart_transmission_counter[13]),
    .I3(uart_transmission_counter[12]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(uart_transmission_counter[3]),
    .I1(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(uart_transmission_counter[19]),
    .I1(uart_transmission_counter[18]),
    .I2(uart_transmission_counter[17]),
    .I3(uart_transmission_counter[16]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(uart_transmission_counter[23]),
    .I1(uart_transmission_counter[22]),
    .I2(uart_transmission_counter[21]),
    .I3(uart_transmission_counter[20]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(uart_transmission_counter[27]),
    .I1(uart_transmission_counter[26]),
    .I2(uart_transmission_counter[25]),
    .I3(uart_transmission_counter[24]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(uart_transmission_counter[31]),
    .I1(uart_transmission_counter[30]),
    .I2(uart_transmission_counter[29]),
    .I3(uart_transmission_counter[28]),
    .O(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) delay_update_SB_DFFSR_Q_R_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(rst),
    .I3(delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]),
    .O(delay_update_SB_DFFSR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_state[2]),
    .I2(current_state[1]),
    .I3(current_state[0]),
    .O(delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) delay_update_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(rst),
    .I3(delay_update),
    .O(delay_update_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR edge_type_SB_DFFESR_Q (
    .C(clk),
    .D(edge_type_SB_DFFESR_Q_D[3]),
    .E(edge_type_SB_DFFESS_Q_E),
    .Q(edge_type[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) edge_type_SB_DFFESR_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]),
    .I2(edge_type_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]),
    .I3(current_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]),
    .O(edge_type_SB_DFFESR_Q_D[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) edge_type_SB_DFFESR_Q_D_SB_LUT4_O_1 (
    .I0(\uart_rx_inst.rx_data [3]),
    .I1(\uart_rx_inst.rx_data [2]),
    .I2(\uart_rx_inst.rx_data [1]),
    .I3(edge_type_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]),
    .O(edge_type_SB_DFFESR_Q_D[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS edge_type_SB_DFFESS_Q (
    .C(clk),
    .D(edge_type_SB_DFFESS_Q_D),
    .E(edge_type_SB_DFFESS_Q_E),
    .Q(edge_type[0]),
    .S(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeff)
  ) edge_type_SB_DFFESS_Q_D_SB_LUT4_O (
    .I0(\uart_rx_inst.rx_data [3]),
    .I1(\uart_rx_inst.rx_data [2]),
    .I2(\uart_rx_inst.rx_data [0]),
    .I3(edge_type_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]),
    .O(edge_type_SB_DFFESS_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) edge_type_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\uart_rx_inst.rx_data [7]),
    .I1(\uart_rx_inst.rx_data [6]),
    .I2(\uart_rx_inst.rx_data [5]),
    .I3(\uart_rx_inst.rx_data [4]),
    .O(edge_type_SB_DFFESS_Q_D_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) edge_type_SB_DFFESS_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(rst),
    .I3(edge_type_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]),
    .O(edge_type_SB_DFFESS_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) edge_type_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(current_state[2]),
    .I1(current_state[1]),
    .I2(current_state[0]),
    .I3(\uart_rx_inst.rx_data_valid ),
    .O(edge_type_SB_DFFESS_Q_E_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) edge_type_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(edge_type[0]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .O(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q (
    .C(clk),
    .D(\uart_rx_inst.rx_data [7]),
    .E(rx_delay_value_SB_DFFESR_Q_E),
    .Q(rx_delay_value[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_1 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [6]),
    .E(rx_delay_value_SB_DFFESR_Q_E),
    .Q(rx_delay_value[6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_10 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [5]),
    .E(rx_delay_value_SB_DFFESR_Q_9_E),
    .Q(rx_delay_value[13]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_11 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [4]),
    .E(rx_delay_value_SB_DFFESR_Q_9_E),
    .Q(rx_delay_value[12]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_12 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [3]),
    .E(rx_delay_value_SB_DFFESR_Q_9_E),
    .Q(rx_delay_value[11]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_13 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [2]),
    .E(rx_delay_value_SB_DFFESR_Q_9_E),
    .Q(rx_delay_value[10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_14 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [1]),
    .E(rx_delay_value_SB_DFFESR_Q_9_E),
    .Q(rx_delay_value[9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_15 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [0]),
    .E(rx_delay_value_SB_DFFESR_Q_9_E),
    .Q(rx_delay_value[8]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_16 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [7]),
    .E(rx_delay_value_SB_DFFESR_Q_23_E),
    .Q(rx_delay_value[31]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_17 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [6]),
    .E(rx_delay_value_SB_DFFESR_Q_23_E),
    .Q(rx_delay_value[30]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_18 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [5]),
    .E(rx_delay_value_SB_DFFESR_Q_23_E),
    .Q(rx_delay_value[29]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_19 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [4]),
    .E(rx_delay_value_SB_DFFESR_Q_23_E),
    .Q(rx_delay_value[28]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_2 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [5]),
    .E(rx_delay_value_SB_DFFESR_Q_E),
    .Q(rx_delay_value[5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_20 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [3]),
    .E(rx_delay_value_SB_DFFESR_Q_23_E),
    .Q(rx_delay_value[27]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_21 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [2]),
    .E(rx_delay_value_SB_DFFESR_Q_23_E),
    .Q(rx_delay_value[26]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_22 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [1]),
    .E(rx_delay_value_SB_DFFESR_Q_23_E),
    .Q(rx_delay_value[25]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_23 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [0]),
    .E(rx_delay_value_SB_DFFESR_Q_23_E),
    .Q(rx_delay_value[24]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_24 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [7]),
    .E(rx_delay_value_SB_DFFESR_Q_31_E),
    .Q(rx_delay_value[23]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_25 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [6]),
    .E(rx_delay_value_SB_DFFESR_Q_31_E),
    .Q(rx_delay_value[22]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_26 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [5]),
    .E(rx_delay_value_SB_DFFESR_Q_31_E),
    .Q(rx_delay_value[21]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_27 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [4]),
    .E(rx_delay_value_SB_DFFESR_Q_31_E),
    .Q(rx_delay_value[20]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_28 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [3]),
    .E(rx_delay_value_SB_DFFESR_Q_31_E),
    .Q(rx_delay_value[19]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_29 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [2]),
    .E(rx_delay_value_SB_DFFESR_Q_31_E),
    .Q(rx_delay_value[18]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_3 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [4]),
    .E(rx_delay_value_SB_DFFESR_Q_E),
    .Q(rx_delay_value[4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_30 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [1]),
    .E(rx_delay_value_SB_DFFESR_Q_31_E),
    .Q(rx_delay_value[17]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_31 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [0]),
    .E(rx_delay_value_SB_DFFESR_Q_31_E),
    .Q(rx_delay_value[16]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_4 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [3]),
    .E(rx_delay_value_SB_DFFESR_Q_E),
    .Q(rx_delay_value[3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_5 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [2]),
    .E(rx_delay_value_SB_DFFESR_Q_E),
    .Q(rx_delay_value[2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_6 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [1]),
    .E(rx_delay_value_SB_DFFESR_Q_E),
    .Q(rx_delay_value[1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_7 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [0]),
    .E(rx_delay_value_SB_DFFESR_Q_E),
    .Q(rx_delay_value[0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_8 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [7]),
    .E(rx_delay_value_SB_DFFESR_Q_9_E),
    .Q(rx_delay_value[15]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR rx_delay_value_SB_DFFESR_Q_9 (
    .C(clk),
    .D(\uart_rx_inst.rx_data [6]),
    .E(rx_delay_value_SB_DFFESR_Q_9_E),
    .Q(rx_delay_value[14]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[15]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_1 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_1_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[14]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_10 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_10_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[5]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ccc)
  ) trigger_counter_SB_DFFESR_Q_10_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(trigger_counter[5]),
    .I2(trigger_counter[4]),
    .I3(trigger_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]),
    .O(trigger_counter_SB_DFFESR_Q_10_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_11 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_11_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[4]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) trigger_counter_SB_DFFESR_Q_11_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(trigger_counter[4]),
    .I3(trigger_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]),
    .O(trigger_counter_SB_DFFESR_Q_11_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_12 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_12_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[3]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6aaa)
  ) trigger_counter_SB_DFFESR_Q_12_D_SB_LUT4_O (
    .I0(trigger_counter[3]),
    .I1(trigger_counter[2]),
    .I2(trigger_counter[1]),
    .I3(trigger_counter[0]),
    .O(trigger_counter_SB_DFFESR_Q_12_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_13 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_13_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[2]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ccc)
  ) trigger_counter_SB_DFFESR_Q_13_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(trigger_counter[2]),
    .I2(trigger_counter[1]),
    .I3(trigger_counter[0]),
    .O(trigger_counter_SB_DFFESR_Q_13_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_14 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_14_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[1]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) trigger_counter_SB_DFFESR_Q_14_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(trigger_counter[1]),
    .I3(trigger_counter[0]),
    .O(trigger_counter_SB_DFFESR_Q_14_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_15 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_15_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[0]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) trigger_counter_SB_DFFESR_Q_15_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(trigger_counter[0]),
    .O(trigger_counter_SB_DFFESR_Q_15_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ccc)
  ) trigger_counter_SB_DFFESR_Q_1_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(trigger_counter[14]),
    .I2(trigger_counter[13]),
    .I3(trigger_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]),
    .O(trigger_counter_SB_DFFESR_Q_1_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_2 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_2_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[13]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) trigger_counter_SB_DFFESR_Q_2_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(trigger_counter[13]),
    .I3(trigger_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]),
    .O(trigger_counter_SB_DFFESR_Q_2_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_3 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_3_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[12]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6aaa)
  ) trigger_counter_SB_DFFESR_Q_3_D_SB_LUT4_O (
    .I0(trigger_counter[12]),
    .I1(trigger_counter[11]),
    .I2(trigger_counter[10]),
    .I3(trigger_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]),
    .O(trigger_counter_SB_DFFESR_Q_3_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_4 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_4_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[11]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ccc)
  ) trigger_counter_SB_DFFESR_Q_4_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(trigger_counter[11]),
    .I2(trigger_counter[10]),
    .I3(trigger_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]),
    .O(trigger_counter_SB_DFFESR_Q_4_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_5 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_5_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[10]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) trigger_counter_SB_DFFESR_Q_5_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(trigger_counter[10]),
    .I3(trigger_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]),
    .O(trigger_counter_SB_DFFESR_Q_5_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) trigger_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(trigger_counter[9]),
    .I1(trigger_counter[8]),
    .I2(trigger_counter[7]),
    .I3(trigger_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[3]),
    .O(trigger_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_6 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_6_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[9]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6aaa)
  ) trigger_counter_SB_DFFESR_Q_6_D_SB_LUT4_O (
    .I0(trigger_counter[9]),
    .I1(trigger_counter[8]),
    .I2(trigger_counter[7]),
    .I3(trigger_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[3]),
    .O(trigger_counter_SB_DFFESR_Q_6_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_7 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_7_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[8]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ccc)
  ) trigger_counter_SB_DFFESR_Q_7_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(trigger_counter[8]),
    .I2(trigger_counter[7]),
    .I3(trigger_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[3]),
    .O(trigger_counter_SB_DFFESR_Q_7_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_8 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_8_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[7]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) trigger_counter_SB_DFFESR_Q_8_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(trigger_counter[7]),
    .I3(trigger_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[3]),
    .O(trigger_counter_SB_DFFESR_Q_8_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) trigger_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(trigger_counter[6]),
    .I1(trigger_counter[5]),
    .I2(trigger_counter[4]),
    .I3(trigger_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]),
    .O(trigger_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR trigger_counter_SB_DFFESR_Q_9 (
    .C(clk),
    .D(trigger_counter_SB_DFFESR_Q_9_D),
    .E(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_O ),
    .Q(trigger_counter[6]),
    .R(trigger_counter_SB_DFFESR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6aaa)
  ) trigger_counter_SB_DFFESR_Q_9_D_SB_LUT4_O (
    .I0(trigger_counter[6]),
    .I1(trigger_counter[5]),
    .I2(trigger_counter[4]),
    .I3(trigger_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3]),
    .O(trigger_counter_SB_DFFESR_Q_9_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) trigger_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(trigger_counter[3]),
    .I1(trigger_counter[2]),
    .I2(trigger_counter[1]),
    .I3(trigger_counter[0]),
    .O(trigger_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6aaa)
  ) trigger_counter_SB_DFFESR_Q_D_SB_LUT4_O (
    .I0(trigger_counter[15]),
    .I1(trigger_counter[14]),
    .I2(trigger_counter[13]),
    .I3(trigger_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]),
    .O(trigger_counter_SB_DFFESR_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) trigger_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(trigger_counter[12]),
    .I1(trigger_counter[11]),
    .I2(trigger_counter[10]),
    .I3(trigger_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]),
    .O(trigger_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haaea)
  ) trigger_counter_SB_DFFESR_Q_R_SB_LUT4_O (
    .I0(rst),
    .I1(current_state[2]),
    .I2(current_state[1]),
    .I3(current_state[0]),
    .O(trigger_counter_SB_DFFESR_Q_R)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [31]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [30]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [21]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee4)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [21]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [21]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [20]),
    .I1(\trigger_delay_inst.delay_inst.counter [19]),
    .I2(\trigger_delay_inst.delay_inst.counter [18]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_delay[21]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[20]),
    .I2(current_delay[19]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [20]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [20]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[20]),
    .I2(current_delay[19]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [20]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [19]),
    .I1(\trigger_delay_inst.delay_inst.counter [18]),
    .I2(\trigger_delay_inst.delay_inst.counter [17]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [19]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee4)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5acc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(current_delay[19]),
    .I1(\trigger_delay_inst.delay_inst.counter [19]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [19]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [18]),
    .I1(\trigger_delay_inst.delay_inst.counter [17]),
    .I2(\trigger_delay_inst.delay_inst.counter [16]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4800)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(current_delay[19]),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[18]),
    .I2(current_delay[17]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [18]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [18]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[18]),
    .I2(current_delay[17]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [18]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [17]),
    .I1(\trigger_delay_inst.delay_inst.counter [16]),
    .I2(\trigger_delay_inst.delay_inst.counter [15]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [17]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [17]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_delay[17]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [17]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [16]),
    .I1(\trigger_delay_inst.delay_inst.counter [15]),
    .I2(\trigger_delay_inst.delay_inst.counter [14]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [16]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [16]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9aa)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(current_delay[16]),
    .I1(current_delay[15]),
    .I2(current_delay[14]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [16]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [15]),
    .I1(\trigger_delay_inst.delay_inst.counter [14]),
    .I2(\trigger_delay_inst.delay_inst.counter [13]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [15]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [15]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[15]),
    .I2(current_delay[14]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [15]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [14]),
    .I1(\trigger_delay_inst.delay_inst.counter [13]),
    .I2(\trigger_delay_inst.delay_inst.counter [12]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [14]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [14]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_delay[14]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [14]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .I2(\trigger_delay_inst.delay_inst.counter [13]),
    .I3(\trigger_delay_inst.delay_inst.counter [12]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [13]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [13]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_delay[13]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [13]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [12]),
    .I1(\trigger_delay_inst.delay_inst.counter [11]),
    .I2(\trigger_delay_inst.delay_inst.counter [10]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_delay[13]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(current_delay[16]),
    .I1(current_delay[15]),
    .I2(current_delay[14]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[21]),
    .I2(current_delay[20]),
    .I3(current_delay[19]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(current_delay[12]),
    .I1(current_delay[11]),
    .I2(current_delay[10]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [12]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [12]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9aa)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(current_delay[12]),
    .I1(current_delay[11]),
    .I2(current_delay[10]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [12]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [11]),
    .I1(\trigger_delay_inst.delay_inst.counter [10]),
    .I2(\trigger_delay_inst.delay_inst.counter [9]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(current_delay[9]),
    .I1(current_delay[8]),
    .I2(current_delay[7]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee4e)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [30]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf30f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [31]),
    .I2(\trigger_delay_inst.delay_inst.counter [30]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_delay[30]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [29]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [11]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [11]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[11]),
    .I2(current_delay[10]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [11]),
    .I2(\trigger_delay_inst.delay_inst.counter [10]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [9]),
    .I1(\trigger_delay_inst.delay_inst.counter [8]),
    .I2(\trigger_delay_inst.delay_inst.counter [7]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [10]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [10]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_delay[10]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [10]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [9]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [9]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9aa)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(current_delay[9]),
    .I1(current_delay[8]),
    .I2(current_delay[7]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [9]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [8]),
    .I1(\trigger_delay_inst.delay_inst.counter [7]),
    .I2(\trigger_delay_inst.delay_inst.counter [6]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(current_delay[6]),
    .I1(current_delay[5]),
    .I2(current_delay[4]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [8]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [8]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[8]),
    .I2(current_delay[7]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [8]),
    .I2(\trigger_delay_inst.delay_inst.counter [7]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [6]),
    .I1(\trigger_delay_inst.delay_inst.counter [5]),
    .I2(\trigger_delay_inst.delay_inst.counter [4]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [7]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_delay[7]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [7]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [6]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [6]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9aa)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(current_delay[6]),
    .I1(current_delay[5]),
    .I2(current_delay[4]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [6]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [5]),
    .I1(\trigger_delay_inst.delay_inst.counter [4]),
    .I2(\trigger_delay_inst.delay_inst.counter [3]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(current_delay[3]),
    .I1(current_delay[2]),
    .I2(current_delay[1]),
    .I3(current_delay[0]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [5]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [5]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[5]),
    .I2(current_delay[4]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [5]),
    .I2(\trigger_delay_inst.delay_inst.counter [4]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [3]),
    .I1(\trigger_delay_inst.delay_inst.counter [2]),
    .I2(\trigger_delay_inst.delay_inst.counter [1]),
    .I3(\trigger_delay_inst.delay_inst.counter [0]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [4]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [4]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_delay[4]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [4]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [3]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [3]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haaa9)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(current_delay[3]),
    .I1(current_delay[2]),
    .I2(current_delay[1]),
    .I3(current_delay[0]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [3]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [2]),
    .I2(\trigger_delay_inst.delay_inst.counter [1]),
    .I3(\trigger_delay_inst.delay_inst.counter [0]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [2]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc3)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[2]),
    .I2(current_delay[1]),
    .I3(current_delay[0]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc3)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [2]),
    .I2(\trigger_delay_inst.delay_inst.counter [1]),
    .I3(\trigger_delay_inst.delay_inst.counter [0]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee4)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [29]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ef0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.counter [31]),
    .I1(\trigger_delay_inst.delay_inst.counter [30]),
    .I2(\trigger_delay_inst.delay_inst.counter [29]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9aa)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(current_delay[29]),
    .I1(current_delay[28]),
    .I2(current_delay[27]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [28]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1 [0]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf099)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.counter [1]),
    .I1(\trigger_delay_inst.delay_inst.counter [0]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf00f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_delay[1]),
    .I3(current_delay[0]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1 [0]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8ccc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [29]),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(current_delay[0]),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counting ),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counting ),
    .I3(\trigger_delay_inst.delay_inst.counter [0]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [28]),
    .I1(\trigger_delay_inst.delay_inst.counter [27]),
    .I2(\trigger_delay_inst.delay_inst.counter [26]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee4)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [28]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [28]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O [3]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[28]),
    .I2(current_delay[27]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [27]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee4)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5acc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(current_delay[27]),
    .I1(\trigger_delay_inst.delay_inst.counter [27]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [27]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [26]),
    .I1(\trigger_delay_inst.delay_inst.counter [25]),
    .I2(\trigger_delay_inst.delay_inst.counter [24]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4800)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(current_delay[27]),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [26]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbb1)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [26]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [26]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [25]),
    .I1(\trigger_delay_inst.delay_inst.counter [24]),
    .I2(\trigger_delay_inst.delay_inst.counter [23]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9aaa)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(current_delay[26]),
    .I1(current_delay[22]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(current_delay[26]),
    .I1(current_delay[22]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[29]),
    .I2(current_delay[28]),
    .I3(current_delay[27]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[25]),
    .I2(current_delay[24]),
    .I3(current_delay[23]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(current_delay[18]),
    .I1(current_delay[17]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [25]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbb1)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [25]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [25]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3  (
    .I0(\trigger_delay_inst.delay_inst.counter [27]),
    .I1(\trigger_delay_inst.delay_inst.counter [26]),
    .I2(\trigger_delay_inst.delay_inst.counter [25]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(\trigger_delay_inst.delay_inst.counter [29]),
    .I1(\trigger_delay_inst.delay_inst.counter [28]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_delay[22]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [31]),
    .I3(\trigger_delay_inst.delay_inst.counter [30]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [24]),
    .I1(\trigger_delay_inst.delay_inst.counter [23]),
    .I2(\trigger_delay_inst.delay_inst.counter [22]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9aa)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(current_delay[25]),
    .I1(current_delay[24]),
    .I2(current_delay[23]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [24]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counting ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [24]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(current_delay[24]),
    .I2(current_delay[23]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [24]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [23]),
    .I1(\trigger_delay_inst.delay_inst.counter [22]),
    .I2(\trigger_delay_inst.delay_inst.counter [21]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [23]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee4)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5acc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(current_delay[23]),
    .I1(\trigger_delay_inst.delay_inst.counter [23]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [23]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [22]),
    .I1(\trigger_delay_inst.delay_inst.counter [21]),
    .I2(\trigger_delay_inst.delay_inst.counter [20]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4800)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(current_delay[23]),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [3]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_delay[22]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D ),
    .Q(\trigger_delay_inst.delay_inst.counter [22]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee4)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1 [1]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [22]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.counter [22]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [21]),
    .I1(\trigger_delay_inst.delay_inst.counter [20]),
    .I2(\trigger_delay_inst.delay_inst.counter [19]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3fb)
  ) \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counter [31]),
    .I1(\trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D [1]),
    .I2(\trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D [2]),
    .I3(\trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D [3]),
    .O(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D [3]),
    .Q(\trigger_delay_inst.delay_inst.counting ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8fa)
  ) \trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0703)
  ) \trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.counter [30]),
    .I1(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O [1]),
    .I2(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O [2]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O [3]),
    .O(\trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D_SB_LUT4_O_2  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D_SB_LUT4_O_2_I2 [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9aaa)
  ) \trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(current_delay[31]),
    .I1(current_delay[30]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .O(\trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D_SB_LUT4_O_2_I2 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:28.5-34.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.trigger_in_d_SB_DFFSR_Q  (
    .C(clk),
    .D(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O [1]),
    .Q(\trigger_delay_inst.delay_inst.trigger_in_d ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.trigger_in_d ),
    .I3(\counter_edge_detect.sync_delayed_SB_LUT4_I1_O [1]),
    .O(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counting ),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O [1]),
    .O(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33a3)
  ) \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(current_delay[0]),
    .I1(\trigger_delay_inst.delay_inst.counter [0]),
    .I2(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80a0)
  ) \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1  (
    .I0(current_delay[31]),
    .I1(current_delay[30]),
    .I2(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_I3 [3]),
    .O(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .O(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.counter [31]),
    .I3(\trigger_delay_inst.delay_inst.counting ),
    .O(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O_1  (
    .I0(\trigger_delay_inst.delay_inst.counter [29]),
    .I1(\trigger_delay_inst.delay_inst.counter [28]),
    .I2(\trigger_delay_inst.delay_inst.counter [27]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3]),
    .O(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I3(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .O(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(current_delay[31]),
    .I1(current_delay[30]),
    .I2(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .O(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.trigger_out_SB_DFFSR_Q  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.trigger_out_SB_DFFSR_Q_D ),
    .Q(\trigger_delay_inst.delay_inst.trigger_out ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heac0)
  ) \trigger_delay_inst.delay_inst.trigger_out_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I2(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.trigger_out_SB_DFFSR_Q_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../CONFIGURABLE_DELAY.sv:39.5-74.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \trigger_delay_inst.delay_inst.trigger_pending_SB_DFFSR_Q  (
    .C(clk),
    .D(\trigger_delay_inst.delay_inst.trigger_pending_SB_DFFSR_Q_D ),
    .Q(\trigger_delay_inst.delay_inst.trigger_pending ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h64ec)
  ) \trigger_delay_inst.delay_inst.trigger_pending_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(\trigger_delay_inst.delay_inst.counting ),
    .I1(\trigger_delay_inst.delay_inst.trigger_pending ),
    .I2(\trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O [1]),
    .I3(\trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\trigger_delay_inst.delay_inst.trigger_pending_SB_DFFSR_Q_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.clk_cnt_SB_DFFESR_Q  (
    .C(clk),
    .D(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.clk_cnt [10]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.clk_cnt_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_1_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.clk_cnt [9]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.clk_cnt_SB_DFFESR_Q_10  (
    .C(clk),
    .D(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_10_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.clk_cnt [0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_rx_inst.clk_cnt [0]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_rx_inst.state [1]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 [1]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9aa)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uart_rx_inst.clk_cnt [9]),
    .I1(\uart_rx_inst.clk_cnt [8]),
    .I2(\uart_rx_inst.clk_cnt [7]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 [3]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.clk_cnt_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_2_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.clk_cnt [8]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_rx_inst.state [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [2]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cc)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_rx_inst.clk_cnt [8]),
    .I2(\uart_rx_inst.clk_cnt [7]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 [3]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.clk_cnt_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.clk_cnt [7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_rx_inst.clk_cnt [7]),
    .I2(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 [3]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uart_rx_inst.clk_cnt [6]),
    .I1(\uart_rx_inst.clk_cnt [5]),
    .I2(\uart_rx_inst.clk_cnt [4]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 [3]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.clk_cnt_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_4_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.clk_cnt [6]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_rx_inst.state [1]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [1]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha9aa)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uart_rx_inst.clk_cnt [6]),
    .I1(\uart_rx_inst.clk_cnt [5]),
    .I2(\uart_rx_inst.clk_cnt [4]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 [3]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.clk_cnt_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_5_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.clk_cnt [5]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h090a)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O  (
    .I0(\uart_rx_inst.clk_cnt [5]),
    .I1(\uart_rx_inst.clk_cnt [4]),
    .I2(\uart_rx_inst.state [1]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 [3]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uart_rx_inst.clk_cnt [3]),
    .I1(\uart_rx_inst.clk_cnt [2]),
    .I2(\uart_rx_inst.clk_cnt [1]),
    .I3(\uart_rx_inst.clk_cnt [0]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.clk_cnt_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_6_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.clk_cnt [4]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccde)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O  (
    .I0(\uart_rx_inst.clk_cnt [4]),
    .I1(\uart_rx_inst.sig_r_SB_LUT4_I2_I3 [1]),
    .I2(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 [3]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_6_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.clk_cnt_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_7_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.clk_cnt [3]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I2 [0]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haaa9)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uart_rx_inst.clk_cnt [3]),
    .I1(\uart_rx_inst.clk_cnt [2]),
    .I2(\uart_rx_inst.clk_cnt [1]),
    .I3(\uart_rx_inst.clk_cnt [0]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I2 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.clk_cnt_SB_DFFESR_Q_8  (
    .C(clk),
    .D(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_8_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.clk_cnt [2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_rx_inst.state [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 [2]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc3)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_rx_inst.clk_cnt [2]),
    .I2(\uart_rx_inst.clk_cnt [1]),
    .I3(\uart_rx_inst.clk_cnt [0]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.clk_cnt_SB_DFFESR_Q_9  (
    .C(clk),
    .D(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_9_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.clk_cnt [1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0f9)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O  (
    .I0(\uart_rx_inst.clk_cnt [1]),
    .I1(\uart_rx_inst.clk_cnt [0]),
    .I2(\uart_rx_inst.sig_r_SB_LUT4_I2_I3 [1]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [2]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1c2e)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\uart_rx_inst.clk_cnt [10]),
    .I1(\uart_rx_inst.state [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_rx_inst.clk_cnt [10]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1]),
    .O(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uart_rx_inst.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uart_rx_inst.clk_cnt [9]),
    .I1(\uart_rx_inst.clk_cnt [8]),
    .I2(\uart_rx_inst.clk_cnt [7]),
    .I3(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 [3]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.data_cnt_SB_DFFESR_Q  (
    .C(clk),
    .D(\uart_rx_inst.data_cnt_SB_DFFESR_Q_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.data_cnt [3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.data_cnt_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\uart_rx_inst.data_cnt_SB_DFFESR_Q_1_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.data_cnt [2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6a00)
  ) \uart_rx_inst.data_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(\uart_rx_inst.data_cnt [2]),
    .I1(\uart_rx_inst.data_cnt [1]),
    .I2(\uart_rx_inst.data_cnt [0]),
    .I3(\uart_rx_inst.state_SB_DFFESR_Q_D [1]),
    .O(\uart_rx_inst.data_cnt_SB_DFFESR_Q_1_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.data_cnt_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\uart_rx_inst.data_cnt_SB_DFFESR_Q_2_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.data_cnt [1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c00)
  ) \uart_rx_inst.data_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_rx_inst.data_cnt [1]),
    .I2(\uart_rx_inst.data_cnt [0]),
    .I3(\uart_rx_inst.state_SB_DFFESR_Q_D [1]),
    .O(\uart_rx_inst.data_cnt_SB_DFFESR_Q_2_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.data_cnt_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\uart_rx_inst.data_cnt_SB_DFFESR_Q_3_D ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O ),
    .Q(\uart_rx_inst.data_cnt [0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \uart_rx_inst.data_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_rx_inst.data_cnt [0]),
    .I3(\uart_rx_inst.state_SB_DFFESR_Q_D [1]),
    .O(\uart_rx_inst.data_cnt_SB_DFFESR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30c0)
  ) \uart_rx_inst.data_cnt_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_rx_inst.data_cnt [3]),
    .I2(\uart_rx_inst.state_SB_DFFESR_Q_D [1]),
    .I3(\uart_rx_inst.state_SB_DFFESR_Q_D [2]),
    .O(\uart_rx_inst.data_cnt_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uart_rx_inst.data_cnt_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\uart_rx_inst.data_cnt [2]),
    .I2(\uart_rx_inst.data_cnt [1]),
    .I3(\uart_rx_inst.data_cnt [0]),
    .O(\uart_rx_inst.state_SB_DFFESR_Q_D [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.data_tmp_r_SB_DFFESR_Q  (
    .C(clk),
    .D(\uart_rx_inst.sig_r ),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.data_tmp_r [7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.data_tmp_r_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [7]),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.data_tmp_r [6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.data_tmp_r_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [6]),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.data_tmp_r [5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.data_tmp_r_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [5]),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.data_tmp_r [4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.data_tmp_r_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [4]),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.data_tmp_r [3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.data_tmp_r_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [3]),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.data_tmp_r [2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.data_tmp_r_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [2]),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.data_tmp_r [1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.data_tmp_r_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [1]),
    .E(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.data_tmp_r [0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:129.4-139.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.rx_data_SB_DFFESR_Q  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [7]),
    .E(\uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.rx_data [7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:129.4-139.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.rx_data_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [6]),
    .E(\uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.rx_data [6]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:129.4-139.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.rx_data_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [5]),
    .E(\uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.rx_data [5]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:129.4-139.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.rx_data_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [4]),
    .E(\uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.rx_data [4]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:129.4-139.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.rx_data_SB_DFFESR_Q_4  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [3]),
    .E(\uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.rx_data [3]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:129.4-139.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.rx_data_SB_DFFESR_Q_5  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [2]),
    .E(\uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.rx_data [2]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:129.4-139.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.rx_data_SB_DFFESR_Q_6  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [1]),
    .E(\uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.rx_data [1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:129.4-139.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.rx_data_SB_DFFESR_Q_7  (
    .C(clk),
    .D(\uart_rx_inst.data_tmp_r [0]),
    .E(\uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O ),
    .Q(\uart_rx_inst.rx_data [0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:129.4-139.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_rx_inst.rx_data_valid_SB_DFFSR_Q  (
    .C(clk),
    .D(\uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D [1]),
    .Q(\uart_rx_inst.rx_data_valid ),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(rst),
    .I3(\uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D [1]),
    .O(\uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_rx_inst.rx_data_valid ),
    .I3(\uart_rx_inst.sig_r_SB_LUT4_I1_I2 [1]),
    .O(\uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heaaa)
  ) \uart_rx_inst.rx_data_valid_SB_LUT4_I1  (
    .I0(rst),
    .I1(\uart_rx_inst.rx_data_valid ),
    .I2(delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .O(rx_delay_value_SB_DFFESR_Q_9_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heaaa)
  ) \uart_rx_inst.rx_data_valid_SB_LUT4_I1_1  (
    .I0(rst),
    .I1(\uart_rx_inst.rx_data_valid ),
    .I2(delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .O(rx_delay_value_SB_DFFESR_Q_23_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heaaa)
  ) \uart_rx_inst.rx_data_valid_SB_LUT4_I1_2  (
    .I0(rst),
    .I1(\uart_rx_inst.rx_data_valid ),
    .I2(delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .O(rx_delay_value_SB_DFFESR_Q_31_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heaaa)
  ) \uart_rx_inst.rx_data_valid_SB_LUT4_I1_3  (
    .I0(rst),
    .I1(\uart_rx_inst.rx_data_valid ),
    .I2(delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(rx_delay_value_SB_DFFESR_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf030)
  ) \uart_rx_inst.rx_data_valid_SB_LUT4_I1_4  (
    .I0(1'h0),
    .I1(\uart_rx_inst.rx_data_valid ),
    .I2(delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]),
    .I3(delay_update_SB_DFFSR_Q_D[2]),
    .O(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hba1a)
  ) \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5  (
    .I0(current_state[1]),
    .I1(\uart_rx_inst.rx_data_valid ),
    .I2(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2 [1]),
    .I3(delay_update_SB_DFFSR_Q_D[2]),
    .O(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_state[1]),
    .I3(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2 [1]),
    .O(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(current_state[2]),
    .I3(current_state[0]),
    .O(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'habaa)
  ) \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1  (
    .I0(rst),
    .I1(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O [1]),
    .I2(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O [2]),
    .I3(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O [3]),
    .O(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf351)
  ) \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_O  (
    .I0(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:48.4-61.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_rx_inst.sampling_cnt_SB_DFFSR_Q  (
    .C(clk),
    .D(\uart_rx_inst.sampling_cnt_SB_DFFSR_Q_D ),
    .Q(\uart_rx_inst.sampling_cnt [1]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:48.4-61.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_rx_inst.sampling_cnt_SB_DFFSR_Q_1  (
    .C(clk),
    .D(\uart_rx_inst.sampling_cnt_SB_DFFSR_Q_1_D ),
    .Q(\uart_rx_inst.sampling_cnt [0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uart_rx_inst.sampling_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uart_rx_inst.sampling_cnt [0]),
    .O(\uart_rx_inst.sampling_cnt_SB_DFFSR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \uart_rx_inst.sampling_cnt_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_rx_inst.sampling_cnt [1]),
    .I3(\uart_rx_inst.sampling_cnt [0]),
    .O(\uart_rx_inst.sampling_cnt_SB_DFFSR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcccf)
  ) \uart_rx_inst.sampling_cnt_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(rst),
    .I2(\uart_rx_inst.sampling_cnt [1]),
    .I3(\uart_rx_inst.sampling_cnt [0]),
    .O(\uart_rx_inst.sig_q_SB_DFFESS_Q_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:48.4-61.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \uart_rx_inst.sig_q_SB_DFFESS_Q  (
    .C(clk),
    .D(uart_rx),
    .E(\uart_rx_inst.sig_q_SB_DFFESS_Q_E ),
    .Q(\uart_rx_inst.sig_q [4]),
    .S(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:48.4-61.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \uart_rx_inst.sig_q_SB_DFFESS_Q_1  (
    .C(clk),
    .D(\uart_rx_inst.sig_q [4]),
    .E(\uart_rx_inst.sig_q_SB_DFFESS_Q_E ),
    .Q(\uart_rx_inst.sig_q [3]),
    .S(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:48.4-61.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \uart_rx_inst.sig_q_SB_DFFESS_Q_2  (
    .C(clk),
    .D(\uart_rx_inst.sig_q [3]),
    .E(\uart_rx_inst.sig_q_SB_DFFESS_Q_E ),
    .Q(\uart_rx_inst.sig_q [2]),
    .S(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:48.4-61.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \uart_rx_inst.sig_q_SB_DFFESS_Q_3  (
    .C(clk),
    .D(\uart_rx_inst.sig_q [2]),
    .E(\uart_rx_inst.sig_q_SB_DFFESS_Q_E ),
    .Q(\uart_rx_inst.sig_q [1]),
    .S(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:48.4-61.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \uart_rx_inst.sig_q_SB_DFFESS_Q_4  (
    .C(clk),
    .D(\uart_rx_inst.sig_q [1]),
    .E(\uart_rx_inst.sig_q_SB_DFFESS_Q_E ),
    .Q(\uart_rx_inst.sig_q [0]),
    .S(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:20.59-20.105" *)
  SB_DFFSS \uart_rx_inst.sig_r_SB_DFFSS_Q  (
    .C(clk),
    .D(\uart_rx_inst.sig_r_SB_DFFSS_Q_D ),
    .Q(\uart_rx_inst.sig_r ),
    .S(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haf27)
  ) \uart_rx_inst.sig_r_SB_DFFSS_Q_D_SB_LUT4_O  (
    .I0(\uart_rx_inst.sig_q [4]),
    .I1(\uart_rx_inst.sig_r_SB_DFFSS_Q_D_SB_LUT4_O_I1 [1]),
    .I2(\uart_rx_inst.sig_r_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2]),
    .I3(\uart_rx_inst.sig_r_SB_DFFSS_Q_D_SB_LUT4_O_I1 [3]),
    .O(\uart_rx_inst.sig_r_SB_DFFSS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h033f)
  ) \uart_rx_inst.sig_r_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_rx_inst.sig_q [2]),
    .I2(\uart_rx_inst.sig_q [1]),
    .I3(\uart_rx_inst.sig_q [0]),
    .O(\uart_rx_inst.sig_r_SB_DFFSS_Q_D_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h177f)
  ) \uart_rx_inst.sig_r_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(\uart_rx_inst.sig_q [3]),
    .I1(\uart_rx_inst.sig_q [2]),
    .I2(\uart_rx_inst.sig_q [1]),
    .I3(\uart_rx_inst.sig_q [0]),
    .O(\uart_rx_inst.sig_r_SB_DFFSS_Q_D_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haaa8)
  ) \uart_rx_inst.sig_r_SB_DFFSS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(\uart_rx_inst.sig_q [3]),
    .I1(\uart_rx_inst.sig_q [2]),
    .I2(\uart_rx_inst.sig_q [1]),
    .I3(\uart_rx_inst.sig_q [0]),
    .O(\uart_rx_inst.sig_r_SB_DFFSS_Q_D_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefaa)
  ) \uart_rx_inst.sig_r_SB_LUT4_I1  (
    .I0(rst),
    .I1(\uart_rx_inst.sig_r ),
    .I2(\uart_rx_inst.sig_r_SB_LUT4_I1_I2 [1]),
    .I3(\uart_rx_inst.sig_r_SB_LUT4_I1_I3 [3]),
    .O(\uart_rx_inst.state_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_rx_inst.state [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3 [1]),
    .O(\uart_rx_inst.sig_r_SB_LUT4_I1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfccc)
  ) \uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(rst),
    .I2(\uart_rx_inst.state_SB_DFFESR_Q_D [1]),
    .I3(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3 [1]),
    .O(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_rx_inst.state [1]),
    .I3(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3 [1]),
    .O(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\uart_rx_inst.state [1]),
    .I2(\uart_rx_inst.state [0]),
    .I3(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(\uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_rx_inst.sig_r_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_rx_inst.sig_r ),
    .I3(\uart_rx_inst.sig_r_SB_LUT4_I2_I3 [1]),
    .O(\uart_rx_inst.sig_r_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \uart_rx_inst.sig_r_SB_LUT4_I2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_rx_inst.state [1]),
    .I3(\uart_rx_inst.state [0]),
    .O(\uart_rx_inst.sig_r_SB_LUT4_I2_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\uart_rx_inst.sig_r_SB_LUT4_I2_O [1]),
    .I2(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I1_I2 [1]),
    .I3(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(\uart_rx_inst.sig_r_SB_LUT4_I1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_rx_inst.data_cnt [3]),
    .I2(\uart_rx_inst.state_SB_DFFESR_Q_D [1]),
    .I3(\uart_rx_inst.state_SB_DFFESR_Q_D [2]),
    .O(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffab)
  ) \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(rst),
    .I1(\uart_rx_inst.state [0]),
    .I2(\uart_rx_inst.sig_r_SB_LUT4_I2_O [1]),
    .I3(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(\uart_rx_inst.state [0]),
    .I2(\uart_rx_inst.sig_r_SB_LUT4_I2_O [1]),
    .I3(\uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfcc)
  ) \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(rst),
    .I2(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O [1]),
    .I3(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O [2]),
    .O(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0c0)
  ) \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_rx_inst.data_cnt [3]),
    .I2(\uart_rx_inst.state_SB_DFFESR_Q_D [1]),
    .I3(\uart_rx_inst.state_SB_DFFESR_Q_D [2]),
    .O(\uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_rx_inst.state_SB_DFFESR_Q  (
    .C(clk),
    .D(\uart_rx_inst.state_SB_DFFESR_Q_D [1]),
    .E(\uart_rx_inst.state_SB_DFFESR_Q_E ),
    .Q(\uart_rx_inst.state [0]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_RX.sv:77.4-125.7|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \uart_rx_inst.state_SB_DFFESS_Q  (
    .C(clk),
    .D(\uart_rx_inst.state [0]),
    .E(\uart_rx_inst.state_SB_DFFESR_Q_E ),
    .Q(\uart_rx_inst.state [1]),
    .S(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uart_rx_inst.state_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_rx_inst.state [1]),
    .I3(\uart_rx_inst.state [0]),
    .O(\uart_rx_inst.state_SB_DFFESR_Q_D [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[31]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_1 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_1_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[30]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_10 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_10_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[21]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) uart_transmission_counter_SB_DFFESR_Q_10_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[21]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_10_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30c0)
  ) uart_transmission_counter_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[21]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_11 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_11_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[20]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc144)
  ) uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[20]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_11_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[20]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[19]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_12 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_12_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[19]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc144)
  ) uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[19]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_12_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(uart_transmission_counter[22]),
    .I1(uart_transmission_counter[19]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[21]),
    .I3(uart_transmission_counter[20]),
    .O(uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(uart_transmission_counter[25]),
    .I1(uart_transmission_counter[24]),
    .I2(uart_transmission_counter[23]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[18]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_13 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_13_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[18]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc144)
  ) uart_transmission_counter_SB_DFFESR_Q_13_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[18]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_13_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_14 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_14_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[17]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0023)
  ) uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_14_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(uart_transmission_counter[17]),
    .I1(uart_transmission_counter[16]),
    .I2(uart_transmission_counter[15]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5155)
  ) uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(uart_transmission_counter[17]),
    .I1(uart_transmission_counter[16]),
    .I2(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_15 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_15_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[16]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc144)
  ) uart_transmission_counter_SB_DFFESR_Q_15_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[16]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_15_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[15]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_16 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_16_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[15]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4144)
  ) uart_transmission_counter_SB_DFFESR_Q_16_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[15]),
    .I2(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_16_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_17 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_17_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[14]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) uart_transmission_counter_SB_DFFESR_Q_17_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_17_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b0a)
  ) uart_transmission_counter_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(uart_transmission_counter[14]),
    .I1(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_18 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_18_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[13]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc144)
  ) uart_transmission_counter_SB_DFFESR_Q_18_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[13]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_18_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[13]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[12]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_19 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_19_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[12]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc144)
  ) uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[12]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_19_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(uart_transmission_counter[14]),
    .I1(uart_transmission_counter[13]),
    .I2(uart_transmission_counter[12]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[11]),
    .I2(uart_transmission_counter[10]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) uart_transmission_counter_SB_DFFESR_Q_1_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_1_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5155)
  ) uart_transmission_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(uart_transmission_counter[30]),
    .I1(uart_transmission_counter[29]),
    .I2(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_2 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_2_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[29]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_20 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_20_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[11]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd8a8)
  ) uart_transmission_counter_SB_DFFESR_Q_20_D_SB_LUT4_O (
    .I0(uart_transmission_counter[11]),
    .I1(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_20_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[10]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_21 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_21_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[10]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) uart_transmission_counter_SB_DFFESR_Q_21_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[10]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_21_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_transmission_counter_SB_DFFESR_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_22 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_22_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[9]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330c)
  ) uart_transmission_counter_SB_DFFESR_Q_22_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[9]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_22_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) uart_transmission_counter_SB_DFFESR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[8]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_23 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_23_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[8]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc30)
  ) uart_transmission_counter_SB_DFFESR_Q_23_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[8]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_23_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_24 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_24_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hba00)
  ) uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O (
    .I0(uart_transmission_counter[7]),
    .I1(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1]),
    .I3(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_24_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[7]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_1 (
    .I0(uart_transmission_counter[9]),
    .I1(uart_transmission_counter[8]),
    .I2(uart_transmission_counter[7]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]),
    .I3(uart_tx_en_SB_LUT4_I1_1_O[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_tx_en_SB_LUT4_I1_1_O[0]),
    .I3(uart_tx_en_SB_LUT4_I1_1_O[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(uart_transmission_counter[6]),
    .I1(uart_transmission_counter[5]),
    .I2(uart_transmission_counter[4]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_25 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_25_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[6]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) uart_transmission_counter_SB_DFFESR_Q_25_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_25_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3c33)
  ) uart_transmission_counter_SB_DFFESR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[6]),
    .I2(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_26 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_26_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[5]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000b)
  ) uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[2]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_26_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[5]),
    .I2(uart_transmission_counter[4]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5515)
  ) uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(uart_transmission_counter[5]),
    .I1(uart_transmission_counter[4]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[3]),
    .I3(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_27 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_27_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[4]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc14)
  ) uart_transmission_counter_SB_DFFESR_Q_27_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[4]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[3]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .O(uart_transmission_counter_SB_DFFESR_Q_27_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_28 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_28_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[3]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000d)
  ) uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[3]),
    .I1(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_28_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(uart_transmission_counter[3]),
    .I1(uart_transmission_counter[2]),
    .I2(uart_transmission_counter[1]),
    .I3(uart_transmission_counter[0]),
    .O(uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5515)
  ) uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(uart_transmission_counter[3]),
    .I1(uart_transmission_counter[2]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]),
    .I3(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_29 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_29_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc14)
  ) uart_transmission_counter_SB_DFFESR_Q_29_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[2]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .O(uart_transmission_counter_SB_DFFESR_Q_29_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[1]),
    .I3(uart_transmission_counter[0]),
    .O(uart_transmission_counter_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc1c4)
  ) uart_transmission_counter_SB_DFFESR_Q_2_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[29]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_2_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) uart_transmission_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(uart_transmission_counter[28]),
    .I1(uart_transmission_counter[27]),
    .I2(uart_transmission_counter[26]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_3 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_3_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[28]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_30 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_30_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he6a0)
  ) uart_transmission_counter_SB_DFFESR_Q_30_D_SB_LUT4_O (
    .I0(uart_transmission_counter[1]),
    .I1(uart_transmission_counter[0]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_30_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_31 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_31_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) uart_transmission_counter_SB_DFFESR_Q_31_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[0]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(uart_transmission_counter_SB_DFFESR_Q_31_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc144)
  ) uart_transmission_counter_SB_DFFESR_Q_3_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[28]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_3_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[27]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_4 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_4_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[27]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc144)
  ) uart_transmission_counter_SB_DFFESR_Q_4_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[27]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_4_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[26]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_5 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_5_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[26]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc144)
  ) uart_transmission_counter_SB_DFFESR_Q_5_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[26]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_5_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_6 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_6_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[25]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_6_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b0a)
  ) uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(uart_transmission_counter[25]),
    .I1(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[24]),
    .I2(uart_transmission_counter[23]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_7 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_7_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[24]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc144)
  ) uart_transmission_counter_SB_DFFESR_Q_7_D_SB_LUT4_O (
    .I0(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I1(uart_transmission_counter[24]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_7_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_8 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_8_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[23]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0f0)
  ) uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_8_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b0a)
  ) uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(uart_transmission_counter[23]),
    .I1(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[23]),
    .I2(uart_transmission_counter[22]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_transmission_counter[21]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_transmission_counter_SB_DFFESR_Q_9 (
    .C(clk),
    .D(uart_transmission_counter_SB_DFFESR_Q_9_D),
    .E(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O_SB_LUT4_I1_O ),
    .Q(uart_transmission_counter[22]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) uart_transmission_counter_SB_DFFESR_Q_9_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_9_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b0a)
  ) uart_transmission_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(uart_transmission_counter[22]),
    .I1(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) uart_transmission_counter_SB_DFFESR_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter[31]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]),
    .O(uart_transmission_counter_SB_DFFESR_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) uart_transmission_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(uart_transmission_counter[30]),
    .I1(uart_transmission_counter[29]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[3]),
    .O(uart_transmission_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_tx_data_SB_DFFESR_Q (
    .C(clk),
    .D(uart_tx_data_SB_DFFESR_Q_D),
    .E(uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_tx_data[7]),
    .R(rst)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_tx_data_SB_DFFESR_Q_1 (
    .C(clk),
    .D(uart_tx_data_SB_DFFESR_Q_1_D),
    .E(uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_tx_data[6]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]),
    .I3(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]),
    .O(uart_tx_data_SB_DFFESR_Q_1_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2aaa)
  ) uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I1(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80cc)
  ) uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(current_delay[30]),
    .I1(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .I3(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_delay[22]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(current_delay[14]),
    .I1(current_delay[6]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(current_delay[30]),
    .I1(current_delay[22]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .O(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(current_delay[14]),
    .I1(current_delay[6]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .O(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(trigger_counter[14]),
    .I1(trigger_counter[6]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_tx_data_SB_DFFESR_Q_2 (
    .C(clk),
    .D(uart_tx_data_SB_DFFESR_Q_2_D),
    .E(uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_tx_data[5]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0]),
    .I3(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1]),
    .O(uart_tx_data_SB_DFFESR_Q_2_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2aaa)
  ) uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I1(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80cc)
  ) uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(current_delay[29]),
    .I1(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .I3(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_delay[21]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(current_delay[13]),
    .I1(current_delay[5]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(current_delay[29]),
    .I1(current_delay[21]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .O(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(current_delay[13]),
    .I1(current_delay[5]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .O(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(trigger_counter[13]),
    .I1(trigger_counter[5]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_tx_data_SB_DFFESR_Q_3 (
    .C(clk),
    .D(uart_tx_data_SB_DFFESR_Q_3_D),
    .E(uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_tx_data[4]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]),
    .I3(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]),
    .O(uart_tx_data_SB_DFFESR_Q_3_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2aaa)
  ) uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I1(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80cc)
  ) uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(current_delay[28]),
    .I1(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .I3(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_delay[20]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(current_delay[12]),
    .I1(current_delay[4]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(current_delay[28]),
    .I1(current_delay[20]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .O(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(current_delay[12]),
    .I1(current_delay[4]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .O(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(trigger_counter[12]),
    .I1(trigger_counter[4]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_tx_data_SB_DFFESR_Q_4 (
    .C(clk),
    .D(uart_tx_data_SB_DFFESR_Q_4_D),
    .E(uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_tx_data[3]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]),
    .I3(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]),
    .O(uart_tx_data_SB_DFFESR_Q_4_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2aaa)
  ) uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I1(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80cc)
  ) uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(current_delay[27]),
    .I1(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .I3(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_delay[19]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(current_delay[11]),
    .I1(current_delay[3]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(current_delay[27]),
    .I1(current_delay[19]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .O(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(current_delay[11]),
    .I1(current_delay[3]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .O(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(trigger_counter[11]),
    .I1(trigger_counter[3]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_tx_data_SB_DFFESR_Q_5 (
    .C(clk),
    .D(uart_tx_data_SB_DFFESR_Q_5_D),
    .E(uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_tx_data[2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0]),
    .I3(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1]),
    .O(uart_tx_data_SB_DFFESR_Q_5_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2aaa)
  ) uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I1(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80cc)
  ) uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(current_delay[26]),
    .I1(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .I3(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_delay[18]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(current_delay[10]),
    .I1(current_delay[2]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(current_delay[26]),
    .I1(current_delay[18]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .O(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(current_delay[10]),
    .I1(current_delay[2]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .O(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(trigger_counter[10]),
    .I1(trigger_counter[2]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_tx_data_SB_DFFESR_Q_6 (
    .C(clk),
    .D(uart_tx_data_SB_DFFESR_Q_6_D),
    .E(uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_tx_data[1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff8)
  ) uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O (
    .I0(edge_type[1]),
    .I1(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]),
    .O(uart_tx_data_SB_DFFESR_Q_6_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2aaa)
  ) uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I1(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80cc)
  ) uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(current_delay[17]),
    .I1(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_delay[25]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .I3(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(current_delay[9]),
    .I1(current_delay[1]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(current_delay[17]),
    .I1(trigger_counter[1]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(current_delay[25]),
    .I1(trigger_counter[9]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .O(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(current_delay[9]),
    .I1(current_delay[1]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .O(uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR uart_tx_data_SB_DFFESR_Q_7 (
    .C(clk),
    .D(uart_tx_data_SB_DFFESR_Q_7_D),
    .E(uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O),
    .Q(uart_tx_data[0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcfe)
  ) uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O (
    .I0(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0]),
    .I1(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[1]),
    .I2(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3]),
    .O(uart_tx_data_SB_DFFESR_Q_7_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2aaa)
  ) uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I1(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(current_delay[16]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .O(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_delay[24]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .I3(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]),
    .O(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(current_delay[8]),
    .I1(current_delay[0]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(current_delay[24]),
    .I1(trigger_counter[0]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(current_delay[16]),
    .I1(trigger_counter[8]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .O(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(current_delay[8]),
    .I1(current_delay[0]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .O(uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]),
    .I3(uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]),
    .O(uart_tx_data_SB_DFFESR_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2aaa)
  ) uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I1(uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]),
    .I3(uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h80cc)
  ) uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(current_delay[23]),
    .I1(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(current_delay[31]),
    .I1(current_delay[23]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .O(uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(current_delay[15]),
    .I1(current_delay[7]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1]),
    .O(uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(trigger_counter[15]),
    .I1(trigger_counter[7]),
    .I2(delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2]),
    .I3(delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "../TRIGGER_DELAY_TOP.sv:104.5-243.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR uart_tx_en_SB_DFFSR_Q (
    .C(clk),
    .D(uart_tx_en_SB_DFFSR_Q_D),
    .Q(uart_tx_en),
    .R(uart_tx_en_SB_DFFSR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_tx_en_SB_LUT4_I1_1_O[0]),
    .I3(uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]),
    .O(uart_tx_en_SB_DFFSR_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccfc)
  ) uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(rst),
    .I2(uart_tx_en_SB_LUT4_I1_1_O[0]),
    .I3(uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]),
    .O(uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0]),
    .I2(delay_update_SB_DFFSR_Q_D[2]),
    .I3(\uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [2]),
    .O(uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) uart_tx_en_SB_DFFSR_Q_R_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(rst),
    .I3(uart_tx_en_SB_LUT4_I1_1_O[1]),
    .O(uart_tx_en_SB_DFFSR_Q_R)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h010d)
  ) uart_tx_en_SB_LUT4_I0 (
    .I0(uart_tx_en),
    .I1(\uart_tx_inst.current_state [1]),
    .I2(\uart_tx_inst.current_state [0]),
    .I3(uart_tx_en_SB_LUT4_I0_I3[2]),
    .O(uart_tx_en_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4600)
  ) uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2 (
    .I0(\uart_tx_inst.current_state [1]),
    .I1(\uart_tx_inst.current_state [0]),
    .I2(uart_tx_en_SB_LUT4_I0_I3[2]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2 [2]),
    .O(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O[1]),
    .O(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haaa8)
  ) uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_O (
    .I0(\uart_tx_inst.bit_counter [3]),
    .I1(\uart_tx_inst.bit_counter [2]),
    .I2(\uart_tx_inst.bit_counter [1]),
    .I3(\uart_tx_inst.bit_counter [0]),
    .O(uart_tx_en_SB_LUT4_I0_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ffc)
  ) uart_tx_en_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(uart_tx_en),
    .I2(\uart_tx_inst.current_state [1]),
    .I3(\uart_tx_inst.current_state [0]),
    .O(uart_tx_en_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) uart_tx_en_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(uart_tx_en),
    .I2(\uart_tx_inst.current_state [1]),
    .I3(\uart_tx_inst.current_state [0]),
    .O(uart_tx_en_SB_LUT4_I1_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_tx_en_SB_LUT4_I1_1_O[0]),
    .I3(delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[0]),
    .O(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c3)
  ) uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(current_state[2]),
    .I2(current_state[1]),
    .I3(current_state[0]),
    .O(uart_tx_en_SB_LUT4_I1_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) uart_tx_en_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(\uart_tx_inst.clock_counter [30]),
    .I1(\uart_tx_inst.clock_counter [29]),
    .I2(\uart_tx_inst.clock_counter [28]),
    .I3(uart_tx_en_SB_LUT4_I1_O_SB_LUT4_O_I3[3]),
    .O(uart_tx_en_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) uart_tx_en_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\uart_tx_inst.clock_counter [27]),
    .I1(\uart_tx_inst.clock_counter [26]),
    .I2(\uart_tx_inst.clock_counter [25]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 [3]),
    .O(uart_tx_en_SB_LUT4_I1_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_tx_inst.bit_counter_SB_DFFESR_Q  (
    .C(clk),
    .D(\uart_tx_inst.bit_counter_SB_DFFESR_Q_D ),
    .E(\uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\uart_tx_inst.bit_counter [3]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_tx_inst.bit_counter_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\uart_tx_inst.bit_counter_SB_DFFESR_Q_1_D ),
    .E(\uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\uart_tx_inst.bit_counter [2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30c0)
  ) \uart_tx_inst.bit_counter_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.bit_counter [2]),
    .I2(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\uart_tx_inst.bit_counter_SB_DFFESR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_tx_inst.bit_counter_SB_DFFESR_Q_2  (
    .C(clk),
    .D(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D ),
    .E(\uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\uart_tx_inst.bit_counter [1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30c0)
  ) \uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.bit_counter [1]),
    .I2(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [1]),
    .O(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_tx_inst.bit_counter [1]),
    .I3(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [1]),
    .O(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ff0)
  ) \uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_tx_inst.current_state [1]),
    .I3(\uart_tx_inst.current_state [0]),
    .O(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_tx_inst.bit_counter [0]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2 [2]),
    .O(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_tx_inst.bit_counter_SB_DFFESR_Q_3  (
    .C(clk),
    .D(\uart_tx_inst.bit_counter_SB_DFFESR_Q_3_D ),
    .E(\uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O ),
    .Q(\uart_tx_inst.bit_counter [0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc030)
  ) \uart_tx_inst.bit_counter_SB_DFFESR_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.bit_counter [0]),
    .I2(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2 [2]),
    .O(\uart_tx_inst.bit_counter_SB_DFFESR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h60a0)
  ) \uart_tx_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.bit_counter [3]),
    .I1(\uart_tx_inst.bit_counter [2]),
    .I2(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\uart_tx_inst.bit_counter_SB_DFFESR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_D ),
    .Q(\uart_tx_inst.clock_counter [32]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_1  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_1_D ),
    .Q(\uart_tx_inst.clock_counter [31]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_10  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_10_D ),
    .Q(\uart_tx_inst.clock_counter [22]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_10_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [22]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_10_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_11  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_11_D ),
    .Q(\uart_tx_inst.clock_counter [21]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_11_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [21]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 [2]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_11_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [20]),
    .I2(\uart_tx_inst.clock_counter [19]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_12  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_12_D ),
    .Q(\uart_tx_inst.clock_counter [20]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h060a)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_12_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [20]),
    .I1(\uart_tx_inst.clock_counter [19]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_12_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_13  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_13_D ),
    .Q(\uart_tx_inst.clock_counter [19]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_13_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [19]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_13_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_14  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_14_D ),
    .Q(\uart_tx_inst.clock_counter [18]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_14_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [18]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 [2]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_14_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [17]),
    .I2(\uart_tx_inst.clock_counter [16]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_15  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_15_D ),
    .Q(\uart_tx_inst.clock_counter [17]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h060a)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_15_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [17]),
    .I1(\uart_tx_inst.clock_counter [16]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_15_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_16  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_16_D ),
    .Q(\uart_tx_inst.clock_counter [16]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_16_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [16]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_16_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_17  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D ),
    .Q(\uart_tx_inst.clock_counter [15]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h060a)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [15]),
    .I1(\uart_tx_inst.clock_counter [14]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 [2]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [15]),
    .I2(\uart_tx_inst.clock_counter [14]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 [2]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(\uart_tx_inst.clock_counter [18]),
    .I1(\uart_tx_inst.clock_counter [17]),
    .I2(\uart_tx_inst.clock_counter [16]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [13]),
    .I1(\uart_tx_inst.clock_counter [12]),
    .I2(\uart_tx_inst.clock_counter [11]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_18  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_18_D ),
    .Q(\uart_tx_inst.clock_counter [14]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_18_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [14]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 [2]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_18_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_19  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_19_D ),
    .Q(\uart_tx_inst.clock_counter [13]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_19_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [13]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 [2]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_19_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [12]),
    .I2(\uart_tx_inst.clock_counter [11]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [31]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(uart_tx_en_SB_LUT4_I1_O[2]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_2  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_2_D ),
    .Q(\uart_tx_inst.clock_counter [30]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_20  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_20_D ),
    .Q(\uart_tx_inst.clock_counter [12]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h060a)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_20_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [12]),
    .I1(\uart_tx_inst.clock_counter [11]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_20_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_21  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_21_D ),
    .Q(\uart_tx_inst.clock_counter [11]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_21_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [11]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_21_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_22  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_22_D ),
    .Q(\uart_tx_inst.clock_counter [10]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_22_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [10]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 [2]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_22_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [9]),
    .I2(\uart_tx_inst.clock_counter [8]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_23  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_23_D ),
    .Q(\uart_tx_inst.clock_counter [9]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h006a)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_23_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [9]),
    .I1(\uart_tx_inst.clock_counter [8]),
    .I2(\uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .I3(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_23_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_24  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_24_D ),
    .Q(\uart_tx_inst.clock_counter [8]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_24_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [8]),
    .I2(\uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .I3(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_24_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_25  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D ),
    .Q(\uart_tx_inst.clock_counter [7]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [7]),
    .I2(\uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 [1]),
    .I3(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_tx_inst.clock_counter [7]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 [1]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(\uart_tx_inst.clock_counter [10]),
    .I1(\uart_tx_inst.clock_counter [9]),
    .I2(\uart_tx_inst.clock_counter [8]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [6]),
    .I1(\uart_tx_inst.clock_counter [5]),
    .I2(\uart_tx_inst.clock_counter [4]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_26  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_26_D ),
    .Q(\uart_tx_inst.clock_counter [6]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_26_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_tx_inst.clock_counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 [0]),
    .I3(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_26_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9555)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [6]),
    .I1(\uart_tx_inst.clock_counter [5]),
    .I2(\uart_tx_inst.clock_counter [4]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_27  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_27_D ),
    .Q(\uart_tx_inst.clock_counter [5]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h006a)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_27_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [5]),
    .I1(\uart_tx_inst.clock_counter [4]),
    .I2(\uart_tx_inst.clock_counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 [3]),
    .I3(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_27_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [3]),
    .I1(\uart_tx_inst.clock_counter [2]),
    .I2(\uart_tx_inst.clock_counter [1]),
    .I3(\uart_tx_inst.clock_counter [0]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_28  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_28_D ),
    .Q(\uart_tx_inst.clock_counter [4]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_28_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [4]),
    .I2(\uart_tx_inst.clock_counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 [3]),
    .I3(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_28_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_29  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_29_D ),
    .Q(\uart_tx_inst.clock_counter [3]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_29_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_tx_inst.clock_counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 [0]),
    .I3(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_29_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9555)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [3]),
    .I1(\uart_tx_inst.clock_counter [2]),
    .I2(\uart_tx_inst.clock_counter [1]),
    .I3(\uart_tx_inst.clock_counter [0]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [30]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 [2]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_2_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [29]),
    .I2(\uart_tx_inst.clock_counter [28]),
    .I3(uart_tx_en_SB_LUT4_I1_O_SB_LUT4_O_I3[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_3  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_3_D ),
    .Q(\uart_tx_inst.clock_counter [29]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_30  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_30_D ),
    .Q(\uart_tx_inst.clock_counter [2]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h006a)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_30_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [2]),
    .I1(\uart_tx_inst.clock_counter [1]),
    .I2(\uart_tx_inst.clock_counter [0]),
    .I3(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_30_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_31  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_31_D ),
    .Q(\uart_tx_inst.clock_counter [1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_31_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [1]),
    .I2(\uart_tx_inst.clock_counter [0]),
    .I3(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_31_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_32  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_32_D ),
    .Q(\uart_tx_inst.clock_counter [0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_32_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_tx_inst.clock_counter [0]),
    .I3(uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_32_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h060a)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_3_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [29]),
    .I1(\uart_tx_inst.clock_counter [28]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(uart_tx_en_SB_LUT4_I1_O_SB_LUT4_O_I3[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_3_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_4  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_4_D ),
    .Q(\uart_tx_inst.clock_counter [28]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [28]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(uart_tx_en_SB_LUT4_I1_O_SB_LUT4_O_I3[3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_4_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_5  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_5_D ),
    .Q(\uart_tx_inst.clock_counter [27]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [27]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 [2]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_5_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [26]),
    .I2(\uart_tx_inst.clock_counter [25]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_6  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_6_D ),
    .Q(\uart_tx_inst.clock_counter [26]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h060a)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_6_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [26]),
    .I1(\uart_tx_inst.clock_counter [25]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_6_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [24]),
    .I1(\uart_tx_inst.clock_counter [23]),
    .I2(\uart_tx_inst.clock_counter [22]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_7  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_7_D ),
    .Q(\uart_tx_inst.clock_counter [25]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [25]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_7_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_8  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_8_D ),
    .Q(\uart_tx_inst.clock_counter [24]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_8_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [24]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 [2]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_8_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [23]),
    .I2(\uart_tx_inst.clock_counter [22]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:19.59-19.105" *)
  SB_DFFSR \uart_tx_inst.clock_counter_SB_DFFSR_Q_9  (
    .C(clk),
    .D(\uart_tx_inst.clock_counter_SB_DFFSR_Q_9_D ),
    .Q(\uart_tx_inst.clock_counter [23]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h060a)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_9_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [23]),
    .I1(\uart_tx_inst.clock_counter [22]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_9_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [21]),
    .I1(\uart_tx_inst.clock_counter [20]),
    .I2(\uart_tx_inst.clock_counter [19]),
    .I3(\uart_tx_inst.clock_counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h060a)
  ) \uart_tx_inst.clock_counter_SB_DFFSR_Q_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [32]),
    .I1(\uart_tx_inst.clock_counter [31]),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(uart_tx_en_SB_LUT4_I1_O[2]),
    .O(\uart_tx_inst.clock_counter_SB_DFFSR_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_tx_inst.current_state_SB_DFFESR_Q  (
    .C(clk),
    .D(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .E(\uart_tx_inst.current_state_SB_DFFESR_Q_E ),
    .Q(\uart_tx_inst.current_state [1]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \uart_tx_inst.current_state_SB_DFFESR_Q_1  (
    .C(clk),
    .D(\uart_tx_inst.current_state_SB_DFFESR_Q_1_D ),
    .E(\uart_tx_inst.current_state_SB_DFFESR_Q_E ),
    .Q(\uart_tx_inst.current_state [0]),
    .R(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \uart_tx_inst.current_state_SB_DFFESR_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\uart_tx_inst.current_state [0]),
    .O(\uart_tx_inst.current_state_SB_DFFESR_Q_1_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'habaf)
  ) \uart_tx_inst.current_state_SB_DFFESR_Q_E_SB_LUT4_O  (
    .I0(rst),
    .I1(\uart_tx_inst.current_state [0]),
    .I2(uart_tx_en_SB_LUT4_I0_O[2]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2 [2]),
    .O(\uart_tx_inst.current_state_SB_DFFESR_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../UART_TX.sv:32.5-87.8|/opt/homebrew/bin/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \uart_tx_inst.tx_line_SB_DFFESS_Q  (
    .C(clk),
    .D(\uart_tx_inst.tx_line_SB_DFFESS_Q_D ),
    .E(\uart_tx_inst.tx_line_SB_DFFESS_Q_E ),
    .Q(\uart_tx_inst.tx_line ),
    .S(rst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecee)
  ) \uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O  (
    .I0(\uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I1(uart_tx_en_SB_LUT4_I1_1_O[0]),
    .I2(\uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2 [2]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_O [3]),
    .O(\uart_tx_inst.tx_line_SB_DFFESS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccfc)
  ) \uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(rst),
    .I2(uart_tx_en_SB_LUT4_I1_O[1]),
    .I3(\uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2 [2]),
    .O(\uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\uart_tx_inst.current_state [1]),
    .I3(uart_tx_en_SB_LUT4_I0_I3[2]),
    .O(\uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) \uart_tx_inst.tx_line_SB_DFFESS_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(rst),
    .I2(\uart_tx_inst.current_state [1]),
    .I3(\uart_tx_inst.current_state [0]),
    .O(\uart_tx_inst.tx_line_SB_DFFESS_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h33f0)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\uart_tx_inst.tx_line ),
    .I2(\uart_tx_inst.tx_line_SB_LUT4_I1_I2 [1]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2 [2]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O  (
    .I0(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0 [0]),
    .I1(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0 [1]),
    .I2(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0 [2]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0 [3]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1  (
    .I0(\uart_tx_inst.bit_counter [2]),
    .I1(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [1]),
    .I2(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [2]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [3]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0503)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(uart_tx_data[5]),
    .I1(uart_tx_data[4]),
    .I2(\uart_tx_inst.bit_counter [1]),
    .I3(\uart_tx_inst.bit_counter [0]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5030)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(uart_tx_data[7]),
    .I1(uart_tx_data[6]),
    .I2(\uart_tx_inst.bit_counter [1]),
    .I3(\uart_tx_inst.bit_counter [0]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\uart_tx_inst.bit_counter [1]),
    .I2(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2 [1]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2 [2]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(uart_tx_data[1]),
    .I2(uart_tx_data[0]),
    .I3(\uart_tx_inst.bit_counter [0]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5030)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(uart_tx_data[3]),
    .I1(uart_tx_data[2]),
    .I2(\uart_tx_inst.bit_counter [1]),
    .I3(\uart_tx_inst.bit_counter [0]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [21]),
    .I1(\uart_tx_inst.clock_counter [20]),
    .I2(\uart_tx_inst.clock_counter [19]),
    .I3(\uart_tx_inst.clock_counter [18]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\uart_tx_inst.clock_counter [25]),
    .I1(\uart_tx_inst.clock_counter [24]),
    .I2(\uart_tx_inst.clock_counter [23]),
    .I3(\uart_tx_inst.clock_counter [22]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8880)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\uart_tx_inst.clock_counter [9]),
    .I1(\uart_tx_inst.clock_counter [8]),
    .I2(\uart_tx_inst.clock_counter [7]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [3]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [6]),
    .I2(\uart_tx_inst.clock_counter [5]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [4]),
    .I2(\uart_tx_inst.clock_counter [3]),
    .I3(\uart_tx_inst.clock_counter [2]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\uart_tx_inst.clock_counter [13]),
    .I2(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [1]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [2]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [12]),
    .I1(\uart_tx_inst.clock_counter [11]),
    .I2(\uart_tx_inst.clock_counter [10]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [3]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\uart_tx_inst.clock_counter [32]),
    .I1(\uart_tx_inst.clock_counter [31]),
    .I2(\uart_tx_inst.clock_counter [30]),
    .I3(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3 [3]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [29]),
    .I1(\uart_tx_inst.clock_counter [28]),
    .I2(\uart_tx_inst.clock_counter [27]),
    .I3(\uart_tx_inst.clock_counter [26]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/homebrew/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\uart_tx_inst.clock_counter [17]),
    .I1(\uart_tx_inst.clock_counter [16]),
    .I2(\uart_tx_inst.clock_counter [15]),
    .I3(\uart_tx_inst.clock_counter [14]),
    .O(\uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [3])
  );
  assign \uart_rx_inst.state_SB_DFFESR_Q_D [0] = \uart_rx_inst.data_cnt [3];
  assign \uart_rx_inst.rx_data_valid_SB_DFFSR_Q_D [0] = rst;
  assign uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[2:0] = { \uart_tx_inst.clock_counter [0], \uart_tx_inst.clock_counter [1], \uart_tx_inst.clock_counter [2] };
  assign \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2 [0] = \uart_tx_inst.clock_counter [13];
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign \uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [0] = \uart_tx_inst.bit_counter [1];
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [2:0] = { current_delay[10], current_delay[11], current_delay[12] };
  assign { uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_I2[3], uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_I2[1:0] } = { uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1], uart_transmission_counter[19], uart_transmission_counter[22] };
  assign \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [1] = delay_update_SB_DFFSR_Q_D[2];
  assign { delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1:0] } = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[2], trigger_counter[8], current_delay[16] };
  assign \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I3 [2:0] = { \uart_tx_inst.clock_counter [10], \uart_tx_inst.clock_counter [11], \uart_tx_inst.clock_counter [12] };
  assign \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I3 [1:0] = { \uart_tx_inst.clock_counter [5], \uart_tx_inst.clock_counter [6] };
  assign \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I3 [2:0] = { \uart_tx_inst.clock_counter [7], \uart_tx_inst.clock_counter [8], \uart_tx_inst.clock_counter [9] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [0] = \trigger_delay_inst.delay_inst.trigger_pending ;
  assign delay_update_SB_DFFSR_Q_D[1:0] = { uart_transmission_counter[0], uart_transmission_counter[1] };
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 [1] = uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3];
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2:0] = { \uart_tx_inst.clock_counter [16], \uart_tx_inst.clock_counter [17], \uart_tx_inst.clock_counter [18] };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I3 [2:0] = { \uart_tx_inst.clock_counter [25], \uart_tx_inst.clock_counter [26], \uart_tx_inst.clock_counter [27] };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I3 [1:0] = { uart_tx_en_SB_LUT4_I1_O[1], \uart_tx_inst.clock_counter [13] };
  assign uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O[0] = uart_tx_en_SB_LUT4_I1_O[1];
  assign \uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 [2:0] = { \uart_rx_inst.clk_cnt [7], \uart_rx_inst.clk_cnt [8], \uart_rx_inst.clk_cnt [9] };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I3 [2:0] = { \uart_tx_inst.clock_counter [19], \uart_tx_inst.clock_counter [20], \uart_tx_inst.clock_counter [21] };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I3 [2:0] = { \uart_tx_inst.clock_counter [22], \uart_tx_inst.clock_counter [23], \uart_tx_inst.clock_counter [24] };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I3 [2:0] = { \uart_tx_inst.clock_counter [11], \uart_tx_inst.clock_counter [12], \uart_tx_inst.clock_counter [13] };
  assign { uart_tx_en_SB_LUT4_I0_O[3], uart_tx_en_SB_LUT4_I0_O[1:0] } = { \uart_tx_inst.tx_line_SB_LUT4_I1_I2 [2], \uart_tx_inst.current_state [0], rst };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I3 [1:0] = { uart_tx_en_SB_LUT4_I1_O[1], \uart_tx_inst.clock_counter [27] };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I3 [1:0] = { uart_tx_en_SB_LUT4_I1_O[1], \uart_tx_inst.clock_counter [24] };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I3 [1:0] = { uart_tx_en_SB_LUT4_I1_O[1], \uart_tx_inst.clock_counter [21] };
  assign \uart_rx_inst.sig_r_SB_LUT4_I2_I3 [0] = \uart_rx_inst.sig_r ;
  assign uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2:0] = { uart_transmission_counter[15], uart_transmission_counter[16], uart_transmission_counter[17] };
  assign \uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [1:0] = { \uart_rx_inst.state [0], \uart_rx_inst.state [1] };
  assign \uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [1:0] = { \uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2 [3], \uart_rx_inst.clk_cnt [7] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign \uart_rx_inst.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3 [0] = \uart_rx_inst.state [1];
  assign \uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2 [1:0] = { uart_tx_en_SB_LUT4_I1_O[1], rst };
  assign { \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I1_I2 [2], \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I1_I2 [0] } = { \uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2], \uart_rx_inst.sig_r_SB_LUT4_I2_O [1] };
  assign uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[2:0] = { uart_transmission_counter[4], uart_transmission_counter[5], uart_transmission_counter[6] };
  assign \uart_rx_inst.clk_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I2 [1] = \uart_rx_inst.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3 [2];
  assign uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I1[0] = delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1];
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [2:0] = { current_delay[4], current_delay[5], current_delay[6] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1:0] = { current_delay[19], current_delay[20] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [12], \trigger_delay_inst.delay_inst.counter [13], \trigger_delay_inst.delay_inst.counter [14] };
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [1:0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1], current_delay[22], current_delay[26] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [1:0] = { current_delay[30], current_delay[31] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2:0] = { current_delay[23], current_delay[24], current_delay[25] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [3], \trigger_delay_inst.delay_inst.counter [4], \trigger_delay_inst.delay_inst.counter [5] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [6], \trigger_delay_inst.delay_inst.counter [7], \trigger_delay_inst.delay_inst.counter [8] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [9], \trigger_delay_inst.delay_inst.counter [10], \trigger_delay_inst.delay_inst.counter [11] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [0] = current_delay[13];
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [15], \trigger_delay_inst.delay_inst.counter [16], \trigger_delay_inst.delay_inst.counter [17] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [18], \trigger_delay_inst.delay_inst.counter [19], \trigger_delay_inst.delay_inst.counter [20] };
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [24], \trigger_delay_inst.delay_inst.counter [25], \trigger_delay_inst.delay_inst.counter [26] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [2:0] = { current_delay[14], current_delay[15], current_delay[16] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O [1:0] = { current_delay[17], current_delay[18] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0] = current_delay[21];
  assign uart_tx_en_SB_LUT4_I1_O[0] = \uart_tx_inst.clock_counter [31];
  assign \uart_rx_inst.sig_r_SB_LUT4_I2_O_SB_LUT4_I2_1_O [0] = rst;
  assign \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O [0] = \trigger_delay_inst.delay_inst.counter [30];
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_2_O [1:0] = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [1], \trigger_delay_inst.delay_inst.counter [22] };
  assign { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[3], delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_2_O[1:0] } = { delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3], current_delay[7], current_delay[15] };
  assign \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I3 [2:0] = { \uart_tx_inst.clock_counter [30], \uart_tx_inst.clock_counter [31], \uart_tx_inst.clock_counter [32] };
  assign \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1 [0] = \uart_tx_inst.bit_counter [2];
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 [2:0] = { \uart_tx_inst.clock_counter [4], \uart_tx_inst.clock_counter [5], \uart_tx_inst.clock_counter [6] };
  assign { delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3], delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1:0] } = { delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3], trigger_counter[0], current_delay[24] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1:0] = { \trigger_delay_inst.delay_inst.counter [28], \trigger_delay_inst.delay_inst.counter [29] };
  assign delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0] = uart_transmission_counter[3];
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I3 [1:0] = { uart_tx_en_SB_LUT4_I1_O[1], \uart_tx_inst.clock_counter [30] };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_I3_O [2:0] = { \uart_tx_inst.clock_counter [8], \uart_tx_inst.clock_counter [9], \uart_tx_inst.clock_counter [10] };
  assign \uart_rx_inst.clk_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3 [1:0] = { \uart_rx_inst.state [0], \uart_rx_inst.state [1] };
  assign \uart_rx_inst.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3 [0] = \uart_rx_inst.clk_cnt [10];
  assign \uart_rx_inst.clk_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3 [1:0] = { \uart_rx_inst.state [0], \uart_rx_inst.state [1] };
  assign uart_tx_en_SB_DFFSR_Q_D_SB_LUT4_O_I3[0] = uart_tx_en_SB_LUT4_I1_1_O[0];
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [1:0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.counter [0], \trigger_delay_inst.delay_inst.counter [1] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [4], \trigger_delay_inst.delay_inst.counter [5], \trigger_delay_inst.delay_inst.counter [6] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [7], \trigger_delay_inst.delay_inst.counter [8], \trigger_delay_inst.delay_inst.counter [9] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [10], \trigger_delay_inst.delay_inst.counter [11], \trigger_delay_inst.delay_inst.counter [12] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [14], \trigger_delay_inst.delay_inst.counter [15], \trigger_delay_inst.delay_inst.counter [16] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [17], \trigger_delay_inst.delay_inst.counter [18], \trigger_delay_inst.delay_inst.counter [19] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [20], \trigger_delay_inst.delay_inst.counter [21], \trigger_delay_inst.delay_inst.counter [22] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2:0] = { \trigger_delay_inst.delay_inst.counter [23], \trigger_delay_inst.delay_inst.counter [24], \trigger_delay_inst.delay_inst.counter [25] };
  assign { \trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D_SB_LUT4_O_2_I2 [3], \trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D_SB_LUT4_O_2_I2 [1:0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending , \trigger_delay_inst.delay_inst.counting  };
  assign \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \uart_rx_inst.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3 [2:0] = { \uart_rx_inst.clk_cnt [4], \uart_rx_inst.clk_cnt [5], \uart_rx_inst.clk_cnt [6] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [29], \trigger_delay_inst.delay_inst.counter [30], \trigger_delay_inst.delay_inst.counter [31] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [13], \trigger_delay_inst.delay_inst.counter [14], \trigger_delay_inst.delay_inst.counter [15] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.counter [16], \trigger_delay_inst.delay_inst.counter [17], \trigger_delay_inst.delay_inst.counter [18] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2:0] = { \trigger_delay_inst.delay_inst.counter [19], \trigger_delay_inst.delay_inst.counter [20], \trigger_delay_inst.delay_inst.counter [21] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2:0] = { \trigger_delay_inst.delay_inst.counter [22], \trigger_delay_inst.delay_inst.counter [23], \trigger_delay_inst.delay_inst.counter [24] };
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_3_D_SB_LUT4_O_I1 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [2], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2:0] = { \trigger_delay_inst.delay_inst.counter [26], \trigger_delay_inst.delay_inst.counter [27], \trigger_delay_inst.delay_inst.counter [28] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 [2:0] = { current_delay[7], current_delay[8], current_delay[9] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2:0] = { \trigger_delay_inst.delay_inst.counter [25], \trigger_delay_inst.delay_inst.counter [26], \trigger_delay_inst.delay_inst.counter [27] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_8_D_SB_LUT4_O_I1 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_2_D_SB_LUT4_O_I1 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign uart_transmission_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[1:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1], uart_transmission_counter[31] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_9_D_SB_LUT4_O_I1 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [0] = current_delay[22];
  assign uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1], current_delay[24] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2:0] = { \trigger_delay_inst.delay_inst.counter [21], \trigger_delay_inst.delay_inst.counter [22], \trigger_delay_inst.delay_inst.counter [23] };
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign uart_tx_en_SB_LUT4_I1_O_SB_LUT4_O_I3[2:0] = { \uart_tx_inst.clock_counter [28], \uart_tx_inst.clock_counter [29], \uart_tx_inst.clock_counter [30] };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_13_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_12_D_SB_LUT4_O_I1 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_15_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_16_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_18_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_19_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_20_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_21_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \uart_tx_inst.tx_line_SB_LUT4_I1_O [2:0] = { \uart_tx_inst.tx_line_SB_DFFESS_Q_D_SB_LUT4_O_I2 [2], uart_tx_en_SB_LUT4_I1_1_O[0], \uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [2] };
  assign \uart_rx_inst.sig_r_SB_DFFSS_Q_D_SB_LUT4_O_I1 [0] = \uart_rx_inst.sig_q [4];
  assign uart_transmission_counter_SB_DFFESR_Q_25_D_SB_LUT4_O_I3[0] = uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1];
  assign \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_O [0] = rst;
  assign uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O_I3[2:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1], uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[2], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign uart_transmission_counter_SB_DFFESR_Q_26_D_SB_LUT4_O_I1[1:0] = { uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1], uart_transmission_counter[6] };
  assign uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I3[2:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1:0], uart_transmission_counter_SB_DFFESR_Q_28_D_SB_LUT4_O_I0[3] };
  assign uart_transmission_counter_SB_DFFESR_Q_22_D_SB_LUT4_O_I3[1:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1], uart_transmission_counter[9] };
  assign \uart_rx_inst.sig_r_SB_LUT4_I1_I2 [0] = \uart_rx_inst.rx_data_valid ;
  assign trigger_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2:0] = { trigger_counter[7], trigger_counter[8], trigger_counter[9] };
  assign uart_tx_data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] = delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1];
  assign delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[0] = current_delay[31];
  assign delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[1:0] = { \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0], current_delay[23] };
  assign delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[2:1] = { delay_update_SB_DFFSR_Q_D[2], \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0] };
  assign \uart_rx_inst.sig_r_SB_LUT4_I1_I3 [2:0] = { \uart_rx_inst.sig_r_SB_LUT4_I1_I2 [1], \uart_rx_inst.sig_r , rst };
  assign \counter_edge_detect.sync_delayed_SB_LUT4_I1_O_SB_LUT4_I2_I3 [0] = \counter_edge_detect.sync_delayed_SB_LUT4_I1_O [1];
  assign \uart_tx_inst.tx_line_SB_LUT4_I1_I2 [0] = \uart_tx_inst.tx_line ;
  assign current_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2:1] = { current_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2], edge_type_SB_DFFESS_Q_D_SB_LUT4_O_I3[3] };
  assign uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0], uart_transmission_counter[20], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] };
  assign { \uart_rx_inst.sig_r_SB_LUT4_I2_O [2], \uart_rx_inst.sig_r_SB_LUT4_I2_O [0] } = { \uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2], \uart_rx_inst.state [0] };
  assign { current_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[3], current_state_SB_DFFESR_Q_E_SB_LUT4_O_I1[0] } = { \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [2], rst };
  assign uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1], uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1], uart_transmission_counter[25] };
  assign uart_transmission_counter_SB_DFFESR_Q_18_D_SB_LUT4_O_I3[0] = uart_transmission_counter[13];
  assign uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2:0] = { uart_transmission_counter[23], uart_transmission_counter[24], uart_transmission_counter[25] };
  assign uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2:0] = { uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[1], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1:0] };
  assign uart_transmission_counter_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0], uart_transmission_counter[21] };
  assign uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0], edge_type[1] };
  assign uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1[0] = \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0];
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2:0] = { \trigger_delay_inst.delay_inst.counter [27], \trigger_delay_inst.delay_inst.counter [28], \trigger_delay_inst.delay_inst.counter [29] };
  assign \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2 [0] = current_state[1];
  assign delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1:0] = { delay_update_SB_DFFSR_Q_R_SB_LUT4_O_I3[0], rst };
  assign delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3[0] = uart_transmission_counter[2];
  assign trigger_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2:0] = { trigger_counter[4], trigger_counter[5], trigger_counter[6] };
  assign uart_transmission_counter_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0], uart_transmission_counter[27], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] };
  assign uart_transmission_counter_SB_DFFESR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1], uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1], uart_transmission_counter[14] };
  assign uart_transmission_counter_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1:0] = { uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2], current_delay[22] };
  assign uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = uart_transmission_counter[21];
  assign edge_type_SB_DFFESR_Q_D[2:1] = { current_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2], \uart_rx_inst.rx_data [1] };
  assign uart_transmission_counter_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0], uart_transmission_counter[28], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] };
  assign uart_transmission_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0], uart_transmission_counter[29], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] };
  assign \uart_rx_inst.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3 [0] = \uart_rx_inst.state [1];
  assign { uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[2], uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[0] } = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[1], uart_transmission_counter[7] };
  assign uart_tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2], current_delay[16] };
  assign \trigger_delay_inst.delay_inst.counting_SB_DFFSR_Q_D [0] = \trigger_delay_inst.delay_inst.counter [31];
  assign \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_1_I3 [2:0] = { \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O_SB_LUT4_I3_O [0], current_delay[30], current_delay[31] };
  assign \counter_edge_detect.sync_delayed_SB_LUT4_I1_O [0] = \trigger_delay_inst.delay_inst.trigger_in_d ;
  assign edge_type_SB_DFFESS_Q_E_SB_LUT4_O_I3[0] = rst;
  assign \trigger_delay_inst.delay_inst.trigger_in_d_SB_LUT4_I2_O [0] = \trigger_delay_inst.delay_inst.counting ;
  assign \uart_tx_inst.tx_line_SB_LUT4_I1_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2 [0] = \uart_tx_inst.bit_counter [1];
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_14_D_SB_LUT4_O_I3 [1:0] = { uart_tx_en_SB_LUT4_I1_O[1], \uart_tx_inst.clock_counter [18] };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_17_D_SB_LUT4_O_I3 [1:0] = { \uart_tx_inst.clock_counter [14], \uart_tx_inst.clock_counter [15] };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_22_D_SB_LUT4_O_I3 [1:0] = { uart_tx_en_SB_LUT4_I1_O[1], \uart_tx_inst.clock_counter [10] };
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 [0] = \uart_tx_inst.clock_counter [7];
  assign \uart_tx_inst.clock_counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 [1] = uart_tx_en_SB_LUT4_I0_I3_SB_LUT4_I2_O_SB_LUT4_I3_O[3];
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_23_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_24_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_25_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_26_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_27_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_28_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2_O [2], \trigger_delay_inst.delay_inst.trigger_pending  };
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_29_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { uart_transmission_counter[10], uart_transmission_counter[11] };
  assign { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [3:2], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I1 [0] } = { \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_31_D_SB_LUT4_O_I1_SB_LUT4_O_I3 [3], \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O [2], \trigger_delay_inst.delay_inst.counter [29] };
  assign uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0], uart_transmission_counter[26], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] };
  assign uart_transmission_counter_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1:0] = { uart_transmission_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] };
  assign uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1:0] = { uart_transmission_counter_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { uart_transmission_counter[22], uart_transmission_counter[23] };
  assign { uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2], uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[0] } = { uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[3], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign uart_transmission_counter_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0], uart_transmission_counter[24], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1] };
  assign uart_transmission_counter_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[0] = uart_transmission_counter[18];
  assign \trigger_delay_inst.delay_inst.counter_SB_DFFSR_Q_7_D_SB_LUT4_O_I2 [0] = \trigger_delay_inst.delay_inst.counting ;
  assign uart_transmission_counter_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[0] = uart_transmission_counter[19];
  assign uart_transmission_counter_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1:0] = { uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign uart_transmission_counter_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2:0] = { uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1], uart_transmission_counter[16], uart_transmission_counter[17] };
  assign uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1], \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0], current_delay[30] };
  assign uart_transmission_counter_SB_DFFESR_Q_21_D_SB_LUT4_O_I3[1:0] = { uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1], uart_transmission_counter[10] };
  assign uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2[0] = uart_transmission_counter[7];
  assign uart_tx_data_SB_DFFESR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] = delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1];
  assign uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2], current_delay[21] };
  assign uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1], \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0], current_delay[29] };
  assign uart_tx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] = delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1];
  assign uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2], current_delay[20] };
  assign uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1], \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0], current_delay[28] };
  assign uart_tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] = delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1];
  assign uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2], current_delay[19] };
  assign uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1], \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0], current_delay[27] };
  assign uart_tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] = delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1];
  assign uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2], current_delay[18] };
  assign uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1], \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0], current_delay[26] };
  assign uart_tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] = delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1];
  assign uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I3[1:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_1_O[1], current_delay[25] };
  assign uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2:0] = { delay_update_SB_DFFSR_Q_D_SB_LUT4_I3_O[2], \uart_rx_inst.rx_data_valid_SB_LUT4_I1_5_I2_SB_LUT4_I3_O [0], current_delay[17] };
  assign uart_tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0] = delay_update_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1];
  assign \uart_tx_inst.bit_counter_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_I3_O [1:0] = { \uart_tx_inst.bit_counter [2], \uart_tx_inst.bit_counter [3] };
  assign \uart_rx_inst.sig_r_SB_LUT4_I1_I2_SB_LUT4_O_I3 [0] = \uart_rx_inst.state [1];
  assign edge_type_SB_DFFESS_Q_D_SB_LUT4_O_I3[2:0] = { \uart_rx_inst.rx_data [0], \uart_rx_inst.rx_data [2], \uart_rx_inst.rx_data [3] };
  assign trigger_counter_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2:0] = { trigger_counter[10], trigger_counter[11], trigger_counter[12] };
  assign current_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1] = edge_type_SB_DFFESS_Q_D_SB_LUT4_O_I3[3];
  assign { uart_tx_en_SB_LUT4_I0_I3[3], uart_tx_en_SB_LUT4_I0_I3[1:0] } = { \uart_tx_inst.tx_line_SB_LUT4_I1_I2 [2], \uart_tx_inst.current_state [0], \uart_tx_inst.current_state [1] };
  assign trigger_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[0] = trigger_counter[13];
  assign { uart_transmission_counter_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[3], uart_transmission_counter_SB_DFFESR_Q_29_D_SB_LUT4_O_I2[1:0] } = { uart_tx_en_SB_LUT4_I1_1_O_SB_LUT4_I2_O[1], uart_transmission_counter[2], uart_transmission_counter[3] };
  assign uart_transmission_counter_SB_DFFESR_Q_20_D_SB_LUT4_O_I3[2:0] = { uart_transmission_counter_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_O[1], uart_transmission_counter_SB_DFFESR_Q_24_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0], uart_transmission_counter[11] };
  assign uart_transmission_counter_SB_DFFESR_Q_19_D_SB_LUT4_O_I3[2:0] = { uart_transmission_counter[12], uart_transmission_counter[13], uart_transmission_counter[14] };
  assign \counter_edge_detect.async_in  = trigger_in;
  assign \counter_edge_detect.clk  = clk;
  assign \counter_edge_detect.edge_type  = edge_type;
  assign \counter_edge_detect.rst  = rst;
  assign \counter_edge_detect.sync_ff [2] = \counter_edge_detect.sync_out ;
  assign current_state[31:3] = 29'h00000000;
  assign leds = trigger_counter[3:0];
  assign \trigger_delay_inst.cdc_inst.async_in  = trigger_in;
  assign \trigger_delay_inst.cdc_inst.clk  = clk;
  assign \trigger_delay_inst.cdc_inst.edge_type  = edge_type;
  assign \trigger_delay_inst.cdc_inst.rst  = rst;
  assign \trigger_delay_inst.cdc_inst.sync_delayed  = \counter_edge_detect.sync_delayed ;
  assign \trigger_delay_inst.cdc_inst.sync_ff  = { \counter_edge_detect.sync_out , \counter_edge_detect.sync_ff [1:0] };
  assign \trigger_delay_inst.cdc_inst.sync_out  = \counter_edge_detect.sync_out ;
  assign \trigger_delay_inst.clk  = clk;
  assign \trigger_delay_inst.delay_cycles  = delay_cycles;
  assign \trigger_delay_inst.delay_inst.clk  = clk;
  assign \trigger_delay_inst.delay_inst.current_delay  = current_delay;
  assign \trigger_delay_inst.delay_inst.delay_cycles  = delay_cycles;
  assign \trigger_delay_inst.delay_inst.delay_update  = delay_update;
  assign \trigger_delay_inst.delay_inst.rst  = rst;
  assign \trigger_delay_inst.delay_update  = delay_update;
  assign \trigger_delay_inst.edge_type  = edge_type;
  assign \trigger_delay_inst.rst  = rst;
  assign \trigger_delay_inst.trigger_in  = trigger_in;
  assign \trigger_delay_inst.trigger_out  = \trigger_delay_inst.delay_inst.trigger_out ;
  assign \trigger_delay_inst.trigger_sync  = \counter_edge_detect.sync_out ;
  assign trigger_out = \trigger_delay_inst.delay_inst.trigger_out ;
  assign uart_rx_data = \uart_rx_inst.rx_data ;
  assign uart_rx_data_valid = \uart_rx_inst.rx_data_valid ;
  assign \uart_rx_inst.clk  = clk;
  assign \uart_rx_inst.majority5$func$../UART_RX.sv:58$102.val  = 5'hxx;
  assign \uart_rx_inst.rst  = rst;
  assign \uart_rx_inst.rx_line  = uart_rx;
  assign \uart_rx_inst.state [31:2] = 30'h00000000;
  assign uart_tx = \uart_tx_inst.tx_line ;
  assign \uart_tx_inst.clk  = clk;
  assign \uart_tx_inst.current_state [31:2] = 30'h00000000;
  assign \uart_tx_inst.rst  = rst;
  assign \uart_tx_inst.tx_data  = uart_tx_data;
  assign \uart_tx_inst.tx_en  = uart_tx_en;
endmodule
