<profile>

<section name = "Vitis HLS Report for 'test_Pipeline_ARRAY_1_READ'" level="0">
<item name = "Date">Thu May  9 22:08:46 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D5</item>
<item name = "Solution">comb_38 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ARRAY_1_READ">9, 9, 2, 1, 1, 9, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 587, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln22_fu_218_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln22_fu_212_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_4">9, 2, 4, 8</column>
<column name="i_fu_80">9, 2, 4, 8</column>
<column name="mem_blk_n_R">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="arg1_r_1_fu_88">64, 0, 64, 0</column>
<column name="arg1_r_2_fu_92">64, 0, 64, 0</column>
<column name="arg1_r_3_fu_96">64, 0, 64, 0</column>
<column name="arg1_r_4_fu_100">64, 0, 64, 0</column>
<column name="arg1_r_5_fu_104">64, 0, 64, 0</column>
<column name="arg1_r_6_fu_108">64, 0, 64, 0</column>
<column name="arg1_r_7_fu_112">64, 0, 64, 0</column>
<column name="arg1_r_8_fu_116">64, 0, 64, 0</column>
<column name="arg1_r_fu_84">64, 0, 64, 0</column>
<column name="i_4_reg_371">4, 0, 4, 0</column>
<column name="i_fu_80">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, test_Pipeline_ARRAY_1_READ, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, test_Pipeline_ARRAY_1_READ, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, test_Pipeline_ARRAY_1_READ, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, test_Pipeline_ARRAY_1_READ, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, test_Pipeline_ARRAY_1_READ, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, test_Pipeline_ARRAY_1_READ, return value</column>
<column name="m_axi_mem_AWVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_AWUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WDATA">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_WSTRB">out, 8, m_axi, mem, pointer</column>
<column name="m_axi_mem_WLAST">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_WUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARVALID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREADY">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARADDR">out, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARID">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLEN">out, 32, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARSIZE">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARBURST">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARLOCK">out, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARCACHE">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARPROT">out, 3, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARQOS">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARREGION">out, 4, m_axi, mem, pointer</column>
<column name="m_axi_mem_ARUSER">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RDATA">in, 64, m_axi, mem, pointer</column>
<column name="m_axi_mem_RLAST">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RFIFONUM">in, 9, m_axi, mem, pointer</column>
<column name="m_axi_mem_RUSER">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_RRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BVALID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BREADY">out, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BRESP">in, 2, m_axi, mem, pointer</column>
<column name="m_axi_mem_BID">in, 1, m_axi, mem, pointer</column>
<column name="m_axi_mem_BUSER">in, 1, m_axi, mem, pointer</column>
<column name="sext_ln22">in, 61, ap_none, sext_ln22, scalar</column>
<column name="arg1_r_8_out">out, 64, ap_vld, arg1_r_8_out, pointer</column>
<column name="arg1_r_8_out_ap_vld">out, 1, ap_vld, arg1_r_8_out, pointer</column>
<column name="arg1_r_7_out">out, 64, ap_vld, arg1_r_7_out, pointer</column>
<column name="arg1_r_7_out_ap_vld">out, 1, ap_vld, arg1_r_7_out, pointer</column>
<column name="arg1_r_6_out">out, 64, ap_vld, arg1_r_6_out, pointer</column>
<column name="arg1_r_6_out_ap_vld">out, 1, ap_vld, arg1_r_6_out, pointer</column>
<column name="arg1_r_5_out">out, 64, ap_vld, arg1_r_5_out, pointer</column>
<column name="arg1_r_5_out_ap_vld">out, 1, ap_vld, arg1_r_5_out, pointer</column>
<column name="arg1_r_4_out">out, 64, ap_vld, arg1_r_4_out, pointer</column>
<column name="arg1_r_4_out_ap_vld">out, 1, ap_vld, arg1_r_4_out, pointer</column>
<column name="arg1_r_3_out">out, 64, ap_vld, arg1_r_3_out, pointer</column>
<column name="arg1_r_3_out_ap_vld">out, 1, ap_vld, arg1_r_3_out, pointer</column>
<column name="arg1_r_2_out">out, 64, ap_vld, arg1_r_2_out, pointer</column>
<column name="arg1_r_2_out_ap_vld">out, 1, ap_vld, arg1_r_2_out, pointer</column>
<column name="arg1_r_1_out">out, 64, ap_vld, arg1_r_1_out, pointer</column>
<column name="arg1_r_1_out_ap_vld">out, 1, ap_vld, arg1_r_1_out, pointer</column>
<column name="arg1_r_out">out, 64, ap_vld, arg1_r_out, pointer</column>
<column name="arg1_r_out_ap_vld">out, 1, ap_vld, arg1_r_out, pointer</column>
</table>
</item>
</section>
</profile>
