{
  "Top": "hls_macc",
  "RtlTop": "hls_macc",
  "PcoreTop": "hls_macc_top",
  "RtlPrefix": "",
  "SourceLanguage": "c",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "PcoreClockName": "aclk",
    "ClockPeriod": "4",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "7",
    "Uncertainty": "0.5"
  },
  "Xdc": {
    "OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"],
    "PcoreOocClocks": ["create_clock -name aclk -period 4.000 [get_ports aclk]"]
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "hls_macc",
    "Version": "1.0",
    "DisplayName": "Hls_macc",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/..\/hls_macc.c"],
    "Vhdl": [
      "impl\/vhdl\/hls_macc_mul_32s_bkb.vhd",
      "impl\/vhdl\/hls_macc.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/hls_macc_mul_32s_bkb.v",
      "impl\/verilog\/hls_macc.v"
    ],
    "PcoreVerilog": [
      "impl\/verilog.pcore\/hls_macc.v",
      "impl\/verilog.pcore\/hls_macc_ap_rst_if.v",
      "impl\/verilog.pcore\/hls_macc_HLS_MACC_PERIPH_BUS_if.v",
      "impl\/verilog.pcore\/hls_macc_mul_32s_bkb.v",
      "impl\/verilog.pcore\/hls_macc_top.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/hls_macc_v1_0\/hls_macc_top_v1_0\/data\/hls_macc_top.mdd",
      "impl\/misc\/drivers\/hls_macc_v1_0\/hls_macc_top_v1_0\/data\/hls_macc_top.tcl",
      "impl\/misc\/drivers\/hls_macc_v1_0\/hls_macc_top_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/hls_macc_v1_0\/hls_macc_top_v1_0\/src\/xhls_macc.c",
      "impl\/misc\/drivers\/hls_macc_v1_0\/hls_macc_top_v1_0\/src\/xhls_macc.h",
      "impl\/misc\/drivers\/hls_macc_v1_0\/hls_macc_top_v1_0\/src\/xhls_macc_hw.h",
      "impl\/misc\/drivers\/hls_macc_v1_0\/hls_macc_top_v1_0\/src\/xhls_macc_linux.c",
      "impl\/misc\/drivers\/hls_macc_v1_0\/hls_macc_top_v1_0\/src\/xhls_macc_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "a": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "accum": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    },
    "accum_clr": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "b": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "PcoreInterfaces": {
    "S_AXI_HLS_MACC_PERIPH_BUS": {
      "type": "axi4lite",
      "mode": "slave",
      "port_prefix": "s_axi_HLS_MACC_PERIPH_BUS",
      "param_prefix": "C_S_AXI_HLS_MACC_PERIPH_BUS",
      "addr_bits": "6",
      "is_pcore_adaptor": "1"
    },
    "aclk": {
      "type": "clock",
      "buses": "S_AXI_HLS_MACC_PERIPH_BUS",
      "is_pcore_adaptor": "1"
    },
    "aresetn": {
      "type": "reset",
      "is_pcore_adaptor": "1"
    },
    "interrupt": {
      "type": "interrupt",
      "is_pcore_adaptor": "1"
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "a": {
      "dir": "in",
      "width": "32"
    },
    "b": {
      "dir": "in",
      "width": "32"
    },
    "accum": {
      "dir": "out",
      "width": "32"
    },
    "accum_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "accum_clr": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "a": {
      "interfaceRef": "a",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "b": {
      "interfaceRef": "b",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "accum": {
      "interfaceRef": "accum",
      "dir": "out",
      "dataWidth": "32",
      "handshakeRef": "ap_vld",
      "firstOutLatency": "7"
    },
    "accum_clr": {
      "interfaceRef": "accum_clr",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "hls_macc"},
    "Metrics": {"hls_macc": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "0.50",
          "Estimate": "2.55"
        },
        "Area": {
          "DSP48E": "4",
          "FF": "319",
          "LUT": "134",
          "BRAM_18K": "0"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-01-04 15:47:20 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
