<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › r128 › r128_cce.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r128_cce.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* r128_cce.c -- ATI Rage 128 driver -*- linux-c -*-</span>
<span class="cm"> * Created: Wed Apr  5 19:24:19 2000 by kevin@precisioninsight.com</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * Copyright 2000 Precision Insight, Inc., Cedar Park, Texas.</span>
<span class="cm"> * Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the next</span>
<span class="cm"> * paragraph) shall be included in all copies or substantial portions of the</span>
<span class="cm"> * Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER</span>
<span class="cm"> * DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors:</span>
<span class="cm"> *    Gareth Hughes &lt;gareth@valinux.com&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/firmware.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;r128_drm.h&quot;</span>
<span class="cp">#include &quot;r128_drv.h&quot;</span>

<span class="cp">#define R128_FIFO_DEBUG		0</span>

<span class="cp">#define FIRMWARE_NAME		&quot;r128/r128_cce.bin&quot;</span>

<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="n">FIRMWARE_NAME</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">R128_READ_PLL</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

	<span class="n">R128_WRITE8</span><span class="p">(</span><span class="n">R128_CLOCK_CNTL_INDEX</span><span class="p">,</span> <span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_CLOCK_CNTL_DATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#if R128_FIFO_DEBUG</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r128_status</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;GUI_STAT           = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_GUI_STAT</span><span class="p">));</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PM4_STAT           = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_PM4_STAT</span><span class="p">));</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PM4_BUFFER_DL_WPTR = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_DL_WPTR</span><span class="p">));</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PM4_BUFFER_DL_RPTR = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_DL_RPTR</span><span class="p">));</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PM4_MICRO_CNTL     = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_PM4_MICRO_CNTL</span><span class="p">));</span>
	<span class="n">printk</span><span class="p">(</span><span class="s">&quot;PM4_BUFFER_CNTL    = 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_CNTL</span><span class="p">));</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cm">/* ================================================================</span>
<span class="cm"> * Engine, FIFO control</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r128_do_pixcache_flush</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_PC_NGUI_CTLSTAT</span><span class="p">)</span> <span class="o">|</span> <span class="n">R128_PC_FLUSH_ALL</span><span class="p">;</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PC_NGUI_CTLSTAT</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_PC_NGUI_CTLSTAT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R128_PC_BUSY</span><span class="p">))</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

<span class="cp">#if R128_FIFO_DEBUG</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r128_do_wait_for_fifo</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">entries</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">slots</span> <span class="o">=</span> <span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_GUI_STAT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R128_GUI_FIFOCNT_MASK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">slots</span> <span class="o">&gt;=</span> <span class="n">entries</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

<span class="cp">#if R128_FIFO_DEBUG</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r128_do_wait_for_idle</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">r128_do_wait_for_fifo</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="mi">64</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_GUI_STAT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">R128_GUI_ACTIVE</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">r128_do_pixcache_flush</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

<span class="cp">#if R128_FIFO_DEBUG</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* ================================================================</span>
<span class="cm"> * CCE control, initialization</span>
<span class="cm"> */</span>

<span class="cm">/* Load the microcode for the CCE */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">r128_cce_load_microcode</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">fw</span><span class="p">;</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">pdev</span> <span class="o">=</span> <span class="n">platform_device_register_simple</span><span class="p">(</span><span class="s">&quot;r128_cce&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">pdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;r128_cce: Failed to register firmware</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fw</span><span class="p">,</span> <span class="n">FIRMWARE_NAME</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">platform_device_unregister</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;r128_cce: Failed to load firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">FIRMWARE_NAME</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">!=</span> <span class="mi">256</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;r128_cce: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">FIRMWARE_NAME</span><span class="p">);</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out_release</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r128_do_wait_for_idle</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="n">fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_MICROCODE_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">256</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_MICROCODE_DATAH</span><span class="p">,</span>
			   <span class="n">be32_to_cpup</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fw_data</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">2</span><span class="p">]));</span>
		<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_MICROCODE_DATAL</span><span class="p">,</span>
			   <span class="n">be32_to_cpup</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fw_data</span><span class="p">[</span><span class="n">i</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]));</span>
	<span class="p">}</span>

<span class="nl">out_release:</span>
	<span class="n">release_firmware</span><span class="p">(</span><span class="n">fw</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Flush any pending commands to the CCE.  This should only be used just</span>
<span class="cm"> * prior to a wait for idle, as it informs the engine that the command</span>
<span class="cm"> * stream is ending.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r128_do_cce_flush</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_DL_WPTR</span><span class="p">)</span> <span class="o">|</span> <span class="n">R128_PM4_BUFFER_DL_DONE</span><span class="p">;</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_DL_WPTR</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Wait for the CCE to go idle.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">r128_do_cce_idle</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">GET_RING_HEAD</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">)</span> <span class="o">==</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">tail</span><span class="p">)</span> <span class="p">{</span>
			<span class="kt">int</span> <span class="n">pm4stat</span> <span class="o">=</span> <span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_PM4_STAT</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(((</span><span class="n">pm4stat</span> <span class="o">&amp;</span> <span class="n">R128_PM4_FIFOCNT_MASK</span><span class="p">)</span> <span class="o">&gt;=</span>
			     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_fifo_size</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
			    <span class="o">!</span><span class="p">(</span><span class="n">pm4stat</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">R128_PM4_BUSY</span> <span class="o">|</span>
					 <span class="n">R128_PM4_GUI_ACTIVE</span><span class="p">)))</span> <span class="p">{</span>
				<span class="k">return</span> <span class="n">r128_do_pixcache_flush</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

<span class="cp">#if R128_FIFO_DEBUG</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">r128_status</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
<span class="cp">#endif</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Start the Concurrent Command Engine.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r128_do_cce_start</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r128_do_wait_for_idle</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_CNTL</span><span class="p">,</span>
		   <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_mode</span> <span class="o">|</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size_l2qw</span>
		   <span class="o">|</span> <span class="n">R128_PM4_BUFFER_CNTL_NOUPDATE</span><span class="p">);</span>
	<span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_ADDR</span><span class="p">);</span>	<span class="cm">/* as per the sample code */</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_MICRO_CNTL</span><span class="p">,</span> <span class="n">R128_PM4_MICRO_FREERUN</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_running</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Reset the Concurrent Command Engine.  This will not flush any pending</span>
<span class="cm"> * commands, so you must wait for the CCE command stream to complete</span>
<span class="cm"> * before calling this routine.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r128_do_cce_reset</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_DL_WPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_DL_RPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">tail</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Stop the Concurrent Command Engine.  This will not flush any pending</span>
<span class="cm"> * commands, so you must flush the command stream and wait for the CCE</span>
<span class="cm"> * to go idle before calling this routine.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r128_do_cce_stop</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_MICRO_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_CNTL</span><span class="p">,</span>
		   <span class="n">R128_PM4_NONPM4</span> <span class="o">|</span> <span class="n">R128_PM4_BUFFER_CNTL_NOUPDATE</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_running</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Reset the engine.  This will stop the CCE if it is running.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">r128_do_engine_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">clock_cntl_index</span><span class="p">,</span> <span class="n">mclk_cntl</span><span class="p">,</span> <span class="n">gen_reset_cntl</span><span class="p">;</span>

	<span class="n">r128_do_pixcache_flush</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="n">clock_cntl_index</span> <span class="o">=</span> <span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_CLOCK_CNTL_INDEX</span><span class="p">);</span>
	<span class="n">mclk_cntl</span> <span class="o">=</span> <span class="n">R128_READ_PLL</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">R128_MCLK_CNTL</span><span class="p">);</span>

	<span class="n">R128_WRITE_PLL</span><span class="p">(</span><span class="n">R128_MCLK_CNTL</span><span class="p">,</span>
		       <span class="n">mclk_cntl</span> <span class="o">|</span> <span class="n">R128_FORCE_GCP</span> <span class="o">|</span> <span class="n">R128_FORCE_PIPE3D_CP</span><span class="p">);</span>

	<span class="n">gen_reset_cntl</span> <span class="o">=</span> <span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_GEN_RESET_CNTL</span><span class="p">);</span>

	<span class="cm">/* Taken from the sample code - do not change */</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_GEN_RESET_CNTL</span><span class="p">,</span> <span class="n">gen_reset_cntl</span> <span class="o">|</span> <span class="n">R128_SOFT_RESET_GUI</span><span class="p">);</span>
	<span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_GEN_RESET_CNTL</span><span class="p">);</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_GEN_RESET_CNTL</span><span class="p">,</span> <span class="n">gen_reset_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">R128_SOFT_RESET_GUI</span><span class="p">);</span>
	<span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_GEN_RESET_CNTL</span><span class="p">);</span>

	<span class="n">R128_WRITE_PLL</span><span class="p">(</span><span class="n">R128_MCLK_CNTL</span><span class="p">,</span> <span class="n">mclk_cntl</span><span class="p">);</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_CLOCK_CNTL_INDEX</span><span class="p">,</span> <span class="n">clock_cntl_index</span><span class="p">);</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_GEN_RESET_CNTL</span><span class="p">,</span> <span class="n">gen_reset_cntl</span><span class="p">);</span>

	<span class="cm">/* Reset the CCE ring */</span>
	<span class="n">r128_do_cce_reset</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="cm">/* The CCE is no longer running after an engine reset */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_running</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Reset any pending vertex, indirect buffers */</span>
	<span class="n">r128_freelist_reset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r128_cce_init_ring_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				      <span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">ring_start</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* The manual (p. 2) says this address is in &quot;VM space&quot;.  This</span>
<span class="cm">	 * means it&#39;s an offset from the start of AGP space.</span>
<span class="cm">	 */</span>
<span class="cp">#if __OS_HAS_AGP</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">is_pci</span><span class="p">)</span>
		<span class="n">ring_start</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_ring</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">-</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="k">else</span>
<span class="cp">#endif</span>
		<span class="n">ring_start</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_ring</span><span class="o">-&gt;</span><span class="n">offset</span> <span class="o">-</span>
		    <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">sg</span><span class="o">-&gt;</span><span class="k">virtual</span><span class="p">;</span>

	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_OFFSET</span><span class="p">,</span> <span class="n">ring_start</span> <span class="o">|</span> <span class="n">R128_AGP_OFFSET</span><span class="p">);</span>

	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_DL_WPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_DL_RPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Set watermark control */</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_WM_CNTL</span><span class="p">,</span>
		   <span class="p">((</span><span class="n">R128_WATERMARK_L</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">R128_WMA_SHIFT</span><span class="p">)</span>
		   <span class="o">|</span> <span class="p">((</span><span class="n">R128_WATERMARK_M</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">R128_WMB_SHIFT</span><span class="p">)</span>
		   <span class="o">|</span> <span class="p">((</span><span class="n">R128_WATERMARK_N</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">R128_WMC_SHIFT</span><span class="p">)</span>
		   <span class="o">|</span> <span class="p">((</span><span class="n">R128_WATERMARK_K</span> <span class="o">/</span> <span class="mi">64</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="n">R128_WB_WM_SHIFT</span><span class="p">));</span>

	<span class="cm">/* Force read.  Why?  Because it&#39;s in the examples... */</span>
	<span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_PM4_BUFFER_ADDR</span><span class="p">);</span>

	<span class="cm">/* Turn on bus mastering */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_BUS_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">R128_BUS_MASTER_DIS</span><span class="p">;</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_BUS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r128_do_init_cce</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="n">drm_r128_init_t</span> <span class="o">*</span><span class="n">init</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;called when already initialized</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="n">drm_r128_private_t</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">is_pci</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">is_pci</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">is_pci</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;PCI GART memory not allocated!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="p">;</span>
		<span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span> <span class="o">&lt;</span> <span class="mi">1</span> <span class="o">||</span>
	    <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span> <span class="o">&gt;</span> <span class="n">R128_MAX_USEC_TIMEOUT</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;TIMEOUT problem!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="p">;</span>
		<span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_mode</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">cce_mode</span><span class="p">;</span>

	<span class="cm">/* GH: Simple idle check.</span>
<span class="cm">	 */</span>
	<span class="n">atomic_set</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">idle_count</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* We don&#39;t support anything other than bus-mastering ring mode,</span>
<span class="cm">	 * but the ring can be in either AGP or PCI space for the ring</span>
<span class="cm">	 * read pointer.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">cce_mode</span> <span class="o">!=</span> <span class="n">R128_PM4_192BM</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">cce_mode</span> <span class="o">!=</span> <span class="n">R128_PM4_128BM_64INDBM</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">cce_mode</span> <span class="o">!=</span> <span class="n">R128_PM4_64BM_128INDBM</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">cce_mode</span> <span class="o">!=</span> <span class="n">R128_PM4_64BM_64VCBM_64INDBM</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Bad cce_mode!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="p">;</span>
		<span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">cce_mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">R128_PM4_NONPM4</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_fifo_size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R128_PM4_192PIO</span>:
	<span class="k">case</span> <span class="n">R128_PM4_192BM</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_fifo_size</span> <span class="o">=</span> <span class="mi">192</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R128_PM4_128PIO_64INDBM</span>:
	<span class="k">case</span> <span class="n">R128_PM4_128BM_64INDBM</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_fifo_size</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">R128_PM4_64PIO_128INDBM</span>:
	<span class="k">case</span> <span class="n">R128_PM4_64BM_128INDBM</span>:
	<span class="k">case</span> <span class="n">R128_PM4_64PIO_64VCBM_64INDBM</span>:
	<span class="k">case</span> <span class="n">R128_PM4_64BM_64VCBM_64INDBM</span>:
	<span class="k">case</span> <span class="n">R128_PM4_64PIO_64VCPIO_64INDPIO</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_fifo_size</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">fb_bpp</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">color_fmt</span> <span class="o">=</span> <span class="n">R128_DATATYPE_RGB565</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">32</span>:
	<span class="nl">default:</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">color_fmt</span> <span class="o">=</span> <span class="n">R128_DATATYPE_ARGB8888</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_offset</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">front_offset</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_pitch</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">front_pitch</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_offset</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">back_offset</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_pitch</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">back_pitch</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">depth_bpp</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">depth_fmt</span> <span class="o">=</span> <span class="n">R128_DATATYPE_RGB565</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">24</span>:
	<span class="k">case</span> <span class="mi">32</span>:
	<span class="nl">default:</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">depth_fmt</span> <span class="o">=</span> <span class="n">R128_DATATYPE_ARGB8888</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">depth_offset</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">depth_offset</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">depth_pitch</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">depth_pitch</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">span_offset</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">span_offset</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_pitch_offset_c</span> <span class="o">=</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_pitch</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">|</span>
					  <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">front_offset</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">));</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_pitch_offset_c</span> <span class="o">=</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_pitch</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">|</span>
					 <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">back_offset</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">));</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">depth_pitch_offset_c</span> <span class="o">=</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">depth_pitch</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">|</span>
					  <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">depth_offset</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">|</span>
					  <span class="n">R128_DST_TILE</span><span class="p">);</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">span_pitch_offset_c</span> <span class="o">=</span> <span class="p">(((</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">depth_pitch</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">21</span><span class="p">)</span> <span class="o">|</span>
					 <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">span_offset</span> <span class="o">&gt;&gt;</span> <span class="mi">5</span><span class="p">));</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">sarea</span> <span class="o">=</span> <span class="n">drm_getsarea</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">sarea</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;could not find sarea!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="p">;</span>
		<span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio</span> <span class="o">=</span> <span class="n">drm_core_findmap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">mmio_offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;could not find mmio region!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="p">;</span>
		<span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_ring</span> <span class="o">=</span> <span class="n">drm_core_findmap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">ring_offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_ring</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;could not find cce ring region!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="p">;</span>
		<span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span> <span class="o">=</span> <span class="n">drm_core_findmap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">ring_rptr_offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;could not find ring read pointer!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="p">;</span>
		<span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_token</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">buffers_offset</span><span class="p">;</span>
	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span> <span class="o">=</span> <span class="n">drm_core_findmap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">buffers_offset</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;could not find dma buffer region!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="p">;</span>
		<span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">is_pci</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">agp_textures</span> <span class="o">=</span>
		    <span class="n">drm_core_findmap</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">agp_textures_offset</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">agp_textures</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;could not find agp texture region!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="p">;</span>
			<span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">sarea_priv</span> <span class="o">=</span>
	    <span class="p">(</span><span class="n">drm_r128_sarea_t</span> <span class="o">*</span><span class="p">)</span> <span class="p">((</span><span class="n">u8</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">sarea</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">+</span>
				  <span class="n">init</span><span class="o">-&gt;</span><span class="n">sarea_priv_offset</span><span class="p">);</span>

<span class="cp">#if __OS_HAS_AGP</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">is_pci</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drm_core_ioremap_wc</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_ring</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
		<span class="n">drm_core_ioremap_wc</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
		<span class="n">drm_core_ioremap_wc</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_ring</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">||</span>
		    <span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">||</span>
		    <span class="o">!</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">handle</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Could not ioremap agp regions!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="p">;</span>
			<span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span>
<span class="cp">#endif</span>
	<span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_ring</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">=</span>
			<span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_ring</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">=</span>
			<span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">handle</span> <span class="o">=</span>
			<span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="o">-&gt;</span><span class="n">offset</span><span class="p">;</span>
	<span class="p">}</span>

<span class="cp">#if __OS_HAS_AGP</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">is_pci</span><span class="p">)</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_buffers_offset</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">;</span>
	<span class="k">else</span>
<span class="cp">#endif</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_buffers_offset</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">sg</span><span class="o">-&gt;</span><span class="k">virtual</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_ring</span><span class="o">-&gt;</span><span class="n">handle</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="p">((</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_ring</span><span class="o">-&gt;</span><span class="n">handle</span>
			      <span class="o">+</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">));</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size</span> <span class="o">=</span> <span class="n">init</span><span class="o">-&gt;</span><span class="n">ring_size</span><span class="p">;</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size_l2qw</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">tail_mask</span> <span class="o">=</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">size</span> <span class="o">/</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u32</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">.</span><span class="n">high_mark</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">last_frame</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_LAST_FRAME_REG</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">last_frame</span><span class="p">);</span>

	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">last_dispatch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_LAST_DISPATCH_REG</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">sarea_priv</span><span class="o">-&gt;</span><span class="n">last_dispatch</span><span class="p">);</span>

<span class="cp">#if __OS_HAS_AGP</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">is_pci</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#endif</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">table_mask</span> <span class="o">=</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">gart_table_location</span> <span class="o">=</span> <span class="n">DRM_ATI_GART_MAIN</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">table_size</span> <span class="o">=</span> <span class="n">R128_PCIGART_TABLE_SIZE</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">addr</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">bus_addr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">gart_reg_if</span> <span class="o">=</span> <span class="n">DRM_ATI_GART_PCI</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drm_ati_pcigart_init</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;failed to init PCI GART!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="p">;</span>
			<span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">R128_WRITE</span><span class="p">(</span><span class="n">R128_PCI_GART_PAGE</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">bus_addr</span><span class="p">);</span>
<span class="cp">#if __OS_HAS_AGP</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="n">r128_cce_init_ring_buffer</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">dev_priv</span><span class="p">);</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">r128_cce_load_microcode</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dev_priv</span><span class="p">;</span>

	<span class="n">r128_do_engine_reset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r128_do_cleanup_cce</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>

	<span class="cm">/* Make sure interrupts are disabled here because the uninstall ioctl</span>
<span class="cm">	 * may not have been called from userspace and after dev_private</span>
<span class="cm">	 * is freed, it&#39;s too late.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">irq_enabled</span><span class="p">)</span>
		<span class="n">drm_irq_uninstall</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>

<span class="cp">#if __OS_HAS_AGP</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">is_pci</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_ring</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
				<span class="n">drm_core_ioremapfree</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_ring</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
				<span class="n">drm_core_ioremapfree</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring_rptr</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">drm_core_ioremapfree</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span><span class="p">,</span> <span class="n">dev</span><span class="p">);</span>
				<span class="n">dev</span><span class="o">-&gt;</span><span class="n">agp_buffer_map</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span>
<span class="cp">#endif</span>
		<span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">.</span><span class="n">bus_addr</span><span class="p">)</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">drm_ati_pcigart_cleanup</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
							<span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">gart_info</span><span class="p">))</span>
					<span class="n">DRM_ERROR</span>
					    <span class="p">(</span><span class="s">&quot;failed to cleanup PCI GART!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">kfree</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">);</span>
		<span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r128_cce_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_r128_init_t</span> <span class="o">*</span><span class="n">init</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">LOCK_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">init</span><span class="o">-&gt;</span><span class="n">func</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">R128_INIT_CCE</span>:
		<span class="k">return</span> <span class="n">r128_do_init_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">init</span><span class="p">);</span>
	<span class="k">case</span> <span class="n">R128_CLEANUP_CCE</span>:
		<span class="k">return</span> <span class="n">r128_do_cleanup_cce</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r128_cce_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">LOCK_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">);</span>

	<span class="n">DEV_INIT_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_running</span> <span class="o">||</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_mode</span> <span class="o">==</span> <span class="n">R128_PM4_NONPM4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;while CCE running</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r128_do_cce_start</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Stop the CCE.  The engine must have been idled before calling this</span>
<span class="cm"> * routine.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">r128_cce_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">drm_r128_cce_stop_t</span> <span class="o">*</span><span class="n">stop</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">LOCK_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">);</span>

	<span class="n">DEV_INIT_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="cm">/* Flush any pending CCE commands.  This ensures any outstanding</span>
<span class="cm">	 * commands are exectuted by the engine before we turn it off.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">stop</span><span class="o">-&gt;</span><span class="n">flush</span><span class="p">)</span>
		<span class="n">r128_do_cce_flush</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="cm">/* If we fail to make the engine go idle, we return an error</span>
<span class="cm">	 * code so that the DRM ioctl wrapper can try again.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">stop</span><span class="o">-&gt;</span><span class="n">idle</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">r128_do_cce_idle</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Finally, we can turn off the CCE.  If the engine isn&#39;t idle,</span>
<span class="cm">	 * we will get some dropped triangles as they won&#39;t be fully</span>
<span class="cm">	 * rendered before the CCE is shut down.</span>
<span class="cm">	 */</span>
	<span class="n">r128_do_cce_stop</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="cm">/* Reset the engine */</span>
	<span class="n">r128_do_engine_reset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Just reset the CCE ring.  Called as part of an X Server engine reset.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">r128_cce_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">LOCK_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">);</span>

	<span class="n">DEV_INIT_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="n">r128_do_cce_reset</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="cm">/* The CCE is no longer running after an engine reset */</span>
	<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_running</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r128_cce_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">LOCK_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">);</span>

	<span class="n">DEV_INIT_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">cce_running</span><span class="p">)</span>
		<span class="n">r128_do_cce_flush</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">r128_do_cce_idle</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r128_engine_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">LOCK_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">);</span>

	<span class="n">DEV_INIT_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">r128_do_engine_reset</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r128_fullscreen</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* ================================================================</span>
<span class="cm"> * Freelist management</span>
<span class="cm"> */</span>
<span class="cp">#define R128_BUFFER_USED	0xffffffff</span>
<span class="cp">#define R128_BUFFER_FREE	0</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">static int r128_freelist_init(struct drm_device *dev)</span>
<span class="c">{</span>
<span class="c">	struct drm_device_dma *dma = dev-&gt;dma;</span>
<span class="c">	drm_r128_private_t *dev_priv = dev-&gt;dev_private;</span>
<span class="c">	struct drm_buf *buf;</span>
<span class="c">	drm_r128_buf_priv_t *buf_priv;</span>
<span class="c">	drm_r128_freelist_t *entry;</span>
<span class="c">	int i;</span>

<span class="c">	dev_priv-&gt;head = kzalloc(sizeof(drm_r128_freelist_t), GFP_KERNEL);</span>
<span class="c">	if (dev_priv-&gt;head == NULL)</span>
<span class="c">		return -ENOMEM;</span>

<span class="c">	dev_priv-&gt;head-&gt;age = R128_BUFFER_USED;</span>

<span class="c">	for (i = 0; i &lt; dma-&gt;buf_count; i++) {</span>
<span class="c">		buf = dma-&gt;buflist[i];</span>
<span class="c">		buf_priv = buf-&gt;dev_private;</span>

<span class="c">		entry = kmalloc(sizeof(drm_r128_freelist_t), GFP_KERNEL);</span>
<span class="c">		if (!entry)</span>
<span class="c">			return -ENOMEM;</span>

<span class="c">		entry-&gt;age = R128_BUFFER_FREE;</span>
<span class="c">		entry-&gt;buf = buf;</span>
<span class="c">		entry-&gt;prev = dev_priv-&gt;head;</span>
<span class="c">		entry-&gt;next = dev_priv-&gt;head-&gt;next;</span>
<span class="c">		if (!entry-&gt;next)</span>
<span class="c">			dev_priv-&gt;tail = entry;</span>

<span class="c">		buf_priv-&gt;discard = 0;</span>
<span class="c">		buf_priv-&gt;dispatched = 0;</span>
<span class="c">		buf_priv-&gt;list_entry = entry;</span>

<span class="c">		dev_priv-&gt;head-&gt;next = entry;</span>

<span class="c">		if (dev_priv-&gt;head-&gt;next)</span>
<span class="c">			dev_priv-&gt;head-&gt;next-&gt;prev = entry;</span>
<span class="c">	}</span>

<span class="c">	return 0;</span>

<span class="c">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">*</span><span class="nf">r128_freelist_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span> <span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device_dma</span> <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>
	<span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="n">drm_r128_buf_priv_t</span> <span class="o">*</span><span class="n">buf_priv</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">t</span><span class="p">;</span>

	<span class="cm">/* FIXME: Optimize -- use freelist code */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">buf_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">buf</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">buflist</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">buf_priv</span> <span class="o">=</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">buf</span><span class="o">-&gt;</span><span class="n">file_priv</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">buf</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">t</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">t</span> <span class="o">&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">t</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">done_age</span> <span class="o">=</span> <span class="n">R128_READ</span><span class="p">(</span><span class="n">R128_LAST_DISPATCH_REG</span><span class="p">);</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">buf_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">buf</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">buflist</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
			<span class="n">buf_priv</span> <span class="o">=</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">buf</span><span class="o">-&gt;</span><span class="n">pending</span> <span class="o">&amp;&amp;</span> <span class="n">buf_priv</span><span class="o">-&gt;</span><span class="n">age</span> <span class="o">&lt;=</span> <span class="n">done_age</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* The buffer has been processed, so it</span>
<span class="cm">				 * can now be used.</span>
<span class="cm">				 */</span>
				<span class="n">buf</span><span class="o">-&gt;</span><span class="n">pending</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
				<span class="k">return</span> <span class="n">buf</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;returning NULL!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r128_freelist_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device_dma</span> <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">buf_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">buflist</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>
		<span class="n">drm_r128_buf_priv_t</span> <span class="o">*</span><span class="n">buf_priv</span> <span class="o">=</span> <span class="n">buf</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
		<span class="n">buf_priv</span><span class="o">-&gt;</span><span class="n">age</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* ================================================================</span>
<span class="cm"> * CCE command submission</span>
<span class="cm"> */</span>

<span class="kt">int</span> <span class="nf">r128_wait_ring</span><span class="p">(</span><span class="n">drm_r128_private_t</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">drm_r128_ring_buffer_t</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r128_update_ring_snapshot</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">space</span> <span class="o">&gt;=</span> <span class="n">n</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* FIXME: This is being ignored... */</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;failed!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r128_cce_get_buffers</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">drm_dma</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_buf</span> <span class="o">*</span><span class="n">buf</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">granted_count</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">request_count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">buf</span> <span class="o">=</span> <span class="n">r128_freelist_get</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">buf</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EAGAIN</span><span class="p">;</span>

		<span class="n">buf</span><span class="o">-&gt;</span><span class="n">file_priv</span> <span class="o">=</span> <span class="n">file_priv</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">DRM_COPY_TO_USER</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">request_indices</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">buf</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">,</span>
				     <span class="k">sizeof</span><span class="p">(</span><span class="n">buf</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">)))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">DRM_COPY_TO_USER</span><span class="p">(</span><span class="o">&amp;</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">request_sizes</span><span class="p">[</span><span class="n">i</span><span class="p">],</span> <span class="o">&amp;</span><span class="n">buf</span><span class="o">-&gt;</span><span class="n">total</span><span class="p">,</span>
				     <span class="k">sizeof</span><span class="p">(</span><span class="n">buf</span><span class="o">-&gt;</span><span class="n">total</span><span class="p">)))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>

		<span class="n">d</span><span class="o">-&gt;</span><span class="n">granted_count</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r128_cce_buffers</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">struct</span> <span class="n">drm_file</span> <span class="o">*</span><span class="n">file_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device_dma</span> <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_dma</span> <span class="o">*</span><span class="n">d</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">LOCK_TEST_WITH_RETURN</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">);</span>

	<span class="cm">/* Please don&#39;t send us buffers.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">send_count</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Process %d trying to send %d buffers via drmDMA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">DRM_CURRENTPID</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">send_count</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* We&#39;ll send you buffers.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">request_count</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">request_count</span> <span class="o">&gt;</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">buf_count</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Process %d trying to get %d buffers (of %d max)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">DRM_CURRENTPID</span><span class="p">,</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">request_count</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">buf_count</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">d</span><span class="o">-&gt;</span><span class="n">granted_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">d</span><span class="o">-&gt;</span><span class="n">request_count</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">r128_cce_get_buffers</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">file_priv</span><span class="p">,</span> <span class="n">d</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
