// Seed: 2837195693
module module_0 (
    input  wor  id_0,
    output tri0 id_1,
    input  tri  id_2,
    inout  tri  id_3
);
  assign id_1 = id_0;
  static logic [-1 : 1] id_5;
  reg id_6;
  final begin : LABEL_0
    id_6 <= id_2 ? -1 : id_2 > -1;
  end
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output wire id_2,
    input uwire id_3,
    output tri1 id_4,
    input wire id_5,
    inout tri0 id_6,
    output uwire id_7,
    output wor id_8,
    input tri0 id_9,
    input wand id_10
);
  assign id_4 = id_9;
  logic [1  -  -1 : -1 'd0] id_12 = 1;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_6
  );
endmodule
