// Seed: 2645410100
module module_0 (
    input wire id_0
);
  wire id_2, id_3;
  assign module_2.type_1 = 0;
  wire id_4;
  assign id_3 = id_3;
  wire id_6 = id_2;
endmodule
module module_1 (
    input supply1 id_0
);
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  wire id_2;
  assign id_3 = id_2;
endmodule
module module_2 (
    input  uwire id_0,
    input  wire  id_1,
    output uwire id_2
);
  wire id_4, id_5 = id_4;
  module_0 modCall_1 (id_0);
endmodule
module module_3 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign module_4.id_14 = 0;
endmodule
module module_4 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17#(
        .id_18(-1),
        .id_19(~1'b0 - id_4),
        .id_20(-1),
        .id_21(id_11 && -1),
        .id_22(id_14),
        .id_23(1)
    ),
    id_24
);
  output wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_25;
  assign id_20 = 1 - 1;
  and primCall (
      id_9,
      id_10,
      id_21,
      id_15,
      id_5,
      id_22,
      id_11,
      id_13,
      id_4,
      id_19,
      id_20,
      id_14,
      id_12,
      id_24,
      id_16,
      id_1,
      id_3,
      id_8,
      id_2,
      id_25,
      id_23,
      id_17
  );
  module_3 modCall_1 (
      id_1,
      id_9
  );
  logic [7:0][-1 'h0] id_26 (
      1,
      -1,
      id_5
  );
endmodule
