\subsection{ddr2\+\_\+phy\+\_\+autodetectedpins.\+tcl}
\label{ddr2__phy__autodetectedpins_8tcl_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ddr2\+\_\+phy\+\_\+autodetectedpins.\+tcl@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ddr2\+\_\+phy\+\_\+autodetectedpins.\+tcl}}

\begin{DoxyCode}
00001 ddr_pin ck\_p \{DDR2\_1\_clk[0]\} pins\textcolor{comment}{}
00002 \textcolor{comment}{}ddr_pin dqsgroup \{\{DDR2\_1\_dqs[0]\} \{\{DDR2\_1\_dm[0]\}\} \{\{DDR2\_1\_dq[0]\} \{DDR2\_1\_dq[1]\} \{DDR2\_1\_dq[2]\}
       \{DDR2\_1\_dq[3]\} \{DDR2\_1\_dq[4]\} \{DDR2\_1\_dq[5]\} \{DDR2\_1\_dq[6]\} \{DDR2\_1\_dq[7]\}\} \{\}\} pins\textcolor{comment}{}
00003 \textcolor{comment}{}ddr_pin dqsgroup \{\{DDR2\_1\_dqs[1]\} \{\{DDR2\_1\_dm[1]\}\} \{\{DDR2\_1\_dq[10]\} \{DDR2\_1\_dq[11]\} \{DDR2\_1\_dq[12]\}
       \{DDR2\_1\_dq[13]\} \{DDR2\_1\_dq[14]\} \{DDR2\_1\_dq[15]\} \{DDR2\_1\_dq[8]\} \{DDR2\_1\_dq[9]\}\} \{\}\} pins\textcolor{comment}{}
00004 \textcolor{comment}{}ddr_pin ck\_n \{DDR2\_1\_clk\_n[0]\} pins\textcolor{comment}{}
00005 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[0]\} pins\textcolor{comment}{}
00006 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[10]\} pins\textcolor{comment}{}
00007 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[11]\} pins\textcolor{comment}{}
00008 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[12]\} pins\textcolor{comment}{}
00009 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[1]\} pins\textcolor{comment}{}
00010 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[2]\} pins\textcolor{comment}{}
00011 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[3]\} pins\textcolor{comment}{}
00012 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[4]\} pins\textcolor{comment}{}
00013 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[5]\} pins\textcolor{comment}{}
00014 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[6]\} pins\textcolor{comment}{}
00015 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[7]\} pins\textcolor{comment}{}
00016 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[8]\} pins\textcolor{comment}{}
00017 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_addr[9]\} pins\textcolor{comment}{}
00018 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_ba[0]\} pins\textcolor{comment}{}
00019 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_ba[1]\} pins\textcolor{comment}{}
00020 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_ba[2]\} pins\textcolor{comment}{}
00021 \textcolor{comment}{}ddr_pin addrcmd DDR2\_1\_cas\_n pins\textcolor{comment}{}
00022 \textcolor{comment}{}ddr_pin addrcmd DDR2\_1\_ras\_n pins\textcolor{comment}{}
00023 \textcolor{comment}{}ddr_pin addrcmd DDR2\_1\_we\_n pins\textcolor{comment}{}
00024 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_cke[0]\} pins\textcolor{comment}{}
00025 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_odt[0]\} pins\textcolor{comment}{}
00026 \textcolor{comment}{}ddr_pin addrcmd \{DDR2\_1\_cs\_n[0]\} pins
\end{DoxyCode}
