# 1 "arch/arm/boot/dts/realtek/rtd16xx/rtd-1619-megingjord-2GB.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/realtek/rtd16xx/rtd-1619-megingjord-2GB.dts"
/dts-v1/;
# 1 "./arch/arm/boot/dts/include/dt-bindings/soc/rtd16xx,memory.h" 1
# 13 "./arch/arm/boot/dts/include/dt-bindings/soc/rtd16xx,memory.h"
# 1 "./arch/arm/boot/dts/include/dt-bindings/soc/../../soc/realtek/memory.h" 1
# 13 "./arch/arm/boot/dts/include/dt-bindings/soc/rtd16xx,memory.h" 2
# 3 "arch/arm/boot/dts/realtek/rtd16xx/rtd-1619-megingjord-2GB.dts" 2


/memreserve/ 0x10200000 0x03A00000;
/memreserve/ 0x0F900000 0x00307000;
/memreserve/ 0x0FC07000 0x001F9000;
/memreserve/ 0x00000000 0x00001000;
/memreserve/ 0x00002000 0x00001000;
/memreserve/ 0x32b00000 0x12C00000;

/memreserve/ ((0x00000000)) (0x00100000);
/memreserve/ (0x0002F000) (0x00001000);
/memreserve/ (0x01ffe000) (0x00004000);
/memreserve/ (0x02200000) (0x00400000);
/memreserve/ (0x10000000) (0x00014000);
# 33 "arch/arm/boot/dts/realtek/rtd16xx/rtd-1619-megingjord-2GB.dts"
/memreserve/ (((0x03200000))) (( ((0x0ce00000) > (0x0c700000)) ? (0x0c700000) : (0x0ce00000)));
/memreserve/ (((0x02600000))) (( ((0x00c00000) > (0x00c00000)) ? (0x00c00000) : (0x00c00000)));
/memreserve/ (((0x14200000))) (( ((0x0C400000) > (0x0ae00000)) ? (0x0ae00000) : (0x0C400000)));

# 1 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi" 1
# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 2 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1
# 3 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/clock/rtk,clock-rtd16xx.h" 1
# 4 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/reset/rtk,reset-rtd16xx.h" 1
# 5 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/power/rtk,power-rtd16xx.h" 1
# 6 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi" 2
/include/ "rtd-16xx-pinctrl.dtsi"
/include/ "rtd-16xx-hdmirxEDID.dtsi"

/{
 compatible = "realtek,rtd1619";
 interrupt-parent = <&gic>;
 #address-cells = <0x2>;
 #size-cells = <0x2>;

 aliases {
  serial0 = &uart0;
  i2c0 = &i2c_0;
  i2c1 = &i2c_1;
  i2c3 = &i2c_3;
  i2c4 = &i2c_4;
  i2c5 = &i2c_5;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  A55_0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a55", "arm,armv8";
   reg = <0x000>;
   enable-method = "rtk-spin-table";
   next-level-cache = <&a55_l2>;
  };

  A55_1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a55", "arm,armv8";
   reg = <0x100>;
   enable-method = "rtk-spin-table";
   cpu-release-addr = <0x0 0x98007F30>;
   next-level-cache = <&a55_l2>;
  };

  A55_2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a55", "arm,armv8";
   reg = <0x200>;
   enable-method = "rtk-spin-table";
   cpu-release-addr = <0x0 0x98007F30>;
   next-level-cache = <&a55_l2>;
  };

  A55_3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a55", "arm,armv8";
   reg = <0x300>;
   enable-method = "rtk-spin-table";
   cpu-release-addr = <0x0 0x98007F30>;
   next-level-cache = <&a55_l2>;
  };

  A55_4: cpu@4 {
   device_type = "cpu";
   compatible = "arm,cortex-a55", "arm,armv8";
   reg = <0x400>;
   enable-method = "rtk-spin-table";
   cpu-release-addr = <0x0 0x98007F30>;
   next-level-cache = <&a55_l2>;
  };

  A55_5: cpu@5 {
   device_type = "cpu";
   compatible = "arm,cortex-a55", "arm,armv8";
   reg = <0x500>;
   enable-method = "rtk-spin-table";
   cpu-release-addr = <0x0 0x98007F30>;
   next-level-cache = <&a55_l2>;
  };

  a55_l2: l2-cache {
   compatible = "cache";
  };
 };

 arm_psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 rtk_pm@0 {
  compatible = "realtek,pm";
  system-power-controller;
  reg = <0x0 0x98000000 0x0 0x1800>,
   <0x0 0x98007000 0x0 0x1000>,
   <0x0 0x9801A000 0x0 0x1000>;
  wakeup-flags = <0x3F>;
  status = "okay";
 };

 soc@0 {
  reg = <0x0 0x98000000 0x0 0x70000>;
  compatible = "simple-bus";
  device_type = "soc";
 };

 sb2_lock0: sb2-lock@9801A000 {
  compatible = "realtek,sb2-sem";
  reg = <0x0 0x9801A000 0x0 0x4>;
 };

 crt_mmio: mmio@98000000 {
  compatible = "realtek,mmio";
  reg = <0x0 0x98000000 0x0 0x600>;
  realtek,sb2-lock = <&sb2_lock0>;
 };

 iso_mmio: mmio@98007088 {
  compatible = "realtek,mmio";
  reg = <0x0 0x98007088 0x0 0x8>;
  realtek,sb2-lock = <&sb2_lock0>;
 };

 efuse@98017000 {
  compatible = "realtek,efuse";
  reg = <0x0 0x98017000 0x0 0x1000>;
  read-only;
  status = "okay";
  #address-cells = <1>;
  #size-cells = <1>;

  nvmem-cells =
   <&otp_bond_id>,
   <&otp_cpu_iddq>,
   <&otp_top_iddq>,
   <&otp_etn_rc>,
   <&otp_etn_amp>,
   <&otp_etn_adc>,
   <&otp_etn_r>,
   <&otp_usb_cc1_comp_cal>,
   <&otp_usb_cc2_comp_cal>,
   <&otp_usb_cc1_4_7k_cal>,
   <&otp_usb_cc1_12k_cal>,
   <&otp_usb_cc2_4_7k_cal>,
   <&otp_usb_cc2_12k_cal>,
   <&otp_usb_dc_cal>,
   <&otp_usb_cc_en>,
   <&otp_package_id>,
   <&otp_chip_id>;

  nvmem-cell-names =
   "bond_id",
   "cpu_iddq",
   "top_iddq",
   "etn_rc",
   "etn_amp",
   "etn_adc",
   "etn_r",
   "usb_cc1_comp_cal",
   "usb_cc2_comp_cal",
   "usb_cc1_4.7k_cal",
   "usb_cc1_12k_cal",
   "usb_cc2_4.7k_cal",
   "usb_cc2_12k_cal",
   "usb_dc_cal",
   "usb_cc_en",
   "package_id",
   "chip_id";

  otp_bond_id: bond-id@4f4 {
   reg = <0x4f4 0x4>;
   bits = <0 32>;
  };

  otp_cpu_iddq: cpu-iddq@4f8 {
   reg = <0x4f8 0x1>;
   bits = <0 8>;
  };
  otp_top_iddq: top-iddq@4f9 {
   reg = <0x4f9 0x1>;
   bits = <0 8>;
  };

  otp_etn_rc: etn-rc@4fb {
   reg = <0x4fb 0x1>;
   bits = <0 4>;
  };
  otp_etn_amp: etn-amp@4fc {
   reg = <0x4fc 0x2>;
   bits = <0 16>;
  };
  otp_etn_adc: etn-adc@4fe {
   reg = <0x4fe 0x2>;
   bits = <0 16>;
  };
  otp_etn_r: etn-r@501 {
   reg = <0x501 0x2>;
   bits = <7 4>;
  };
  otp_usb_cc1_comp_cal: usb_cc1_comp_cal@502 {
   reg = <0x502 0x4>;
   bits = <3 24>;
  };
  otp_usb_cc2_comp_cal: usb_cc2_comp_cal@505 {
   reg = <0x505 0x4>;
   bits = <3 24>;
  };
  otp_usb_cc1_4_7k_cal: usb_cc1_4_7k_cal@508 {
   reg = <0x508 0x1>;
   bits = <3 4>;
  };
  otp_usb_cc1_12k_cal: usb_cc1_12k_cal@508 {
   reg = <0x508 0x2>;
   bits = <7 4>;
  };
  otp_usb_cc2_4_7k_cal: usb_cc2_4_7k_cal@509 {
   reg = <0x509 0x1>;
   bits = <3 4>;
  };
  otp_usb_cc2_12k_cal: usb_cc2_12k_cal@509 {
   reg = <0x509 0x2>;
   bits = <7 4>;
  };
  otp_usb_dc_cal: usb_dc_cal@50a {
   reg = <0x50a 0x2>;
   bits = <3 12>;
  };
  otp_usb_cc_en: usb_cc_en@50b {
   reg = <0x50b 0x1>;
   bits = <7 1>;
  };
  otp_package_id: package_id@48d {
   reg = <0x48d 0x1>;
   bits = <5 2>;
  };
  otp_chip_id: chip_id@3cc {
   reg = <0x3cc 0x10>;
   bits = <0 128>;
  };
 };

 osc27M: osc27M {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <27000000>;
  clock-output-names = "osc27M";
 };

 cc: clocks@98000000 {
  compatible = "realtek,clock-controller";
  #clock-cells = <1>;
  reg = <0x0 0x98000000 0x0 0x1000>;
  clocks = <&osc27M>;
  realtek,mmio = <&crt_mmio 0x0>;
 };

 clk_en_1: clk-en@98000050 {
  compatible = "realtek,clock-gate-controller";
  reg = <0x0 0x98000050 0x0 0x4>;
  #clock-cells = <1>;
  has-write-en;
  clock-output-names =
   "clk_en_misc",
   "clk_en_pcie0",
   "",
   "clk_en_gspi",
   "",
   "clk_en_iso_misc",
   "clk_en_sds",
   "clk_en_hdmi",
   "",
   "",
   "",
   "",
   "",
   "",
   "clk_en_lsadc",
   "clk_en_se";
  ignore-unused-clocks =
   "clk_en_misc",
   "clk_en_iso_misc",
   "clk_en_hdmi";
  ignore-pm-clocks =
   "clk_en_hdmi";
 };

 clk_en_2: clk-en@98000054 {
  compatible = "realtek,clock-gate-controller";
  reg = <0x0 0x98000054 0x0 0x4>;
  #clock-cells = <1>;
  has-write-en;
  clock-output-names =
   "",
   "clk_en_cp",
   "clk_en_md",
   "clk_en_tp",
   "clk_en_rsa",
   "clk_en_nf",
   "clk_en_emmc",
   "clk_en_sd",
   "clk_en_sdio_ip",
   "clk_en_mipi",
   "clk_en_emmc_ip",
   "clk_en_sdio",
   "clk_en_sd_ip",
   "",
   "",
   "clk_en_misc_sc1";
  ignore-unused-clocks =
   "clk_en_cp",
   "clk_en_md",
   "clk_en_tp";
 };

 clk_en_3: clk-en@98000058 {
  compatible = "realtek,clock-gate-controller";
  reg = <0x0 0x98000058 0x0 0x4>;
  #clock-cells = <1>;
  has-write-en;
  clock-output-names =
   "clk_en_misc_i2c3",
   "",
   "clk_en_jpeg",
   "",
   "",
   "clk_en_misc_sc0",
   "",
   "",
   "",
   "",
   "",
   "",
   "",
   "clk_en_hdmirx",
   "clk_en_hse",
   "clk_en_ur2";
 };

 clk_en_4: clk-en@9800005c {
  compatible = "realtek,clock-gate-controller";
  reg = <0x0 0x9800005c 0x0 0x4>;
  #clock-cells = <1>;
  has-write-en;
  clock-output-names =
   "clk_en_ur1",
   "clk_en_fan",
   "clk_en_dcphy_0",
   "clk_en_dcphy_1",
   "clk_en_sata_wrap_sys",
   "clk_en_sata_wrap_sysh",
   "clk_en_sata_mac_sysh",
   "",
   "",
   "clk_en_pcie1",
   "clk_en_misc_i2c_4",
   "clk_en_misc_i2c_5",
   "",
   "",
   "clk_en_edp",
   "";
  ignore-unused-clocks =
   "clk_en_dcphy_0",
   "clk_en_dcphy_1";
 };

 iso_clk_en: clk-en@9800708c {
  compatible = "realtek,clock-gate-controller";
  reg = <0x0 0x9800708c 0x0 0x4>;
  #clock-cells = <1>;
  clock-output-names =
   "",
   "",
   "clk_en_misc_cec0",
   "clk_en_cbusrx_sys",
   "clk_en_cbustx_sys",
   "clk_en_cbus_sys",
   "clk_en_cbus_osc",
   "clk_en_misc_ir",
   "clk_en_misc_ur0",
   "clk_en_i2c0",
   "clk_en_i2c1",
   "clk_en_etn_250m",
   "clk_en_etn_sys",
   "clk_en_usb_drd",
   "clk_en_usb_host",
   "clk_en_usb_u3_host",
   "clk_en_usb";
 };

 rst1: soft-reset@98000000 {
  compatible = "realtek,reset-controller";
  reg = <0x0 0x98000000 0x0 0x4>;
  #reset-cells = <1>;
  has-write-en;
 };

 rst2: soft-reset@98000004 {
  compatible = "realtek,reset-controller";
  reg = <0x0 0x98000004 0x0 0x4>;
  #reset-cells = <1>;
  has-write-en;
 };

 rst3: soft-reset@98000008 {
  compatible = "realtek,reset-controller";
  reg = <0x0 0x98000008 0x0 0x4>;
  #reset-cells = <1>;
  has-write-en;
  pm-ignore-bits = <0x50000000>;
 };

 rst4: soft-reset@9800000c {
  compatible = "realtek,reset-controller";
  reg = <0x0 0x9800000c 0x0 0x4>;
  #reset-cells = <1>;
  has-write-en;
 };

 rst6: soft-reset@98000014 {
  compatible = "realtek,reset-controller";
  reg = <0x0 0x98000014 0x0 0x4>;
  #reset-cells = <1>;
  has-write-en;
 };

 rst7: soft-reset@98000068 {
  compatible = "realtek,reset-controller";
  reg = <0x0 0x98000068 0x0 0x4>;
  #reset-cells = <1>;
  has-write-en;
 };

 mux_rst0: mux-soft-reset {
  compatible = "realtek,rtd16xx-mux-reset-controller";
  #reset-cells = <1>;
  resets = <&rst1 30>, <&rst6 6>,
    <&rst2 4>, <&rst6 10>,
    <&rst3 8>, <&rst6 12>,
    <&rst3 4>, <&rst6 14>,
    <&rst3 22>, <&rst6 28>;
  reset-names = "hse0", "hse1",
         "emmc0", "emmc1",
         "nf0", "nf1",
         "md0", "md1",
         "mipi0", "mipi1";
 };

 iso_rst: soft-reset@98007088 {
  compatible = "realtek,reset-controller";
  reg = <0x0 0x98007088 0x0 0x4>;
  #reset-cells = <1>;
  realtek,mmio = <&iso_mmio 0x0>;
 };

 iso_asrst: usb-async-soft-reset@98007088 {
  compatible = "realtek,reset-controller";
  reg = <0x0 0x98007088 0x0 0x4>;
  #reset-cells = <1>;
  async-group = <0>;
  realtek,mmio = <&iso_mmio 0x0>;
 };

 pd: power-domain@98007000 {
  compatible = "realtek,rtd16xx-power-controller", "simple-bus";
  reg = <0x0 0x98007000 0x0 0x1000>;
  resets = <&rst1 12>, <&rst1 14>, <&rst7 8>;
  reset-names = "ve1", "ve2", "ve3";
  #power-domain-cells = <1>;
 };

 rbus@98000000 {
  compatible = "realtek,uio";
  reg = <0x0 0x98000000 0x0 0x200000>;
 };

 refclk@9801b540 {
  compatible = "realtek,uio";
  reg = <0x0 0x9801b000 0x0 0x1000>;
  status = "okay";
 };

 gic: interrupt-controller@FF100000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  interrupt-controller;
  redistributor-stride = <0x0 0x20000>;
  #redistributor-regions = <1>;
  reg = <0x0 0xFF100000 0x0 0x10000>,
   <0x0 0xFF140000 0x0 0x200000>;
  interrupts = <1 9 4>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 ((((1 << (4)) - 1) << 8) | 8)>,
     <1 14 ((((1 << (4)) - 1) << 8) | 8)>,
     <1 11 ((((1 << (4)) - 1) << 8) | 8)>,
     <1 10 ((((1 << (4)) - 1) << 8) | 8)>;
  clock-frequency = <27000000>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <0 48 4>;
 };

 pinctrl: pinctrl@9804E000 {
  compatible = "realtek,rtk16xx-pinctrl";
  reg = <0x0 0x9804E000 0x0 0x100>,
   <0x0 0x9804F000 0x0 0x100>;
  #gpio-range-cells = <3>;
  status = "okay";
 };

 mux_intc: intc@9801B000 {
  compatible = "Realtek,rtk-irq-mux";
  Realtek,mux-nr = <2>;
  #interrupt-cells = <2>;
  interrupt-controller;
  reg = <0x0 0x9801B000 0x0 0x100>,
     <0x0 0x98007000 0x0 0x100>;
  interrupts = <0 40 4>, <0 41 4>;
  intr-status = <0xc>, <0x0>;
  intr-en = <0x80>, <0x40>;
  status = "okay";
 };
# 547 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi"
 rtk_iso_gpio: rtk_iso_gpio@98007100 {
  compatible = "realtek,rtk16xx-iso-gpio-irq-mux";
  gpio-controller;
  #gpio-cells = <3>;
  Realtek,gpio_base = <0>;
  Realtek,gpio_numbers = <86>;
  interrupt-parent = <&mux_intc>;
  #interrupt-cells = <1>;
  interrupt-controller;
  interrupts = <51 4>, <52 4>;
  reg = <0x0 0x98007000 0x0 0x100>,
   <0x0 0x98007100 0x0 0x100>;
  gpio-ranges = <&pinctrl 0 0 86>;
  wakeup-gpio-list = <&rtk_iso_gpio 10 0 1>,<&rtk_iso_gpio 26 0 1>;
  wakeup-gpio-enable = <1>, <1>;
  wakeup-gpio-activity = <0>, <0>;
  status = "okay";
 };

 uart0: serial0@98007800 {
  compatible = "snps,dw-apb-uart";
  reg = <0x0 0x98007800 0x0 0x400>,
     <0x0 0x98007000 0x0 0x100>;
  reg-shift = <2>;
  reg-io-width = <4>;
  interrupts = <0 68 4>;
  clock-frequency = <27000000>;
  clocks = <&iso_clk_en 8>;
  resets = <&iso_rst 8>;
  status = "okay";
 };

 uart1: serial1@9801B200 {
  compatible = "snps,dw-apb-uart";
  reg = <0x0 0x9801B200 0x0 0x100>,
   <0x0 0x9801B00c 0x0 0x100>;
  interrupts-st-mask = <0x8>;
  interrupts = <0 89 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  pinctrl-names = "default";
  pinctrl-0 = <&uart1_pins>;
  clocks = <&clk_en_4 0>;
  resets = <&rst2 28>;

  clock-frequency = <432000000>;
  status = "okay";
 };

 uart2: serial2@9801B400 {
  compatible = "snps,dw-apb-uart";
  reg = <0x0 0x9801B400 0x0 0x100>,
   <0x0 0x9801B00c 0x0 0x100>;
  interrupts-st-mask = <0x100>;
  interrupts = <0 90 4>;
  reg-shift = <2>;
  reg-io-width = <4>;
  clocks = <&clk_en_3 30>;
  resets = <&rst2 26>;

  clock-frequency = <432000000>;
  status = "disabled";
 };


 nic: gmac@98016000 {
  compatible = "Realtek,r8168";
  reg = <0x0 0x98016000 0x0 0x1000>,
   <0x0 0x98007000 0x0 0x1000>,
   <0x0 0x9801c000 0x0 0x2000>,
   <0x0 0x980174f8 0x0 0x20>,
   <0x0 0x981c8000 0x0 0x2000>,
   <0x0 0x9804e000 0x0 0x1000>;
  interrupts = <0 22 4>;
  pinctrl-names = "default",
    "sgmii";
  pinctrl-0 = <&etn_led_pins>;
  pinctrl-1 = <&sgmii_mdio_pins>;
  local-mac-address = [00 10 20 30 40 50];
  rtl-config = <1>;
  mac-version = <42>;
  rtl-features = <2>;
  output-mode = <0>;
  ext-phy-id = <3>;
  sgmii-swing = <0>;
  bypass = <1>;
  acp = <1>;
  eee = <1>;
  clocks = <&iso_clk_en 11>,
   <&iso_clk_en 12>,
   <&clk_en_1 12>;
  clock-names = "etn_250m",
   "etn_sys",
   "sds";
  resets = <&iso_rst 9>,
   <&iso_rst 10>,
   <&rst1 8>,
   <&rst1 6>,
   <&rst2 18>,
   <&rst2 12>,
   <&rst4 24>,
   <&rst4 22>;
  reset-names = "gmac",
   "gphy",
   "sds_reg",
   "sds",
   "pcie0_power",
   "pcie0_phy",
   "pcie0_sgmii_mdio",
   "pcie0_phy_mdio";
  status = "okay";
 };

 scpu_wrapper@9801d000 {
  compatible = "Realtek,rtk-scpu_wrapper";
  reg = <0x0 0x9801d000 0x0 0x500>;
  interrupts = <0 46 4>;
  status = "okay";
 };

 sb2@9801a000 {
  compatible = "Realtek,rtk-sb2";
  reg = <0x0 0x9801a000 0x0 0x900>;
  interrupts = <0 36 4>;
  status = "okay";
 };

 watchdog@0x98007680 {
  compatible = "Realtek,rtk-watchdog";
  reg = <0x0 0x98007680 0x0 0x100>;
  rst-oe = <0>;
  status = "okay";
 };

 rtk-rstctrl@0x98007000 {
  compatible = "Realtek,rtk-rstctrl";
  reg = <0x0 0x98007600 0x0 0x100>;
  rst-reg-offset = <0x40>;
 };

 i2c_0: i2c@0x98007D00 {
  compatible = "Realtek,rtk-i2c";
  reg = <0x0 0x98007D00 0x0 0x100>;
  interrupt-parent = <&mux_intc>;
  interrupts = <40 4>;
  i2c-num = <0>;
  status = "okay";
  pinctrl-names = "default", "high_speed";
  pinctrl-0 = <&i2c_pins_0>;
  pinctrl-1 = <&i2c_pins_0_HS>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&iso_clk_en 9>;
  resets = <&iso_rst 11>;
 };

 i2c_1: i2c@0x98007C00 {
  compatible = "Realtek,rtk-i2c";
  reg = <0x0 0x98007C00 0x0 0x100>;
  interrupt-parent = <&mux_intc>;
  interrupts = <43 4>;
  i2c-num = <1>;
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c_pins_1>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&iso_clk_en 10>;
  resets = <&iso_rst 12>;
 };

 i2c_3: i2c@0x9801B900 {
  compatible = "Realtek,rtk-i2c";
  reg = <0x0 0x9801B900 0x0 0x100>;
  interrupt-parent = <&mux_intc>;
  interrupts = <23 4>;
  i2c-num = <3>;
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c_pins_3>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clk_en_3 0>;
  resets = <&rst3 12>;
 };

 i2c_4: i2c@0x9801BA00 {
  compatible = "Realtek,rtk-i2c";
  reg = <0x0 0x9801BA00 0x0 0x100>;
  interrupt-parent = <&mux_intc>;
  interrupts = <15 4>;
  i2c-num = <4>;
  status = "okay";
  pinctrl-names = "default";

  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clk_en_4 20>;
  resets = <&rst7 2>;
 };

 i2c_5: i2c@0x9801BB00 {
  compatible = "Realtek,rtk-i2c";
  reg = <0x0 0x9801BB00 0x0 0x100>;
  interrupt-parent = <&mux_intc>;
  interrupts = <14 4>;
  i2c-num = <5>;
  status = "okay";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c_pins_5>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&clk_en_4 22>;
  resets = <&rst7 4>;
 };

 spi_0: spi@9801BD00 {
  compatible = "Realtek,rtk-dw-apb-ssi";
  #address-cells = <1>;
  #size-cells = <0>;
  interrupt-parent = <&mux_intc>;
  interrupts = <27 4>;
  reg = <0x0 0x9801BD00 0x0 0x100>,
   <0x0 0x9801B300 0x0 0x18>;
  pinctrl-names = "default";
  pinctrl-0 = <&gspi_pins_0>;

  num-chipselect = <1>;
  bus-num = <0>;
  clocks = <&clk_en_1 6>;
  clock-frequency = <256000000>;
  resets = <&rst1 4>;
  status = "disabled";
 };

 pwm: pwm@980070D0 {
  compatible = "Realtek,rtd1295-pwm";
  #pwm-cells = <2>;
  reg = <0x0 0x980070D0 0x0 0xC>;
  pinctrl-names = "default";

  status = "okay";
  pwm_0 {
   enable = <0>;
   clkout_div = <0xff>;
   clksrc_div = <0x1>;
   duty_rate = <5>;
  };
  pwm_1 {
   enable = <1>;
   clkout_div = <0xff>;
   clksrc_div = <0x1>;
   duty_rate = <50>;
  };
  pwm_2 {
   enable = <0>;
   clkout_div = <0xff>;
   clksrc_div = <0x1>;
   duty_rate = <50>;
  };
  pwm_3 {
   enable = <0>;
   clkout_div = <0xff>;
   clksrc_div = <0x1>;
   duty_rate = <50>;
  };
 };

 rtk-lsadc@98007900 {
  compatible = "Realtek,rtk-lsadc";
  interrupt-parent = <&mux_intc>;
  interrupts = <35 4>, <36 4>;
  reg = <0x0 0x98007000 0x0 0x4>,
   <0x0 0x98007900 0x0 0x200>,
   <0x0 0x9800034C 0x0 0x4>;
  status = "disabled";
  clk_gating_en = <1>,
      <1>;
  vdd_mux_sel = <0>;
  vdd_mux1 = <0>;
  vdd_mux2 = <0>;
  vdd_mux_en = <1>;
  clocks = <&clk_en_1 28>;
  resets = <&rst1 26>;

  rtk-lsadc0-pad0 {

   activate = <1>;
   ctrl_mode = <0>;
   sw_idx = <0>;
   voltage_threshold = <32>;
  };

  rtk-lsadc0-pad1 {

   activate = <1>;
   ctrl_mode = <0>;
   sw_idx = <1>;
   voltage_threshold = <16>;
  };

  rtk-lsadc1-pad0 {

   activate = <1>;
   ctrl_mode = <0>;
   sw_idx = <0>;
   voltage_threshold = <32>;
   detect_range_ctrl = <0>;
  };

  rtk-lsadc1-pad1 {

   activate = <1>;
   ctrl_mode = <0>;
   sw_idx = <0>;
   voltage_threshold = <16>;
   detect_range_ctrl = <1>;
  };
 };

 hdmitx@9800D000 {
  compatible = "realtek,rtd161x-hdmitx";
  reg = <0x0 0x9800d000 0x0 0x560>,
   <0x0 0x98007200 0x0 0x4>;
  gpio-hpd-detect = <&rtk_iso_gpio 7 0 0>;
  clocks = <&clk_en_1 14>;
  clock-names = "clk_en_hdmi";
  resets = <&rst3 28>;
  reset-names = "rstn_hdmi";
  status = "okay";

  scdc_rr {
   enable-scdc-rr = <0>;
   interrupt-parent = <&mux_intc>;
   #interrupt-cells = <1>;
   interrupt-controller;
   interrupts = <63 4>;
  };
 };
 hdmirx@98034000 {
  compatible = "realtek,rtd161x-hdmirx";
  reg = <0x0 0x98037000 0x0 0xE0>,
   <0x0 0x98034000 0x0 0xF54>,
   <0x0 0x98035F00 0x0 0x4C>,
   <0x0 0x98037700 0x0 0x98>,
   <0x0 0x98004000 0x0 0x224>,
   <0x0 0x9801B500 0x0 0x48>;
  interrupts = <0 23 4>;
  gpio-rx-hpd-ctrl = <&rtk_iso_gpio 31 1 1>;
  gpio-5v-detect = <&rtk_iso_gpio 20 0 0>;
  clocks = <&clk_en_3 26>,
   <&clk_en_2 18>,
   <&iso_clk_en 6>,
   <&iso_clk_en 5>,
   <&iso_clk_en 4>,
   <&iso_clk_en 3>,
   <&clk_en_2 6>,
   <&clk_en_2 2>;
  clock-names = "hdmirx",
   "mipi",
   "cbus_osc",
   "cbus_sys",
   "cbustx_sys",
   "cbusrx_sys",
   "tp",
   "cp";
  resets = <&rst3 24>,
   <&rst3 26>,
   <&mux_rst0 7>,
   <&iso_rst 13>,
   <&iso_rst 5>,
   <&iso_rst 6>;
  reset-names = "hdmirx",
   "hdmirx_wrap",
   "mipi",
   "cbus",
   "cbustx",
   "cbusrx";
  pinctrl-names = "default";
  pinctrl-0 = <&i2c_pins_2>;
  status = "okay";
 };

 sd: sdmmc@98010400 {
  compatible = "Realtek,rtk1295-sdmmc";
  gpios = <&rtk_iso_gpio 30 1 0>,
   <&rtk_iso_gpio 34 0 1>,
   <&rtk_iso_gpio 35 0 1>;
  reg = <0x0 0x98000000 0x0 0x400>,
   <0x0 0x98010400 0x0 0x200>,
   <0x0 0x9801A000 0x0 0x400>,
   <0x0 0x9804f000 0x0 0x40>,
   <0x0 0x98010A00 0x0 0x40>,
   <0x0 0x98007000 0x0 0x200>;
  interrupts = <0 44 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&sdcard_pins_low>, <&scpu_ejtag_pins_disable>;
  clocks = <&clk_en_2 14>, <&clk_en_2 24>;
  clock-names = "clk_en_cr", "clk_en_sd_ip";
  resets = <&rst2 2>;
  status = "okay";
 };

 sdio: sdio@98010A00 {
  compatible = "Realtek,rtk1295-sdio";
  gpios = <&rtk_iso_gpio 27 1 1>;
  reg = <0x0 0x98010c00 0x0 0x200>,
   <0x0 0x98000000 0x0 0x200000>;
  interrupts = <0 45 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&sdio_pins_1>;
  clocks = <&clk_en_2 22>,
   <&clk_en_2 16>;
  clock-names = "sdio", "sdio_ip";
  resets = <&rst2 6>;
  status = "okay";
 };

 emmc: emmc@98012000 {
  compatible = "Realtek,rtk1295-emmc";
  reg = <0x0 0x98012000 0x0 0xa00>,
   <0x0 0x98000000 0x0 0x600>,
   <0x0 0x9801A000 0x0 0x80>,
   <0x0 0x9801B000 0x0 0x150>,
   <0x0 0x9801a954 0x0 0x20>,
   <0x0 0x9804f000 0x0 0x100>;
  interrupts = <0 42 4>;
  speed-step = <3>;
  clocks = <&clk_en_2 12>, <&clk_en_2 20>;
  clock-names = "emmc", "emmc_ip";
  resets = <&mux_rst0 2>;
  reset-names = "emmc";
  status = "okay";
  pddrive_nf_s0 = <1 0x0 0x0 0x0 0x0>;
  pddrive_nf_s1 = <1 0x0 0x0 0x0 0x0>;
  pddrive_nf_s2 = <1 0x4 0x4 0x4 0x0>;
  pddrive_nf_s3 = <1 0x3 0x3 0x3 0x0>;
  phase_tuning = <0 1>;
  reference_phase = <1 0x9 0 0x0>;
  dqs_tuning = <1>;
 };

 nand@98010000 {
  compatible = "Realtek,rtk1295-nand";
  reg = <0x0 0x98010000 0x0 0x400>,
   <0x0 0x9801F000 0x0 0x400>;
  clocks = <&clk_en_2 10>;
  resets = <&mux_rst0 3>;
  status = "disabled";
 };

 rfkill: rfkilligpio {
                compatible = "Realtek,rfkill";
                gpios = <&rtk_iso_gpio 11 1 0>;
                status = "okay";
        };

 rng@98001000 {
                compatible = "Realtek,rtk-rng";
  reg = <0x0 0x98001000 0x0 0x70>;
  status = "okay";
        };


 smartcard@9801BE00 {
  compatible = "Realtek,rtk-smc";
  interrupts = <0 63 4>;
  reg = <0x0 0x9801B000 0x0 0x100>,
   <0x0 0x9801BE00 0x0 0x80>;
  smc-num = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&smartcard_pins_0>;
  clock-names = "clk_en_misc_sc";
  clocks = <&clk_en_3 10>;
  resets = <&rst2 30>;
  status = "okay";
  lsic_control{
   pin_cmd_vcc = <&rtk_iso_gpio 63 1 0>;
   pin_pwr_sel = <&rtk_iso_gpio 64 1 0>;
   cmd_vcc_en = <1>;
   cmd_vcc_polarity = <0>;
   pwr_sel_en = <1>;
   pwr_sel_polarity = <1>;
  };
 };

 irda@98007400 {
  compatible = "Realtek,rtk-irda";
  interrupt-parent = <&mux_intc>;
  reg = <0x0 0x98007000 0x0 0x400>,
   <0x0 0x98007400 0x0 0x100>;
  interrupts = <37 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&ir_rx_pins>;
  resets = <&iso_rst 1>;
  clocks = <&iso_clk_en 7>;
  status = "okay";
 };

        rtc@9801B600 {
                compatible = "realtek,rtk-rtc";
                reg = <0x0 0x9801B600 0x0 0x100>,
                        <0x0 0x98000000 0x0 0x100>,
                        <0x0 0x98007000 0x0 0x100>;
                rtc-base-year = <2018>;
                status = "okay";
        };




 rpc@9801a104 {
  compatible = "Realtek,rtk-rpc";
  reg = <0x0 0x9801a104 0x0 0xc>,
   <0x0 0x01ffe000 0x0 0x4000>,
   <0x0 0x0002f000 0x0 0x1000>,
   <0x0 0x9801a020 0x0 0x4>;
  interrupts = <0 33 4>;
  status = "okay";
 };

 dvfs: cpu-dvfs {
  compatible = "realtek,cpu-dvfs";
  status = "okay";
 };

 gpu: gpu@981D0000 {
  compatible = "arm,mali-midgard";
  reg = <0x0 0x981D0000 0x0 0x10000>,
        <0x0 0x98007000 0x0 0x01000>;
  interrupts = <0 76 4>, <0 77 4>, <0 75 4>;
  interrupt-names = "JOB", "MMU", "GPU";
  clocks = <&cc 10>;
  clock-name = "clk_mali";
  resets = <&rst1 20>;
  power-domains = <&pd 2>;
  status = "okay";
 };

 cpu_tm: thermal-sensor@9801db00 {
  compatible = "realtek,rtd16xx-thermal-sensor";
  reg = <0x0 0x9801db00 0x0 0x50>;
  #thermal-sensor-cells = <0>;
  status = "okay";
 };

 thermal-zones {
  cpu_thermal: cpu-thermal {
   polling-delay-passive = <250>;
   polling-delay = <1000>;
   thermal-sensors = <&cpu_tm>;
   trips {
    cpu_crit: cpu-crit {
     temperature = <130000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
   cooling-maps {};
  };
 };

 hse@98005000 {
  reg = <0x0 0x98005000 0x0 0x1000>;
  compatible = "realtek,highspeed-streaming-engine";
  interrupts = <0 7 4>, <0 27 4>;
  interrupt-names = "SWC", "NWC";
  clocks = <&clk_en_3 28>;
  resets = <&mux_rst0 0>;
  status = "okay";

  engine-0-disabled;
  engine-1-disabled;
  engine-2-enabled;
  engine-3-enabled;
 };

 md: md@9800b000 {
  compatible = "realtek,md";
  reg = <0 0x9800b000 0 0x1000>;
  interrupts = <0 38 4>;
  clocks = <&clk_en_2 4>;
  resets = <&mux_rst0 4>;
  status = "okay";
 };

 se: se@9800c000 {
  compatible = "realtek,se";
  reg = <0 0x9800c000 0 0x1000>;
  interrupts = <0 20 4>;
  clocks = <&clk_en_1 30>;
  resets = <&rst1 28>;
  status = "okay";
 };

 mcp@0 {
  compatible = "Realtek,rtk-mcp";
  reg = <0x0 0x98015000 0x0 0x1000>,
   <0x0 0x98014000 0x0 0x1000>;
  status = "disabled";
 };

 pu_pll@98000000 {
  compatible = "Realtek,rtk16xx-pu_pll";
  reg = <0x0 0x98000000 0x0 0x200>;
 };

 jpeg: jpeg@9803e000 {
  compatible = "Realtek,rtk16xx-jpeg";
  reg = <0x0 0x9803e000 0x0 0x1000>,
   <0x0 0x98000000 0x0 0x200>,
   <0x0 0x98007000 0x0 0x30>;
  interrupts = <0 52 4>;
  clocks = <&clk_en_3 4>;
  clock-names = "jpeg";
  resets = <&rst2 0>;
  status = "okay";
 };

 ve1: ve1@98040000 {
  compatible = "Realtek,rtk16xx-ve1";
  reg = <0x0 0x98040000 0x0 0xC000>,
   <0x0 0x98008000 0x0 0x1000>,
   <0x0 0x98007000 0x0 0x30>,
   <0x0 0x9800E000 0x0 0x1000>;
  interrupts = <0 53 4>, <0 54 4>;
  clocks = <&cc 13>,
   <&cc 14>,
   <&cc 16>,
   <&cc 15>,
   <&cc 6>,
   <&cc 11>,
   <&cc 12>;
  clock-names = "clk_ve1",
   "clk_ve2",
   "clk_ve2_bpu",
   "clk_ve3",
   "clk_sysh",
   "pll_ve1",
   "pll_ve2";
  resets = <&rst1 12>,
   <&rst1 14>,
   <&rst1 8>;
  reset-names = "ve1",
   "ve2",
   "ve3";
  assigned-clocks = <&cc 13>, <&cc 14>, <&cc 16>, <&cc 15>;
  assigned-clock-parents = <&cc 11>, <&cc 12>, <&cc 11>, <&cc 11>;
  assigned-clock-rates = <550000000>, <715000000>, <550000000>, <550000000>;
  status = "okay";
 };

 uctrl {
  compatible = "realtek,userspace-control";
 };

 dptx@9803D000 {
  compatible = "Realtek,rtk-dptx";
  reg = <0x0 0x9803D000 0x0 0x1000>,
   <0x0 0x98000000 0x0 0x1000>,
   <0x0 0x98009400 0x0 0x600>,
   <0x0 0x98080000 0x0 0x2000>;
  interrupts = <0 29 4>;
  clocks = <&clk_en_4 28>,
   <&clk_en_4 30>,
   <&clk_en_1 24>,
   <&clk_en_1 26>;
  clock-names = "clk_en_edp",
   "clk_en_tsio_trx",
   "clk_en_tve",
   "clk_en_vo";
  resets = <&iso_rst 4>,
   <&rst7 10>,
   <&rst3 16>,
   <&rst3 20>;
  reset-names = "dp",
   "edp",
   "tve",
   "vo";
  dp_hpd {
   gpios = <&rtk_iso_gpio 84 0 0>;
  };
 };

 cec0@98037800 {
  compatible = "Realtek,rtk-cec0";
  reg = <0x0 0x98037800 0x0 0xe0>,
   <0x0 0x98007000 0x0 0x100>,
   <0x0 0x98037500 0x0 0x100>;
  interrupts = <0 26 4>;
  clocks = <&iso_clk_en 6>,
   <&iso_clk_en 5>,
   <&iso_clk_en 4>,
   <&iso_clk_en 3>;
  clock-names = "cbus_osc",
   "cbus_sys",
   "cbustx_sys",
   "cbusrx_sys";
  resets = <&iso_rst 13>,
   <&iso_rst 5>,
   <&iso_rst 6>;
  reset-names = "cbus",
   "cbustx",
   "cbusrx";
  status = "okay";
 };

 spdif {
  compatible = "realtek,audio";
  gpios = <&rtk_iso_gpio 22 1 1>;
  pinctrl-names = "default";
  pinctrl-0 = <&spdif_pins>;
  status = "okay";
 };
};

# 1 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx-pcie.dtsi" 1
/ {
 pcie: pcie@98060000 {
  compatible = "realtek,rtk16xx-pcie-slot1";
  reg = <0x0 0x98060000 0x0 0x00001000
         0x0 0x98061000 0x0 0x00001000
         0x0 0x9801C800 0x0 0x00000100
         0x0 0x9801A000 0x0 0x00000300>;
  interrupt-names = "rtk-pcie1-intr";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 0 0 61 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&pcie_clk_pins_0>;
  bus-range = <0x00 0xff>;
  linux,pci-domain = <0>;
  device_type = "pci";
  gpios = <&rtk_iso_gpio 29 1 0 >;
  #size-cells = <2>;
  #address-cells = <3>;
  num-lanes = <1>;
  phys = <0x00000003>,
   <0x27710301>,
   <0x52F50401>,
   <0xead70501>,
   <0x00080601>,
   <0xb6530a01>,
   <0xc4552001>,
   <0x8EA01B01>,
   <0x8EA05B01>,
   <0x55552101>,
   <0x505c0101>,
   <0xa8032b01>,
   <0x27e94301>,
   <0x52f54401>,
   <0xead74501>,
   <0x00004601>,
   <0x86534a01>,
   <0xc4666001>,
   <0x55556101>,
   <0xa84a4101>,
   <0xa8036b01>,
   <0x01225a01>,
   <0xf8022801>,
   <0x521C0901>,
   <0x501C0901>,
   <0x521C0901>;


  ranges = <0x02000000 0x00000000 0x98062000 0x0 0x98062000 0x00000000 0x0001E000
   0x01000000 0x00000000 0x00030000 0x0 0x00030000 0x00000000 0x00010000>;
  resets = <&rst2 14>,
   <&rst2 16>,
   <&rst2 18>,
   <&rst2 20>,
   <&rst2 10>,
   <&rst2 12>,
   <&rst2 22>,
   <&rst2 24>;

  reset-names = "rstn",
   "core",
   "power",
   "nonstitch",
   "stitch",
   "phy",
   "phy_mdio",
   "sgmii_mdio";
  clocks = <&clk_en_1 2>;
  status = "okay";
 };

 pcie2: pcie2@980A0000 {
  compatible = "realtek,rtk16xx-pcie-slot2";
  reg = <0x0 0x980A0000 0x0 0x00001000
         0x0 0x980A1000 0x0 0x00001000
         0x0 0x9801C600 0x0 0x00000100
         0x0 0x9804F000 0x0 0x00000100>;
  interrupt-names = "rtk-pcie2-intr";
  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &gic 0 0 0 62 4>;
  pinctrl-names = "default";
  pinctrl-0 = <&pcie_clk_pins_1>;
  bus-range = <0x00 0xff>;
  linux,pci-domain = <1>;
  device_type = "pci";
  gpios = <&rtk_iso_gpio 65 1 0 >;
  #size-cells = <2>;
  #address-cells = <3>;
  num-lanes = <1>;
  phys = <0x00000003>,
   <0x27710301>,
   <0x52F50401>,
   <0xead70501>,
   <0x00080601>,
   <0xb6530a01>,
   <0xc4552001>,
   <0x8EA01B01>,
   <0x8EA05B01>,
   <0x55552101>,
   <0x505c0101>,
   <0xa8032b01>,
   <0x27e94301>,
   <0x52f54401>,
   <0xead74501>,
   <0x00004601>,
   <0x86534a01>,
   <0xc4666001>,
   <0x55556101>,
   <0xa84a4101>,
   <0xa8036b01>,
   <0x01225a01>,
   <0xf8022801>,
   <0x521C0901>,
   <0x501C0901>,
   <0x521C0901>;


  ranges = <0x02000000 0x00000000 0x980A2000 0x0 0x980A2000 0x00000000 0x0001E000
   0x01000000 0x00000000 0x00040000 0x0 0x00040000 0x00000000 0x00010000>;
  resets = <&rst4 20>,
   <&rst4 22>,
   <&rst4 24>,
   <&rst4 26>,
   <&rst4 16>,
   <&rst4 18>,
   <&rst4 28>;

  reset-names = "rstn",
   "core",
   "power",
   "nonstitch",
   "stitch",
   "phy",
   "phy_mdio";
  clocks = <&clk_en_4 18>;
  status = "okay";
 };
};
# 1264 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi" 2
# 1 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx-cpu-dvfs.dtsi" 1



# 1 "./arch/arm/boot/dts/include/dt-bindings/regulator/gmt,g22xx.h" 1
# 5 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx-cpu-dvfs.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/regulator/anpec,apw8889.h" 1
# 6 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx-cpu-dvfs.dtsi" 2
# 1 "./arch/arm/boot/dts/include/dt-bindings/thermal/thermal.h" 1
# 7 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx-cpu-dvfs.dtsi" 2
# 28 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx-cpu-dvfs.dtsi"
&i2c_0 {
 status = "okay";

 cpu_supp_0: sy8827e: sy8827e@41 {
  compatible = "silergy,sy8827e";
  reg = <0x41>;
  regulator-name = "cpudvs";
  regulator-min-microvolt = <712500>;
  regulator-max-microvolt = <1500000>;
  regulator-ramp-delay = <2000>;
  regulator-boot-on;
  regulator-always-on;
  status = "okay";
 };

 reg_sel: selector@12 {
  compatible = "realtek,regulator-selector";
  reg = <0x12>;
  status = "okay";
  cpu_supp: cpu-selector {
   compatible = "supply-selector";
   g2237-supply = <&cpu_supp_0>;
   apw8889-supply = <&cpu_supp_1>;
  };
  gpu_supp: gpu-selector {
   compatible = "supply-selector";
   g2237-supply = <&gpu_supp_0>;
   apw8889-supply = <&gpu_supp_1>;
  };
 };

 g2237: g2237@12 {
  compatible = "gmt,g2237";
  reg = <0x12>;


  status = "disabled";

  vd33_supp: dc1 {
   regulator-name = "vd33";
   regulator-min-microvolt = <2200000>;
   regulator-max-microvolt = <3700000>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(1)>;
   regulator-state-mem {
    regulator-suspend-microvolt = <3200000>;
   };

  };
  gpu_supp_0: dc2 {
   regulator-name = "gpudvs";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1187500>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0)>;
   regulator-ramp-delay = <625>;
   regulator-state-mem {
    regulator-off-in-suspend;
   };
  };
  dc3 {
   regulator-name = "core";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <1187500>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0)>;
   regulator-state-mem {
    regulator-suspend-microvolt = <900000>;
   };
  };
  ddr_supp: dc4 {
   regulator-name = "ddr";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0)>;

  };
  dc5 {
   regulator-name = "vd18";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <2500000>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0)>;
  };
  ldo1 {
   regulator-name = "vd25";
   regulator-min-microvolt = <2200000>;
   regulator-max-microvolt = <3000000>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <((0))>;
  };
 };

 apw8889: apw8889@12 {
  compatible = "anpec,apw8889";
  reg = <0x12>;


  status = "disabled";

  dc1 {
   regulator-name = "vd33";
   regulator-min-microvolt = <2200000>;
   regulator-max-microvolt = <3777500>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0x1)>;
   regulator-state-mem {
    regulator-suspend-microvolt = <3200000>;
   };

  };
  dc2 {
   regulator-name = "core";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1187500>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0x0)>;
   regulator-state-mem {
    regulator-suspend-microvolt = <900000>;
   };
  };
  cpu_supp_1: dc3 {
   regulator-name = "cpudvs";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1187500>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0x0)>;
   regulator-ramp-delay = <625>;
   regulator-state-mem {
    regulator-off-in-suspend;
   };
  };
  gpu_supp_1: dc4 {
   regulator-name = "gpudvs";
   regulator-min-microvolt = <400000>;
   regulator-max-microvolt = <1187500>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0x0)>;
   regulator-ramp-delay = <625>;
   regulator-state-mem {
    regulator-off-in-suspend;
   };
  };
  dc5 {
   regulator-name = "ddr";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0x0)>;
  };
  dc6 {
   regulator-name = "vd18";
   regulator-min-microvolt = <800000>;
   regulator-max-microvolt = <2060000>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <(0x0)>;
  };
  ldo1 {
   regulator-name = "vd25";
   regulator-min-microvolt = <1870000>;
   regulator-max-microvolt = <4300000>;

   regulator-boot-on;
   regulator-always-on;
   regulator-initial-mode = <((0x0))>;
  };
 };
};


&A55_0 {
 clocks = <&cc 0>;
 cpu-supply = <&cpu_supp>;
 operating-points-v2 = <&cpu_opps>;
 cooling-min-level = <0>;
 cooling-max-level = <11>;
 #cooling-cells = <2>;
};

&A55_1 {
 clocks = <&cc 0>;
 cpu-supply = <&cpu_supp>;
 operating-points-v2 = <&cpu_opps>;
 cooling-min-level = <0>;
 cooling-max-level = <11>;
 #cooling-cells = <2>;
};

&A55_2 {
 clocks = <&cc 0>;
 cpu-supply = <&cpu_supp>;
 operating-points-v2 = <&cpu_opps>;
 cooling-min-level = <0>;
 cooling-max-level = <11>;
 #cooling-cells = <2>;
};

&A55_3 {
 clocks = <&cc 0>;
 cpu-supply = <&cpu_supp>;
 operating-points-v2 = <&cpu_opps>;
 cooling-min-level = <0>;
 cooling-max-level = <11>;
 #cooling-cells = <2>;
};

&A55_4 {
 clocks = <&cc 0>;
 cpu-supply = <&cpu_supp>;
 operating-points-v2 = <&cpu_opps>;
 cooling-min-level = <0>;
 cooling-max-level = <11>;
 #cooling-cells = <2>;
};

&A55_5 {
 clocks = <&cc 0>;
 cpu-supply = <&cpu_supp>;
 operating-points-v2 = <&cpu_opps>;
 cooling-min-level = <0>;
 cooling-max-level = <11>;
 #cooling-cells = <2>;
};


&dvfs {
 hlb-enable;
 hlb-polling-ms = <250>;
 status = "okay";

 cpu_opps: cpu-opp-table {
  compatible = "operating-points-v2";
  opp-shared;
  opp300: opp-300mhz {
   opp-hz = /bits/ 64 <300000000>;
   opp-microvolt = <812500>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp400: opp-400mhz {
   opp-hz = /bits/ 64 <400000000>;
   opp-microvolt = <812500>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp500: opp-500mhz {
   opp-hz = /bits/ 64 <500000000>;
   opp-microvolt = <812500>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp600: opp-600mhz {
   opp-hz = /bits/ 64 <600000000>;
   opp-microvolt = <812500>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp700: opp-700mhz {
   opp-hz = /bits/ 64 <700000000>;
   opp-microvolt = <812500>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp800: opp-800mhz {
   opp-hz = /bits/ 64 <800000000>;
   opp-microvolt = <837500>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp900: opp-900mhz {
   opp-hz = /bits/ 64 <900000000>;
   opp-microvolt = <887500>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp1000: opp-1000mhz {
   opp-hz = /bits/ 64 <1000000000>;
   opp-microvolt = <937500>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp1100: opp-1100mhz {
   opp-hz = /bits/ 64 <1100000000>;
   opp-microvolt = <987500>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp1200: opp-1200mhz {
   opp-hz = /bits/ 64 <1200000000>;
   opp-microvolt = <1025000>;
   clock-latency-ns = <150000>;
   opp-suspend;
   status = "okay";
  };
  opp1300: opp-1300mhz {
   opp-hz = /bits/ 64 <1300000000>;
   opp-microvolt = <1075000>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
  opp1400: opp-1400mhz {
   opp-hz = /bits/ 64 <1400000000>;
   opp-microvolt = <1125000>;
   clock-latency-ns = <150000>;
   status = "okay";
  };
 };
};

&cpu_thermal {
 trips {
  tm_alert0: cpu-alert0 {
   temperature = <105000>;
   hysteresis = <0>;
   type = "passive";
  };
  tm_alert1: cpu-alert1 {
   temperature = <115000>;
   hysteresis = <0>;
   type = "passive";
  };
  tm_alert2: cpu-alert2 {
   temperature = <90000>;
   hysteresis = <0>;
   type = "passive";
  };
 };
 cooling-maps {
  cpu-map0 {
   trip = <&tm_alert0>;
   cooling-device = <&A55_0 1 6>;
   contribution = <70>;
  };
  cpu-map1 {
   trip = <&tm_alert1>;
   cooling-device = <&A55_0 7 (~0)>;
   contribution = <70>;
  };
  cpu-map2 {
   trip = <&tm_alert2>;
   cooling-device = <&A55_0 (~0) 1>;
   contribution = <70>;
  };
 };
};
# 1265 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi" 2
# 1 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx-gpu-dvfs.dtsi" 1


&gpu {
 mali-supply = <&gpu_supp>;
 operating-points-v2 = <&gpu_opps>;
 assigned-clocks = <&cc 10>;
 assigned-clock-rates = <400000000>;

 gpu_opps: gpu-opp-table {
  compatible = "operating-points-v2",
   "operating-points-v2-mali";

  opp-1x400 {
   opp-hz = /bits/ 64 <133000000>;
   opp-hz-real = /bits/ 64 <400000000>;
   opp-microvolt = <1000000>;
   opp-core-mask = /bits/ 64 <0x2>;
  };
  opp-2x400 {
   opp-hz = /bits/ 64 <266000000>;
   opp-hz-real = /bits/ 64 <400000000>;
   opp-microvolt = <1000000>;
   opp-core-mask = /bits/ 64 <0x1>;
  };
  opp-3x400 {
   opp-hz = /bits/ 64 <400000000>;
   opp-hz-real = /bits/ 64 <400000000>;
   opp-microvolt = <1000000>;
   opp-suspend;
  };
  opp-3x500 {
   opp-hz = /bits/ 64 <500000000>;
   opp-hz-real = /bits/ 64 <500000000>;
   opp-microvolt = <1000000>;
  };
  opp-3x600 {
   opp-hz = /bits/ 64 <600000000>;
   opp-hz-real = /bits/ 64 <600000000>;
   opp-microvolt = <1050000>;
  };
 };
};
# 1266 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi" 2
# 1 "arch/arm/boot/dts/realtek/rtd16xx/rtd-1619-irda.dtsi" 1




/ {
 irda@98007400 {
  irda_rx0 {
   irrx-protocol = "NEC";
   transcode-mode = <1>;

   cust-code = <0x7F80>;
   scancode-msk = <0x00FF0000>;
   custcode-msk = <0x0000FFFF>;
   keymap-tbl = <

    0x18 116
    0x5A 353
    0x58 154
    0x1A 377
    0x14 102
    0x56 357
    0x54 358
    0x19 232
    0x57 158
    0x55 207
    0x17 128
    0x15 372
    0x4F 168
    0x4D 103
    0x16 208
    0x0C 105
    0x4C 352
    0x0E 106
    0x08 412
    0x48 108
    0x09 407
    0x4B 114
    0x49 115
    0x0B 532
    0x0A 531
    0xEEEE 0
    0xEEEE 1
    0xFFFF 272
    0xFFFF 113
             >;
   reg-ir-dpir = <50>;
   sample-rate = <40>;
  };
 };
};
# 1267 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi" 2
# 1 "arch/arm/boot/dts/realtek/rtd16xx/rtd-1619-sata.dtsi" 1


/ {
 /include/ "rtd-16xx-sata.dtsi"

 sata_phy: sata_phy@9803FF60 {
  clocks = <&clk_en_4 8>,
   <&clk_en_4 10>;
  resets = <&rst4 8>;
# 30 "arch/arm/boot/dts/realtek/rtd16xx/rtd-1619-sata.dtsi"
  sata-phy@1 {
   reg = <1>;
   resets = <&rst4 4>,
    <&rst4 0>;
   spread-spectrum = <0>;
   phy-param = <0x70000211>, <0x70004211>, <0x70008211>,
    <0x336a0511>, <0x336a4511>, <0x336a8511>,
    <0xa9040b11>, <0xa9044b11>, <0xa9048b11>,
    <0x500b1411>, <0x500b5411>, <0x500b9411>,
    <0x77771511>, <0x77775511>, <0x77779511>,
    <0x00231711>, <0x00235711>, <0x00239711>,
    <0x00632211>, <0x00636211>, <0x0063a211>,
    <0x27680311>, <0x27684311>, <0x27688311>;

   tx-driving = <2>;

   tx-driving-tbl =
     <0x94a72011>, <0x94a76011>, <0x94a7a011>,
     <0x587a2111>, <0x587a6111>, <0x587aa111>;
   /delete-property/ tx-driving-tbl;
  };
 };

 ahci_sata: sata@9803F000 {
  clocks = <&clk_en_4 12>;
  resets = <&rst4 14>;
  sata-port@0 {
   reg = <0>;

   resets = <&rst4 12>;
   gpios = <&rtk_iso_gpio 65 1 1>;
  };
  sata-port@1 {
   reg = <1>;
   phys = <&sata_phy 1>;
   resets = <&rst4 10>;
   gpios = <&rtk_iso_gpio 67 1 1>;
  };
 };
};
# 1268 "arch/arm/boot/dts/realtek/rtd16xx/rtd-16xx.dtsi" 2
# 38 "arch/arm/boot/dts/realtek/rtd16xx/rtd-1619-megingjord-2GB.dts" 2
# 1 "arch/arm/boot/dts/realtek/rtd16xx/rtd-1619-usb.dtsi" 1
# 10 "arch/arm/boot/dts/realtek/rtd16xx/rtd-1619-usb.dtsi"
/ {
 /include/ "rtd-16xx-usb.dtsi"
 rtk_usb_power_manager@0 {
  compatible = "Realtek,usb-manager";
  realtek,port0-power-gpio = <&rtk_iso_gpio 57 1 3>;
  realtek,port1-power-gpio = <&rtk_iso_gpio 48 1 1>;
  realtek,port2-power-gpio = <&rtk_iso_gpio 49 1 3>;

  status = "okay";
 };

 dwc3_drd: rtk_dwc3_drd@98013200 {
  compatible = "Realtek,dwc3";
  status = "okay";

  dwc3_drd@98020000 {
   dr_mode = "peripheral";
  };

  rtk_dwc3_drd_type_c@0 {
   compatible = "Realtek,dwc3-type_c";
   drd_mode;
   status = "okay";
  };
 };

 dwc3_u2host: rtk_dwc3_u2host@98013C00 {
  compatible = "Realtek,dwc3";
  status = "okay";
 };

 dwc3_u3host: rtk_dwc3_u3host@98013E00 {
  compatible = "Realtek,dwc3";
  status = "okay";
  dwc3_u3host@981F0000 {
   compatible = "synopsys,dwc3";

   snps,dis_u3_susphy_quirk;
   status = "okay";
  };

 };

};
# 39 "arch/arm/boot/dts/realtek/rtd16xx/rtd-1619-megingjord-2GB.dts" 2

/ {
 model= "Realtek_Megingjord_2GB";
 model_hex= <0x00000653>;
# 64 "arch/arm/boot/dts/realtek/rtd16xx/rtd-1619-megingjord-2GB.dts"
 chosen {
  linux,initrd-start = <(0x02200000)>;
  linux,initrd-end = <((0x02200000) + (0x00400000))>;
  bootargs = "earlycon=uart8250,mmio32,0x98007800 console=ttyS0,115200 init=/init androidboot.storage=emmc androidboot.hardware=thor androidboot.serialno=thor000 loglevel=4";
  swiotlb-memory-reservation-size = <512>;
  swiotlb-force = <0>;
  cma-region-enable = <1>;
  cma-region-info = <0x00000000 0x02000000 0x20000000>;

 };

 arm_psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 memory@0 {
  device_type = "memory";
  reg = <0x0 0x0 0x0 0x80000000>;
 };

 firmware {
  android {
   compatible = "android,firmware";
   fstab {
    compatible = "android,fstab";
    system {
     compatible = "android,system";
     dev = "/dev/block/platform/98012000.emmc/by-name/system";
     type = "ext4";
     mnt_flags = "ro,noatime";
     fsmgr_flags = "wait";
    };
    vendor {
     compatible = "android,vendor";
     dev = "/dev/block/platform/98012000.emmc/by-name/vendor";
     type = "ext4";
     mnt_flags = "ro,noatime";
     fsmgr_flags = "wait";
    };
   };
  };
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  rbus@0 {
   compatible = "rsvmem-remap";
   save_remap_name = "rbus";
   reg = <0x0 (0x98000000) 0x0 (0x00200000)>;
   rtk_rbus_barrier_flag;
  };

  common@0 {
   compatible = "rsvmem-remap";
   save_remap_name = "common";
   reg = <0x0 (0x0002F000) 0x0 (0x00001000)>;
  };

  ringbuf@0 {
   compatible = "rsvmem-remap";
   save_remap_name = "ringbuf";
   reg = <0x0 (0x01ffe000) 0x0 (0x00004000)>;
  };
 };

 rtk_avcpu {
  compatible = "Realtek,rtk-avcpu";
  #address-cells = <1>;
  #size-cells = <1>;

  crt@0 {
   reg = <0x98000000 0x200000>;
  };

  rpc@0 {
   reg = <(0x0002F000) (0x00001000)>;
  };
 };

 rtk,ion {
  compatible = "Realtek,rtk-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  rtk,ion-heap@0 {
   compatible = "Realtek,rtk-ion-reserve";
   reg = <0>;
   rtk,memory-reservation-size = <0x0>;
  };

  rtk,ion-heap@1 {
   compatible = "Realtek,rtk-ion-reserve";
   reg = <1>;
   rtk,memory-reservation-size = <0x0>;
  };

  rtk,ion-heap@4 {
   compatible = "Realtek,rtk-ion-reserve";
   reg = <4>;
   rtk,memory-reservation-size = <0x0>;
  };

  rtk,ion-heap@8 {
   compatible = "Realtek,rtk-ion-reserve";
   reg = <8>;
   rtk,memory-reserve = <
    (((0x02600000)))
    (( ((0x00c00000) > (0x00c00000)) ? (0x00c00000) : (0x00c00000)))
    ((((1U << 1) | (1U << 2) | (1U << 3))))>;
  };

  rtk,ion-heap@7 {
   compatible = "Realtek,rtk-ion-reserve";
   reg = <7>;
   rtk,memory-reserve = <
    (((0x03200000)))
    (( ((0x0ce00000) > (0x0c700000)) ? (0x0c700000) : (0x0ce00000)))
    ((((1U << 1) | (1U << 2) | (1U << 3))))
    (((0x14200000)))
    (( ((0x0C400000) > (0x0ae00000)) ? (0x0ae00000) : (0x0C400000)))
    ((((1U << 1) | (1U << 2) | (1U << 3))))>;
  };
 };

 rtk-fb {
  compatible = "Realtek,rtk-fb";
  buffer-cnt = <3>;
  resolution = <1920 1080>;
  fps = <60>;
 };

 dwc3_drd: rtk_dwc3_drd@98013200 {
  dwc3_drd@98020000 {
   dr_mode = "host";
  };
  rtk_dwc3_drd_type_c@0 {
   status = "disabled";
  };
 };

};
