#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5571e7ee38e0 .scope module, "top_simu" "top_simu" 2 3;
 .timescale -7 -10;
P_0x5571e7ee3a60 .param/l "DATA" 1 2 26, +C4<00000000000000000000000000000010>;
P_0x5571e7ee3aa0 .param/l "IDLE" 1 2 24, +C4<00000000000000000000000000000000>;
P_0x5571e7ee3ae0 .param/l "PERIOD" 1 2 22, +C4<00000000000000000000000100111101>;
P_0x5571e7ee3b20 .param/l "START" 1 2 25, +C4<00000000000000000000000000000001>;
P_0x5571e7ee3b60 .param/l "STOP" 1 2 27, +C4<00000000000000000000000000000011>;
v0x5571e7f15040_0 .var "bitcnt", 3 0;
v0x5571e7f15140_0 .var "clk", 0 0;
v0x5571e7f15230_0 .var "cnt", 15 0;
v0x5571e7f15300_0 .var "data", 7 0;
v0x5571e7f153c0_0 .var "state", 7 0;
v0x5571e7f154a0_0 .var "uin", 0 0;
v0x5571e7f15540_0 .net "word", 7 0, v0x5571e7f14e20_0;  1 drivers
v0x5571e7f15610_0 .net "wvalid", 0 0, v0x5571e7f14f00_0;  1 drivers
S_0x5571e7ea6030 .scope module, "urx" "UART_RX" 2 14, 3 3 0, S_0x5571e7ee38e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "uart_in"
    .port_info 2 /OUTPUT 1 "wvalid"
    .port_info 3 /OUTPUT 8 "word"
P_0x5571e7ea61b0 .param/l "BITRX" 1 3 36, C4<00000010>;
P_0x5571e7ea61f0 .param/l "CLKFREQ" 0 3 6, C4<00000000100110001001011010000000>;
P_0x5571e7ea6230 .param/l "EX_PERIOD" 1 3 8, C4<000000000000000000000000100111100>;
P_0x5571e7ea6270 .param/l "EX_PER_HALF" 1 3 9, C4<000000000000000000000000010011101>;
P_0x5571e7ea62b0 .param/l "IDLE" 1 3 34, C4<00000000>;
P_0x5571e7ea62f0 .param/l "SPEED" 0 3 5, C4<00000000000000000111101100001100>;
P_0x5571e7ea6330 .param/l "START" 1 3 35, C4<00000001>;
L_0x5571e7edeb80 .functor BUFZ 1, v0x5571e7f14d40_0, C4<0>, C4<0>, C4<0>;
L_0x7fe6a6925018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5571e7ed2be0_0 .net/2u *"_s2", 1 0, L_0x7fe6a6925018;  1 drivers
L_0x7fe6a6925060 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5571e7ecc790_0 .net/2u *"_s6", 1 0, L_0x7fe6a6925060;  1 drivers
v0x5571e7f04500_0 .var "bitcnt", 3 0;
v0x5571e7f045f0_0 .net "clk", 0 0, v0x5571e7f15140_0;  1 drivers
v0x5571e7f046b0_0 .var "counter", 15 0;
v0x5571e7f04790_0 .net "fedge", 0 0, L_0x5571e7f158c0;  1 drivers
v0x5571e7f04850_0 .net "redge", 0 0, L_0x5571e7f15770;  1 drivers
v0x5571e7f04910_0 .var "state", 7 0;
v0x5571e7f049f0_0 .net "uart_in", 0 0, v0x5571e7f154a0_0;  1 drivers
v0x5571e7f04ab0_0 .net "uart_sync", 0 0, L_0x5571e7edeb80;  1 drivers
v0x5571e7f04b70_0 .var "uedge", 1 0;
v0x5571e7f04c50_0 .var "uin_0", 0 0;
v0x5571e7f14d40_0 .var "uin_1", 0 0;
v0x5571e7f14e20_0 .var "word", 7 0;
v0x5571e7f14f00_0 .var "wvalid", 0 0;
E_0x5571e7ee3dd0 .event posedge, v0x5571e7f045f0_0;
L_0x5571e7f15770 .cmp/eq 2, v0x5571e7f04b70_0, L_0x7fe6a6925018;
L_0x5571e7f158c0 .cmp/eq 2, v0x5571e7f04b70_0, L_0x7fe6a6925060;
    .scope S_0x5571e7ea6030;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571e7f14f00_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5571e7f14e20_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5571e7f046b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571e7f04c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571e7f14d40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5571e7f04b70_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5571e7f04910_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571e7f04500_0, 0, 4;
    %end;
    .thread T_0;
    .scope S_0x5571e7ea6030;
T_1 ;
    %wait E_0x5571e7ee3dd0;
    %load/vec4 v0x5571e7f049f0_0;
    %assign/vec4 v0x5571e7f04c50_0, 0;
    %load/vec4 v0x5571e7f04c50_0;
    %assign/vec4 v0x5571e7f14d40_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5571e7ea6030;
T_2 ;
    %wait E_0x5571e7ee3dd0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571e7f14f00_0, 0;
    %load/vec4 v0x5571e7f04b70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5571e7f04ab0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5571e7f04b70_0, 0;
    %load/vec4 v0x5571e7f04910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5571e7f14e20_0, 0;
    %load/vec4 v0x5571e7f04790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x5571e7f046b0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5571e7f04910_0, 0;
T_2.4 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x5571e7f046b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5571e7f046b0_0, 0;
    %load/vec4 v0x5571e7f046b0_0;
    %pad/u 33;
    %cmpi/e 157, 0, 33;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5571e7f04910_0, 0;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0x5571e7f046b0_0, 0;
T_2.6 ;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x5571e7f046b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5571e7f046b0_0, 0;
    %load/vec4 v0x5571e7f046b0_0;
    %pad/u 33;
    %cmpi/e 316, 0, 33;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5571e7f046b0_0, 0;
    %load/vec4 v0x5571e7f04500_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5571e7f04500_0, 0;
    %load/vec4 v0x5571e7f04b70_0;
    %parti/s 1, 0, 2;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5571e7f04500_0;
    %assign/vec4/off/d v0x5571e7f14e20_0, 4, 5;
    %load/vec4 v0x5571e7f04500_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5571e7f046b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5571e7f04500_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5571e7f04910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571e7f14f00_0, 0;
T_2.10 ;
T_2.8 ;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5571e7ee38e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5571e7f15140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5571e7f154a0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5571e7f15230_0, 0, 16;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x5571e7f15300_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5571e7f15040_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5571e7f153c0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x5571e7ee38e0;
T_4 ;
    %delay 1000, 0;
    %load/vec4 v0x5571e7f15140_0;
    %inv;
    %store/vec4 v0x5571e7f15140_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5571e7ee38e0;
T_5 ;
    %wait E_0x5571e7ee3dd0;
    %load/vec4 v0x5571e7f153c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x5571e7f15230_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5571e7f15230_0, 0;
    %load/vec4 v0x5571e7f15230_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_5.5, 4;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5571e7f153c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5571e7f154a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5571e7f15230_0, 0;
T_5.5 ;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x5571e7f15230_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5571e7f15230_0, 0;
    %load/vec4 v0x5571e7f15230_0;
    %pad/u 32;
    %cmpi/e 316, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5571e7f153c0_0, 0;
    %load/vec4 v0x5571e7f15300_0;
    %load/vec4 v0x5571e7f15040_0;
    %part/u 1;
    %assign/vec4 v0x5571e7f154a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5571e7f15230_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5571e7f15040_0, 0;
T_5.7 ;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x5571e7f15230_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5571e7f15230_0, 0;
    %load/vec4 v0x5571e7f15300_0;
    %load/vec4 v0x5571e7f15040_0;
    %part/u 1;
    %assign/vec4 v0x5571e7f154a0_0, 0;
    %load/vec4 v0x5571e7f15230_0;
    %pad/u 32;
    %cmpi/e 316, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0x5571e7f15040_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5571e7f15040_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5571e7f15230_0, 0;
    %load/vec4 v0x5571e7f15040_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x5571e7f153c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5571e7f154a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5571e7f15040_0, 0;
T_5.11 ;
T_5.9 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x5571e7f15230_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5571e7f15230_0, 0;
    %load/vec4 v0x5571e7f15230_0;
    %pad/u 32;
    %cmpi/e 316, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5571e7f153c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5571e7f15230_0, 0;
T_5.13 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5571e7ee38e0;
T_6 ;
    %vpi_call 2 77 "$dumpfile", "uart_sim.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5571e7ee38e0 {0 0 0};
    %delay 705032704, 1;
    %vpi_call 2 80 "$stop" {0 0 0};
    %vpi_call 2 81 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "simu_uart.v";
    "../uart_rx.v";
