{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 00:29:24 2019 " "Info: Processing started: Mon Nov 04 00:29:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProgramCounter_8Bits -c ProgramCounter_8Bits " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ProgramCounter_8Bits -c ProgramCounter_8Bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2_1-behavioral " "Info: Found design unit 1: MUX_2_1-behavioral" {  } { { "MUX_2_1.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/MUX_2_1.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2_1 " "Info: Found entity 1: MUX_2_1" {  } { { "MUX_2_1.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/MUX_2_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcountertoplevel.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file programcountertoplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounterTopLevel-behavioral " "Info: Found design unit 1: ProgramCounterTopLevel-behavioral" {  } { { "ProgramCounterTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounterTopLevel " "Info: Found entity 1: ProgramCounterTopLevel" {  } { { "ProgramCounterTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dff_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_1-Behavioral " "Info: Found design unit 1: DFF_1-Behavioral" {  } { { "DFF_1.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DFF_1 " "Info: Found entity 1: DFF_1" {  } { { "DFF_1.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ProgramCounterTopLevel " "Info: Elaborating entity \"ProgramCounterTopLevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DFFinD_iINMUXin0 ProgramCounterTopLevel.vhd(16) " "Warning (10541): VHDL Signal Declaration warning at ProgramCounterTopLevel.vhd(16): used implicit default value for signal \"DFFinD_iINMUXin0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ProgramCounterTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "PC_COUNT_OUT\[0\] ProgramCounterTopLevel.vhd(9) " "Warning (10873): Using initial value X (don't care) for net \"PC_COUNT_OUT\[0\]\" at ProgramCounterTopLevel.vhd(9)" {  } { { "ProgramCounterTopLevel.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_1 DFF_1:\\GenerateDFFs:1:DFFn " "Info: Elaborating entity \"DFF_1\" for hierarchy \"DFF_1:\\GenerateDFFs:1:DFFn\"" {  } { { "ProgramCounterTopLevel.vhd" "\\GenerateDFFs:1:DFFn" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST DFF_1.vhd(19) " "Warning (10492): VHDL Process Statement warning at DFF_1.vhd(19): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DFF_1.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2_1 MUX_2_1:\\GenerateINMUX:0:INMUX " "Info: Elaborating entity \"MUX_2_1\" for hierarchy \"MUX_2_1:\\GenerateINMUX:0:INMUX\"" {  } { { "ProgramCounterTopLevel.vhd" "\\GenerateINMUX:0:INMUX" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 53 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[7\] GenerateOUTMUX " "Error: Net \"DFFoutQN_OUTMUXin0\[7\]\", which fans out to \"GenerateOUTMUX\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[7\] " "Error: Net is fed by \"DFFoutQN_OUTMUXin0\[7\]\"" {  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[7\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:7:DFFn\|QN " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:7:DFFn\|QN\"" {  } { { "DFF_1.vhd" "QN" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 10 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:7:DFFn\|QN~reg0 " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:7:DFFn\|QN~reg0\"" {  } { { "DFF_1.vhd" "QN~reg0" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 19 0 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[7\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[6\] GenerateOUTMUX " "Error: Net \"DFFoutQN_OUTMUXin0\[6\]\", which fans out to \"GenerateOUTMUX\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[6\] " "Error: Net is fed by \"DFFoutQN_OUTMUXin0\[6\]\"" {  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[6\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:6:DFFn\|QN " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:6:DFFn\|QN\"" {  } { { "DFF_1.vhd" "QN" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 10 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:6:DFFn\|QN~reg0 " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:6:DFFn\|QN~reg0\"" {  } { { "DFF_1.vhd" "QN~reg0" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 19 0 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[6\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[5\] GenerateOUTMUX " "Error: Net \"DFFoutQN_OUTMUXin0\[5\]\", which fans out to \"GenerateOUTMUX\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[5\] " "Error: Net is fed by \"DFFoutQN_OUTMUXin0\[5\]\"" {  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[5\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:5:DFFn\|QN " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:5:DFFn\|QN\"" {  } { { "DFF_1.vhd" "QN" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 10 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:5:DFFn\|QN~reg0 " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:5:DFFn\|QN~reg0\"" {  } { { "DFF_1.vhd" "QN~reg0" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 19 0 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[5\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[4\] GenerateOUTMUX " "Error: Net \"DFFoutQN_OUTMUXin0\[4\]\", which fans out to \"GenerateOUTMUX\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[4\] " "Error: Net is fed by \"DFFoutQN_OUTMUXin0\[4\]\"" {  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[4\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:4:DFFn\|QN " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:4:DFFn\|QN\"" {  } { { "DFF_1.vhd" "QN" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 10 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:4:DFFn\|QN~reg0 " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:4:DFFn\|QN~reg0\"" {  } { { "DFF_1.vhd" "QN~reg0" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 19 0 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[4\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[3\] GenerateOUTMUX " "Error: Net \"DFFoutQN_OUTMUXin0\[3\]\", which fans out to \"GenerateOUTMUX\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[3\] " "Error: Net is fed by \"DFFoutQN_OUTMUXin0\[3\]\"" {  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[3\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:3:DFFn\|QN " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:3:DFFn\|QN\"" {  } { { "DFF_1.vhd" "QN" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 10 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:3:DFFn\|QN~reg0 " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:3:DFFn\|QN~reg0\"" {  } { { "DFF_1.vhd" "QN~reg0" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 19 0 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[3\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[2\] GenerateOUTMUX " "Error: Net \"DFFoutQN_OUTMUXin0\[2\]\", which fans out to \"GenerateOUTMUX\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[2\] " "Error: Net is fed by \"DFFoutQN_OUTMUXin0\[2\]\"" {  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[2\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:2:DFFn\|QN " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:2:DFFn\|QN\"" {  } { { "DFF_1.vhd" "QN" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 10 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:2:DFFn\|QN~reg0 " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:2:DFFn\|QN~reg0\"" {  } { { "DFF_1.vhd" "QN~reg0" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 19 0 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[2\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "ESGN_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[1\] GenerateOUTMUX " "Error: Net \"DFFoutQN_OUTMUXin0\[1\]\", which fans out to \"GenerateOUTMUX\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFFoutQN_OUTMUXin0\[1\] " "Error: Net is fed by \"DFFoutQN_OUTMUXin0\[1\]\"" {  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[1\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:1:DFFn\|QN " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:1:DFFn\|QN\"" {  } { { "DFF_1.vhd" "QN" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 10 -1 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "DFF_1:\\GenerateDFFs:1:DFFn\|QN~reg0 " "Error: Net is fed by \"DFF_1:\\GenerateDFFs:1:DFFn\|QN~reg0\"" {  } { { "DFF_1.vhd" "QN~reg0" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/DFF_1.vhd" 19 0 0 } }  } 0 0 "Net is fed by \"%1!s!\"" 0 0 "" 0 -1}  } { { "ProgramCounterTopLevel.vhd" "DFFoutQN_OUTMUXin0\[1\]" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Program Counter LAB/ProgramCounterTopLevel.vhd" 18 -1 0 } }  } 0 0 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 28 s 3 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 28 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Error: Peak virtual memory: 246 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 04 00:29:26 2019 " "Error: Processing ended: Mon Nov 04 00:29:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Error: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
