<profile>

<section name = "Vivado HLS Report for 'matrixmul'" level="0">
<item name = "Date">Tue Oct  2 17:24:55 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">matrix_mul3</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">8.00</item>
<item name = "Clock uncertainty (ns)">1.00</item>
<item name = "Estimated clock period (ns)">6.380</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">106, 106, 106, 106, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row">105, 105, 35, -, -, 3, no</column>
<column name=" + Col">33, 33, 11, -, -, 3, no</column>
<column name="  ++ Product">9, 9, 3, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 115</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 74</column>
<column name="Register">-, -, 61, -</column>
<specialColumn name="Available">120, 80, 35200, 17600</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="matrixmul_mac_mulbkb_U1">matrixmul_mac_mulbkb, i0 * i1 + i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_130_p2">+, 0, 0, 10, 2, 1</column>
<column name="j_1_fu_164_p2">+, 0, 0, 10, 2, 1</column>
<column name="k_1_fu_190_p2">+, 0, 0, 10, 2, 1</column>
<column name="tmp_12_fu_228_p2">+, 0, 0, 8, 5, 5</column>
<column name="tmp_2_fu_174_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_4_fu_200_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_11_fu_222_p2">-, 0, 0, 8, 5, 5</column>
<column name="tmp_s_fu_152_p2">-, 0, 0, 15, 5, 5</column>
<column name="exitcond1_fu_158_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond2_fu_124_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="exitcond_fu_184_p2">icmp, 0, 0, 8, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="i_reg_78">9, 2, 2, 4</column>
<column name="j_reg_89">9, 2, 2, 4</column>
<column name="k_reg_113">9, 2, 2, 4</column>
<column name="res_load_reg_100">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_load_reg_302">8, 0, 8, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="b_load_reg_307">8, 0, 8, 0</column>
<column name="i_1_reg_255">2, 0, 2, 0</column>
<column name="i_reg_78">2, 0, 2, 0</column>
<column name="j_1_reg_269">2, 0, 2, 0</column>
<column name="j_reg_89">2, 0, 2, 0</column>
<column name="k_1_reg_287">2, 0, 2, 0</column>
<column name="k_reg_113">2, 0, 2, 0</column>
<column name="res_addr_reg_279">4, 0, 4, 0</column>
<column name="res_load_reg_100">16, 0, 16, 0</column>
<column name="tmp_2_cast_reg_274">2, 0, 5, 3</column>
<column name="tmp_s_reg_260">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul, return value</column>
<column name="a_address0">out, 4, ap_memory, a, array</column>
<column name="a_ce0">out, 1, ap_memory, a, array</column>
<column name="a_q0">in, 8, ap_memory, a, array</column>
<column name="b_address0">out, 4, ap_memory, b, array</column>
<column name="b_ce0">out, 1, ap_memory, b, array</column>
<column name="b_q0">in, 8, ap_memory, b, array</column>
<column name="res_address0">out, 4, ap_memory, res, array</column>
<column name="res_ce0">out, 1, ap_memory, res, array</column>
<column name="res_we0">out, 1, ap_memory, res, array</column>
<column name="res_d0">out, 16, ap_memory, res, array</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">6.38</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'tmp_5', ../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82">sext, 0.00, 0.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_7', ../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82">mul, 3.36, 3.36, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'tmp_8', ../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82">add, 3.02, 6.38, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
