b289cdecc7c3 ("clk: renesas: r9a07g044: Update multiplier and divider values for PLL2/3")
f294a0ea9d12 ("clk: renesas: r9a07g044: Add clock and reset entries for SPI Multi I/O Bus Controller")
70a4af3662e0 ("clk: renesas: r9a07g044: Add ethernet clock sources")
7c5a2561737d ("clk: renesas: rzg2l: Add support to handle MUX clocks")
