#vlib work



# ------------------------------------------------------------
vlog ../tb/testbench.sv
vlog ../../design/counter_4bit_0_2.sv
vlog ../../design/counter_4bit_0_5.sv
vlog ../../design/counter_4bit_0_9.sv
vlog ../../design/counter_BCD_hour.sv
vlog ../../design/counter_BCD_min.sv
vlog ../../design/seven_segment.sv
vlog ../../design/counter_4bit_0_9_0_3.sv 
vlog ../../design/clock.sv




# ------------------------------------------------------------

   
