/*! \file
    \brief Configuration for debug options and main hardware selection

    @note This file \b \#includes a detailed configuration file for each hardware platform supported.
         If creating a configuration for new hardware do the following: \n\n
         -  Copy one of the existing configurations (e.g. USBDM_JM60.h) to a new file with a sensible name and edit that.
         -  Add the appropriate conditional lines to Configure.h (this file).   This should \e \#include your file when TARGET_HARDWARE has a unique value
         -  Add another target to the Codewarrior project (Project->create Target...)
         -  Choose the "Clone existing target" option and choose \e USBDM
         -  Modify the \b Compiler options for this target to define the symbol used above (change  \b -DTARGET_HARDWARE=H_USBDM appropriately)
         -  Modify the \b Linker options for this target so that the Application Filename is unique (change  \b USBDM_JB16 appropriately)
 */

//==========================================================================================
// Define the following to enable use of USBDM with MC51AC256 Colfire CPU
// Not extensively tested - may affect other coldfire chips adversely
// NOTE: This has been moved to Codewarrior Legacy DLLs
//#define MC51AC256_HACK (1)

//=================================================================================
// Debugging options
//
#define DEBUG_COMMANDS (1<<0)                   //!< Implement debugging command interface (see \ref CMD_USBDM_DEBUG)
#define STACK_DEBUG    (1<<1)                   //!< Implement measurement of stack size code (see \ref BDM_DBG_STACKSIZE)
#define ACK_DEBUG      (1<<2)                   //!< Debug pin toggles during ACK code
#define SYNC_DEBUG     (1<<3)                   //!< Debug pin toggles during SYNC code
#define RESET_DEBUG    (1<<4)                   //!< Debug pin toggles during Reset sequence
#define CYCLE_DEBUG    (1<<5)                   //!< Debug pin toggles during Vdd cycling
#define COMMAND_BUSY   (1<<6)                   //!< Debug pin high while command being executed
#define USB_PING_DEBUG (1<<7)                   //!< Debug pin toggles on USB ...
#define DEBUG_MESSAGES (1<<8)                   //!< Serial port/memory debug messages
#define SCI_DEBUG      (1<<9)                   //!< SCI Tx & Rx routines

/*! \brief Enables various debugging code options.

    This is a bit mask made up of all the debugging options that are to be implemented in the code.
 */
#define DEBUG (DEBUG_COMMANDS|USB_PING_DEBUG)

// Define for automatic WINUSB Driver loading
//#define MS_COMPATIBLE_ID_FEATURE (1)

#if DEBUG&DEBUG_MESSAGES
extern void dputs(char *msg);
#define dprint(x) dputs(x)
//#define dprint(x) (void)puts(x)
//#define dprint(x) ;
#endif // DEBUG&DEBUG_MESSAGES

//==========================================================================================
// Capabilities of the hardware - used to enable/disable appropriate code in build
// HW_CAPABILITY
//
#define CAP_RST_IO      (1<<0)   // RESET can be driven/sensed (req. for HC12)
#define CAP_FLASH       (1<<1)   // 12 V Flash programming supply available (req. RS08)
#define CAP_VDDCONTROL  (1<<2)   // Control over target Vdd
#define CAP_VDDSENSE    (1<<3)   // Sensing of target Vdd
#define CAP_CFVx_HW     (1<<4)   // Supports CFVx extensions beyond basic JTAG (TA etc)
#define CAP_BDM         (1<<5)   // Supports 1-wire BDM interface (BKGD I/O)
#define CAP_JTAG_HW     (1<<7)   // Supports JTAG interface (TCK/TDI/TDO/TMS/TRST?)
#define CAP_SWD_HW      (1<<8)   // Supports SWD interface (SWD/SWCLK)
#define CAP_RST_IN      (1<<9)   // RESET can be sensed
#define CAP_CDC         (1<<12)  // Supports CDC USB interface
#define CAP_CORE_REGS   (1<<31)  // Supports reading core regs

//==========================================================================================
// Targets and visible capabilities supported - related to above but not exactly!
// e.g. CAP_HCS12 => CAP_BDM+CAP_RST_IO
//      CAP_RS08  => CAP_BDM+CAP_FLASH(+CAP_RST_IO)
//      CAP_HCS08 => CAP_BDM(+CAP_RST_IO)
//      CAP_CFVx  => CAP_JTAG_HW+CAP_CFVx_HW+CAP_RST_IO
//      CAP_DSC   => CAP_JTAG_HW+CAP_RST_IO + s/w routines
//      CAP_JTAG  => CAP_JTAG_HW+CAP_RST_IO
//      CAP_RST   => CAP_RST_IO
// TARGET_CAPABILITY
//
#define CAP_HCS12       (1<<0)      // Supports HCS12 targets
#define CAP_RS08        (1<<1)      // Supports RS08 targets
#define CAP_VDDCONTROL  (1<<2)      // Control over target Vdd
#define CAP_VDDSENSE    (1<<3)      // Sensing of target Vdd
#define CAP_CFVx        (1<<4)		// Supports CFVx
#define CAP_HCS08       (1<<5)		// Supports HCS08 targets - inverted when queried
#define CAP_CFV1        (1<<6)		// Supports CFV1 targets  - inverted when queried
#define CAP_JTAG        (1<<7)		// Supports JTAG targets
#define CAP_DSC         (1<<8)		// Supports DSC targets
#define CAP_ARM_JTAG    (1<<9)      // Supports ARM targets via JTAG
#define CAP_RST         (1<<10)     // Control & sensing of RESET
#define CAP_PST         (1<<11)     // Supports PST signal sensing
#define CAP_CDC         (1<<12)     // Supports CDC Serial over USB interface
#define CAP_ARM_SWD     (1<<13)     // Supports ARM targets via SWD

//===========================================================================================
// Three types of BDM interface chips are supported
// I believe use of the transceiver has a hardware bug unless resistors are used!
//
#define LVC125 (1)  // Hex buffer (LVC125, LVC2G125 etc) as used in original TBDML
#define LVC45  (2)  // Transceiver (LVC1T45, LVC2T45 etc) as used in OSBDM08
#define FETDRV (3)  // Single MOSFET used as bidirectional driver/level converter

//=====================================================================================
// The following lines choose a Hardware configuration
//=====================================================================================
#define H_USBDM                  1  //!< USBDM    - Universal TBDML/OSBDM JB16
#define H_TBDML                  2  //!< TBDML    - Minimal JB16 version (JB16DWE,JB16JDWE)
#define H_TBDMLSwin              3  //!< No longer used
#define H_OSBDM                  4  //!< OSBDM    - Basic OSBDM hardware
#define H_WTBDM                  5  //!< WTBDM08  - Wiztronics BDMS08/12
#define H_OSBDME                 6  //!< OSBDM+E  - OSBDM+Flash supply
#define H_USBDM_JMxxCLD          7  //!< USBDM hardware using 9S08JM16/32/60CLD (44p package)
#define H_USBDM_JMxxCLC          8  //!< USBDM hardware using 9S08JM16CLC (32p package)
#define H_USBSPYDER              9  //!< USBSPYDER - SofTec USBSPYDER08 - not functional
#define H_USBDM_UF32PBE         10  //!< USBDM hardware using MC9S12UF32PBE (64p package)
#define H_USBDM_CF_JS16CWJ      11  //!< USBDM hardware CF/DSC only using MC9S08JS16CWJ (20p SOIC package)
#define H_USBDM_CF_JMxxCLD      12  //!< Combined USBDM/TBLCF using 9S08JM16/32/60CLD (44p package)
#define H_USBDM_JS16CWJ         13  //!< USBDM hardware using MC9S08JS16CWJ (20p SOIC package)
#define H_USBDM_MC56F8006DEMO   14  //!< MC56F8006DEMO Board (Axiom)
#define H_CUSTOM                15  //!< Reserved for USER created custom hardware
#define H_USBDM_CF_SER_JS16CWJ  16  //!< USBDM hardware CF/DSC only using MC9S08JS16CWJ (20p SOIC package) with serial interface
#define H_USBDM_SER_JS16CWJ     17  //!< USBDM hardware using MC9S08JS16CWJ (20p SOIC package) with Serial interface
#define H_USBDM_CF_SER_JMxxCLD  18  //!< Combined USBDM/TBLCF/Serial using 9S08JM16/32/60CLD (44p package)
#define H_USBDM_TWR_KINETIS     19  //!< TWR Kinetis boards
#define H_USBDM_TWR_CFV1        20  //!< TWR Coldfire V1 boards
#define H_USBDM_TWR_HCS08       21  //!< TWR HCS08 boards
#define H_USBDM_TWR_CFVx        22  //!< TWR Coldfire Vx boards
#define H_USBDM_SWD_SER_JS16CWJ 23  //!< USBDM MC9S08JS16CWJ with BDM, SWD & Serial interfaces
#define H_USBDM_SWD_JS16CWJ     24  //!< USBDM MC9S08JS16CWJ with BDM & SWD interfaces
#define H_USBDM_OPENSDA         25  //!< Freescale FRDM-KL25 board (MK20 chip)
#define H_USBDM_MKL25Z          26  //!< Experimental MKL25Z
#define H_USBDM_MK20D5          27  //!< Experimental MK20DX5
#define H_USBDM_TWR_HCS12       28  //!< TWR HCS12 boards



//==========================================================================================
//! Software Version Information
//
#define VERSION_MAJOR 4     // 4.10.6.170 - Last published -- 4.10.5
#define VERSION_MINOR 10
#define VERSION_MICRO 6
#define VERSION_STR "4.10.6.170"
#define VERSION_SW  ((VERSION_MAJOR<<4)+VERSION_MINOR)
//! Selected hardware platform
//#if TARGET_HARDWARE==H_USBDM_JMxxCLD
#include "K22USB.h"
#include "../startup/include/MK22F51212.h"
#include "../startup/include/MK22F51212_IBG.h"
//#else
//#error "Target Hardware not specified (see TARGET_HARDWARE)"


#ifndef SERIAL_NO
// USB Serial number as UTF-16-LE
#define SERIAL_NO "MASTR-0000"
//#define SERIAL_NO "LeovenaÃ°es"
//#define SERIAL_NO "\xC2\xA9\xE2\x89\xA0"
#endif

#ifndef ProductDescription
#define ProductDescription "Master Dual Interface"
#endif

//==========================================================================================
//! Hardware Version Information
//! An unique number is used for each hardware combination.
//! JMxx/JS16 	version have +0x80
//! UF32 		version has  +0xC0
//! ARM  		version has  +0x40
//!
#define HW_JB        0x00
#define HW_JM        0x80
#define HW_UF        0xC0
#define HW_ARM       0x40

#define VERSION_HW  (HW_ARM ) //+TARGET_HARDWARE)

//===========================================================================================
// Platforms
// -  It controls how the hardware identifies itself to the host - either as TBDML or OSBDM
//
#define DEBUG_USBDM (-1) // For debug as different USB Device
#define TBDML (1)        // Enumerate as TBDML
#define OSBDM (2)        // Enumerate as OSBDM
#define USBDM (3)        // Enumerate as OSBDM
#define TBLCF (4)        // Enumerate as TBLCF

#ifndef PLATFORM
#define PLATFORM USBDM   // Choose BDM emulation
#endif

#define VendorID  (0x17D0)
#define ProductID (0x0567)
#define ProductID_CDC   (0x06A5)
//#define ProductID (0x9999) // Testing
//#define ProductID (0x06A5) // Alternative number
//#define ProductID (0x06A6) // Alternative number

//==========================================================================================
// CPUs supported (just clock frequency changes)
//
#define JB8      (1)      // Not supported
#define JB16     (2)
#define JMxx     (3)
#define UF32     (5)
#define JS16     (6)
#define MK20D5   (7)
#define MKL25Z4  (8)
#define MK22FN512 (9)

#ifndef CPU
#error "Please define CPU in Configure.h"
#define CPU  JM60
#endif

#if (CPU == JB16)
#define OSC_FREQ     (12000000UL)               // Oscillator frequency
#define BUS_FREQ     (OSC_FREQ/2)               // Bus freq. derived from oscillator
#error "JB16 is not supported by this version of the software"
#elif (CPU == JB8)
#define OSC_FREQ     (12000000UL)               // Oscillator frequency
#define BUS_FREQ     (OSC_FREQ/4)               // Bus freq. derived from oscillator
#error "JB8 is not supported by this version of the software"
#elif (CPU == JMxx) || (CPU == JS16)
#define OSC_FREQ     (48000000UL)               // Oscillator frequency
#define BUS_FREQ     (OSC_FREQ/2)               // Bus freq. derived from oscillator
//#error "JMxx is not supported by this version of the software"
#elif (CPU == UF32)
#define OSC_FREQ     (60000000UL)               // Oscillator frequency
#define BUS_FREQ     (OSC_FREQ/2)               // Bus freq. derived from oscillator
#error "UF32 is not supported by this version of the software"
#elif (CPU == MK20D5)
#define OSC_FREQ     (96000000UL)               // Oscillator frequency
#define BUS_FREQ     (OSC_FREQ/2)               // Bus freq. derived from oscillator
#elif (CPU == MKL25Z4)
#define OSC_FREQ     (96000000UL)               // Oscillator frequency
#define BUS_FREQ     (OSC_FREQ/4)               // Bus freq. derived from oscillator
#elif (CPU == MK22FN512)
#define OSC_FREQ     (12000000UL)               // Oscillator frequency
#define BUS_FREQ     (OSC_FREQ/2)               // Bus freq. derived from oscillator
#else
#error "Please correctly define CPU in Configure.h"
#define CPU JM60
#endif
