# FPGA code consists of:
# - Seq.hs code  (see  fpga_trigger in Trigger.hs)
# - Net name to pin map like this file
#
firmware,dir,fpga,schematic
#TEST_IN,in,C16,J2_37
#TEST_OUT,out,B16,J2_38

# check these
TX,out,B12,RS232_Tx_TTL
RX,in,B10,RS232_Rx_TTL

# RST is out since we're using an internal reset generator.
RST,out,C16,J2_37
CLK,in,J3,iCE_CLK

# program SPI port is used for commands
SPI_SI,in,P11,SPI_SI
SPI_SO,out,P12,SPI_SO
SPI_SCK,in,R11,SPI_SCK
SPI_SS_B,in,R12,SPI_SS_B

LED0,out,B5,LED0
LED1,out,B4,LED1
LED2,out,A2,LED2
LED3,out,A1,LED3
LED4,out,C5,LED4
LED5,out,C4,LED5
LED6,out,B3,LED6
LED7,out,C3,LED7


# There is no proper reset switch on the board.  Is it possible to
# disable it in the circuit?  On the board it seems simplest to just
# tie an input to ground.
