
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0



IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0



IO_Tile_5_33

 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0



IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0



IO_Tile_8_33

 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0



IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0



IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0



IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0



IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0



IO_Tile_20_33

 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0



IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0

 (13 7)  (1179 534)  (1179 534)  routing T_22_33.span4_vert_13 <X> T_22_33.span4_horz_r_2
 (14 7)  (1180 534)  (1180 534)  routing T_22_33.span4_vert_13 <X> T_22_33.span4_horz_r_2


IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (16 0)  (1310 528)  (1310 528)  IOB_0 IO Functioning bit
 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (13 4)  (1341 532)  (1341 532)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1310 532)  (1310 532)  IOB_0 IO Functioning bit
 (12 5)  (1340 533)  (1340 533)  routing T_25_33.lc_trk_g0_6 <X> T_25_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1341 533)  (1341 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (4 6)  (1322 535)  (1322 535)  routing T_25_33.span4_horz_r_14 <X> T_25_33.lc_trk_g0_6
 (5 7)  (1323 534)  (1323 534)  routing T_25_33.span4_horz_r_14 <X> T_25_33.lc_trk_g0_6
 (7 7)  (1325 534)  (1325 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0



IO_Tile_27_33

 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0



IO_Tile_29_33

 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_30_33

 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0



IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0



IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



IO_Tile_33_31

 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0



IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0



LogicTile_22_30

 (4 2)  (1148 482)  (1148 482)  routing T_22_30.sp4_v_b_4 <X> T_22_30.sp4_v_t_37
 (6 2)  (1150 482)  (1150 482)  routing T_22_30.sp4_v_b_4 <X> T_22_30.sp4_v_t_37


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0



IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_22_29

 (19 4)  (1163 468)  (1163 468)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0



IO_Tile_0_28

 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0



IO_Tile_33_28

 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 454)  (1728 454)  IO control bit: IORIGHT_REN_0



IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0



LogicTile_24_27

 (3 12)  (1255 444)  (1255 444)  routing T_24_27.sp12_v_b_1 <X> T_24_27.sp12_h_r_1
 (3 13)  (1255 445)  (1255 445)  routing T_24_27.sp12_v_b_1 <X> T_24_27.sp12_h_r_1


IO_Tile_33_27

 (6 0)  (1732 432)  (1732 432)  routing T_33_27.span12_horz_17 <X> T_33_27.lc_trk_g0_1
 (7 0)  (1733 432)  (1733 432)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 433)  (1734 433)  routing T_33_27.span12_horz_17 <X> T_33_27.lc_trk_g0_1
 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



IO_Tile_33_26

 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_5 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 404)  (4 404)  routing T_0_25.lc_trk_g1_5 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 404)  (1 404)  IOB_0 IO Functioning bit
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (5 12)  (12 412)  (12 412)  routing T_0_25.span4_vert_b_5 <X> T_0_25.lc_trk_g1_5
 (7 12)  (10 412)  (10 412)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (8 13)  (9 413)  (9 413)  routing T_0_25.span4_vert_b_5 <X> T_0_25.lc_trk_g1_5


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25



LogicTile_4_25



LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24



LogicTile_15_24



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0



LogicTile_29_23

 (5 8)  (1515 376)  (1515 376)  routing T_29_23.sp4_v_b_0 <X> T_29_23.sp4_h_r_6
 (4 9)  (1514 377)  (1514 377)  routing T_29_23.sp4_v_b_0 <X> T_29_23.sp4_h_r_6
 (6 9)  (1516 377)  (1516 377)  routing T_29_23.sp4_v_b_0 <X> T_29_23.sp4_h_r_6


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 370)  (1731 370)  routing T_33_23.span4_horz_43 <X> T_33_23.lc_trk_g0_3
 (6 2)  (1732 370)  (1732 370)  routing T_33_23.span4_horz_43 <X> T_33_23.lc_trk_g0_3
 (7 2)  (1733 370)  (1733 370)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
 (8 2)  (1734 370)  (1734 370)  routing T_33_23.span4_horz_43 <X> T_33_23.lc_trk_g0_3
 (8 3)  (1734 371)  (1734 371)  routing T_33_23.span4_horz_43 <X> T_33_23.lc_trk_g0_3
 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (12 11)  (1738 379)  (1738 379)  routing T_33_23.lc_trk_g0_3 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (16 14)  (1742 382)  (1742 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (12 2)  (5 354)  (5 354)  routing T_0_22.span4_horz_31 <X> T_0_22.span4_vert_t_13
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (17 5)  (0 357)  (0 357)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0



LogicTile_2_22

 (9 10)  (81 362)  (81 362)  routing T_2_22.sp4_h_r_4 <X> T_2_22.sp4_h_l_42
 (10 10)  (82 362)  (82 362)  routing T_2_22.sp4_h_r_4 <X> T_2_22.sp4_h_l_42


LogicTile_4_22

 (3 1)  (183 353)  (183 353)  routing T_4_22.sp12_h_l_23 <X> T_4_22.sp12_v_b_0


LogicTile_6_22

 (9 6)  (297 358)  (297 358)  routing T_6_22.sp4_v_b_4 <X> T_6_22.sp4_h_l_41


LogicTile_12_22

 (3 5)  (603 357)  (603 357)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_h_r_0


LogicTile_20_22

 (2 8)  (1038 360)  (1038 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_22

 (3 6)  (1147 358)  (1147 358)  routing T_22_22.sp12_v_b_0 <X> T_22_22.sp12_v_t_23


LogicTile_23_22

 (4 12)  (1202 364)  (1202 364)  routing T_23_22.sp4_h_l_44 <X> T_23_22.sp4_v_b_9
 (5 13)  (1203 365)  (1203 365)  routing T_23_22.sp4_h_l_44 <X> T_23_22.sp4_v_b_9


LogicTile_24_22

 (3 1)  (1255 353)  (1255 353)  routing T_24_22.sp12_h_l_23 <X> T_24_22.sp12_v_b_0


IO_Tile_33_22

 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_6_21

 (19 4)  (307 340)  (307 340)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_27_21

 (12 0)  (1414 336)  (1414 336)  routing T_27_21.sp4_v_b_8 <X> T_27_21.sp4_h_r_2
 (11 1)  (1413 337)  (1413 337)  routing T_27_21.sp4_v_b_8 <X> T_27_21.sp4_h_r_2
 (13 1)  (1415 337)  (1415 337)  routing T_27_21.sp4_v_b_8 <X> T_27_21.sp4_h_r_2


LogicTile_29_21

 (12 0)  (1522 336)  (1522 336)  routing T_29_21.sp4_v_b_2 <X> T_29_21.sp4_h_r_2
 (11 1)  (1521 337)  (1521 337)  routing T_29_21.sp4_v_b_2 <X> T_29_21.sp4_h_r_2


LogicTile_31_21

 (12 4)  (1630 340)  (1630 340)  routing T_31_21.sp4_h_l_39 <X> T_31_21.sp4_h_r_5
 (13 5)  (1631 341)  (1631 341)  routing T_31_21.sp4_h_l_39 <X> T_31_21.sp4_h_r_5


IO_Tile_33_21

 (16 0)  (1742 336)  (1742 336)  IOB_0 IO Functioning bit
 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 337)  (1731 337)  routing T_33_21.span4_horz_16 <X> T_33_21.lc_trk_g0_0
 (6 1)  (1732 337)  (1732 337)  routing T_33_21.span4_horz_16 <X> T_33_21.lc_trk_g0_0
 (7 1)  (1733 337)  (1733 337)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_16 lc_trk_g0_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (16 4)  (1742 340)  (1742 340)  IOB_0 IO Functioning bit
 (13 5)  (1739 341)  (1739 341)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 342)  (1731 342)  routing T_33_21.span4_horz_39 <X> T_33_21.lc_trk_g0_7
 (6 6)  (1732 342)  (1732 342)  routing T_33_21.span4_horz_39 <X> T_33_21.lc_trk_g0_7
 (7 6)  (1733 342)  (1733 342)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_39 lc_trk_g0_7
 (8 6)  (1734 342)  (1734 342)  routing T_33_21.span4_horz_39 <X> T_33_21.lc_trk_g0_7
 (13 10)  (1739 346)  (1739 346)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g0_7 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (16 14)  (1742 350)  (1742 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0



LogicTile_24_20

 (22 8)  (1274 328)  (1274 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_11 lc_trk_g2_3
 (14 10)  (1266 330)  (1266 330)  routing T_24_20.sp12_v_t_3 <X> T_24_20.lc_trk_g2_4
 (14 11)  (1266 331)  (1266 331)  routing T_24_20.sp12_v_t_3 <X> T_24_20.lc_trk_g2_4
 (15 11)  (1267 331)  (1267 331)  routing T_24_20.sp12_v_t_3 <X> T_24_20.lc_trk_g2_4
 (17 11)  (1269 331)  (1269 331)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (31 14)  (1283 334)  (1283 334)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 334)  (1284 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 334)  (1285 334)  routing T_24_20.lc_trk_g2_4 <X> T_24_20.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 334)  (1288 334)  LC_7 Logic Functioning bit
 (37 14)  (1289 334)  (1289 334)  LC_7 Logic Functioning bit
 (38 14)  (1290 334)  (1290 334)  LC_7 Logic Functioning bit
 (39 14)  (1291 334)  (1291 334)  LC_7 Logic Functioning bit
 (40 14)  (1292 334)  (1292 334)  LC_7 Logic Functioning bit
 (42 14)  (1294 334)  (1294 334)  LC_7 Logic Functioning bit
 (52 14)  (1304 334)  (1304 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (1278 335)  (1278 335)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (1280 335)  (1280 335)  routing T_24_20.lc_trk_g2_3 <X> T_24_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 335)  (1281 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (36 15)  (1288 335)  (1288 335)  LC_7 Logic Functioning bit
 (37 15)  (1289 335)  (1289 335)  LC_7 Logic Functioning bit
 (38 15)  (1290 335)  (1290 335)  LC_7 Logic Functioning bit
 (39 15)  (1291 335)  (1291 335)  LC_7 Logic Functioning bit
 (41 15)  (1293 335)  (1293 335)  LC_7 Logic Functioning bit
 (43 15)  (1295 335)  (1295 335)  LC_7 Logic Functioning bit


LogicTile_29_20

 (8 4)  (1518 324)  (1518 324)  routing T_29_20.sp4_v_b_10 <X> T_29_20.sp4_h_r_4
 (9 4)  (1519 324)  (1519 324)  routing T_29_20.sp4_v_b_10 <X> T_29_20.sp4_h_r_4
 (10 4)  (1520 324)  (1520 324)  routing T_29_20.sp4_v_b_10 <X> T_29_20.sp4_h_r_4


IO_Tile_33_20

 (5 0)  (1731 320)  (1731 320)  routing T_33_20.span4_horz_41 <X> T_33_20.lc_trk_g0_1
 (6 0)  (1732 320)  (1732 320)  routing T_33_20.span4_horz_41 <X> T_33_20.lc_trk_g0_1
 (7 0)  (1733 320)  (1733 320)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_41 lc_trk_g0_1
 (8 0)  (1734 320)  (1734 320)  routing T_33_20.span4_horz_41 <X> T_33_20.lc_trk_g0_1
 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 321)  (1734 321)  routing T_33_20.span4_horz_41 <X> T_33_20.lc_trk_g0_1
 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 330)  (1742 330)  IOB_1 IO Functioning bit
 (13 11)  (1739 331)  (1739 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit
 (16 14)  (1742 334)  (1742 334)  IOB_1 IO Functioning bit


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0



LogicTile_24_19

 (3 12)  (1255 316)  (1255 316)  routing T_24_19.sp12_v_b_1 <X> T_24_19.sp12_h_r_1
 (3 13)  (1255 317)  (1255 317)  routing T_24_19.sp12_v_b_1 <X> T_24_19.sp12_h_r_1


LogicTile_29_19

 (4 2)  (1514 306)  (1514 306)  routing T_29_19.sp4_v_b_0 <X> T_29_19.sp4_v_t_37


IO_Tile_33_19

 (6 0)  (1732 304)  (1732 304)  routing T_33_19.span12_horz_17 <X> T_33_19.lc_trk_g0_1
 (7 0)  (1733 304)  (1733 304)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (8 1)  (1734 305)  (1734 305)  routing T_33_19.span12_horz_17 <X> T_33_19.lc_trk_g0_1
 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (16 14)  (1742 318)  (1742 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 290)  (0 290)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_5_18

 (22 2)  (256 290)  (256 290)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (257 290)  (257 290)  routing T_5_18.sp12_h_l_12 <X> T_5_18.lc_trk_g0_7
 (22 4)  (256 292)  (256 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (257 292)  (257 292)  routing T_5_18.sp12_h_l_16 <X> T_5_18.lc_trk_g1_3
 (31 4)  (265 292)  (265 292)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (37 4)  (271 292)  (271 292)  LC_2 Logic Functioning bit
 (39 4)  (273 292)  (273 292)  LC_2 Logic Functioning bit
 (40 4)  (274 292)  (274 292)  LC_2 Logic Functioning bit
 (41 4)  (275 292)  (275 292)  LC_2 Logic Functioning bit
 (42 4)  (276 292)  (276 292)  LC_2 Logic Functioning bit
 (43 4)  (277 292)  (277 292)  LC_2 Logic Functioning bit
 (52 4)  (286 292)  (286 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (21 5)  (255 293)  (255 293)  routing T_5_18.sp12_h_l_16 <X> T_5_18.lc_trk_g1_3
 (26 5)  (260 293)  (260 293)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 293)  (261 293)  routing T_5_18.lc_trk_g1_3 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 293)  (263 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 293)  (265 293)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 293)  (270 293)  LC_2 Logic Functioning bit
 (38 5)  (272 293)  (272 293)  LC_2 Logic Functioning bit
 (40 5)  (274 293)  (274 293)  LC_2 Logic Functioning bit
 (41 5)  (275 293)  (275 293)  LC_2 Logic Functioning bit
 (42 5)  (276 293)  (276 293)  LC_2 Logic Functioning bit
 (43 5)  (277 293)  (277 293)  LC_2 Logic Functioning bit


LogicTile_18_18

 (3 12)  (931 300)  (931 300)  routing T_18_18.sp12_v_b_1 <X> T_18_18.sp12_h_r_1
 (3 13)  (931 301)  (931 301)  routing T_18_18.sp12_v_b_1 <X> T_18_18.sp12_h_r_1


LogicTile_23_18

 (4 12)  (1202 300)  (1202 300)  routing T_23_18.sp4_v_t_44 <X> T_23_18.sp4_v_b_9


LogicTile_24_18

 (31 2)  (1283 290)  (1283 290)  routing T_24_18.lc_trk_g2_4 <X> T_24_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (1284 290)  (1284 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (1285 290)  (1285 290)  routing T_24_18.lc_trk_g2_4 <X> T_24_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (1288 290)  (1288 290)  LC_1 Logic Functioning bit
 (38 2)  (1290 290)  (1290 290)  LC_1 Logic Functioning bit
 (40 2)  (1292 290)  (1292 290)  LC_1 Logic Functioning bit
 (41 2)  (1293 290)  (1293 290)  LC_1 Logic Functioning bit
 (42 2)  (1294 290)  (1294 290)  LC_1 Logic Functioning bit
 (43 2)  (1295 290)  (1295 290)  LC_1 Logic Functioning bit
 (51 2)  (1303 290)  (1303 290)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (27 3)  (1279 291)  (1279 291)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (1280 291)  (1280 291)  routing T_24_18.lc_trk_g3_0 <X> T_24_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (1281 291)  (1281 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (37 3)  (1289 291)  (1289 291)  LC_1 Logic Functioning bit
 (39 3)  (1291 291)  (1291 291)  LC_1 Logic Functioning bit
 (40 3)  (1292 291)  (1292 291)  LC_1 Logic Functioning bit
 (41 3)  (1293 291)  (1293 291)  LC_1 Logic Functioning bit
 (42 3)  (1294 291)  (1294 291)  LC_1 Logic Functioning bit
 (43 3)  (1295 291)  (1295 291)  LC_1 Logic Functioning bit
 (16 11)  (1268 299)  (1268 299)  routing T_24_18.sp12_v_b_12 <X> T_24_18.lc_trk_g2_4
 (17 11)  (1269 299)  (1269 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (16 13)  (1268 301)  (1268 301)  routing T_24_18.sp12_v_b_8 <X> T_24_18.lc_trk_g3_0
 (17 13)  (1269 301)  (1269 301)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_28_18

 (16 6)  (1472 294)  (1472 294)  routing T_28_18.sp12_h_l_18 <X> T_28_18.lc_trk_g1_5
 (17 6)  (1473 294)  (1473 294)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (28 6)  (1484 294)  (1484 294)  routing T_28_18.lc_trk_g2_4 <X> T_28_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (1485 294)  (1485 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (1486 294)  (1486 294)  routing T_28_18.lc_trk_g2_4 <X> T_28_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (1487 294)  (1487 294)  routing T_28_18.lc_trk_g1_5 <X> T_28_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (1488 294)  (1488 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (1490 294)  (1490 294)  routing T_28_18.lc_trk_g1_5 <X> T_28_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (1492 294)  (1492 294)  LC_3 Logic Functioning bit
 (38 6)  (1494 294)  (1494 294)  LC_3 Logic Functioning bit
 (40 6)  (1496 294)  (1496 294)  LC_3 Logic Functioning bit
 (41 6)  (1497 294)  (1497 294)  LC_3 Logic Functioning bit
 (42 6)  (1498 294)  (1498 294)  LC_3 Logic Functioning bit
 (43 6)  (1499 294)  (1499 294)  LC_3 Logic Functioning bit
 (18 7)  (1474 295)  (1474 295)  routing T_28_18.sp12_h_l_18 <X> T_28_18.lc_trk_g1_5
 (26 7)  (1482 295)  (1482 295)  routing T_28_18.lc_trk_g3_2 <X> T_28_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (1483 295)  (1483 295)  routing T_28_18.lc_trk_g3_2 <X> T_28_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (1484 295)  (1484 295)  routing T_28_18.lc_trk_g3_2 <X> T_28_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (1485 295)  (1485 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (36 7)  (1492 295)  (1492 295)  LC_3 Logic Functioning bit
 (37 7)  (1493 295)  (1493 295)  LC_3 Logic Functioning bit
 (38 7)  (1494 295)  (1494 295)  LC_3 Logic Functioning bit
 (39 7)  (1495 295)  (1495 295)  LC_3 Logic Functioning bit
 (40 7)  (1496 295)  (1496 295)  LC_3 Logic Functioning bit
 (41 7)  (1497 295)  (1497 295)  LC_3 Logic Functioning bit
 (42 7)  (1498 295)  (1498 295)  LC_3 Logic Functioning bit
 (43 7)  (1499 295)  (1499 295)  LC_3 Logic Functioning bit
 (53 7)  (1509 295)  (1509 295)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (14 11)  (1470 299)  (1470 299)  routing T_28_18.sp12_v_b_20 <X> T_28_18.lc_trk_g2_4
 (16 11)  (1472 299)  (1472 299)  routing T_28_18.sp12_v_b_20 <X> T_28_18.lc_trk_g2_4
 (17 11)  (1473 299)  (1473 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (26 12)  (1482 300)  (1482 300)  routing T_28_18.lc_trk_g1_5 <X> T_28_18.wire_logic_cluster/lc_6/in_0
 (27 12)  (1483 300)  (1483 300)  routing T_28_18.lc_trk_g3_2 <X> T_28_18.wire_logic_cluster/lc_6/in_1
 (28 12)  (1484 300)  (1484 300)  routing T_28_18.lc_trk_g3_2 <X> T_28_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (1485 300)  (1485 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (1487 300)  (1487 300)  routing T_28_18.lc_trk_g3_4 <X> T_28_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (1488 300)  (1488 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 300)  (1489 300)  routing T_28_18.lc_trk_g3_4 <X> T_28_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1490 300)  (1490 300)  routing T_28_18.lc_trk_g3_4 <X> T_28_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 300)  (1492 300)  LC_6 Logic Functioning bit
 (37 12)  (1493 300)  (1493 300)  LC_6 Logic Functioning bit
 (38 12)  (1494 300)  (1494 300)  LC_6 Logic Functioning bit
 (39 12)  (1495 300)  (1495 300)  LC_6 Logic Functioning bit
 (40 12)  (1496 300)  (1496 300)  LC_6 Logic Functioning bit
 (41 12)  (1497 300)  (1497 300)  LC_6 Logic Functioning bit
 (42 12)  (1498 300)  (1498 300)  LC_6 Logic Functioning bit
 (43 12)  (1499 300)  (1499 300)  LC_6 Logic Functioning bit
 (22 13)  (1478 301)  (1478 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (1481 301)  (1481 301)  routing T_28_18.sp4_r_v_b_42 <X> T_28_18.lc_trk_g3_2
 (27 13)  (1483 301)  (1483 301)  routing T_28_18.lc_trk_g1_5 <X> T_28_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1485 301)  (1485 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (1486 301)  (1486 301)  routing T_28_18.lc_trk_g3_2 <X> T_28_18.wire_logic_cluster/lc_6/in_1
 (36 13)  (1492 301)  (1492 301)  LC_6 Logic Functioning bit
 (38 13)  (1494 301)  (1494 301)  LC_6 Logic Functioning bit
 (40 13)  (1496 301)  (1496 301)  LC_6 Logic Functioning bit
 (41 13)  (1497 301)  (1497 301)  LC_6 Logic Functioning bit
 (42 13)  (1498 301)  (1498 301)  LC_6 Logic Functioning bit
 (43 13)  (1499 301)  (1499 301)  LC_6 Logic Functioning bit
 (52 13)  (1508 301)  (1508 301)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (14 15)  (1470 303)  (1470 303)  routing T_28_18.sp12_v_b_20 <X> T_28_18.lc_trk_g3_4
 (16 15)  (1472 303)  (1472 303)  routing T_28_18.sp12_v_b_20 <X> T_28_18.lc_trk_g3_4
 (17 15)  (1473 303)  (1473 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


IO_Tile_33_18

 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0



LogicTile_23_17

 (15 3)  (1213 275)  (1213 275)  routing T_23_17.sp4_v_t_9 <X> T_23_17.lc_trk_g0_4
 (16 3)  (1214 275)  (1214 275)  routing T_23_17.sp4_v_t_9 <X> T_23_17.lc_trk_g0_4
 (17 3)  (1215 275)  (1215 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (16 14)  (1214 286)  (1214 286)  routing T_23_17.sp4_v_b_37 <X> T_23_17.lc_trk_g3_5
 (17 14)  (1215 286)  (1215 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (1216 286)  (1216 286)  routing T_23_17.sp4_v_b_37 <X> T_23_17.lc_trk_g3_5
 (26 14)  (1224 286)  (1224 286)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (1227 286)  (1227 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1228 286)  (1228 286)  routing T_23_17.lc_trk_g0_4 <X> T_23_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (1229 286)  (1229 286)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1230 286)  (1230 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (1231 286)  (1231 286)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1232 286)  (1232 286)  routing T_23_17.lc_trk_g3_5 <X> T_23_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1234 286)  (1234 286)  LC_7 Logic Functioning bit
 (38 14)  (1236 286)  (1236 286)  LC_7 Logic Functioning bit
 (40 14)  (1238 286)  (1238 286)  LC_7 Logic Functioning bit
 (41 14)  (1239 286)  (1239 286)  LC_7 Logic Functioning bit
 (42 14)  (1240 286)  (1240 286)  LC_7 Logic Functioning bit
 (43 14)  (1241 286)  (1241 286)  LC_7 Logic Functioning bit
 (46 14)  (1244 286)  (1244 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (15 15)  (1213 287)  (1213 287)  routing T_23_17.sp4_v_t_33 <X> T_23_17.lc_trk_g3_4
 (16 15)  (1214 287)  (1214 287)  routing T_23_17.sp4_v_t_33 <X> T_23_17.lc_trk_g3_4
 (17 15)  (1215 287)  (1215 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (18 15)  (1216 287)  (1216 287)  routing T_23_17.sp4_v_b_37 <X> T_23_17.lc_trk_g3_5
 (27 15)  (1225 287)  (1225 287)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1226 287)  (1226 287)  routing T_23_17.lc_trk_g3_4 <X> T_23_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1227 287)  (1227 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (36 15)  (1234 287)  (1234 287)  LC_7 Logic Functioning bit
 (38 15)  (1236 287)  (1236 287)  LC_7 Logic Functioning bit
 (41 15)  (1239 287)  (1239 287)  LC_7 Logic Functioning bit
 (43 15)  (1241 287)  (1241 287)  LC_7 Logic Functioning bit


LogicTile_24_17

 (17 0)  (1269 272)  (1269 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (1270 273)  (1270 273)  routing T_24_17.sp4_r_v_b_34 <X> T_24_17.lc_trk_g0_1
 (29 4)  (1281 276)  (1281 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (1283 276)  (1283 276)  routing T_24_17.lc_trk_g2_7 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (1284 276)  (1284 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (1285 276)  (1285 276)  routing T_24_17.lc_trk_g2_7 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (1288 276)  (1288 276)  LC_2 Logic Functioning bit
 (38 4)  (1290 276)  (1290 276)  LC_2 Logic Functioning bit
 (40 4)  (1292 276)  (1292 276)  LC_2 Logic Functioning bit
 (41 4)  (1293 276)  (1293 276)  LC_2 Logic Functioning bit
 (42 4)  (1294 276)  (1294 276)  LC_2 Logic Functioning bit
 (43 4)  (1295 276)  (1295 276)  LC_2 Logic Functioning bit
 (47 4)  (1299 276)  (1299 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (14 5)  (1266 277)  (1266 277)  routing T_24_17.sp4_r_v_b_24 <X> T_24_17.lc_trk_g1_0
 (17 5)  (1269 277)  (1269 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (26 5)  (1278 277)  (1278 277)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (1279 277)  (1279 277)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (1280 277)  (1280 277)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (1281 277)  (1281 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (1283 277)  (1283 277)  routing T_24_17.lc_trk_g2_7 <X> T_24_17.wire_logic_cluster/lc_2/in_3
 (37 5)  (1289 277)  (1289 277)  LC_2 Logic Functioning bit
 (39 5)  (1291 277)  (1291 277)  LC_2 Logic Functioning bit
 (40 5)  (1292 277)  (1292 277)  LC_2 Logic Functioning bit
 (42 5)  (1294 277)  (1294 277)  LC_2 Logic Functioning bit
 (22 10)  (1274 282)  (1274 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1275 282)  (1275 282)  routing T_24_17.sp12_v_t_12 <X> T_24_17.lc_trk_g2_7
 (22 12)  (1274 284)  (1274 284)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (1275 284)  (1275 284)  routing T_24_17.sp12_v_b_11 <X> T_24_17.lc_trk_g3_3
 (22 14)  (1274 286)  (1274 286)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (1275 286)  (1275 286)  routing T_24_17.sp12_v_b_23 <X> T_24_17.lc_trk_g3_7
 (27 14)  (1279 286)  (1279 286)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (1280 286)  (1280 286)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (1281 286)  (1281 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (1283 286)  (1283 286)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (1284 286)  (1284 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (1285 286)  (1285 286)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (1286 286)  (1286 286)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1288 286)  (1288 286)  LC_7 Logic Functioning bit
 (37 14)  (1289 286)  (1289 286)  LC_7 Logic Functioning bit
 (38 14)  (1290 286)  (1290 286)  LC_7 Logic Functioning bit
 (39 14)  (1291 286)  (1291 286)  LC_7 Logic Functioning bit
 (40 14)  (1292 286)  (1292 286)  LC_7 Logic Functioning bit
 (41 14)  (1293 286)  (1293 286)  LC_7 Logic Functioning bit
 (42 14)  (1294 286)  (1294 286)  LC_7 Logic Functioning bit
 (43 14)  (1295 286)  (1295 286)  LC_7 Logic Functioning bit
 (21 15)  (1273 287)  (1273 287)  routing T_24_17.sp12_v_b_23 <X> T_24_17.lc_trk_g3_7
 (27 15)  (1279 287)  (1279 287)  routing T_24_17.lc_trk_g1_0 <X> T_24_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1281 287)  (1281 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (1282 287)  (1282 287)  routing T_24_17.lc_trk_g3_3 <X> T_24_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (1283 287)  (1283 287)  routing T_24_17.lc_trk_g3_7 <X> T_24_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (1288 287)  (1288 287)  LC_7 Logic Functioning bit
 (37 15)  (1289 287)  (1289 287)  LC_7 Logic Functioning bit
 (38 15)  (1290 287)  (1290 287)  LC_7 Logic Functioning bit
 (39 15)  (1291 287)  (1291 287)  LC_7 Logic Functioning bit
 (41 15)  (1293 287)  (1293 287)  LC_7 Logic Functioning bit
 (43 15)  (1295 287)  (1295 287)  LC_7 Logic Functioning bit
 (46 15)  (1298 287)  (1298 287)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_25_17

 (11 1)  (1317 273)  (1317 273)  routing T_25_17.sp4_h_l_43 <X> T_25_17.sp4_h_r_2
 (13 1)  (1319 273)  (1319 273)  routing T_25_17.sp4_h_l_43 <X> T_25_17.sp4_h_r_2


LogicTile_27_17

 (11 10)  (1413 282)  (1413 282)  routing T_27_17.sp4_h_l_38 <X> T_27_17.sp4_v_t_45


LogicTile_28_17

 (14 3)  (1470 275)  (1470 275)  routing T_28_17.sp12_h_r_20 <X> T_28_17.lc_trk_g0_4
 (16 3)  (1472 275)  (1472 275)  routing T_28_17.sp12_h_r_20 <X> T_28_17.lc_trk_g0_4
 (17 3)  (1473 275)  (1473 275)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (17 4)  (1473 276)  (1473 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 10)  (1478 282)  (1478 282)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (1479 282)  (1479 282)  routing T_28_17.sp12_v_b_23 <X> T_28_17.lc_trk_g2_7
 (21 11)  (1477 283)  (1477 283)  routing T_28_17.sp12_v_b_23 <X> T_28_17.lc_trk_g2_7
 (26 12)  (1482 284)  (1482 284)  routing T_28_17.lc_trk_g0_4 <X> T_28_17.wire_logic_cluster/lc_6/in_0
 (31 12)  (1487 284)  (1487 284)  routing T_28_17.lc_trk_g2_7 <X> T_28_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (1488 284)  (1488 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (1489 284)  (1489 284)  routing T_28_17.lc_trk_g2_7 <X> T_28_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (1492 284)  (1492 284)  LC_6 Logic Functioning bit
 (37 12)  (1493 284)  (1493 284)  LC_6 Logic Functioning bit
 (38 12)  (1494 284)  (1494 284)  LC_6 Logic Functioning bit
 (39 12)  (1495 284)  (1495 284)  LC_6 Logic Functioning bit
 (40 12)  (1496 284)  (1496 284)  LC_6 Logic Functioning bit
 (41 12)  (1497 284)  (1497 284)  LC_6 Logic Functioning bit
 (43 12)  (1499 284)  (1499 284)  LC_6 Logic Functioning bit
 (47 12)  (1503 284)  (1503 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (29 13)  (1485 285)  (1485 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (1487 285)  (1487 285)  routing T_28_17.lc_trk_g2_7 <X> T_28_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (1488 285)  (1488 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (1490 285)  (1490 285)  routing T_28_17.lc_trk_g1_1 <X> T_28_17.input_2_6
 (36 13)  (1492 285)  (1492 285)  LC_6 Logic Functioning bit
 (37 13)  (1493 285)  (1493 285)  LC_6 Logic Functioning bit
 (38 13)  (1494 285)  (1494 285)  LC_6 Logic Functioning bit
 (39 13)  (1495 285)  (1495 285)  LC_6 Logic Functioning bit
 (40 13)  (1496 285)  (1496 285)  LC_6 Logic Functioning bit
 (41 13)  (1497 285)  (1497 285)  LC_6 Logic Functioning bit
 (42 13)  (1498 285)  (1498 285)  LC_6 Logic Functioning bit
 (26 14)  (1482 286)  (1482 286)  routing T_28_17.lc_trk_g2_7 <X> T_28_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (1485 286)  (1485 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (1486 286)  (1486 286)  routing T_28_17.lc_trk_g0_4 <X> T_28_17.wire_logic_cluster/lc_7/in_1
 (32 14)  (1488 286)  (1488 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (1490 286)  (1490 286)  routing T_28_17.lc_trk_g1_1 <X> T_28_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (1492 286)  (1492 286)  LC_7 Logic Functioning bit
 (37 14)  (1493 286)  (1493 286)  LC_7 Logic Functioning bit
 (38 14)  (1494 286)  (1494 286)  LC_7 Logic Functioning bit
 (39 14)  (1495 286)  (1495 286)  LC_7 Logic Functioning bit
 (40 14)  (1496 286)  (1496 286)  LC_7 Logic Functioning bit
 (41 14)  (1497 286)  (1497 286)  LC_7 Logic Functioning bit
 (42 14)  (1498 286)  (1498 286)  LC_7 Logic Functioning bit
 (43 14)  (1499 286)  (1499 286)  LC_7 Logic Functioning bit
 (26 15)  (1482 287)  (1482 287)  routing T_28_17.lc_trk_g2_7 <X> T_28_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (1484 287)  (1484 287)  routing T_28_17.lc_trk_g2_7 <X> T_28_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (1485 287)  (1485 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (1492 287)  (1492 287)  LC_7 Logic Functioning bit
 (38 15)  (1494 287)  (1494 287)  LC_7 Logic Functioning bit
 (40 15)  (1496 287)  (1496 287)  LC_7 Logic Functioning bit
 (41 15)  (1497 287)  (1497 287)  LC_7 Logic Functioning bit
 (42 15)  (1498 287)  (1498 287)  LC_7 Logic Functioning bit
 (43 15)  (1499 287)  (1499 287)  LC_7 Logic Functioning bit
 (53 15)  (1509 287)  (1509 287)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_29_17

 (10 11)  (1520 283)  (1520 283)  routing T_29_17.sp4_h_l_39 <X> T_29_17.sp4_v_t_42


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g0_4 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (6 5)  (1732 277)  (1732 277)  routing T_33_17.span12_horz_12 <X> T_33_17.lc_trk_g0_4
 (7 5)  (1733 277)  (1733 277)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_12 lc_trk_g0_4
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0



LogicTile_5_16

 (3 0)  (237 256)  (237 256)  routing T_5_16.sp12_v_t_23 <X> T_5_16.sp12_v_b_0


LogicTile_12_16

 (3 5)  (603 261)  (603 261)  routing T_12_16.sp12_h_l_23 <X> T_12_16.sp12_h_r_0


LogicTile_20_16

 (2 8)  (1038 264)  (1038 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_22_16

 (2 12)  (1146 268)  (1146 268)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_23_16

 (4 2)  (1202 258)  (1202 258)  routing T_23_16.sp4_v_b_0 <X> T_23_16.sp4_v_t_37
 (5 15)  (1203 271)  (1203 271)  routing T_23_16.sp4_h_l_44 <X> T_23_16.sp4_v_t_44


LogicTile_24_16

 (3 6)  (1255 262)  (1255 262)  routing T_24_16.sp12_v_b_0 <X> T_24_16.sp12_v_t_23
 (26 12)  (1278 268)  (1278 268)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (31 12)  (1283 268)  (1283 268)  routing T_24_16.lc_trk_g3_4 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (1284 268)  (1284 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (1285 268)  (1285 268)  routing T_24_16.lc_trk_g3_4 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (1286 268)  (1286 268)  routing T_24_16.lc_trk_g3_4 <X> T_24_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (1288 268)  (1288 268)  LC_6 Logic Functioning bit
 (37 12)  (1289 268)  (1289 268)  LC_6 Logic Functioning bit
 (38 12)  (1290 268)  (1290 268)  LC_6 Logic Functioning bit
 (39 12)  (1291 268)  (1291 268)  LC_6 Logic Functioning bit
 (40 12)  (1292 268)  (1292 268)  LC_6 Logic Functioning bit
 (42 12)  (1294 268)  (1294 268)  LC_6 Logic Functioning bit
 (47 12)  (1299 268)  (1299 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (1278 269)  (1278 269)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (1279 269)  (1279 269)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (1280 269)  (1280 269)  routing T_24_16.lc_trk_g3_7 <X> T_24_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (1281 269)  (1281 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (1288 269)  (1288 269)  LC_6 Logic Functioning bit
 (37 13)  (1289 269)  (1289 269)  LC_6 Logic Functioning bit
 (38 13)  (1290 269)  (1290 269)  LC_6 Logic Functioning bit
 (39 13)  (1291 269)  (1291 269)  LC_6 Logic Functioning bit
 (41 13)  (1293 269)  (1293 269)  LC_6 Logic Functioning bit
 (43 13)  (1295 269)  (1295 269)  LC_6 Logic Functioning bit
 (22 14)  (1274 270)  (1274 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (16 15)  (1268 271)  (1268 271)  routing T_24_16.sp12_v_b_12 <X> T_24_16.lc_trk_g3_4
 (17 15)  (1269 271)  (1269 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (1273 271)  (1273 271)  routing T_24_16.sp4_r_v_b_47 <X> T_24_16.lc_trk_g3_7


RAM_Tile_25_16

 (12 15)  (1318 271)  (1318 271)  routing T_25_16.sp4_h_l_46 <X> T_25_16.sp4_v_t_46


LogicTile_28_16

 (3 6)  (1459 262)  (1459 262)  routing T_28_16.sp12_v_b_0 <X> T_28_16.sp12_v_t_23


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g0_4 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 260)  (1742 260)  IOB_0 IO Functioning bit
 (4 5)  (1730 261)  (1730 261)  routing T_33_16.span12_horz_20 <X> T_33_16.lc_trk_g0_4
 (6 5)  (1732 261)  (1732 261)  routing T_33_16.span12_horz_20 <X> T_33_16.lc_trk_g0_4
 (7 5)  (1733 261)  (1733 261)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_20 lc_trk_g0_4
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_5_15

 (3 8)  (237 248)  (237 248)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_v_b_1
 (3 9)  (237 249)  (237 249)  routing T_5_15.sp12_h_r_1 <X> T_5_15.sp12_v_b_1


LogicTile_16_15

 (3 4)  (819 244)  (819 244)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_h_r_0
 (3 5)  (819 245)  (819 245)  routing T_16_15.sp12_v_b_0 <X> T_16_15.sp12_h_r_0


LogicTile_17_15

 (3 11)  (877 251)  (877 251)  routing T_17_15.sp12_v_b_1 <X> T_17_15.sp12_h_l_22


LogicTile_22_15

 (2 4)  (1146 244)  (1146 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_15

 (14 1)  (1266 241)  (1266 241)  routing T_24_15.sp12_h_r_16 <X> T_24_15.lc_trk_g0_0
 (16 1)  (1268 241)  (1268 241)  routing T_24_15.sp12_h_r_16 <X> T_24_15.lc_trk_g0_0
 (17 1)  (1269 241)  (1269 241)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_16 lc_trk_g0_0
 (22 10)  (1274 250)  (1274 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_t_12 lc_trk_g2_7
 (23 10)  (1275 250)  (1275 250)  routing T_24_15.sp12_v_t_12 <X> T_24_15.lc_trk_g2_7
 (26 10)  (1278 250)  (1278 250)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (1281 250)  (1281 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (1284 250)  (1284 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (1285 250)  (1285 250)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (1286 250)  (1286 250)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (1288 250)  (1288 250)  LC_5 Logic Functioning bit
 (37 10)  (1289 250)  (1289 250)  LC_5 Logic Functioning bit
 (38 10)  (1290 250)  (1290 250)  LC_5 Logic Functioning bit
 (39 10)  (1291 250)  (1291 250)  LC_5 Logic Functioning bit
 (40 10)  (1292 250)  (1292 250)  LC_5 Logic Functioning bit
 (41 10)  (1293 250)  (1293 250)  LC_5 Logic Functioning bit
 (42 10)  (1294 250)  (1294 250)  LC_5 Logic Functioning bit
 (43 10)  (1295 250)  (1295 250)  LC_5 Logic Functioning bit
 (47 10)  (1299 250)  (1299 250)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (1278 251)  (1278 251)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (1280 251)  (1280 251)  routing T_24_15.lc_trk_g2_7 <X> T_24_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (1281 251)  (1281 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (1283 251)  (1283 251)  routing T_24_15.lc_trk_g3_3 <X> T_24_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (1289 251)  (1289 251)  LC_5 Logic Functioning bit
 (39 11)  (1291 251)  (1291 251)  LC_5 Logic Functioning bit
 (40 11)  (1292 251)  (1292 251)  LC_5 Logic Functioning bit
 (41 11)  (1293 251)  (1293 251)  LC_5 Logic Functioning bit
 (42 11)  (1294 251)  (1294 251)  LC_5 Logic Functioning bit
 (43 11)  (1295 251)  (1295 251)  LC_5 Logic Functioning bit
 (21 12)  (1273 252)  (1273 252)  routing T_24_15.sp12_v_t_0 <X> T_24_15.lc_trk_g3_3
 (22 12)  (1274 252)  (1274 252)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (1276 252)  (1276 252)  routing T_24_15.sp12_v_t_0 <X> T_24_15.lc_trk_g3_3
 (21 13)  (1273 253)  (1273 253)  routing T_24_15.sp12_v_t_0 <X> T_24_15.lc_trk_g3_3


RAM_Tile_25_15

 (6 2)  (1312 242)  (1312 242)  routing T_25_15.sp4_h_l_42 <X> T_25_15.sp4_v_t_37
 (9 15)  (1315 255)  (1315 255)  routing T_25_15.sp4_v_b_10 <X> T_25_15.sp4_v_t_47


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (4 3)  (1730 243)  (1730 243)  routing T_33_15.span12_horz_18 <X> T_33_15.lc_trk_g0_2
 (6 3)  (1732 243)  (1732 243)  routing T_33_15.span12_horz_18 <X> T_33_15.lc_trk_g0_2
 (7 3)  (1733 243)  (1733 243)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_18 lc_trk_g0_2
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (16 4)  (1742 244)  (1742 244)  IOB_0 IO Functioning bit
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g0_2 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0



IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0



LogicTile_6_14

 (3 6)  (291 230)  (291 230)  routing T_6_14.sp12_h_r_0 <X> T_6_14.sp12_v_t_23
 (3 7)  (291 231)  (291 231)  routing T_6_14.sp12_h_r_0 <X> T_6_14.sp12_v_t_23


LogicTile_18_14

 (3 2)  (931 226)  (931 226)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_h_l_23
 (3 3)  (931 227)  (931 227)  routing T_18_14.sp12_h_r_0 <X> T_18_14.sp12_h_l_23


LogicTile_22_14

 (36 0)  (1180 224)  (1180 224)  LC_0 Logic Functioning bit
 (37 0)  (1181 224)  (1181 224)  LC_0 Logic Functioning bit
 (38 0)  (1182 224)  (1182 224)  LC_0 Logic Functioning bit
 (39 0)  (1183 224)  (1183 224)  LC_0 Logic Functioning bit
 (40 0)  (1184 224)  (1184 224)  LC_0 Logic Functioning bit
 (41 0)  (1185 224)  (1185 224)  LC_0 Logic Functioning bit
 (42 0)  (1186 224)  (1186 224)  LC_0 Logic Functioning bit
 (43 0)  (1187 224)  (1187 224)  LC_0 Logic Functioning bit
 (47 0)  (1191 224)  (1191 224)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (52 0)  (1196 224)  (1196 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (36 1)  (1180 225)  (1180 225)  LC_0 Logic Functioning bit
 (37 1)  (1181 225)  (1181 225)  LC_0 Logic Functioning bit
 (38 1)  (1182 225)  (1182 225)  LC_0 Logic Functioning bit
 (39 1)  (1183 225)  (1183 225)  LC_0 Logic Functioning bit
 (40 1)  (1184 225)  (1184 225)  LC_0 Logic Functioning bit
 (41 1)  (1185 225)  (1185 225)  LC_0 Logic Functioning bit
 (42 1)  (1186 225)  (1186 225)  LC_0 Logic Functioning bit
 (43 1)  (1187 225)  (1187 225)  LC_0 Logic Functioning bit


LogicTile_30_14

 (3 5)  (1567 229)  (1567 229)  routing T_30_14.sp12_h_l_23 <X> T_30_14.sp12_h_r_0


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 234)  (1738 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g1_4 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 236)  (1730 236)  routing T_33_14.span12_horz_4 <X> T_33_14.lc_trk_g1_4
 (4 13)  (1730 237)  (1730 237)  routing T_33_14.span12_horz_4 <X> T_33_14.lc_trk_g1_4
 (5 13)  (1731 237)  (1731 237)  routing T_33_14.span12_horz_4 <X> T_33_14.lc_trk_g1_4
 (7 13)  (1733 237)  (1733 237)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_4 lc_trk_g1_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (16 14)  (1742 238)  (1742 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_17_13

 (27 0)  (901 208)  (901 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 208)  (902 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 208)  (903 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 208)  (904 208)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 208)  (905 208)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 208)  (906 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 208)  (910 208)  LC_0 Logic Functioning bit
 (37 0)  (911 208)  (911 208)  LC_0 Logic Functioning bit
 (38 0)  (912 208)  (912 208)  LC_0 Logic Functioning bit
 (39 0)  (913 208)  (913 208)  LC_0 Logic Functioning bit
 (44 0)  (918 208)  (918 208)  LC_0 Logic Functioning bit
 (30 1)  (904 209)  (904 209)  routing T_17_13.lc_trk_g3_6 <X> T_17_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 209)  (905 209)  routing T_17_13.lc_trk_g0_7 <X> T_17_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 209)  (906 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (908 209)  (908 209)  routing T_17_13.lc_trk_g1_1 <X> T_17_13.input_2_0
 (40 1)  (914 209)  (914 209)  LC_0 Logic Functioning bit
 (41 1)  (915 209)  (915 209)  LC_0 Logic Functioning bit
 (42 1)  (916 209)  (916 209)  LC_0 Logic Functioning bit
 (43 1)  (917 209)  (917 209)  LC_0 Logic Functioning bit
 (0 2)  (874 210)  (874 210)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (896 210)  (896 210)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (897 210)  (897 210)  routing T_17_13.sp4_v_b_23 <X> T_17_13.lc_trk_g0_7
 (24 2)  (898 210)  (898 210)  routing T_17_13.sp4_v_b_23 <X> T_17_13.lc_trk_g0_7
 (28 2)  (902 210)  (902 210)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 210)  (903 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 210)  (906 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (910 210)  (910 210)  LC_1 Logic Functioning bit
 (37 2)  (911 210)  (911 210)  LC_1 Logic Functioning bit
 (38 2)  (912 210)  (912 210)  LC_1 Logic Functioning bit
 (39 2)  (913 210)  (913 210)  LC_1 Logic Functioning bit
 (44 2)  (918 210)  (918 210)  LC_1 Logic Functioning bit
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_3 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (30 3)  (904 211)  (904 211)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_1/in_1
 (36 3)  (910 211)  (910 211)  LC_1 Logic Functioning bit
 (37 3)  (911 211)  (911 211)  LC_1 Logic Functioning bit
 (38 3)  (912 211)  (912 211)  LC_1 Logic Functioning bit
 (39 3)  (913 211)  (913 211)  LC_1 Logic Functioning bit
 (15 4)  (889 212)  (889 212)  routing T_17_13.bot_op_1 <X> T_17_13.lc_trk_g1_1
 (17 4)  (891 212)  (891 212)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (895 212)  (895 212)  routing T_17_13.wire_logic_cluster/lc_3/out <X> T_17_13.lc_trk_g1_3
 (22 4)  (896 212)  (896 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (902 212)  (902 212)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 212)  (903 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (904 212)  (904 212)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (906 212)  (906 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (910 212)  (910 212)  LC_2 Logic Functioning bit
 (37 4)  (911 212)  (911 212)  LC_2 Logic Functioning bit
 (38 4)  (912 212)  (912 212)  LC_2 Logic Functioning bit
 (39 4)  (913 212)  (913 212)  LC_2 Logic Functioning bit
 (44 4)  (918 212)  (918 212)  LC_2 Logic Functioning bit
 (30 5)  (904 213)  (904 213)  routing T_17_13.lc_trk_g2_7 <X> T_17_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (910 213)  (910 213)  LC_2 Logic Functioning bit
 (37 5)  (911 213)  (911 213)  LC_2 Logic Functioning bit
 (38 5)  (912 213)  (912 213)  LC_2 Logic Functioning bit
 (39 5)  (913 213)  (913 213)  LC_2 Logic Functioning bit
 (17 6)  (891 214)  (891 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (892 214)  (892 214)  routing T_17_13.wire_logic_cluster/lc_5/out <X> T_17_13.lc_trk_g1_5
 (21 6)  (895 214)  (895 214)  routing T_17_13.wire_logic_cluster/lc_7/out <X> T_17_13.lc_trk_g1_7
 (22 6)  (896 214)  (896 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (899 214)  (899 214)  routing T_17_13.wire_logic_cluster/lc_6/out <X> T_17_13.lc_trk_g1_6
 (27 6)  (901 214)  (901 214)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 214)  (903 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 214)  (906 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (911 214)  (911 214)  LC_3 Logic Functioning bit
 (39 6)  (913 214)  (913 214)  LC_3 Logic Functioning bit
 (44 6)  (918 214)  (918 214)  LC_3 Logic Functioning bit
 (45 6)  (919 214)  (919 214)  LC_3 Logic Functioning bit
 (22 7)  (896 215)  (896 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (901 215)  (901 215)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 215)  (902 215)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 215)  (903 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 215)  (904 215)  routing T_17_13.lc_trk_g1_3 <X> T_17_13.wire_logic_cluster/lc_3/in_1
 (41 7)  (915 215)  (915 215)  LC_3 Logic Functioning bit
 (43 7)  (917 215)  (917 215)  LC_3 Logic Functioning bit
 (25 8)  (899 216)  (899 216)  routing T_17_13.rgt_op_2 <X> T_17_13.lc_trk_g2_2
 (27 8)  (901 216)  (901 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 216)  (902 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 216)  (903 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 216)  (904 216)  routing T_17_13.lc_trk_g3_4 <X> T_17_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 216)  (906 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (911 216)  (911 216)  LC_4 Logic Functioning bit
 (39 8)  (913 216)  (913 216)  LC_4 Logic Functioning bit
 (44 8)  (918 216)  (918 216)  LC_4 Logic Functioning bit
 (45 8)  (919 216)  (919 216)  LC_4 Logic Functioning bit
 (14 9)  (888 217)  (888 217)  routing T_17_13.sp4_r_v_b_32 <X> T_17_13.lc_trk_g2_0
 (17 9)  (891 217)  (891 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (898 217)  (898 217)  routing T_17_13.rgt_op_2 <X> T_17_13.lc_trk_g2_2
 (28 9)  (902 217)  (902 217)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 217)  (903 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (41 9)  (915 217)  (915 217)  LC_4 Logic Functioning bit
 (43 9)  (917 217)  (917 217)  LC_4 Logic Functioning bit
 (21 10)  (895 218)  (895 218)  routing T_17_13.rgt_op_7 <X> T_17_13.lc_trk_g2_7
 (22 10)  (896 218)  (896 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 218)  (898 218)  routing T_17_13.rgt_op_7 <X> T_17_13.lc_trk_g2_7
 (27 10)  (901 218)  (901 218)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 218)  (903 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 218)  (904 218)  routing T_17_13.lc_trk_g1_5 <X> T_17_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (39 10)  (913 218)  (913 218)  LC_5 Logic Functioning bit
 (44 10)  (918 218)  (918 218)  LC_5 Logic Functioning bit
 (45 10)  (919 218)  (919 218)  LC_5 Logic Functioning bit
 (46 10)  (920 218)  (920 218)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (901 219)  (901 219)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 219)  (902 219)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 219)  (903 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (41 11)  (915 219)  (915 219)  LC_5 Logic Functioning bit
 (43 11)  (917 219)  (917 219)  LC_5 Logic Functioning bit
 (27 12)  (901 220)  (901 220)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 220)  (903 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 220)  (904 220)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (911 220)  (911 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (44 12)  (918 220)  (918 220)  LC_6 Logic Functioning bit
 (45 12)  (919 220)  (919 220)  LC_6 Logic Functioning bit
 (17 13)  (891 221)  (891 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (28 13)  (902 221)  (902 221)  routing T_17_13.lc_trk_g2_0 <X> T_17_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 221)  (903 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 221)  (904 221)  routing T_17_13.lc_trk_g1_6 <X> T_17_13.wire_logic_cluster/lc_6/in_1
 (41 13)  (915 221)  (915 221)  LC_6 Logic Functioning bit
 (43 13)  (917 221)  (917 221)  LC_6 Logic Functioning bit
 (14 14)  (888 222)  (888 222)  routing T_17_13.wire_logic_cluster/lc_4/out <X> T_17_13.lc_trk_g3_4
 (25 14)  (899 222)  (899 222)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g3_6
 (27 14)  (901 222)  (901 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (903 222)  (903 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 222)  (904 222)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (906 222)  (906 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (911 222)  (911 222)  LC_7 Logic Functioning bit
 (39 14)  (913 222)  (913 222)  LC_7 Logic Functioning bit
 (45 14)  (919 222)  (919 222)  LC_7 Logic Functioning bit
 (17 15)  (891 223)  (891 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (896 223)  (896 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 223)  (897 223)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g3_6
 (25 15)  (899 223)  (899 223)  routing T_17_13.sp4_v_b_38 <X> T_17_13.lc_trk_g3_6
 (27 15)  (901 223)  (901 223)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 223)  (902 223)  routing T_17_13.lc_trk_g3_0 <X> T_17_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 223)  (903 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 223)  (904 223)  routing T_17_13.lc_trk_g1_7 <X> T_17_13.wire_logic_cluster/lc_7/in_1
 (41 15)  (915 223)  (915 223)  LC_7 Logic Functioning bit
 (43 15)  (917 223)  (917 223)  LC_7 Logic Functioning bit
 (46 15)  (920 223)  (920 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_18_13

 (17 0)  (945 208)  (945 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (21 0)  (949 208)  (949 208)  routing T_18_13.lft_op_3 <X> T_18_13.lc_trk_g0_3
 (22 0)  (950 208)  (950 208)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (952 208)  (952 208)  routing T_18_13.lft_op_3 <X> T_18_13.lc_trk_g0_3
 (25 0)  (953 208)  (953 208)  routing T_18_13.lft_op_2 <X> T_18_13.lc_trk_g0_2
 (15 1)  (943 209)  (943 209)  routing T_18_13.bot_op_0 <X> T_18_13.lc_trk_g0_0
 (17 1)  (945 209)  (945 209)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (950 209)  (950 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (952 209)  (952 209)  routing T_18_13.lft_op_2 <X> T_18_13.lc_trk_g0_2
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 210)  (942 210)  routing T_18_13.lft_op_4 <X> T_18_13.lc_trk_g0_4
 (15 2)  (943 210)  (943 210)  routing T_18_13.bot_op_5 <X> T_18_13.lc_trk_g0_5
 (17 2)  (945 210)  (945 210)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (22 2)  (950 210)  (950 210)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (952 210)  (952 210)  routing T_18_13.bot_op_7 <X> T_18_13.lc_trk_g0_7
 (26 2)  (954 210)  (954 210)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (957 210)  (957 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 210)  (958 210)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 210)  (960 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 210)  (961 210)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 210)  (962 210)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (963 210)  (963 210)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.input_2_1
 (40 2)  (968 210)  (968 210)  LC_1 Logic Functioning bit
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (15 3)  (943 211)  (943 211)  routing T_18_13.lft_op_4 <X> T_18_13.lc_trk_g0_4
 (17 3)  (945 211)  (945 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (954 211)  (954 211)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (956 211)  (956 211)  routing T_18_13.lc_trk_g2_7 <X> T_18_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (957 211)  (957 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 211)  (959 211)  routing T_18_13.lc_trk_g3_3 <X> T_18_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (960 211)  (960 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (962 211)  (962 211)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.input_2_1
 (35 3)  (963 211)  (963 211)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.input_2_1
 (15 4)  (943 212)  (943 212)  routing T_18_13.lft_op_1 <X> T_18_13.lc_trk_g1_1
 (17 4)  (945 212)  (945 212)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (946 212)  (946 212)  routing T_18_13.lft_op_1 <X> T_18_13.lc_trk_g1_1
 (29 4)  (957 212)  (957 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (958 212)  (958 212)  routing T_18_13.lc_trk_g0_5 <X> T_18_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (960 212)  (960 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 212)  (961 212)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 212)  (962 212)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (39 4)  (967 212)  (967 212)  LC_2 Logic Functioning bit
 (42 4)  (970 212)  (970 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (15 5)  (943 213)  (943 213)  routing T_18_13.sp4_v_t_5 <X> T_18_13.lc_trk_g1_0
 (16 5)  (944 213)  (944 213)  routing T_18_13.sp4_v_t_5 <X> T_18_13.lc_trk_g1_0
 (17 5)  (945 213)  (945 213)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (27 5)  (955 213)  (955 213)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (956 213)  (956 213)  routing T_18_13.lc_trk_g3_1 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (959 213)  (959 213)  routing T_18_13.lc_trk_g3_2 <X> T_18_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (960 213)  (960 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (962 213)  (962 213)  routing T_18_13.lc_trk_g1_1 <X> T_18_13.input_2_2
 (15 6)  (943 214)  (943 214)  routing T_18_13.lft_op_5 <X> T_18_13.lc_trk_g1_5
 (17 6)  (945 214)  (945 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (946 214)  (946 214)  routing T_18_13.lft_op_5 <X> T_18_13.lc_trk_g1_5
 (25 6)  (953 214)  (953 214)  routing T_18_13.lft_op_6 <X> T_18_13.lc_trk_g1_6
 (26 6)  (954 214)  (954 214)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (27 6)  (955 214)  (955 214)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (956 214)  (956 214)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (957 214)  (957 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 214)  (958 214)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (959 214)  (959 214)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 214)  (960 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (962 214)  (962 214)  routing T_18_13.lc_trk_g1_5 <X> T_18_13.wire_logic_cluster/lc_3/in_3
 (22 7)  (950 215)  (950 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 215)  (952 215)  routing T_18_13.lft_op_6 <X> T_18_13.lc_trk_g1_6
 (26 7)  (954 215)  (954 215)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (27 7)  (955 215)  (955 215)  routing T_18_13.lc_trk_g1_6 <X> T_18_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (957 215)  (957 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (958 215)  (958 215)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (960 215)  (960 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (963 215)  (963 215)  routing T_18_13.lc_trk_g0_3 <X> T_18_13.input_2_3
 (41 7)  (969 215)  (969 215)  LC_3 Logic Functioning bit
 (22 8)  (950 216)  (950 216)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (951 216)  (951 216)  routing T_18_13.sp4_h_r_27 <X> T_18_13.lc_trk_g2_3
 (24 8)  (952 216)  (952 216)  routing T_18_13.sp4_h_r_27 <X> T_18_13.lc_trk_g2_3
 (26 8)  (954 216)  (954 216)  routing T_18_13.lc_trk_g0_4 <X> T_18_13.wire_logic_cluster/lc_4/in_0
 (28 8)  (956 216)  (956 216)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 216)  (957 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 216)  (959 216)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 216)  (960 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (42 8)  (970 216)  (970 216)  LC_4 Logic Functioning bit
 (50 8)  (978 216)  (978 216)  Cascade bit: LH_LC04_inmux02_5

 (21 9)  (949 217)  (949 217)  routing T_18_13.sp4_h_r_27 <X> T_18_13.lc_trk_g2_3
 (29 9)  (957 217)  (957 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 217)  (958 217)  routing T_18_13.lc_trk_g2_3 <X> T_18_13.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 217)  (959 217)  routing T_18_13.lc_trk_g0_7 <X> T_18_13.wire_logic_cluster/lc_4/in_3
 (51 9)  (979 217)  (979 217)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (21 10)  (949 218)  (949 218)  routing T_18_13.sp4_h_r_39 <X> T_18_13.lc_trk_g2_7
 (22 10)  (950 218)  (950 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (951 218)  (951 218)  routing T_18_13.sp4_h_r_39 <X> T_18_13.lc_trk_g2_7
 (24 10)  (952 218)  (952 218)  routing T_18_13.sp4_h_r_39 <X> T_18_13.lc_trk_g2_7
 (29 10)  (957 218)  (957 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 218)  (959 218)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 218)  (960 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 218)  (961 218)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 218)  (962 218)  routing T_18_13.lc_trk_g3_5 <X> T_18_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 218)  (964 218)  LC_5 Logic Functioning bit
 (38 10)  (966 218)  (966 218)  LC_5 Logic Functioning bit
 (41 10)  (969 218)  (969 218)  LC_5 Logic Functioning bit
 (43 10)  (971 218)  (971 218)  LC_5 Logic Functioning bit
 (45 10)  (973 218)  (973 218)  LC_5 Logic Functioning bit
 (47 10)  (975 218)  (975 218)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (978 218)  (978 218)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (980 218)  (980 218)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (29 11)  (957 219)  (957 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (39 11)  (967 219)  (967 219)  LC_5 Logic Functioning bit
 (17 12)  (945 220)  (945 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (950 220)  (950 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 220)  (951 220)  routing T_18_13.sp4_h_r_27 <X> T_18_13.lc_trk_g3_3
 (24 12)  (952 220)  (952 220)  routing T_18_13.sp4_h_r_27 <X> T_18_13.lc_trk_g3_3
 (25 12)  (953 220)  (953 220)  routing T_18_13.wire_logic_cluster/lc_2/out <X> T_18_13.lc_trk_g3_2
 (21 13)  (949 221)  (949 221)  routing T_18_13.sp4_h_r_27 <X> T_18_13.lc_trk_g3_3
 (22 13)  (950 221)  (950 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (17 14)  (945 222)  (945 222)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (946 222)  (946 222)  routing T_18_13.wire_logic_cluster/lc_5/out <X> T_18_13.lc_trk_g3_5
 (21 14)  (949 222)  (949 222)  routing T_18_13.wire_logic_cluster/lc_7/out <X> T_18_13.lc_trk_g3_7
 (22 14)  (950 222)  (950 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (954 222)  (954 222)  routing T_18_13.lc_trk_g0_5 <X> T_18_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 222)  (955 222)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (956 222)  (956 222)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 222)  (957 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 222)  (958 222)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 222)  (960 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (39 14)  (967 222)  (967 222)  LC_7 Logic Functioning bit
 (45 14)  (973 222)  (973 222)  LC_7 Logic Functioning bit
 (29 15)  (957 223)  (957 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 223)  (958 223)  routing T_18_13.lc_trk_g3_7 <X> T_18_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (959 223)  (959 223)  routing T_18_13.lc_trk_g0_2 <X> T_18_13.wire_logic_cluster/lc_7/in_3
 (32 15)  (960 223)  (960 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (962 223)  (962 223)  routing T_18_13.lc_trk_g1_0 <X> T_18_13.input_2_7
 (41 15)  (969 223)  (969 223)  LC_7 Logic Functioning bit


LogicTile_26_13

 (2 10)  (1350 218)  (1350 218)  Enable bit of Mux _span_links/cross_mux_horz_9 => sp12_h_l_17 sp4_h_r_21


LogicTile_29_13

 (10 3)  (1520 211)  (1520 211)  routing T_29_13.sp4_h_l_45 <X> T_29_13.sp4_v_t_36


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 193)  (0 193)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 200)  (1 200)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_2_12

 (3 5)  (75 197)  (75 197)  routing T_2_12.sp12_h_l_23 <X> T_2_12.sp12_h_r_0


LogicTile_12_12

 (3 5)  (603 197)  (603 197)  routing T_12_12.sp12_h_l_23 <X> T_12_12.sp12_h_r_0


LogicTile_14_12

 (3 5)  (711 197)  (711 197)  routing T_14_12.sp12_h_l_23 <X> T_14_12.sp12_h_r_0


LogicTile_15_12

 (5 8)  (767 200)  (767 200)  routing T_15_12.sp4_v_b_0 <X> T_15_12.sp4_h_r_6
 (4 9)  (766 201)  (766 201)  routing T_15_12.sp4_v_b_0 <X> T_15_12.sp4_h_r_6
 (6 9)  (768 201)  (768 201)  routing T_15_12.sp4_v_b_0 <X> T_15_12.sp4_h_r_6


LogicTile_17_12

 (22 0)  (896 192)  (896 192)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (898 192)  (898 192)  routing T_17_12.top_op_3 <X> T_17_12.lc_trk_g0_3
 (25 0)  (899 192)  (899 192)  routing T_17_12.wire_logic_cluster/lc_2/out <X> T_17_12.lc_trk_g0_2
 (26 0)  (900 192)  (900 192)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (901 192)  (901 192)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 192)  (902 192)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 192)  (903 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (906 192)  (906 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (914 192)  (914 192)  LC_0 Logic Functioning bit
 (21 1)  (895 193)  (895 193)  routing T_17_12.top_op_3 <X> T_17_12.lc_trk_g0_3
 (22 1)  (896 193)  (896 193)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (26 1)  (900 193)  (900 193)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 193)  (901 193)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 193)  (902 193)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 193)  (903 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 193)  (904 193)  routing T_17_12.lc_trk_g3_2 <X> T_17_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 193)  (905 193)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (906 193)  (906 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (908 193)  (908 193)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.input_2_0
 (35 1)  (909 193)  (909 193)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.input_2_0
 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (888 194)  (888 194)  routing T_17_12.wire_logic_cluster/lc_4/out <X> T_17_12.lc_trk_g0_4
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 194)  (907 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 194)  (908 194)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (38 2)  (912 194)  (912 194)  LC_1 Logic Functioning bit
 (39 2)  (913 194)  (913 194)  LC_1 Logic Functioning bit
 (40 2)  (914 194)  (914 194)  LC_1 Logic Functioning bit
 (41 2)  (915 194)  (915 194)  LC_1 Logic Functioning bit
 (42 2)  (916 194)  (916 194)  LC_1 Logic Functioning bit
 (43 2)  (917 194)  (917 194)  LC_1 Logic Functioning bit
 (50 2)  (924 194)  (924 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (874 195)  (874 195)  routing T_17_12.glb_netwk_3 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (17 3)  (891 195)  (891 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (38 3)  (912 195)  (912 195)  LC_1 Logic Functioning bit
 (39 3)  (913 195)  (913 195)  LC_1 Logic Functioning bit
 (40 3)  (914 195)  (914 195)  LC_1 Logic Functioning bit
 (41 3)  (915 195)  (915 195)  LC_1 Logic Functioning bit
 (42 3)  (916 195)  (916 195)  LC_1 Logic Functioning bit
 (43 3)  (917 195)  (917 195)  LC_1 Logic Functioning bit
 (51 3)  (925 195)  (925 195)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (897 196)  (897 196)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (24 4)  (898 196)  (898 196)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (25 4)  (899 196)  (899 196)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g1_2
 (26 4)  (900 196)  (900 196)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (32 4)  (906 196)  (906 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (908 196)  (908 196)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 196)  (910 196)  LC_2 Logic Functioning bit
 (38 4)  (912 196)  (912 196)  LC_2 Logic Functioning bit
 (42 4)  (916 196)  (916 196)  LC_2 Logic Functioning bit
 (43 4)  (917 196)  (917 196)  LC_2 Logic Functioning bit
 (21 5)  (895 197)  (895 197)  routing T_17_12.sp4_h_r_3 <X> T_17_12.lc_trk_g1_3
 (22 5)  (896 197)  (896 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (897 197)  (897 197)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g1_2
 (24 5)  (898 197)  (898 197)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g1_2
 (25 5)  (899 197)  (899 197)  routing T_17_12.sp4_h_l_7 <X> T_17_12.lc_trk_g1_2
 (26 5)  (900 197)  (900 197)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 197)  (901 197)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 197)  (902 197)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 197)  (903 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 197)  (905 197)  routing T_17_12.lc_trk_g1_2 <X> T_17_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 197)  (906 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (908 197)  (908 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.input_2_2
 (35 5)  (909 197)  (909 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.input_2_2
 (37 5)  (911 197)  (911 197)  LC_2 Logic Functioning bit
 (39 5)  (913 197)  (913 197)  LC_2 Logic Functioning bit
 (42 5)  (916 197)  (916 197)  LC_2 Logic Functioning bit
 (43 5)  (917 197)  (917 197)  LC_2 Logic Functioning bit
 (4 6)  (878 198)  (878 198)  routing T_17_12.sp4_h_r_3 <X> T_17_12.sp4_v_t_38
 (21 6)  (895 198)  (895 198)  routing T_17_12.wire_logic_cluster/lc_7/out <X> T_17_12.lc_trk_g1_7
 (22 6)  (896 198)  (896 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (902 198)  (902 198)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 198)  (903 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 198)  (904 198)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (905 198)  (905 198)  routing T_17_12.lc_trk_g0_4 <X> T_17_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 198)  (906 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (915 198)  (915 198)  LC_3 Logic Functioning bit
 (43 6)  (917 198)  (917 198)  LC_3 Logic Functioning bit
 (5 7)  (879 199)  (879 199)  routing T_17_12.sp4_h_r_3 <X> T_17_12.sp4_v_t_38
 (26 7)  (900 199)  (900 199)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (902 199)  (902 199)  routing T_17_12.lc_trk_g2_3 <X> T_17_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 199)  (903 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 199)  (904 199)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (914 199)  (914 199)  LC_3 Logic Functioning bit
 (41 7)  (915 199)  (915 199)  LC_3 Logic Functioning bit
 (42 7)  (916 199)  (916 199)  LC_3 Logic Functioning bit
 (43 7)  (917 199)  (917 199)  LC_3 Logic Functioning bit
 (53 7)  (927 199)  (927 199)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (889 200)  (889 200)  routing T_17_12.sp4_h_r_25 <X> T_17_12.lc_trk_g2_1
 (16 8)  (890 200)  (890 200)  routing T_17_12.sp4_h_r_25 <X> T_17_12.lc_trk_g2_1
 (17 8)  (891 200)  (891 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (21 8)  (895 200)  (895 200)  routing T_17_12.sp4_v_t_22 <X> T_17_12.lc_trk_g2_3
 (22 8)  (896 200)  (896 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 200)  (897 200)  routing T_17_12.sp4_v_t_22 <X> T_17_12.lc_trk_g2_3
 (27 8)  (901 200)  (901 200)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (902 200)  (902 200)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 200)  (903 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 200)  (904 200)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 200)  (906 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 200)  (907 200)  routing T_17_12.lc_trk_g2_1 <X> T_17_12.wire_logic_cluster/lc_4/in_3
 (41 8)  (915 200)  (915 200)  LC_4 Logic Functioning bit
 (45 8)  (919 200)  (919 200)  LC_4 Logic Functioning bit
 (50 8)  (924 200)  (924 200)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (892 201)  (892 201)  routing T_17_12.sp4_h_r_25 <X> T_17_12.lc_trk_g2_1
 (21 9)  (895 201)  (895 201)  routing T_17_12.sp4_v_t_22 <X> T_17_12.lc_trk_g2_3
 (22 9)  (896 201)  (896 201)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 201)  (898 201)  routing T_17_12.tnr_op_2 <X> T_17_12.lc_trk_g2_2
 (30 9)  (904 201)  (904 201)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_4/in_1
 (41 9)  (915 201)  (915 201)  LC_4 Logic Functioning bit
 (17 10)  (891 202)  (891 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (895 202)  (895 202)  routing T_17_12.rgt_op_7 <X> T_17_12.lc_trk_g2_7
 (22 10)  (896 202)  (896 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 202)  (898 202)  routing T_17_12.rgt_op_7 <X> T_17_12.lc_trk_g2_7
 (26 10)  (900 202)  (900 202)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 202)  (901 202)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 202)  (902 202)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 202)  (903 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 202)  (904 202)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (906 202)  (906 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 202)  (907 202)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (18 11)  (892 203)  (892 203)  routing T_17_12.sp4_r_v_b_37 <X> T_17_12.lc_trk_g2_5
 (22 11)  (896 203)  (896 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 203)  (897 203)  routing T_17_12.sp4_h_r_30 <X> T_17_12.lc_trk_g2_6
 (24 11)  (898 203)  (898 203)  routing T_17_12.sp4_h_r_30 <X> T_17_12.lc_trk_g2_6
 (25 11)  (899 203)  (899 203)  routing T_17_12.sp4_h_r_30 <X> T_17_12.lc_trk_g2_6
 (26 11)  (900 203)  (900 203)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (902 203)  (902 203)  routing T_17_12.lc_trk_g2_7 <X> T_17_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 203)  (903 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 203)  (904 203)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 203)  (905 203)  routing T_17_12.lc_trk_g2_2 <X> T_17_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 203)  (906 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (909 203)  (909 203)  routing T_17_12.lc_trk_g0_3 <X> T_17_12.input_2_5
 (39 11)  (913 203)  (913 203)  LC_5 Logic Functioning bit
 (15 12)  (889 204)  (889 204)  routing T_17_12.tnr_op_1 <X> T_17_12.lc_trk_g3_1
 (17 12)  (891 204)  (891 204)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (28 12)  (902 204)  (902 204)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g2_5 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 204)  (905 204)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 204)  (907 204)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 204)  (908 204)  routing T_17_12.lc_trk_g3_4 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (40 12)  (914 204)  (914 204)  LC_6 Logic Functioning bit
 (42 12)  (916 204)  (916 204)  LC_6 Logic Functioning bit
 (50 12)  (924 204)  (924 204)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (896 205)  (896 205)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 205)  (898 205)  routing T_17_12.tnr_op_2 <X> T_17_12.lc_trk_g3_2
 (27 13)  (901 205)  (901 205)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 205)  (902 205)  routing T_17_12.lc_trk_g3_1 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (40 13)  (914 205)  (914 205)  LC_6 Logic Functioning bit
 (14 14)  (888 206)  (888 206)  routing T_17_12.rgt_op_4 <X> T_17_12.lc_trk_g3_4
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (898 206)  (898 206)  routing T_17_12.tnr_op_7 <X> T_17_12.lc_trk_g3_7
 (25 14)  (899 206)  (899 206)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g3_6
 (26 14)  (900 206)  (900 206)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 206)  (903 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 206)  (905 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 206)  (906 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 206)  (908 206)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 206)  (910 206)  LC_7 Logic Functioning bit
 (45 14)  (919 206)  (919 206)  LC_7 Logic Functioning bit
 (50 14)  (924 206)  (924 206)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (889 207)  (889 207)  routing T_17_12.rgt_op_4 <X> T_17_12.lc_trk_g3_4
 (17 15)  (891 207)  (891 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (896 207)  (896 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (897 207)  (897 207)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g3_6
 (25 15)  (899 207)  (899 207)  routing T_17_12.sp4_v_b_38 <X> T_17_12.lc_trk_g3_6
 (26 15)  (900 207)  (900 207)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 207)  (901 207)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 207)  (902 207)  routing T_17_12.lc_trk_g3_6 <X> T_17_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 207)  (903 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 207)  (904 207)  routing T_17_12.lc_trk_g0_2 <X> T_17_12.wire_logic_cluster/lc_7/in_1
 (31 15)  (905 207)  (905 207)  routing T_17_12.lc_trk_g1_7 <X> T_17_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (911 207)  (911 207)  LC_7 Logic Functioning bit
 (39 15)  (913 207)  (913 207)  LC_7 Logic Functioning bit
 (40 15)  (914 207)  (914 207)  LC_7 Logic Functioning bit


LogicTile_18_12

 (14 0)  (942 192)  (942 192)  routing T_18_12.lft_op_0 <X> T_18_12.lc_trk_g0_0
 (15 0)  (943 192)  (943 192)  routing T_18_12.top_op_1 <X> T_18_12.lc_trk_g0_1
 (17 0)  (945 192)  (945 192)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (29 0)  (957 192)  (957 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (959 192)  (959 192)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 192)  (960 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (15 1)  (943 193)  (943 193)  routing T_18_12.lft_op_0 <X> T_18_12.lc_trk_g0_0
 (17 1)  (945 193)  (945 193)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (18 1)  (946 193)  (946 193)  routing T_18_12.top_op_1 <X> T_18_12.lc_trk_g0_1
 (22 1)  (950 193)  (950 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (952 193)  (952 193)  routing T_18_12.top_op_2 <X> T_18_12.lc_trk_g0_2
 (25 1)  (953 193)  (953 193)  routing T_18_12.top_op_2 <X> T_18_12.lc_trk_g0_2
 (26 1)  (954 193)  (954 193)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (955 193)  (955 193)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (956 193)  (956 193)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (957 193)  (957 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (959 193)  (959 193)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (960 193)  (960 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (962 193)  (962 193)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.input_2_0
 (35 1)  (963 193)  (963 193)  routing T_18_12.lc_trk_g1_3 <X> T_18_12.input_2_0
 (43 1)  (971 193)  (971 193)  LC_0 Logic Functioning bit
 (0 2)  (928 194)  (928 194)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (2 2)  (930 194)  (930 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (942 194)  (942 194)  routing T_18_12.wire_logic_cluster/lc_4/out <X> T_18_12.lc_trk_g0_4
 (22 2)  (950 194)  (950 194)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (952 194)  (952 194)  routing T_18_12.top_op_7 <X> T_18_12.lc_trk_g0_7
 (25 2)  (953 194)  (953 194)  routing T_18_12.sp4_h_r_14 <X> T_18_12.lc_trk_g0_6
 (29 2)  (957 194)  (957 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (959 194)  (959 194)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (960 194)  (960 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (961 194)  (961 194)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (962 194)  (962 194)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (965 194)  (965 194)  LC_1 Logic Functioning bit
 (41 2)  (969 194)  (969 194)  LC_1 Logic Functioning bit
 (42 2)  (970 194)  (970 194)  LC_1 Logic Functioning bit
 (43 2)  (971 194)  (971 194)  LC_1 Logic Functioning bit
 (50 2)  (978 194)  (978 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (928 195)  (928 195)  routing T_18_12.glb_netwk_3 <X> T_18_12.wire_logic_cluster/lc_7/clk
 (17 3)  (945 195)  (945 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 3)  (949 195)  (949 195)  routing T_18_12.top_op_7 <X> T_18_12.lc_trk_g0_7
 (22 3)  (950 195)  (950 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (951 195)  (951 195)  routing T_18_12.sp4_h_r_14 <X> T_18_12.lc_trk_g0_6
 (24 3)  (952 195)  (952 195)  routing T_18_12.sp4_h_r_14 <X> T_18_12.lc_trk_g0_6
 (29 3)  (957 195)  (957 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (959 195)  (959 195)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (964 195)  (964 195)  LC_1 Logic Functioning bit
 (37 3)  (965 195)  (965 195)  LC_1 Logic Functioning bit
 (42 3)  (970 195)  (970 195)  LC_1 Logic Functioning bit
 (43 3)  (971 195)  (971 195)  LC_1 Logic Functioning bit
 (14 4)  (942 196)  (942 196)  routing T_18_12.lft_op_0 <X> T_18_12.lc_trk_g1_0
 (21 4)  (949 196)  (949 196)  routing T_18_12.wire_logic_cluster/lc_3/out <X> T_18_12.lc_trk_g1_3
 (22 4)  (950 196)  (950 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (954 196)  (954 196)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (27 4)  (955 196)  (955 196)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (956 196)  (956 196)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 196)  (957 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (959 196)  (959 196)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (960 196)  (960 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (961 196)  (961 196)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (962 196)  (962 196)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (36 4)  (964 196)  (964 196)  LC_2 Logic Functioning bit
 (38 4)  (966 196)  (966 196)  LC_2 Logic Functioning bit
 (41 4)  (969 196)  (969 196)  LC_2 Logic Functioning bit
 (45 4)  (973 196)  (973 196)  LC_2 Logic Functioning bit
 (50 4)  (978 196)  (978 196)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (943 197)  (943 197)  routing T_18_12.lft_op_0 <X> T_18_12.lc_trk_g1_0
 (17 5)  (945 197)  (945 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (28 5)  (956 197)  (956 197)  routing T_18_12.lc_trk_g2_4 <X> T_18_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 197)  (957 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (958 197)  (958 197)  routing T_18_12.lc_trk_g3_2 <X> T_18_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (959 197)  (959 197)  routing T_18_12.lc_trk_g3_6 <X> T_18_12.wire_logic_cluster/lc_2/in_3
 (37 5)  (965 197)  (965 197)  LC_2 Logic Functioning bit
 (39 5)  (967 197)  (967 197)  LC_2 Logic Functioning bit
 (47 5)  (975 197)  (975 197)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (29 6)  (957 198)  (957 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (959 198)  (959 198)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (960 198)  (960 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (965 198)  (965 198)  LC_3 Logic Functioning bit
 (39 6)  (967 198)  (967 198)  LC_3 Logic Functioning bit
 (15 7)  (943 199)  (943 199)  routing T_18_12.bot_op_4 <X> T_18_12.lc_trk_g1_4
 (17 7)  (945 199)  (945 199)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (30 7)  (958 199)  (958 199)  routing T_18_12.lc_trk_g0_2 <X> T_18_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (959 199)  (959 199)  routing T_18_12.lc_trk_g0_6 <X> T_18_12.wire_logic_cluster/lc_3/in_3
 (37 7)  (965 199)  (965 199)  LC_3 Logic Functioning bit
 (39 7)  (967 199)  (967 199)  LC_3 Logic Functioning bit
 (29 8)  (957 200)  (957 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (959 200)  (959 200)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 200)  (960 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (50 8)  (978 200)  (978 200)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (942 201)  (942 201)  routing T_18_12.tnl_op_0 <X> T_18_12.lc_trk_g2_0
 (15 9)  (943 201)  (943 201)  routing T_18_12.tnl_op_0 <X> T_18_12.lc_trk_g2_0
 (17 9)  (945 201)  (945 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (954 201)  (954 201)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 201)  (955 201)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 201)  (956 201)  routing T_18_12.lc_trk_g3_3 <X> T_18_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 201)  (957 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (959 201)  (959 201)  routing T_18_12.lc_trk_g0_7 <X> T_18_12.wire_logic_cluster/lc_4/in_3
 (36 9)  (964 201)  (964 201)  LC_4 Logic Functioning bit
 (29 10)  (957 202)  (957 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (959 202)  (959 202)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (960 202)  (960 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 202)  (961 202)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 202)  (962 202)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (37 10)  (965 202)  (965 202)  LC_5 Logic Functioning bit
 (41 10)  (969 202)  (969 202)  LC_5 Logic Functioning bit
 (42 10)  (970 202)  (970 202)  LC_5 Logic Functioning bit
 (43 10)  (971 202)  (971 202)  LC_5 Logic Functioning bit
 (50 10)  (978 202)  (978 202)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (942 203)  (942 203)  routing T_18_12.sp4_r_v_b_36 <X> T_18_12.lc_trk_g2_4
 (17 11)  (945 203)  (945 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (29 11)  (957 203)  (957 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (959 203)  (959 203)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_5/in_3
 (36 11)  (964 203)  (964 203)  LC_5 Logic Functioning bit
 (37 11)  (965 203)  (965 203)  LC_5 Logic Functioning bit
 (42 11)  (970 203)  (970 203)  LC_5 Logic Functioning bit
 (43 11)  (971 203)  (971 203)  LC_5 Logic Functioning bit
 (22 12)  (950 204)  (950 204)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (952 204)  (952 204)  routing T_18_12.tnl_op_3 <X> T_18_12.lc_trk_g3_3
 (25 12)  (953 204)  (953 204)  routing T_18_12.wire_logic_cluster/lc_2/out <X> T_18_12.lc_trk_g3_2
 (26 12)  (954 204)  (954 204)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (957 204)  (957 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (960 204)  (960 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 204)  (962 204)  routing T_18_12.lc_trk_g1_0 <X> T_18_12.wire_logic_cluster/lc_6/in_3
 (21 13)  (949 205)  (949 205)  routing T_18_12.tnl_op_3 <X> T_18_12.lc_trk_g3_3
 (22 13)  (950 205)  (950 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (954 205)  (954 205)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 205)  (955 205)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 205)  (956 205)  routing T_18_12.lc_trk_g3_7 <X> T_18_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 205)  (957 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 205)  (964 205)  LC_6 Logic Functioning bit
 (38 13)  (966 205)  (966 205)  LC_6 Logic Functioning bit
 (21 14)  (949 206)  (949 206)  routing T_18_12.sp4_v_t_26 <X> T_18_12.lc_trk_g3_7
 (22 14)  (950 206)  (950 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (951 206)  (951 206)  routing T_18_12.sp4_v_t_26 <X> T_18_12.lc_trk_g3_7
 (25 14)  (953 206)  (953 206)  routing T_18_12.wire_logic_cluster/lc_6/out <X> T_18_12.lc_trk_g3_6
 (26 14)  (954 206)  (954 206)  routing T_18_12.lc_trk_g1_4 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (29 14)  (957 206)  (957 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 206)  (958 206)  routing T_18_12.lc_trk_g0_4 <X> T_18_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (960 206)  (960 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (961 206)  (961 206)  routing T_18_12.lc_trk_g2_0 <X> T_18_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (965 206)  (965 206)  LC_7 Logic Functioning bit
 (39 14)  (967 206)  (967 206)  LC_7 Logic Functioning bit
 (42 14)  (970 206)  (970 206)  LC_7 Logic Functioning bit
 (45 14)  (973 206)  (973 206)  LC_7 Logic Functioning bit
 (50 14)  (978 206)  (978 206)  Cascade bit: LH_LC07_inmux02_5

 (21 15)  (949 207)  (949 207)  routing T_18_12.sp4_v_t_26 <X> T_18_12.lc_trk_g3_7
 (22 15)  (950 207)  (950 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (955 207)  (955 207)  routing T_18_12.lc_trk_g1_4 <X> T_18_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 207)  (957 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (46 15)  (974 207)  (974 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_20_12

 (2 4)  (1038 196)  (1038 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (9 10)  (1045 202)  (1045 202)  routing T_20_12.sp4_h_r_4 <X> T_20_12.sp4_h_l_42
 (10 10)  (1046 202)  (1046 202)  routing T_20_12.sp4_h_r_4 <X> T_20_12.sp4_h_l_42


LogicTile_23_12

 (6 2)  (1204 194)  (1204 194)  routing T_23_12.sp4_h_l_42 <X> T_23_12.sp4_v_t_37


LogicTile_24_12

 (14 3)  (1266 195)  (1266 195)  routing T_24_12.sp12_h_r_20 <X> T_24_12.lc_trk_g0_4
 (16 3)  (1268 195)  (1268 195)  routing T_24_12.sp12_h_r_20 <X> T_24_12.lc_trk_g0_4
 (17 3)  (1269 195)  (1269 195)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (9 6)  (1261 198)  (1261 198)  routing T_24_12.sp4_v_b_4 <X> T_24_12.sp4_h_l_41
 (26 6)  (1278 198)  (1278 198)  routing T_24_12.lc_trk_g3_4 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (31 6)  (1283 198)  (1283 198)  routing T_24_12.lc_trk_g0_4 <X> T_24_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (1284 198)  (1284 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (1288 198)  (1288 198)  LC_3 Logic Functioning bit
 (38 6)  (1290 198)  (1290 198)  LC_3 Logic Functioning bit
 (40 6)  (1292 198)  (1292 198)  LC_3 Logic Functioning bit
 (41 6)  (1293 198)  (1293 198)  LC_3 Logic Functioning bit
 (42 6)  (1294 198)  (1294 198)  LC_3 Logic Functioning bit
 (43 6)  (1295 198)  (1295 198)  LC_3 Logic Functioning bit
 (53 6)  (1305 198)  (1305 198)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (3 7)  (1255 199)  (1255 199)  routing T_24_12.sp12_h_l_23 <X> T_24_12.sp12_v_t_23
 (27 7)  (1279 199)  (1279 199)  routing T_24_12.lc_trk_g3_4 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (1280 199)  (1280 199)  routing T_24_12.lc_trk_g3_4 <X> T_24_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (1281 199)  (1281 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (37 7)  (1289 199)  (1289 199)  LC_3 Logic Functioning bit
 (39 7)  (1291 199)  (1291 199)  LC_3 Logic Functioning bit
 (40 7)  (1292 199)  (1292 199)  LC_3 Logic Functioning bit
 (41 7)  (1293 199)  (1293 199)  LC_3 Logic Functioning bit
 (42 7)  (1294 199)  (1294 199)  LC_3 Logic Functioning bit
 (43 7)  (1295 199)  (1295 199)  LC_3 Logic Functioning bit
 (14 15)  (1266 207)  (1266 207)  routing T_24_12.sp12_v_b_20 <X> T_24_12.lc_trk_g3_4
 (16 15)  (1268 207)  (1268 207)  routing T_24_12.sp12_v_b_20 <X> T_24_12.lc_trk_g3_4
 (17 15)  (1269 207)  (1269 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_28_12

 (32 4)  (1488 196)  (1488 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (1489 196)  (1489 196)  routing T_28_12.lc_trk_g3_0 <X> T_28_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (1490 196)  (1490 196)  routing T_28_12.lc_trk_g3_0 <X> T_28_12.wire_logic_cluster/lc_2/in_3
 (40 4)  (1496 196)  (1496 196)  LC_2 Logic Functioning bit
 (41 4)  (1497 196)  (1497 196)  LC_2 Logic Functioning bit
 (42 4)  (1498 196)  (1498 196)  LC_2 Logic Functioning bit
 (43 4)  (1499 196)  (1499 196)  LC_2 Logic Functioning bit
 (46 4)  (1502 196)  (1502 196)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (40 5)  (1496 197)  (1496 197)  LC_2 Logic Functioning bit
 (41 5)  (1497 197)  (1497 197)  LC_2 Logic Functioning bit
 (42 5)  (1498 197)  (1498 197)  LC_2 Logic Functioning bit
 (43 5)  (1499 197)  (1499 197)  LC_2 Logic Functioning bit
 (16 13)  (1472 205)  (1472 205)  routing T_28_12.sp12_v_b_8 <X> T_28_12.lc_trk_g3_0
 (17 13)  (1473 205)  (1473 205)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0


LogicTile_31_12

 (5 0)  (1623 192)  (1623 192)  routing T_31_12.sp4_h_l_44 <X> T_31_12.sp4_h_r_0
 (4 1)  (1622 193)  (1622 193)  routing T_31_12.sp4_h_l_44 <X> T_31_12.sp4_h_r_0


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 199)  (1739 199)  routing T_33_12.span4_horz_13 <X> T_33_12.span4_vert_b_2
 (14 7)  (1740 199)  (1740 199)  routing T_33_12.span4_horz_13 <X> T_33_12.span4_vert_b_2


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_4_11

 (19 10)  (199 186)  (199 186)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


LogicTile_16_11

 (3 4)  (819 180)  (819 180)  routing T_16_11.sp12_v_b_0 <X> T_16_11.sp12_h_r_0
 (3 5)  (819 181)  (819 181)  routing T_16_11.sp12_v_b_0 <X> T_16_11.sp12_h_r_0
 (19 13)  (835 189)  (835 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_11

 (0 0)  (874 176)  (874 176)  Negative Clock bit

 (21 0)  (895 176)  (895 176)  routing T_17_11.sp12_h_r_3 <X> T_17_11.lc_trk_g0_3
 (22 0)  (896 176)  (896 176)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (898 176)  (898 176)  routing T_17_11.sp12_h_r_3 <X> T_17_11.lc_trk_g0_3
 (21 1)  (895 177)  (895 177)  routing T_17_11.sp12_h_r_3 <X> T_17_11.lc_trk_g0_3
 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (901 178)  (901 178)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 178)  (903 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 178)  (905 178)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 178)  (906 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 178)  (907 178)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 178)  (908 178)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 178)  (910 178)  LC_1 Logic Functioning bit
 (38 2)  (912 178)  (912 178)  LC_1 Logic Functioning bit
 (45 2)  (919 178)  (919 178)  LC_1 Logic Functioning bit
 (0 3)  (874 179)  (874 179)  routing T_17_11.glb_netwk_3 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (30 3)  (904 179)  (904 179)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 179)  (905 179)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 179)  (910 179)  LC_1 Logic Functioning bit
 (38 3)  (912 179)  (912 179)  LC_1 Logic Functioning bit
 (21 4)  (895 180)  (895 180)  routing T_17_11.sp12_h_r_3 <X> T_17_11.lc_trk_g1_3
 (22 4)  (896 180)  (896 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (898 180)  (898 180)  routing T_17_11.sp12_h_r_3 <X> T_17_11.lc_trk_g1_3
 (26 4)  (900 180)  (900 180)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (901 180)  (901 180)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 180)  (902 180)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 180)  (903 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 180)  (905 180)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 180)  (907 180)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 180)  (908 180)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 180)  (910 180)  LC_2 Logic Functioning bit
 (38 4)  (912 180)  (912 180)  LC_2 Logic Functioning bit
 (39 4)  (913 180)  (913 180)  LC_2 Logic Functioning bit
 (40 4)  (914 180)  (914 180)  LC_2 Logic Functioning bit
 (41 4)  (915 180)  (915 180)  LC_2 Logic Functioning bit
 (43 4)  (917 180)  (917 180)  LC_2 Logic Functioning bit
 (45 4)  (919 180)  (919 180)  LC_2 Logic Functioning bit
 (51 4)  (925 180)  (925 180)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (21 5)  (895 181)  (895 181)  routing T_17_11.sp12_h_r_3 <X> T_17_11.lc_trk_g1_3
 (26 5)  (900 181)  (900 181)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (27 5)  (901 181)  (901 181)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 181)  (902 181)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 181)  (903 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 181)  (904 181)  routing T_17_11.lc_trk_g3_2 <X> T_17_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 181)  (905 181)  routing T_17_11.lc_trk_g3_6 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 181)  (906 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (908 181)  (908 181)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.input_2_2
 (35 5)  (909 181)  (909 181)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.input_2_2
 (37 5)  (911 181)  (911 181)  LC_2 Logic Functioning bit
 (38 5)  (912 181)  (912 181)  LC_2 Logic Functioning bit
 (39 5)  (913 181)  (913 181)  LC_2 Logic Functioning bit
 (40 5)  (914 181)  (914 181)  LC_2 Logic Functioning bit
 (41 5)  (915 181)  (915 181)  LC_2 Logic Functioning bit
 (42 5)  (916 181)  (916 181)  LC_2 Logic Functioning bit
 (43 5)  (917 181)  (917 181)  LC_2 Logic Functioning bit
 (4 6)  (878 182)  (878 182)  routing T_17_11.sp4_h_r_3 <X> T_17_11.sp4_v_t_38
 (14 6)  (888 182)  (888 182)  routing T_17_11.wire_logic_cluster/lc_4/out <X> T_17_11.lc_trk_g1_4
 (22 6)  (896 182)  (896 182)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (898 182)  (898 182)  routing T_17_11.top_op_7 <X> T_17_11.lc_trk_g1_7
 (31 6)  (905 182)  (905 182)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 182)  (906 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 182)  (907 182)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 182)  (908 182)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (40 6)  (914 182)  (914 182)  LC_3 Logic Functioning bit
 (42 6)  (916 182)  (916 182)  LC_3 Logic Functioning bit
 (5 7)  (879 183)  (879 183)  routing T_17_11.sp4_h_r_3 <X> T_17_11.sp4_v_t_38
 (17 7)  (891 183)  (891 183)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (895 183)  (895 183)  routing T_17_11.top_op_7 <X> T_17_11.lc_trk_g1_7
 (28 7)  (902 183)  (902 183)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 183)  (903 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 183)  (905 183)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_3/in_3
 (41 7)  (915 183)  (915 183)  LC_3 Logic Functioning bit
 (43 7)  (917 183)  (917 183)  LC_3 Logic Functioning bit
 (17 8)  (891 184)  (891 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (892 184)  (892 184)  routing T_17_11.wire_logic_cluster/lc_1/out <X> T_17_11.lc_trk_g2_1
 (26 8)  (900 184)  (900 184)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 184)  (903 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (905 184)  (905 184)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (906 184)  (906 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (908 184)  (908 184)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 184)  (911 184)  LC_4 Logic Functioning bit
 (38 8)  (912 184)  (912 184)  LC_4 Logic Functioning bit
 (39 8)  (913 184)  (913 184)  LC_4 Logic Functioning bit
 (40 8)  (914 184)  (914 184)  LC_4 Logic Functioning bit
 (42 8)  (916 184)  (916 184)  LC_4 Logic Functioning bit
 (45 8)  (919 184)  (919 184)  LC_4 Logic Functioning bit
 (50 8)  (924 184)  (924 184)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (900 185)  (900 185)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (901 185)  (901 185)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 185)  (903 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 185)  (904 185)  routing T_17_11.lc_trk_g0_3 <X> T_17_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (910 185)  (910 185)  LC_4 Logic Functioning bit
 (37 9)  (911 185)  (911 185)  LC_4 Logic Functioning bit
 (38 9)  (912 185)  (912 185)  LC_4 Logic Functioning bit
 (39 9)  (913 185)  (913 185)  LC_4 Logic Functioning bit
 (40 9)  (914 185)  (914 185)  LC_4 Logic Functioning bit
 (42 9)  (916 185)  (916 185)  LC_4 Logic Functioning bit
 (43 9)  (917 185)  (917 185)  LC_4 Logic Functioning bit
 (26 10)  (900 186)  (900 186)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 186)  (901 186)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (902 186)  (902 186)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 186)  (903 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 186)  (904 186)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 186)  (905 186)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 186)  (906 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 186)  (908 186)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (37 10)  (911 186)  (911 186)  LC_5 Logic Functioning bit
 (42 10)  (916 186)  (916 186)  LC_5 Logic Functioning bit
 (27 11)  (901 187)  (901 187)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 187)  (903 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 187)  (904 187)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 187)  (905 187)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (906 187)  (906 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (907 187)  (907 187)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.input_2_5
 (37 11)  (911 187)  (911 187)  LC_5 Logic Functioning bit
 (39 11)  (913 187)  (913 187)  LC_5 Logic Functioning bit
 (42 11)  (916 187)  (916 187)  LC_5 Logic Functioning bit
 (25 12)  (899 188)  (899 188)  routing T_17_11.wire_logic_cluster/lc_2/out <X> T_17_11.lc_trk_g3_2
 (26 12)  (900 188)  (900 188)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (28 12)  (902 188)  (902 188)  routing T_17_11.lc_trk_g2_1 <X> T_17_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 188)  (903 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 188)  (905 188)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 188)  (906 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 188)  (908 188)  routing T_17_11.lc_trk_g1_4 <X> T_17_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 188)  (909 188)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.input_2_6
 (22 13)  (896 189)  (896 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 189)  (900 189)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 189)  (901 189)  routing T_17_11.lc_trk_g1_7 <X> T_17_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 189)  (903 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (32 13)  (906 189)  (906 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (907 189)  (907 189)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.input_2_6
 (34 13)  (908 189)  (908 189)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.input_2_6
 (35 13)  (909 189)  (909 189)  routing T_17_11.lc_trk_g3_7 <X> T_17_11.input_2_6
 (39 13)  (913 189)  (913 189)  LC_6 Logic Functioning bit
 (21 14)  (895 190)  (895 190)  routing T_17_11.wire_logic_cluster/lc_7/out <X> T_17_11.lc_trk_g3_7
 (22 14)  (896 190)  (896 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (25 14)  (899 190)  (899 190)  routing T_17_11.wire_logic_cluster/lc_6/out <X> T_17_11.lc_trk_g3_6
 (32 14)  (906 190)  (906 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (908 190)  (908 190)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 190)  (910 190)  LC_7 Logic Functioning bit
 (37 14)  (911 190)  (911 190)  LC_7 Logic Functioning bit
 (45 14)  (919 190)  (919 190)  LC_7 Logic Functioning bit
 (50 14)  (924 190)  (924 190)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (896 191)  (896 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (31 15)  (905 191)  (905 191)  routing T_17_11.lc_trk_g1_3 <X> T_17_11.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 191)  (910 191)  LC_7 Logic Functioning bit
 (37 15)  (911 191)  (911 191)  LC_7 Logic Functioning bit


LogicTile_18_11

 (3 5)  (931 181)  (931 181)  routing T_18_11.sp12_h_l_23 <X> T_18_11.sp12_h_r_0
 (14 6)  (942 182)  (942 182)  routing T_18_11.sp12_h_l_3 <X> T_18_11.lc_trk_g1_4
 (14 7)  (942 183)  (942 183)  routing T_18_11.sp12_h_l_3 <X> T_18_11.lc_trk_g1_4
 (15 7)  (943 183)  (943 183)  routing T_18_11.sp12_h_l_3 <X> T_18_11.lc_trk_g1_4
 (17 7)  (945 183)  (945 183)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (31 8)  (959 184)  (959 184)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 184)  (960 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 184)  (962 184)  routing T_18_11.lc_trk_g1_4 <X> T_18_11.wire_logic_cluster/lc_4/in_3
 (40 8)  (968 184)  (968 184)  LC_4 Logic Functioning bit
 (41 8)  (969 184)  (969 184)  LC_4 Logic Functioning bit
 (42 8)  (970 184)  (970 184)  LC_4 Logic Functioning bit
 (43 8)  (971 184)  (971 184)  LC_4 Logic Functioning bit
 (51 8)  (979 184)  (979 184)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (40 9)  (968 185)  (968 185)  LC_4 Logic Functioning bit
 (41 9)  (969 185)  (969 185)  LC_4 Logic Functioning bit
 (42 9)  (970 185)  (970 185)  LC_4 Logic Functioning bit
 (43 9)  (971 185)  (971 185)  LC_4 Logic Functioning bit
 (46 9)  (974 185)  (974 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (53 9)  (981 185)  (981 185)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (13 10)  (941 186)  (941 186)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_v_t_45
 (12 11)  (940 187)  (940 187)  routing T_18_11.sp4_h_r_8 <X> T_18_11.sp4_v_t_45
 (19 15)  (947 191)  (947 191)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_11

 (8 3)  (990 179)  (990 179)  routing T_19_11.sp4_h_l_36 <X> T_19_11.sp4_v_t_36


LogicTile_22_11

 (2 0)  (1146 176)  (1146 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_24_11

 (19 4)  (1271 180)  (1271 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


RAM_Tile_25_11

 (10 15)  (1316 191)  (1316 191)  routing T_25_11.sp4_h_l_40 <X> T_25_11.sp4_v_t_47


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0



LogicTile_4_10

 (3 4)  (183 164)  (183 164)  routing T_4_10.sp12_v_t_23 <X> T_4_10.sp12_h_r_0


LogicTile_14_10

 (2 12)  (710 172)  (710 172)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_17_10

 (0 0)  (874 160)  (874 160)  Negative Clock bit

 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_3 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 163)  (874 163)  routing T_17_10.glb_netwk_3 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (22 3)  (896 163)  (896 163)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (898 163)  (898 163)  routing T_17_10.top_op_6 <X> T_17_10.lc_trk_g0_6
 (25 3)  (899 163)  (899 163)  routing T_17_10.top_op_6 <X> T_17_10.lc_trk_g0_6
 (15 6)  (889 166)  (889 166)  routing T_17_10.top_op_5 <X> T_17_10.lc_trk_g1_5
 (17 6)  (891 166)  (891 166)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (892 167)  (892 167)  routing T_17_10.top_op_5 <X> T_17_10.lc_trk_g1_5
 (17 10)  (891 170)  (891 170)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 170)  (892 170)  routing T_17_10.wire_logic_cluster/lc_5/out <X> T_17_10.lc_trk_g2_5
 (26 10)  (900 170)  (900 170)  routing T_17_10.lc_trk_g2_5 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 170)  (903 170)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 170)  (904 170)  routing T_17_10.lc_trk_g0_6 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 170)  (905 170)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 170)  (906 170)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (908 170)  (908 170)  routing T_17_10.lc_trk_g1_5 <X> T_17_10.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 170)  (910 170)  LC_5 Logic Functioning bit
 (38 10)  (912 170)  (912 170)  LC_5 Logic Functioning bit
 (41 10)  (915 170)  (915 170)  LC_5 Logic Functioning bit
 (43 10)  (917 170)  (917 170)  LC_5 Logic Functioning bit
 (45 10)  (919 170)  (919 170)  LC_5 Logic Functioning bit
 (52 10)  (926 170)  (926 170)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (15 11)  (889 171)  (889 171)  routing T_17_10.tnr_op_4 <X> T_17_10.lc_trk_g2_4
 (17 11)  (891 171)  (891 171)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (28 11)  (902 171)  (902 171)  routing T_17_10.lc_trk_g2_5 <X> T_17_10.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 171)  (903 171)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 171)  (904 171)  routing T_17_10.lc_trk_g0_6 <X> T_17_10.wire_logic_cluster/lc_5/in_1
 (36 11)  (910 171)  (910 171)  LC_5 Logic Functioning bit
 (38 11)  (912 171)  (912 171)  LC_5 Logic Functioning bit
 (40 11)  (914 171)  (914 171)  LC_5 Logic Functioning bit
 (41 11)  (915 171)  (915 171)  LC_5 Logic Functioning bit
 (42 11)  (916 171)  (916 171)  LC_5 Logic Functioning bit
 (43 11)  (917 171)  (917 171)  LC_5 Logic Functioning bit
 (0 14)  (874 174)  (874 174)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (875 175)  (875 175)  routing T_17_10.lc_trk_g2_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (12 15)  (886 175)  (886 175)  routing T_17_10.sp4_h_l_46 <X> T_17_10.sp4_v_t_46


LogicTile_22_10

 (3 4)  (1147 164)  (1147 164)  routing T_22_10.sp12_v_t_23 <X> T_22_10.sp12_h_r_0


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 170)  (1739 170)  routing T_33_10.lc_trk_g1_4 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 173)  (1730 173)  routing T_33_10.span12_horz_20 <X> T_33_10.lc_trk_g1_4
 (6 13)  (1732 173)  (1732 173)  routing T_33_10.span12_horz_20 <X> T_33_10.lc_trk_g1_4
 (7 13)  (1733 173)  (1733 173)  Enable bit of Mux _local_links/g1_mux_4 => span12_horz_20 lc_trk_g1_4
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9



LogicTile_14_9



LogicTile_15_9



LogicTile_16_9



LogicTile_17_9

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_18_9

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9

 (9 12)  (1315 156)  (1315 156)  routing T_25_9.sp4_v_t_47 <X> T_25_9.sp4_h_r_10


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (4 9)  (1514 153)  (1514 153)  routing T_29_9.sp4_h_l_47 <X> T_29_9.sp4_h_r_6
 (6 9)  (1516 153)  (1516 153)  routing T_29_9.sp4_h_l_47 <X> T_29_9.sp4_h_r_6


LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_43 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (5 5)  (185 133)  (185 133)  routing T_4_8.sp4_h_r_3 <X> T_4_8.sp4_v_b_3
 (9 12)  (189 140)  (189 140)  routing T_4_8.sp4_v_t_47 <X> T_4_8.sp4_h_r_10


LogicTile_5_8

 (21 6)  (255 134)  (255 134)  routing T_5_8.sp4_h_l_10 <X> T_5_8.lc_trk_g1_7
 (22 6)  (256 134)  (256 134)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (257 134)  (257 134)  routing T_5_8.sp4_h_l_10 <X> T_5_8.lc_trk_g1_7
 (24 6)  (258 134)  (258 134)  routing T_5_8.sp4_h_l_10 <X> T_5_8.lc_trk_g1_7
 (21 7)  (255 135)  (255 135)  routing T_5_8.sp4_h_l_10 <X> T_5_8.lc_trk_g1_7
 (22 11)  (256 139)  (256 139)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (257 139)  (257 139)  routing T_5_8.sp12_v_b_14 <X> T_5_8.lc_trk_g2_6
 (27 14)  (261 142)  (261 142)  routing T_5_8.lc_trk_g1_7 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 142)  (263 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 142)  (264 142)  routing T_5_8.lc_trk_g1_7 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (265 142)  (265 142)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 142)  (266 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 142)  (267 142)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (37 14)  (271 142)  (271 142)  LC_7 Logic Functioning bit
 (39 14)  (273 142)  (273 142)  LC_7 Logic Functioning bit
 (30 15)  (264 143)  (264 143)  routing T_5_8.lc_trk_g1_7 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 143)  (265 143)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (37 15)  (271 143)  (271 143)  LC_7 Logic Functioning bit
 (39 15)  (273 143)  (273 143)  LC_7 Logic Functioning bit
 (46 15)  (280 143)  (280 143)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (4 2)  (766 130)  (766 130)  routing T_15_8.sp4_v_b_0 <X> T_15_8.sp4_v_t_37


LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0

 (14 7)  (1740 135)  (1740 135)  routing T_33_8.span4_vert_t_14 <X> T_33_8.span4_vert_b_2


IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_5_7

 (19 9)  (253 121)  (253 121)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0



IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (4 2)  (1730 98)  (1730 98)  routing T_33_6.span4_vert_b_10 <X> T_33_6.lc_trk_g0_2
 (5 3)  (1731 99)  (1731 99)  routing T_33_6.span4_vert_b_10 <X> T_33_6.lc_trk_g0_2
 (7 3)  (1733 99)  (1733 99)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_b_10 lc_trk_g0_2
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_2 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 102)  (1731 102)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g0_7
 (7 6)  (1733 102)  (1733 102)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_15 lc_trk_g0_7
 (8 6)  (1734 102)  (1734 102)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g0_7
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_7 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g0_7 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0



IO_Tile_33_5

 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0



IO_Tile_0_4

 (6 0)  (11 64)  (11 64)  routing T_0_4.span4_horz_9 <X> T_0_4.lc_trk_g0_1
 (7 0)  (10 64)  (10 64)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (9 64)  (9 64)  routing T_0_4.span4_horz_9 <X> T_0_4.lc_trk_g0_1
 (16 0)  (1 64)  (1 64)  IOB_0 IO Functioning bit
 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 65)  (9 65)  routing T_0_4.span4_horz_9 <X> T_0_4.lc_trk_g0_1
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (13 4)  (4 68)  (4 68)  routing T_0_4.lc_trk_g0_4 <X> T_0_4.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 68)  (0 68)  IOB_0 IO Functioning bit
 (4 5)  (13 69)  (13 69)  routing T_0_4.span4_vert_b_4 <X> T_0_4.lc_trk_g0_4
 (5 5)  (12 69)  (12 69)  routing T_0_4.span4_vert_b_4 <X> T_0_4.lc_trk_g0_4
 (7 5)  (10 69)  (10 69)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 69)  (6 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 69)  (4 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (4 6)  (13 70)  (13 70)  routing T_0_4.span4_horz_46 <X> T_0_4.lc_trk_g0_6
 (4 7)  (13 71)  (13 71)  routing T_0_4.span4_horz_46 <X> T_0_4.lc_trk_g0_6
 (5 7)  (12 71)  (12 71)  routing T_0_4.span4_horz_46 <X> T_0_4.lc_trk_g0_6
 (6 7)  (11 71)  (11 71)  routing T_0_4.span4_horz_46 <X> T_0_4.lc_trk_g0_6
 (7 7)  (10 71)  (10 71)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_46 lc_trk_g0_6
 (10 10)  (7 74)  (7 74)  routing T_0_4.lc_trk_g0_6 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 74)  (5 74)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g1_4 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (10 11)  (7 75)  (7 75)  routing T_0_4.lc_trk_g0_6 <X> T_0_4.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 77)  (13 77)  routing T_0_4.span4_vert_b_4 <X> T_0_4.lc_trk_g1_4
 (5 13)  (12 77)  (12 77)  routing T_0_4.span4_vert_b_4 <X> T_0_4.lc_trk_g1_4
 (7 13)  (10 77)  (10 77)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_1_4

 (11 15)  (29 79)  (29 79)  routing T_1_4.sp4_h_r_3 <X> T_1_4.sp4_h_l_46
 (13 15)  (31 79)  (31 79)  routing T_1_4.sp4_h_r_3 <X> T_1_4.sp4_h_l_46


LogicTile_4_4

 (5 14)  (185 78)  (185 78)  routing T_4_4.sp4_v_t_38 <X> T_4_4.sp4_h_l_44
 (4 15)  (184 79)  (184 79)  routing T_4_4.sp4_v_t_38 <X> T_4_4.sp4_h_l_44
 (6 15)  (186 79)  (186 79)  routing T_4_4.sp4_v_t_38 <X> T_4_4.sp4_h_l_44


LogicTile_5_4

 (3 4)  (237 68)  (237 68)  routing T_5_4.sp12_v_t_23 <X> T_5_4.sp12_h_r_0
 (5 6)  (239 70)  (239 70)  routing T_5_4.sp4_v_t_44 <X> T_5_4.sp4_h_l_38
 (4 7)  (238 71)  (238 71)  routing T_5_4.sp4_v_t_44 <X> T_5_4.sp4_h_l_38
 (6 7)  (240 71)  (240 71)  routing T_5_4.sp4_v_t_44 <X> T_5_4.sp4_h_l_38


LogicTile_15_4

 (6 2)  (768 66)  (768 66)  routing T_15_4.sp4_v_b_9 <X> T_15_4.sp4_v_t_37
 (5 3)  (767 67)  (767 67)  routing T_15_4.sp4_v_b_9 <X> T_15_4.sp4_v_t_37


LogicTile_17_4

 (3 5)  (877 69)  (877 69)  routing T_17_4.sp12_h_l_23 <X> T_17_4.sp12_h_r_0


LogicTile_24_4

 (3 6)  (1255 70)  (1255 70)  routing T_24_4.sp12_h_r_0 <X> T_24_4.sp12_v_t_23
 (3 7)  (1255 71)  (1255 71)  routing T_24_4.sp12_h_r_0 <X> T_24_4.sp12_v_t_23


LogicTile_28_4

 (3 6)  (1459 70)  (1459 70)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_v_t_23
 (3 7)  (1459 71)  (1459 71)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_v_t_23


LogicTile_29_4

 (3 5)  (1513 69)  (1513 69)  routing T_29_4.sp12_h_l_23 <X> T_29_4.sp12_h_r_0


IO_Tile_33_4

 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (17 5)  (1743 69)  (1743 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (5 6)  (1731 70)  (1731 70)  routing T_33_4.span12_horz_7 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span12_horz_7 lc_trk_g0_7
 (8 6)  (1734 70)  (1734 70)  routing T_33_4.span12_horz_7 <X> T_33_4.lc_trk_g0_7
 (8 7)  (1734 71)  (1734 71)  routing T_33_4.span12_horz_7 <X> T_33_4.lc_trk_g0_7
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0



LogicTile_16_3

 (3 6)  (819 54)  (819 54)  routing T_16_3.sp12_v_b_0 <X> T_16_3.sp12_v_t_23


LogicTile_17_3

 (3 12)  (877 60)  (877 60)  routing T_17_3.sp12_v_t_22 <X> T_17_3.sp12_h_r_1


LogicTile_28_3

 (2 14)  (1458 62)  (1458 62)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_31_3

 (4 9)  (1622 57)  (1622 57)  routing T_31_3.sp4_h_l_47 <X> T_31_3.sp4_h_r_6
 (6 9)  (1624 57)  (1624 57)  routing T_31_3.sp4_h_l_47 <X> T_31_3.sp4_h_r_6


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 61)  (1739 61)  routing T_33_3.span4_horz_19 <X> T_33_3.span4_vert_b_3
 (14 13)  (1740 61)  (1740 61)  routing T_33_3.span4_horz_19 <X> T_33_3.span4_vert_b_3


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (10 4)  (1736 36)  (1736 36)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_5 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_5 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (10 5)  (1736 37)  (1736 37)  routing T_33_2.lc_trk_g0_7 <X> T_33_2.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 6)  (1731 38)  (1731 38)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g0_7
 (7 6)  (1733 38)  (1733 38)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 39)  (1734 39)  routing T_33_2.span4_vert_b_7 <X> T_33_2.lc_trk_g0_7
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (5 12)  (1731 44)  (1731 44)  routing T_33_2.span4_vert_b_13 <X> T_33_2.lc_trk_g1_5
 (7 12)  (1733 44)  (1733 44)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 44)  (1734 44)  routing T_33_2.span4_vert_b_13 <X> T_33_2.lc_trk_g1_5
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


IO_Tile_0_1

 (11 0)  (6 16)  (6 16)  routing T_0_1.span4_horz_1 <X> T_0_1.span4_vert_t_12
 (12 0)  (5 16)  (5 16)  routing T_0_1.span4_horz_1 <X> T_0_1.span4_vert_t_12
 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0



LogicTile_4_1

 (8 2)  (188 18)  (188 18)  routing T_4_1.sp4_h_r_1 <X> T_4_1.sp4_h_l_36


LogicTile_5_1

 (19 13)  (253 29)  (253 29)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_1

 (3 2)  (877 18)  (877 18)  routing T_17_1.sp12_v_t_23 <X> T_17_1.sp12_h_l_23
 (3 4)  (877 20)  (877 20)  routing T_17_1.sp12_v_t_23 <X> T_17_1.sp12_h_r_0


LogicTile_27_1

 (2 12)  (1404 28)  (1404 28)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_1

 (8 8)  (1572 24)  (1572 24)  routing T_30_1.sp4_h_l_46 <X> T_30_1.sp4_h_r_7
 (10 8)  (1574 24)  (1574 24)  routing T_30_1.sp4_h_l_46 <X> T_30_1.sp4_h_r_7


IO_Tile_33_1

 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (12 2)  (1738 18)  (1738 18)  routing T_33_1.span4_horz_31 <X> T_33_1.span4_vert_t_13
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0



GlobalNetwork_0_0

 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (2 6)  (206 8)  (206 8)  IO control bit: IODOWN_REN_0



IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (3 1)  (315 14)  (315 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0



IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0



IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0



IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0



IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (0 11)  (785 5)  (785 5)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (3 6)  (843 8)  (843 8)  IO control bit: GIODOWN1_IE_1

 (16 8)  (820 7)  (820 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (820 6)  (820 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0



IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


