library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FullAdder is
    Port ( A, B, Cin : in  STD_LOGIC;
           Sum, Cout : out  STD_LOGIC);
end FullAdder;

architecture Behavioral of FullAdder is

begin

Sum <= A xor B xor Cin;
Cout <= (A and B) or (A and Cin) or (B and Cin);

end Behavioral;
