<stg><name>readVec2Stream<float, 32u>.155</name>


<trans_list>

<trans id="139" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:2 %p_in_offset_read = read i6 @_ssdm_op_Read.ap_fifo.i6P0A, i6 %p_in_offset

]]></Node>
<StgValue><ssdm name="p_in_offset_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="6">
<![CDATA[
entry:3 %p_in_offset_cast_i = zext i6 %p_in_offset_read

]]></Node>
<StgValue><ssdm name="p_in_offset_cast_i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:5 %W_hc_0_addr = getelementptr i32 %W_hc_0, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_0_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
entry:6 %W_hc_0_load = load i6 %W_hc_0_addr

]]></Node>
<StgValue><ssdm name="W_hc_0_load"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:7 %W_hc_1_addr = getelementptr i32 %W_hc_1, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_1_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
entry:8 %W_hc_1_load = load i6 %W_hc_1_addr

]]></Node>
<StgValue><ssdm name="W_hc_1_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:9 %W_hc_2_addr = getelementptr i32 %W_hc_2, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_2_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
entry:10 %W_hc_2_load = load i6 %W_hc_2_addr

]]></Node>
<StgValue><ssdm name="W_hc_2_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:11 %W_hc_3_addr = getelementptr i32 %W_hc_3, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_3_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="6">
<![CDATA[
entry:12 %W_hc_3_load = load i6 %W_hc_3_addr

]]></Node>
<StgValue><ssdm name="W_hc_3_load"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:13 %W_hc_4_addr = getelementptr i32 %W_hc_4, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_4_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="6">
<![CDATA[
entry:14 %W_hc_4_load = load i6 %W_hc_4_addr

]]></Node>
<StgValue><ssdm name="W_hc_4_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:15 %W_hc_5_addr = getelementptr i32 %W_hc_5, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_5_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="6">
<![CDATA[
entry:16 %W_hc_5_load = load i6 %W_hc_5_addr

]]></Node>
<StgValue><ssdm name="W_hc_5_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:17 %W_hc_6_addr = getelementptr i32 %W_hc_6, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_6_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="6">
<![CDATA[
entry:18 %W_hc_6_load = load i6 %W_hc_6_addr

]]></Node>
<StgValue><ssdm name="W_hc_6_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:19 %W_hc_7_addr = getelementptr i32 %W_hc_7, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_7_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
entry:20 %W_hc_7_load = load i6 %W_hc_7_addr

]]></Node>
<StgValue><ssdm name="W_hc_7_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:21 %W_hc_8_addr = getelementptr i32 %W_hc_8, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_8_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="6">
<![CDATA[
entry:22 %W_hc_8_load = load i6 %W_hc_8_addr

]]></Node>
<StgValue><ssdm name="W_hc_8_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:23 %W_hc_9_addr = getelementptr i32 %W_hc_9, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_9_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="6">
<![CDATA[
entry:24 %W_hc_9_load = load i6 %W_hc_9_addr

]]></Node>
<StgValue><ssdm name="W_hc_9_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:25 %W_hc_10_addr = getelementptr i32 %W_hc_10, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_10_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="6">
<![CDATA[
entry:26 %W_hc_10_load = load i6 %W_hc_10_addr

]]></Node>
<StgValue><ssdm name="W_hc_10_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:27 %W_hc_11_addr = getelementptr i32 %W_hc_11, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_11_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
entry:28 %W_hc_11_load = load i6 %W_hc_11_addr

]]></Node>
<StgValue><ssdm name="W_hc_11_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:29 %W_hc_12_addr = getelementptr i32 %W_hc_12, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_12_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
entry:30 %W_hc_12_load = load i6 %W_hc_12_addr

]]></Node>
<StgValue><ssdm name="W_hc_12_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:31 %W_hc_13_addr = getelementptr i32 %W_hc_13, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_13_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="6">
<![CDATA[
entry:32 %W_hc_13_load = load i6 %W_hc_13_addr

]]></Node>
<StgValue><ssdm name="W_hc_13_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:33 %W_hc_14_addr = getelementptr i32 %W_hc_14, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_14_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
entry:34 %W_hc_14_load = load i6 %W_hc_14_addr

]]></Node>
<StgValue><ssdm name="W_hc_14_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:35 %W_hc_15_addr = getelementptr i32 %W_hc_15, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_15_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
entry:36 %W_hc_15_load = load i6 %W_hc_15_addr

]]></Node>
<StgValue><ssdm name="W_hc_15_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:37 %W_hc_16_addr = getelementptr i32 %W_hc_16, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_16_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="6">
<![CDATA[
entry:38 %W_hc_16_load = load i6 %W_hc_16_addr

]]></Node>
<StgValue><ssdm name="W_hc_16_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:39 %W_hc_17_addr = getelementptr i32 %W_hc_17, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_17_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
entry:40 %W_hc_17_load = load i6 %W_hc_17_addr

]]></Node>
<StgValue><ssdm name="W_hc_17_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:41 %W_hc_18_addr = getelementptr i32 %W_hc_18, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_18_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="6">
<![CDATA[
entry:42 %W_hc_18_load = load i6 %W_hc_18_addr

]]></Node>
<StgValue><ssdm name="W_hc_18_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:43 %W_hc_19_addr = getelementptr i32 %W_hc_19, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_19_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="6">
<![CDATA[
entry:44 %W_hc_19_load = load i6 %W_hc_19_addr

]]></Node>
<StgValue><ssdm name="W_hc_19_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:45 %W_hc_20_addr = getelementptr i32 %W_hc_20, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_20_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
entry:46 %W_hc_20_load = load i6 %W_hc_20_addr

]]></Node>
<StgValue><ssdm name="W_hc_20_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:47 %W_hc_21_addr = getelementptr i32 %W_hc_21, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_21_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
entry:48 %W_hc_21_load = load i6 %W_hc_21_addr

]]></Node>
<StgValue><ssdm name="W_hc_21_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:49 %W_hc_22_addr = getelementptr i32 %W_hc_22, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_22_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
entry:50 %W_hc_22_load = load i6 %W_hc_22_addr

]]></Node>
<StgValue><ssdm name="W_hc_22_load"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:51 %W_hc_23_addr = getelementptr i32 %W_hc_23, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_23_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
entry:52 %W_hc_23_load = load i6 %W_hc_23_addr

]]></Node>
<StgValue><ssdm name="W_hc_23_load"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:53 %W_hc_24_addr = getelementptr i32 %W_hc_24, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_24_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
entry:54 %W_hc_24_load = load i6 %W_hc_24_addr

]]></Node>
<StgValue><ssdm name="W_hc_24_load"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:55 %W_hc_25_addr = getelementptr i32 %W_hc_25, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_25_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="6">
<![CDATA[
entry:56 %W_hc_25_load = load i6 %W_hc_25_addr

]]></Node>
<StgValue><ssdm name="W_hc_25_load"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:57 %W_hc_26_addr = getelementptr i32 %W_hc_26, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_26_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="6">
<![CDATA[
entry:58 %W_hc_26_load = load i6 %W_hc_26_addr

]]></Node>
<StgValue><ssdm name="W_hc_26_load"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:59 %W_hc_27_addr = getelementptr i32 %W_hc_27, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_27_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
entry:60 %W_hc_27_load = load i6 %W_hc_27_addr

]]></Node>
<StgValue><ssdm name="W_hc_27_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:61 %W_hc_28_addr = getelementptr i32 %W_hc_28, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_28_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="6">
<![CDATA[
entry:62 %W_hc_28_load = load i6 %W_hc_28_addr

]]></Node>
<StgValue><ssdm name="W_hc_28_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:63 %W_hc_29_addr = getelementptr i32 %W_hc_29, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_29_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
entry:64 %W_hc_29_load = load i6 %W_hc_29_addr

]]></Node>
<StgValue><ssdm name="W_hc_29_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:65 %W_hc_30_addr = getelementptr i32 %W_hc_30, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_30_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="6">
<![CDATA[
entry:66 %W_hc_30_load = load i6 %W_hc_30_addr

]]></Node>
<StgValue><ssdm name="W_hc_30_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:67 %W_hc_31_addr = getelementptr i32 %W_hc_31, i32 0, i32 %p_in_offset_cast_i

]]></Node>
<StgValue><ssdm name="W_hc_31_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="6">
<![CDATA[
entry:68 %W_hc_31_load = load i6 %W_hc_31_addr

]]></Node>
<StgValue><ssdm name="W_hc_31_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %str_in12, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %p_in_offset, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %str_in12, void @empty_5, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="6">
<![CDATA[
entry:6 %W_hc_0_load = load i6 %W_hc_0_addr

]]></Node>
<StgValue><ssdm name="W_hc_0_load"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="6">
<![CDATA[
entry:8 %W_hc_1_load = load i6 %W_hc_1_addr

]]></Node>
<StgValue><ssdm name="W_hc_1_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="6">
<![CDATA[
entry:10 %W_hc_2_load = load i6 %W_hc_2_addr

]]></Node>
<StgValue><ssdm name="W_hc_2_load"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="6">
<![CDATA[
entry:12 %W_hc_3_load = load i6 %W_hc_3_addr

]]></Node>
<StgValue><ssdm name="W_hc_3_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="6">
<![CDATA[
entry:14 %W_hc_4_load = load i6 %W_hc_4_addr

]]></Node>
<StgValue><ssdm name="W_hc_4_load"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="6">
<![CDATA[
entry:16 %W_hc_5_load = load i6 %W_hc_5_addr

]]></Node>
<StgValue><ssdm name="W_hc_5_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="6">
<![CDATA[
entry:18 %W_hc_6_load = load i6 %W_hc_6_addr

]]></Node>
<StgValue><ssdm name="W_hc_6_load"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="6">
<![CDATA[
entry:20 %W_hc_7_load = load i6 %W_hc_7_addr

]]></Node>
<StgValue><ssdm name="W_hc_7_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="6">
<![CDATA[
entry:22 %W_hc_8_load = load i6 %W_hc_8_addr

]]></Node>
<StgValue><ssdm name="W_hc_8_load"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="6">
<![CDATA[
entry:24 %W_hc_9_load = load i6 %W_hc_9_addr

]]></Node>
<StgValue><ssdm name="W_hc_9_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="6">
<![CDATA[
entry:26 %W_hc_10_load = load i6 %W_hc_10_addr

]]></Node>
<StgValue><ssdm name="W_hc_10_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="6">
<![CDATA[
entry:28 %W_hc_11_load = load i6 %W_hc_11_addr

]]></Node>
<StgValue><ssdm name="W_hc_11_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="6">
<![CDATA[
entry:30 %W_hc_12_load = load i6 %W_hc_12_addr

]]></Node>
<StgValue><ssdm name="W_hc_12_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="6">
<![CDATA[
entry:32 %W_hc_13_load = load i6 %W_hc_13_addr

]]></Node>
<StgValue><ssdm name="W_hc_13_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="6">
<![CDATA[
entry:34 %W_hc_14_load = load i6 %W_hc_14_addr

]]></Node>
<StgValue><ssdm name="W_hc_14_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="6">
<![CDATA[
entry:36 %W_hc_15_load = load i6 %W_hc_15_addr

]]></Node>
<StgValue><ssdm name="W_hc_15_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="6">
<![CDATA[
entry:38 %W_hc_16_load = load i6 %W_hc_16_addr

]]></Node>
<StgValue><ssdm name="W_hc_16_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="6">
<![CDATA[
entry:40 %W_hc_17_load = load i6 %W_hc_17_addr

]]></Node>
<StgValue><ssdm name="W_hc_17_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="6">
<![CDATA[
entry:42 %W_hc_18_load = load i6 %W_hc_18_addr

]]></Node>
<StgValue><ssdm name="W_hc_18_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="6">
<![CDATA[
entry:44 %W_hc_19_load = load i6 %W_hc_19_addr

]]></Node>
<StgValue><ssdm name="W_hc_19_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="6">
<![CDATA[
entry:46 %W_hc_20_load = load i6 %W_hc_20_addr

]]></Node>
<StgValue><ssdm name="W_hc_20_load"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="6">
<![CDATA[
entry:48 %W_hc_21_load = load i6 %W_hc_21_addr

]]></Node>
<StgValue><ssdm name="W_hc_21_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="6">
<![CDATA[
entry:50 %W_hc_22_load = load i6 %W_hc_22_addr

]]></Node>
<StgValue><ssdm name="W_hc_22_load"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="6">
<![CDATA[
entry:52 %W_hc_23_load = load i6 %W_hc_23_addr

]]></Node>
<StgValue><ssdm name="W_hc_23_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="6">
<![CDATA[
entry:54 %W_hc_24_load = load i6 %W_hc_24_addr

]]></Node>
<StgValue><ssdm name="W_hc_24_load"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="6">
<![CDATA[
entry:56 %W_hc_25_load = load i6 %W_hc_25_addr

]]></Node>
<StgValue><ssdm name="W_hc_25_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="6">
<![CDATA[
entry:58 %W_hc_26_load = load i6 %W_hc_26_addr

]]></Node>
<StgValue><ssdm name="W_hc_26_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
entry:60 %W_hc_27_load = load i6 %W_hc_27_addr

]]></Node>
<StgValue><ssdm name="W_hc_27_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="6">
<![CDATA[
entry:62 %W_hc_28_load = load i6 %W_hc_28_addr

]]></Node>
<StgValue><ssdm name="W_hc_28_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="6">
<![CDATA[
entry:64 %W_hc_29_load = load i6 %W_hc_29_addr

]]></Node>
<StgValue><ssdm name="W_hc_29_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="6">
<![CDATA[
entry:66 %W_hc_30_load = load i6 %W_hc_30_addr

]]></Node>
<StgValue><ssdm name="W_hc_30_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="6">
<![CDATA[
entry:68 %W_hc_31_load = load i6 %W_hc_31_addr

]]></Node>
<StgValue><ssdm name="W_hc_31_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32">
<![CDATA[
entry:69 %l_val_V = bitcast i32 %W_hc_0_load

]]></Node>
<StgValue><ssdm name="l_val_V"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
entry:70 %l_val_V_187 = bitcast i32 %W_hc_1_load

]]></Node>
<StgValue><ssdm name="l_val_V_187"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
entry:71 %l_val_V_188 = bitcast i32 %W_hc_2_load

]]></Node>
<StgValue><ssdm name="l_val_V_188"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32">
<![CDATA[
entry:72 %l_val_V_189 = bitcast i32 %W_hc_3_load

]]></Node>
<StgValue><ssdm name="l_val_V_189"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
entry:73 %l_val_V_190 = bitcast i32 %W_hc_4_load

]]></Node>
<StgValue><ssdm name="l_val_V_190"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
entry:74 %l_val_V_191 = bitcast i32 %W_hc_5_load

]]></Node>
<StgValue><ssdm name="l_val_V_191"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
entry:75 %l_val_V_192 = bitcast i32 %W_hc_6_load

]]></Node>
<StgValue><ssdm name="l_val_V_192"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
entry:76 %l_val_V_193 = bitcast i32 %W_hc_7_load

]]></Node>
<StgValue><ssdm name="l_val_V_193"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
entry:77 %l_val_V_194 = bitcast i32 %W_hc_8_load

]]></Node>
<StgValue><ssdm name="l_val_V_194"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32">
<![CDATA[
entry:78 %l_val_V_195 = bitcast i32 %W_hc_9_load

]]></Node>
<StgValue><ssdm name="l_val_V_195"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
entry:79 %l_val_V_196 = bitcast i32 %W_hc_10_load

]]></Node>
<StgValue><ssdm name="l_val_V_196"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32">
<![CDATA[
entry:80 %l_val_V_197 = bitcast i32 %W_hc_11_load

]]></Node>
<StgValue><ssdm name="l_val_V_197"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32">
<![CDATA[
entry:81 %l_val_V_198 = bitcast i32 %W_hc_12_load

]]></Node>
<StgValue><ssdm name="l_val_V_198"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
entry:82 %l_val_V_199 = bitcast i32 %W_hc_13_load

]]></Node>
<StgValue><ssdm name="l_val_V_199"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32">
<![CDATA[
entry:83 %l_val_V_200 = bitcast i32 %W_hc_14_load

]]></Node>
<StgValue><ssdm name="l_val_V_200"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
entry:84 %l_val_V_201 = bitcast i32 %W_hc_15_load

]]></Node>
<StgValue><ssdm name="l_val_V_201"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32">
<![CDATA[
entry:85 %l_val_V_202 = bitcast i32 %W_hc_16_load

]]></Node>
<StgValue><ssdm name="l_val_V_202"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32">
<![CDATA[
entry:86 %l_val_V_203 = bitcast i32 %W_hc_17_load

]]></Node>
<StgValue><ssdm name="l_val_V_203"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
entry:87 %l_val_V_204 = bitcast i32 %W_hc_18_load

]]></Node>
<StgValue><ssdm name="l_val_V_204"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32">
<![CDATA[
entry:88 %l_val_V_205 = bitcast i32 %W_hc_19_load

]]></Node>
<StgValue><ssdm name="l_val_V_205"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32">
<![CDATA[
entry:89 %l_val_V_206 = bitcast i32 %W_hc_20_load

]]></Node>
<StgValue><ssdm name="l_val_V_206"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
entry:90 %l_val_V_207 = bitcast i32 %W_hc_21_load

]]></Node>
<StgValue><ssdm name="l_val_V_207"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
entry:91 %l_val_V_208 = bitcast i32 %W_hc_22_load

]]></Node>
<StgValue><ssdm name="l_val_V_208"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
entry:92 %l_val_V_209 = bitcast i32 %W_hc_23_load

]]></Node>
<StgValue><ssdm name="l_val_V_209"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
entry:93 %l_val_V_210 = bitcast i32 %W_hc_24_load

]]></Node>
<StgValue><ssdm name="l_val_V_210"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
entry:94 %l_val_V_211 = bitcast i32 %W_hc_25_load

]]></Node>
<StgValue><ssdm name="l_val_V_211"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
entry:95 %l_val_V_212 = bitcast i32 %W_hc_26_load

]]></Node>
<StgValue><ssdm name="l_val_V_212"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
entry:96 %l_val_V_213 = bitcast i32 %W_hc_27_load

]]></Node>
<StgValue><ssdm name="l_val_V_213"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
entry:97 %l_val_V_214 = bitcast i32 %W_hc_28_load

]]></Node>
<StgValue><ssdm name="l_val_V_214"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
entry:98 %l_val_V_215 = bitcast i32 %W_hc_29_load

]]></Node>
<StgValue><ssdm name="l_val_V_215"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
entry:99 %l_val_V_216 = bitcast i32 %W_hc_30_load

]]></Node>
<StgValue><ssdm name="l_val_V_216"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
entry:100 %l_val_V_217 = bitcast i32 %W_hc_31_load

]]></Node>
<StgValue><ssdm name="l_val_V_217"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="1024" op_0_bw="1024" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32">
<![CDATA[
entry:101 %p_Result_s = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %l_val_V_217, i32 %l_val_V_216, i32 %l_val_V_215, i32 %l_val_V_214, i32 %l_val_V_213, i32 %l_val_V_212, i32 %l_val_V_211, i32 %l_val_V_210, i32 %l_val_V_209, i32 %l_val_V_208, i32 %l_val_V_207, i32 %l_val_V_206, i32 %l_val_V_205, i32 %l_val_V_204, i32 %l_val_V_203, i32 %l_val_V_202, i32 %l_val_V_201, i32 %l_val_V_200, i32 %l_val_V_199, i32 %l_val_V_198, i32 %l_val_V_197, i32 %l_val_V_196, i32 %l_val_V_195, i32 %l_val_V_194, i32 %l_val_V_193, i32 %l_val_V_192, i32 %l_val_V_191, i32 %l_val_V_190, i32 %l_val_V_189, i32 %l_val_V_188, i32 %l_val_V_187, i32 %l_val_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
entry:102 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %str_in12, i1024 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0">
<![CDATA[
entry:103 %ret_ln94 = ret

]]></Node>
<StgValue><ssdm name="ret_ln94"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
