-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition"

-- DATE "05/18/2023 11:47:26"

-- 
-- Device: Altera EP4CE115F29C7 Package FBGA780
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	HW18 IS
    PORT (
	CLK : IN std_logic;
	btn : IN std_logic_vector(3 DOWNTO 0);
	BCD : OUT std_logic_vector(7 DOWNTO 0);
	BCD1 : OUT std_logic_vector(7 DOWNTO 0);
	BCD2 : OUT std_logic_vector(7 DOWNTO 0);
	BCD3 : OUT std_logic_vector(7 DOWNTO 0)
	);
END HW18;

-- Design Ports Information
-- BCD[0]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD[1]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD[2]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD[3]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD[4]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD[5]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD[6]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD[7]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD1[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD1[1]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD1[2]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD1[3]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD1[4]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD1[5]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD1[6]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD1[7]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD2[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD2[1]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD2[2]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD2[3]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD2[4]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD2[5]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD2[6]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD2[7]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD3[0]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD3[1]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD3[2]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD3[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD3[4]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD3[5]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD3[6]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- BCD3[7]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLK	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- btn[2]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- btn[0]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- btn[3]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- btn[1]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF HW18 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLK : std_logic;
SIGNAL ww_btn : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_BCD : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_BCD1 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_BCD2 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_BCD3 : std_logic_vector(7 DOWNTO 0);
SIGNAL \CLK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \q[23]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \BCD[0]~output_o\ : std_logic;
SIGNAL \BCD[1]~output_o\ : std_logic;
SIGNAL \BCD[2]~output_o\ : std_logic;
SIGNAL \BCD[3]~output_o\ : std_logic;
SIGNAL \BCD[4]~output_o\ : std_logic;
SIGNAL \BCD[5]~output_o\ : std_logic;
SIGNAL \BCD[6]~output_o\ : std_logic;
SIGNAL \BCD[7]~output_o\ : std_logic;
SIGNAL \BCD1[0]~output_o\ : std_logic;
SIGNAL \BCD1[1]~output_o\ : std_logic;
SIGNAL \BCD1[2]~output_o\ : std_logic;
SIGNAL \BCD1[3]~output_o\ : std_logic;
SIGNAL \BCD1[4]~output_o\ : std_logic;
SIGNAL \BCD1[5]~output_o\ : std_logic;
SIGNAL \BCD1[6]~output_o\ : std_logic;
SIGNAL \BCD1[7]~output_o\ : std_logic;
SIGNAL \BCD2[0]~output_o\ : std_logic;
SIGNAL \BCD2[1]~output_o\ : std_logic;
SIGNAL \BCD2[2]~output_o\ : std_logic;
SIGNAL \BCD2[3]~output_o\ : std_logic;
SIGNAL \BCD2[4]~output_o\ : std_logic;
SIGNAL \BCD2[5]~output_o\ : std_logic;
SIGNAL \BCD2[6]~output_o\ : std_logic;
SIGNAL \BCD2[7]~output_o\ : std_logic;
SIGNAL \BCD3[0]~output_o\ : std_logic;
SIGNAL \BCD3[1]~output_o\ : std_logic;
SIGNAL \BCD3[2]~output_o\ : std_logic;
SIGNAL \BCD3[3]~output_o\ : std_logic;
SIGNAL \BCD3[4]~output_o\ : std_logic;
SIGNAL \BCD3[5]~output_o\ : std_logic;
SIGNAL \BCD3[6]~output_o\ : std_logic;
SIGNAL \BCD3[7]~output_o\ : std_logic;
SIGNAL \CLK~input_o\ : std_logic;
SIGNAL \CLK~inputclkctrl_outclk\ : std_logic;
SIGNAL \q[0]~69_combout\ : std_logic;
SIGNAL \q[1]~23_combout\ : std_logic;
SIGNAL \q[1]~24\ : std_logic;
SIGNAL \q[2]~25_combout\ : std_logic;
SIGNAL \q[2]~26\ : std_logic;
SIGNAL \q[3]~27_combout\ : std_logic;
SIGNAL \q[3]~28\ : std_logic;
SIGNAL \q[4]~29_combout\ : std_logic;
SIGNAL \q[4]~30\ : std_logic;
SIGNAL \q[5]~31_combout\ : std_logic;
SIGNAL \q[5]~32\ : std_logic;
SIGNAL \q[6]~33_combout\ : std_logic;
SIGNAL \q[6]~34\ : std_logic;
SIGNAL \q[7]~35_combout\ : std_logic;
SIGNAL \q[7]~36\ : std_logic;
SIGNAL \q[8]~37_combout\ : std_logic;
SIGNAL \q[8]~38\ : std_logic;
SIGNAL \q[9]~39_combout\ : std_logic;
SIGNAL \q[9]~40\ : std_logic;
SIGNAL \q[10]~41_combout\ : std_logic;
SIGNAL \q[10]~42\ : std_logic;
SIGNAL \q[11]~43_combout\ : std_logic;
SIGNAL \q[11]~44\ : std_logic;
SIGNAL \q[12]~45_combout\ : std_logic;
SIGNAL \q[12]~46\ : std_logic;
SIGNAL \q[13]~47_combout\ : std_logic;
SIGNAL \q[13]~48\ : std_logic;
SIGNAL \q[14]~49_combout\ : std_logic;
SIGNAL \q[14]~50\ : std_logic;
SIGNAL \q[15]~51_combout\ : std_logic;
SIGNAL \q[15]~52\ : std_logic;
SIGNAL \q[16]~53_combout\ : std_logic;
SIGNAL \q[16]~54\ : std_logic;
SIGNAL \q[17]~55_combout\ : std_logic;
SIGNAL \q[17]~56\ : std_logic;
SIGNAL \q[18]~57_combout\ : std_logic;
SIGNAL \q[18]~58\ : std_logic;
SIGNAL \q[19]~59_combout\ : std_logic;
SIGNAL \q[19]~60\ : std_logic;
SIGNAL \q[20]~61_combout\ : std_logic;
SIGNAL \q[20]~62\ : std_logic;
SIGNAL \q[21]~63_combout\ : std_logic;
SIGNAL \q[21]~64\ : std_logic;
SIGNAL \q[22]~65_combout\ : std_logic;
SIGNAL \q[22]~66\ : std_logic;
SIGNAL \q[23]~67_combout\ : std_logic;
SIGNAL \q[23]~clkctrl_outclk\ : std_logic;
SIGNAL \t[0]~10_combout\ : std_logic;
SIGNAL \btn[0]~input_o\ : std_logic;
SIGNAL \btn[3]~input_o\ : std_logic;
SIGNAL \btn[2]~input_o\ : std_logic;
SIGNAL \btn[1]~input_o\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \t[7]~16_combout\ : std_logic;
SIGNAL \t[0]~11\ : std_logic;
SIGNAL \t[1]~12_combout\ : std_logic;
SIGNAL \t[1]~13\ : std_logic;
SIGNAL \t[2]~14_combout\ : std_logic;
SIGNAL \t[2]~15\ : std_logic;
SIGNAL \t[3]~17_combout\ : std_logic;
SIGNAL \t[3]~18\ : std_logic;
SIGNAL \t[4]~19_combout\ : std_logic;
SIGNAL \t[4]~20\ : std_logic;
SIGNAL \t[5]~21_combout\ : std_logic;
SIGNAL \t[5]~22\ : std_logic;
SIGNAL \t[6]~23_combout\ : std_logic;
SIGNAL \t[6]~24\ : std_logic;
SIGNAL \t[7]~25_combout\ : std_logic;
SIGNAL \t[7]~26\ : std_logic;
SIGNAL \t[8]~27_combout\ : std_logic;
SIGNAL \t[8]~28\ : std_logic;
SIGNAL \t[9]~29_combout\ : std_logic;
SIGNAL \x[31]~0_combout\ : std_logic;
SIGNAL \x[31]~1_combout\ : std_logic;
SIGNAL \x[31]~2_combout\ : std_logic;
SIGNAL \x[31]~3_combout\ : std_logic;
SIGNAL \x[31]~4_combout\ : std_logic;
SIGNAL \x~5_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \x~6_combout\ : std_logic;
SIGNAL \x[31]~7_combout\ : std_logic;
SIGNAL \flag~0_combout\ : std_logic;
SIGNAL \flag~q\ : std_logic;
SIGNAL \x[31]~8_combout\ : std_logic;
SIGNAL \x[31]~9_combout\ : std_logic;
SIGNAL \x[31]~10_combout\ : std_logic;
SIGNAL \Add2~1\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \Add3~1\ : std_logic;
SIGNAL \Add3~2_combout\ : std_logic;
SIGNAL \x~12_combout\ : std_logic;
SIGNAL \Add2~3\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \Add3~3\ : std_logic;
SIGNAL \Add3~4_combout\ : std_logic;
SIGNAL \x~13_combout\ : std_logic;
SIGNAL \x[2]~feeder_combout\ : std_logic;
SIGNAL \Add2~5\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \Add3~5\ : std_logic;
SIGNAL \Add3~6_combout\ : std_logic;
SIGNAL \x~14_combout\ : std_logic;
SIGNAL \Add3~7\ : std_logic;
SIGNAL \Add3~8_combout\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~8_combout\ : std_logic;
SIGNAL \x~15_combout\ : std_logic;
SIGNAL \Add3~9\ : std_logic;
SIGNAL \Add3~10_combout\ : std_logic;
SIGNAL \Add2~9\ : std_logic;
SIGNAL \Add2~10_combout\ : std_logic;
SIGNAL \x~16_combout\ : std_logic;
SIGNAL \Add3~11\ : std_logic;
SIGNAL \Add3~12_combout\ : std_logic;
SIGNAL \Add2~11\ : std_logic;
SIGNAL \Add2~12_combout\ : std_logic;
SIGNAL \x~17_combout\ : std_logic;
SIGNAL \Add3~13\ : std_logic;
SIGNAL \Add3~14_combout\ : std_logic;
SIGNAL \Add2~13\ : std_logic;
SIGNAL \Add2~14_combout\ : std_logic;
SIGNAL \x~18_combout\ : std_logic;
SIGNAL \Add2~15\ : std_logic;
SIGNAL \Add2~16_combout\ : std_logic;
SIGNAL \Add3~15\ : std_logic;
SIGNAL \Add3~16_combout\ : std_logic;
SIGNAL \x~19_combout\ : std_logic;
SIGNAL \Add2~17\ : std_logic;
SIGNAL \Add2~18_combout\ : std_logic;
SIGNAL \Add3~17\ : std_logic;
SIGNAL \Add3~18_combout\ : std_logic;
SIGNAL \x~20_combout\ : std_logic;
SIGNAL \Add3~19\ : std_logic;
SIGNAL \Add3~20_combout\ : std_logic;
SIGNAL \Add2~19\ : std_logic;
SIGNAL \Add2~20_combout\ : std_logic;
SIGNAL \x~21_combout\ : std_logic;
SIGNAL \Add2~21\ : std_logic;
SIGNAL \Add2~22_combout\ : std_logic;
SIGNAL \Add3~21\ : std_logic;
SIGNAL \Add3~22_combout\ : std_logic;
SIGNAL \x~22_combout\ : std_logic;
SIGNAL \Add3~23\ : std_logic;
SIGNAL \Add3~24_combout\ : std_logic;
SIGNAL \Add2~23\ : std_logic;
SIGNAL \Add2~24_combout\ : std_logic;
SIGNAL \x~23_combout\ : std_logic;
SIGNAL \Add2~25\ : std_logic;
SIGNAL \Add2~26_combout\ : std_logic;
SIGNAL \Add3~25\ : std_logic;
SIGNAL \Add3~26_combout\ : std_logic;
SIGNAL \x~24_combout\ : std_logic;
SIGNAL \Add2~27\ : std_logic;
SIGNAL \Add2~28_combout\ : std_logic;
SIGNAL \Add3~27\ : std_logic;
SIGNAL \Add3~28_combout\ : std_logic;
SIGNAL \x~25_combout\ : std_logic;
SIGNAL \Add3~29\ : std_logic;
SIGNAL \Add3~30_combout\ : std_logic;
SIGNAL \Add2~29\ : std_logic;
SIGNAL \Add2~30_combout\ : std_logic;
SIGNAL \x~26_combout\ : std_logic;
SIGNAL \Add2~31\ : std_logic;
SIGNAL \Add2~32_combout\ : std_logic;
SIGNAL \Add3~31\ : std_logic;
SIGNAL \Add3~32_combout\ : std_logic;
SIGNAL \x~27_combout\ : std_logic;
SIGNAL \Add2~33\ : std_logic;
SIGNAL \Add2~34_combout\ : std_logic;
SIGNAL \Add3~33\ : std_logic;
SIGNAL \Add3~34_combout\ : std_logic;
SIGNAL \x~28_combout\ : std_logic;
SIGNAL \Add2~35\ : std_logic;
SIGNAL \Add2~36_combout\ : std_logic;
SIGNAL \Add3~35\ : std_logic;
SIGNAL \Add3~36_combout\ : std_logic;
SIGNAL \x~29_combout\ : std_logic;
SIGNAL \Add2~37\ : std_logic;
SIGNAL \Add2~38_combout\ : std_logic;
SIGNAL \Add3~37\ : std_logic;
SIGNAL \Add3~38_combout\ : std_logic;
SIGNAL \x~30_combout\ : std_logic;
SIGNAL \Add3~39\ : std_logic;
SIGNAL \Add3~40_combout\ : std_logic;
SIGNAL \Add2~39\ : std_logic;
SIGNAL \Add2~40_combout\ : std_logic;
SIGNAL \x~31_combout\ : std_logic;
SIGNAL \Add3~41\ : std_logic;
SIGNAL \Add3~42_combout\ : std_logic;
SIGNAL \Add2~41\ : std_logic;
SIGNAL \Add2~42_combout\ : std_logic;
SIGNAL \x~32_combout\ : std_logic;
SIGNAL \Add3~43\ : std_logic;
SIGNAL \Add3~44_combout\ : std_logic;
SIGNAL \Add2~43\ : std_logic;
SIGNAL \Add2~44_combout\ : std_logic;
SIGNAL \x~33_combout\ : std_logic;
SIGNAL \Add3~45\ : std_logic;
SIGNAL \Add3~46_combout\ : std_logic;
SIGNAL \Add2~45\ : std_logic;
SIGNAL \Add2~46_combout\ : std_logic;
SIGNAL \x~37_combout\ : std_logic;
SIGNAL \Add2~47\ : std_logic;
SIGNAL \Add2~48_combout\ : std_logic;
SIGNAL \Add3~47\ : std_logic;
SIGNAL \Add3~48_combout\ : std_logic;
SIGNAL \x~38_combout\ : std_logic;
SIGNAL \Add2~49\ : std_logic;
SIGNAL \Add2~50_combout\ : std_logic;
SIGNAL \Add3~49\ : std_logic;
SIGNAL \Add3~50_combout\ : std_logic;
SIGNAL \x~34_combout\ : std_logic;
SIGNAL \Add2~51\ : std_logic;
SIGNAL \Add2~52_combout\ : std_logic;
SIGNAL \Add3~51\ : std_logic;
SIGNAL \Add3~52_combout\ : std_logic;
SIGNAL \x~35_combout\ : std_logic;
SIGNAL \Add2~53\ : std_logic;
SIGNAL \Add2~54_combout\ : std_logic;
SIGNAL \Add3~53\ : std_logic;
SIGNAL \Add3~54_combout\ : std_logic;
SIGNAL \x~36_combout\ : std_logic;
SIGNAL \Add2~55\ : std_logic;
SIGNAL \Add2~56_combout\ : std_logic;
SIGNAL \Add3~55\ : std_logic;
SIGNAL \Add3~56_combout\ : std_logic;
SIGNAL \x~39_combout\ : std_logic;
SIGNAL \Add2~57\ : std_logic;
SIGNAL \Add2~58_combout\ : std_logic;
SIGNAL \Add3~57\ : std_logic;
SIGNAL \Add3~58_combout\ : std_logic;
SIGNAL \x~40_combout\ : std_logic;
SIGNAL \Add2~59\ : std_logic;
SIGNAL \Add2~60_combout\ : std_logic;
SIGNAL \Add3~59\ : std_logic;
SIGNAL \Add3~60_combout\ : std_logic;
SIGNAL \x~41_combout\ : std_logic;
SIGNAL \Add3~61\ : std_logic;
SIGNAL \Add3~62_combout\ : std_logic;
SIGNAL \Add2~61\ : std_logic;
SIGNAL \Add2~62_combout\ : std_logic;
SIGNAL \x~11_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~38_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~39_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|_~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|_~3_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|_~5_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[19]~344_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[19]~345_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[18]~510_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[18]~511_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[21]~340_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[21]~341_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[20]~343_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[20]~342_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[26]~610_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[28]~346_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[28]~608_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[27]~609_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[27]~347_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[26]~348_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[25]~349_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[25]~512_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~59_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[24]~350_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[24]~351_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[33]~514_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[34]~352_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[34]~513_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[33]~353_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[32]~354_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[32]~515_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[31]~356_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[31]~355_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[30]~358_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[30]~357_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[40]~516_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[40]~359_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[39]~360_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[39]~517_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[38]~361_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[38]~611_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[37]~363_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[37]~362_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[36]~518_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[36]~519_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[42]~369_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[42]~368_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[46]~364_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[46]~520_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[45]~521_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[45]~365_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[44]~366_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[44]~612_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[43]~367_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[43]~522_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[49]~374_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[49]~373_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[48]~526_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[48]~527_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[52]~523_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[52]~370_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[51]~524_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[51]~371_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[50]~525_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[50]~372_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[56]~613_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[58]~375_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[58]~528_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[57]~376_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[57]~529_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[56]~377_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[55]~530_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[55]~378_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[54]~380_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[54]~379_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[63]~532_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[63]~382_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[62]~383_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[62]~533_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[61]~385_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[61]~384_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[60]~387_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[60]~386_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[64]~381_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[64]~531_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[70]~388_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[70]~534_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[69]~389_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[69]~535_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[68]~614_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[68]~390_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[67]~392_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[67]~391_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[66]~537_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[66]~536_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[76]~538_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[76]~393_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[75]~394_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[75]~539_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[74]~395_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[74]~615_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[73]~396_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[73]~540_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[72]~398_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[72]~397_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[82]~399_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[82]~541_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[81]~400_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[81]~542_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[80]~543_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[80]~401_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[79]~402_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[79]~403_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[78]~405_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[78]~404_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[87]~545_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[88]~544_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[88]~406_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[87]~407_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[86]~408_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[86]~616_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[85]~409_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[85]~410_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[84]~547_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[84]~546_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[94]~548_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[94]~411_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[93]~549_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[93]~412_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[92]~617_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[92]~413_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[91]~414_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[91]~550_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[90]~416_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[90]~415_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[100]~551_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[100]~417_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~552_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[99]~418_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~419_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~553_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[97]~420_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[97]~421_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[96]~554_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[96]~555_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[105]~557_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[105]~423_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~424_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~618_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[103]~425_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[103]~558_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~427_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[102]~426_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[106]~556_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[106]~422_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[112]~428_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[112]~559_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[111]~429_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[111]~560_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[110]~561_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[110]~430_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[109]~432_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[109]~431_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[108]~562_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[108]~563_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[114]~437_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[114]~438_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~434_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~565_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[116]~435_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[116]~619_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[115]~436_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[115]~566_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[118]~433_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[118]~564_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[124]~439_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[124]~567_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[123]~568_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[123]~440_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[122]~441_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[122]~569_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[121]~443_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[121]~442_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~571_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~570_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[128]~620_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[128]~446_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[127]~447_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[127]~574_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~449_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~448_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~572_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~444_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[129]~445_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[129]~573_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[135]~576_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[136]~450_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[136]~575_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[135]~451_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[134]~452_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[134]~577_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[133]~454_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[133]~453_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[132]~578_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[132]~579_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[142]~580_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[142]~455_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[141]~456_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[141]~581_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[140]~621_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[140]~457_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[139]~582_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[139]~458_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[138]~459_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[138]~460_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[146]~463_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[146]~585_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[145]~464_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[145]~465_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[144]~586_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[144]~587_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[148]~461_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[148]~583_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[147]~584_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[147]~462_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[153]~589_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[154]~466_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[154]~588_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[153]~467_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[152]~622_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[152]~468_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[151]~590_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[151]~469_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[150]~470_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[150]~471_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[160]~591_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[160]~472_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[159]~473_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[159]~592_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[158]~474_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[158]~593_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[157]~476_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[157]~475_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[156]~595_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[156]~594_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[166]~596_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[166]~477_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[165]~478_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[165]~597_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[164]~623_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[164]~479_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[163]~480_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[163]~598_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[162]~481_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[162]~482_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[170]~601_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[170]~485_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[169]~486_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[169]~487_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[168]~488_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[168]~489_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[172]~483_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[172]~599_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[171]~600_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[171]~484_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[177]~491_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[177]~603_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[176]~492_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[176]~624_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[175]~493_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[175]~494_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[174]~495_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[174]~496_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[178]~490_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[178]~602_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[184]~497_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[184]~604_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[183]~498_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[183]~605_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[182]~606_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[182]~499_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[181]~501_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[181]~500_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[180]~502_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[180]~503_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[186]~505_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[186]~504_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|remainder[0]~0_combout\ : std_logic;
SIGNAL \b[0]~feeder_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[187]~506_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[187]~507_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|remainder[1]~1_combout\ : std_logic;
SIGNAL \b[1]~feeder_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[188]~625_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[188]~508_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|remainder[2]~2_combout\ : std_logic;
SIGNAL \b[2]~feeder_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[189]~509_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[189]~607_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|remainder[3]~3_combout\ : std_logic;
SIGNAL \Mux14~0_combout\ : std_logic;
SIGNAL \BCD[1]~reg0_q\ : std_logic;
SIGNAL \Mux13~0_combout\ : std_logic;
SIGNAL \BCD[2]~reg0_q\ : std_logic;
SIGNAL \Mux12~0_combout\ : std_logic;
SIGNAL \BCD[3]~reg0_q\ : std_logic;
SIGNAL \Mux11~0_combout\ : std_logic;
SIGNAL \BCD[4]~reg0_q\ : std_logic;
SIGNAL \Mux10~0_combout\ : std_logic;
SIGNAL \BCD[5]~reg0_q\ : std_logic;
SIGNAL \Mux9~0_combout\ : std_logic;
SIGNAL \BCD[6]~reg0_q\ : std_logic;
SIGNAL \Mux8~0_combout\ : std_logic;
SIGNAL \BCD[7]~reg0_q\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~331_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[21]~330_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~332_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[20]~333_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[19]~335_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[19]~334_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~495_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[18]~494_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~591_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~336_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~592_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~337_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~338_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~593_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~339_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~496_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~340_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~341_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~497_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~342_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~343_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~498_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~499_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~344_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~346_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~345_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~348_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~347_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~500_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~349_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~350_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~501_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~594_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~351_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~353_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~352_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~503_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~502_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~504_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~354_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~355_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~505_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~356_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~595_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~357_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~506_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~358_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~359_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~507_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~360_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~361_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~508_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~362_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~509_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~364_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~363_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~511_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~510_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~365_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~512_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~366_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~513_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~596_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~367_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~514_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~368_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~370_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~369_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~515_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~371_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~516_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~372_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~373_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~517_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~375_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~374_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~377_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~376_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~518_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[70]~378_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~379_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[69]~519_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~597_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[68]~380_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~381_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[67]~382_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~521_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[66]~520_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~522_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[76]~383_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[75]~523_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[75]~384_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[74]~598_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[74]~385_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~386_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[73]~524_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~387_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[72]~388_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~525_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[82]~389_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[81]~526_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[81]~390_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[80]~527_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[80]~391_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[79]~393_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[79]~392_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[78]~394_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[78]~395_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[88]~528_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[88]~396_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[87]~529_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[87]~397_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[86]~398_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[86]~599_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[85]~399_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[85]~400_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[84]~531_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[84]~530_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[94]~532_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[94]~401_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[93]~402_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[93]~533_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[92]~600_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[92]~403_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[91]~534_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[91]~404_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[90]~406_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[90]~405_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~407_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[100]~535_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[99]~536_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[99]~408_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[98]~409_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[98]~537_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[97]~411_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[97]~410_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[96]~539_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[96]~538_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[106]~540_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[106]~412_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[105]~413_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[105]~541_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[104]~414_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[104]~601_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[103]~415_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[103]~542_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~417_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[102]~416_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~543_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[112]~418_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[111]~544_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[111]~419_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[110]~545_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[110]~420_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[109]~421_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[109]~422_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[108]~547_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[108]~546_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[118]~548_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[118]~423_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[117]~549_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[117]~424_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[116]~425_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[116]~602_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[115]~550_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[115]~426_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[114]~428_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[114]~427_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[124]~551_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[124]~429_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[123]~552_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[123]~430_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[122]~553_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[122]~431_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[121]~432_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[121]~433_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[120]~554_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[120]~555_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[130]~434_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[130]~556_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[129]~435_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[129]~557_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[128]~436_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[128]~603_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[127]~437_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[127]~558_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[126]~438_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[126]~439_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[136]~559_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[136]~440_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[135]~441_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[135]~560_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[134]~442_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[134]~561_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[133]~444_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[133]~443_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[132]~562_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[132]~563_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[142]~564_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[142]~445_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[141]~446_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[141]~565_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[140]~604_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[140]~447_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[139]~448_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[139]~566_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[138]~450_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[138]~449_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[148]~567_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[148]~451_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[147]~452_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[147]~568_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[146]~569_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[146]~453_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[145]~454_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[145]~455_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[144]~570_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[144]~571_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[154]~572_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[154]~456_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[153]~457_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[153]~573_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[152]~458_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[152]~605_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[151]~574_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[151]~459_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[150]~460_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[150]~461_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[160]~575_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[160]~462_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[159]~576_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[159]~463_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[158]~577_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[158]~464_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[157]~465_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[157]~466_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[156]~579_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[156]~578_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[166]~467_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[166]~580_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[165]~581_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[165]~468_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[164]~606_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[164]~469_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[163]~582_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[163]~470_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[162]~471_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[162]~472_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[172]~473_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[172]~583_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[171]~474_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[171]~584_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[170]~585_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[170]~475_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[169]~476_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[169]~477_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[168]~479_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[168]~478_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[178]~480_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[178]~586_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[177]~481_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[177]~587_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[176]~482_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[176]~607_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[175]~483_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[175]~484_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[174]~486_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[174]~485_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[184]~487_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[184]~588_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[183]~488_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[183]~589_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[182]~590_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[182]~489_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[181]~490_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[181]~491_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[180]~493_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[180]~492_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~9\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~11\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~13\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~15\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~17\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~19\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~21\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~23\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~25\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~27\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~29\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~31\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~33\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~35\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~37\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~39\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~41\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~43\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~45\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~47\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~49\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~51\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~53\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~55\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~57\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~59\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|_~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~28_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~30_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~32_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~13_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~42_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~48_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~21_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~50_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~22_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~44_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~19_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~46_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~20_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~40_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~17_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~36_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~15_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~38_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~16_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~34_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~26_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~28_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~11_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~54_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~24_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~58_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~26_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~56_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~25_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~52_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~23_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~11_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[28]~244_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[27]~245_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[27]~246_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[26]~247_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[26]~248_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[25]~438_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[25]~249_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[24]~251_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[24]~250_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[34]~508_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[34]~252_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[33]~509_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[33]~253_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[32]~254_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[32]~439_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[31]~256_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[31]~255_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~13_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[30]~258_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[30]~257_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[36]~264_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[36]~265_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[40]~440_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[40]~259_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[39]~260_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[39]~441_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[38]~261_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[38]~442_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[37]~263_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[37]~262_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~270_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[43]~269_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~271_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[42]~272_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[46]~443_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[46]~266_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~444_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[45]~267_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~268_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[44]~510_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[50]~447_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[52]~445_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[52]~273_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[51]~274_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[51]~446_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[50]~275_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[49]~276_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[49]~277_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[48]~279_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[48]~278_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~449_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[57]~281_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~450_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[56]~282_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[55]~283_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[55]~284_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[54]~286_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[54]~285_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~448_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[58]~280_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[64]~287_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[64]~451_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[63]~452_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[63]~288_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[62]~289_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[62]~511_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[61]~290_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[61]~291_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~293_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[60]~292_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~297_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~298_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~15_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~300_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~299_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~294_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~453_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[69]~295_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[69]~454_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~296_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~455_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~458_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[76]~301_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[76]~456_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~302_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[75]~457_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[74]~303_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~305_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[73]~304_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~307_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[72]~306_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~460_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~459_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~308_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~309_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~512_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~310_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[79]~311_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[79]~312_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~313_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~314_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~461_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[88]~315_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~316_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[87]~462_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~317_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[86]~463_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~319_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[85]~318_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~321_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~320_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~327_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[90]~328_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[94]~322_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[94]~464_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[93]~465_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[93]~323_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[92]~466_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[92]~324_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~326_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~325_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[97]~332_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~467_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[100]~329_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~468_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[99]~330_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~513_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~331_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[97]~333_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~334_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~335_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~471_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~338_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~339_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[103]~340_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~17_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~342_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[102]~341_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[106]~469_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[106]~336_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~337_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~470_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[111]~344_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[111]~473_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[110]~474_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[110]~345_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[109]~346_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[109]~347_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[108]~348_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[108]~349_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~472_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~343_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~350_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~475_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~351_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~476_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~514_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[116]~352_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~353_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[115]~354_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~356_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[114]~355_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[121]~361_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[121]~360_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[120]~362_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[120]~363_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[124]~477_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[124]~357_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[123]~358_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[123]~478_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[122]~359_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[122]~479_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~366_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[128]~482_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~367_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[127]~368_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~369_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~370_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~480_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~364_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~481_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[129]~365_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~484_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[136]~483_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[136]~371_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~372_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~373_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~515_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~375_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~374_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~377_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~376_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[142]~485_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[141]~486_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~487_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~380_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[139]~381_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[139]~382_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~19_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[138]~384_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[138]~383_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~385_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~488_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~386_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~489_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~490_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~387_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~389_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~388_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~391_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~390_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~392_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~491_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[153]~492_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[153]~393_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[152]~394_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[152]~516_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[151]~395_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[151]~396_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~397_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~402_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~493_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~399_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~494_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~400_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~495_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~401_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~403_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[156]~404_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[156]~405_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~498_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[163]~410_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~411_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[162]~412_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[166]~496_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~497_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[171]~500_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[172]~499_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[172]~413_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[171]~414_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~517_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[170]~415_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~417_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[169]~416_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~419_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[168]~418_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~501_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[178]~420_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~502_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[177]~421_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~503_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[176]~422_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[175]~424_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[175]~423_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|_~27_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~21_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[174]~426_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[174]~425_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~433_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[180]~432_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[184]~504_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[184]~427_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[183]~428_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[183]~505_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[182]~429_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[182]~506_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[181]~430_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[181]~431_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[187]~435_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[187]~434_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[186]~518_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[186]~519_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|remainder[1]~1_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|remainder[0]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[188]~436_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[188]~520_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|remainder[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[189]~437_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[189]~507_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|remainder[3]~3_combout\ : std_logic;
SIGNAL \Mux6~0_combout\ : std_logic;
SIGNAL \BCD1[1]~reg0feeder_combout\ : std_logic;
SIGNAL \BCD1[1]~reg0_q\ : std_logic;
SIGNAL \Mux5~0_combout\ : std_logic;
SIGNAL \BCD1[2]~reg0_q\ : std_logic;
SIGNAL \Mux4~0_combout\ : std_logic;
SIGNAL \BCD1[3]~reg0_q\ : std_logic;
SIGNAL \Mux3~0_combout\ : std_logic;
SIGNAL \BCD1[4]~reg0_q\ : std_logic;
SIGNAL \Mux2~0_combout\ : std_logic;
SIGNAL \BCD1[5]~reg0feeder_combout\ : std_logic;
SIGNAL \BCD1[5]~reg0_q\ : std_logic;
SIGNAL \Mux1~0_combout\ : std_logic;
SIGNAL \BCD1[6]~reg0feeder_combout\ : std_logic;
SIGNAL \BCD1[6]~reg0_q\ : std_logic;
SIGNAL \Mux0~0_combout\ : std_logic;
SIGNAL \BCD1[7]~reg0feeder_combout\ : std_logic;
SIGNAL \BCD1[7]~reg0_q\ : std_logic;
SIGNAL q : std_logic_vector(30 DOWNTO 0);
SIGNAL t : std_logic_vector(9 DOWNTO 0);
SIGNAL b : std_logic_vector(3 DOWNTO 0);
SIGNAL a : std_logic_vector(3 DOWNTO 0);
SIGNAL x : std_logic_vector(31 DOWNTO 0);

BEGIN

ww_CLK <= CLK;
ww_btn <= btn;
BCD <= ww_BCD;
BCD1 <= ww_BCD1;
BCD2 <= ww_BCD2;
BCD3 <= ww_BCD3;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\CLK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLK~input_o\);

\q[23]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & q(23));

-- Location: IOOBUF_X16_Y0_N23
\BCD[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \BCD[0]~output_o\);

-- Location: IOOBUF_X115_Y69_N2
\BCD[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD[1]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD[1]~output_o\);

-- Location: IOOBUF_X115_Y67_N16
\BCD[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD[2]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD[2]~output_o\);

-- Location: IOOBUF_X115_Y54_N16
\BCD[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD[3]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD[3]~output_o\);

-- Location: IOOBUF_X115_Y50_N2
\BCD[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD[4]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD[4]~output_o\);

-- Location: IOOBUF_X67_Y73_N23
\BCD[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD[5]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD[5]~output_o\);

-- Location: IOOBUF_X107_Y73_N23
\BCD[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD[6]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD[6]~output_o\);

-- Location: IOOBUF_X69_Y73_N23
\BCD[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD[7]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD[7]~output_o\);

-- Location: IOOBUF_X87_Y0_N16
\BCD1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \BCD1[0]~output_o\);

-- Location: IOOBUF_X115_Y28_N9
\BCD1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1[1]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD1[1]~output_o\);

-- Location: IOOBUF_X115_Y22_N2
\BCD1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1[2]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD1[2]~output_o\);

-- Location: IOOBUF_X115_Y20_N9
\BCD1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1[3]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD1[3]~output_o\);

-- Location: IOOBUF_X115_Y30_N2
\BCD1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1[4]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD1[4]~output_o\);

-- Location: IOOBUF_X115_Y25_N23
\BCD1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1[5]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD1[5]~output_o\);

-- Location: IOOBUF_X115_Y30_N9
\BCD1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1[6]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD1[6]~output_o\);

-- Location: IOOBUF_X115_Y41_N2
\BCD1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BCD1[7]~reg0_q\,
	devoe => ww_devoe,
	o => \BCD1[7]~output_o\);

-- Location: IOOBUF_X11_Y73_N16
\BCD2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \BCD2[0]~output_o\);

-- Location: IOOBUF_X115_Y21_N16
\BCD2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \BCD2[1]~output_o\);

-- Location: IOOBUF_X115_Y20_N2
\BCD2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \BCD2[2]~output_o\);

-- Location: IOOBUF_X115_Y18_N2
\BCD2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \BCD2[3]~output_o\);

-- Location: IOOBUF_X115_Y19_N2
\BCD2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \BCD2[4]~output_o\);

-- Location: IOOBUF_X115_Y19_N9
\BCD2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \BCD2[5]~output_o\);

-- Location: IOOBUF_X115_Y16_N2
\BCD2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \BCD2[6]~output_o\);

-- Location: IOOBUF_X115_Y17_N9
\BCD2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \BCD2[7]~output_o\);

-- Location: IOOBUF_X56_Y0_N16
\BCD3[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \BCD3[0]~output_o\);

-- Location: IOOBUF_X105_Y0_N2
\BCD3[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \BCD3[1]~output_o\);

-- Location: IOOBUF_X105_Y0_N9
\BCD3[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \BCD3[2]~output_o\);

-- Location: IOOBUF_X105_Y0_N23
\BCD3[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \BCD3[3]~output_o\);

-- Location: IOOBUF_X111_Y0_N2
\BCD3[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \BCD3[4]~output_o\);

-- Location: IOOBUF_X100_Y0_N2
\BCD3[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \BCD3[5]~output_o\);

-- Location: IOOBUF_X115_Y29_N2
\BCD3[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \BCD3[6]~output_o\);

-- Location: IOOBUF_X115_Y25_N16
\BCD3[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \BCD3[7]~output_o\);

-- Location: IOIBUF_X0_Y36_N15
\CLK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLK,
	o => \CLK~input_o\);

-- Location: CLKCTRL_G4
\CLK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLK~inputclkctrl_outclk\);

-- Location: LCCOMB_X56_Y72_N4
\q[0]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[0]~69_combout\ = !q(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => q(0),
	combout => \q[0]~69_combout\);

-- Location: FF_X56_Y72_N5
\q[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[0]~69_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(0));

-- Location: LCCOMB_X56_Y72_N10
\q[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[1]~23_combout\ = (q(1) & (q(0) $ (VCC))) # (!q(1) & (q(0) & VCC))
-- \q[1]~24\ = CARRY((q(1) & q(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => q(1),
	datab => q(0),
	datad => VCC,
	combout => \q[1]~23_combout\,
	cout => \q[1]~24\);

-- Location: FF_X56_Y72_N11
\q[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(1));

-- Location: LCCOMB_X56_Y72_N12
\q[2]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[2]~25_combout\ = (q(2) & (!\q[1]~24\)) # (!q(2) & ((\q[1]~24\) # (GND)))
-- \q[2]~26\ = CARRY((!\q[1]~24\) # (!q(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => q(2),
	datad => VCC,
	cin => \q[1]~24\,
	combout => \q[2]~25_combout\,
	cout => \q[2]~26\);

-- Location: FF_X56_Y72_N13
\q[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[2]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(2));

-- Location: LCCOMB_X56_Y72_N14
\q[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[3]~27_combout\ = (q(3) & (\q[2]~26\ $ (GND))) # (!q(3) & (!\q[2]~26\ & VCC))
-- \q[3]~28\ = CARRY((q(3) & !\q[2]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(3),
	datad => VCC,
	cin => \q[2]~26\,
	combout => \q[3]~27_combout\,
	cout => \q[3]~28\);

-- Location: FF_X56_Y72_N15
\q[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(3));

-- Location: LCCOMB_X56_Y72_N16
\q[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[4]~29_combout\ = (q(4) & (!\q[3]~28\)) # (!q(4) & ((\q[3]~28\) # (GND)))
-- \q[4]~30\ = CARRY((!\q[3]~28\) # (!q(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(4),
	datad => VCC,
	cin => \q[3]~28\,
	combout => \q[4]~29_combout\,
	cout => \q[4]~30\);

-- Location: FF_X56_Y72_N17
\q[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[4]~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(4));

-- Location: LCCOMB_X56_Y72_N18
\q[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[5]~31_combout\ = (q(5) & (\q[4]~30\ $ (GND))) # (!q(5) & (!\q[4]~30\ & VCC))
-- \q[5]~32\ = CARRY((q(5) & !\q[4]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(5),
	datad => VCC,
	cin => \q[4]~30\,
	combout => \q[5]~31_combout\,
	cout => \q[5]~32\);

-- Location: FF_X56_Y72_N19
\q[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[5]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(5));

-- Location: LCCOMB_X56_Y72_N20
\q[6]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[6]~33_combout\ = (q(6) & (!\q[5]~32\)) # (!q(6) & ((\q[5]~32\) # (GND)))
-- \q[6]~34\ = CARRY((!\q[5]~32\) # (!q(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(6),
	datad => VCC,
	cin => \q[5]~32\,
	combout => \q[6]~33_combout\,
	cout => \q[6]~34\);

-- Location: FF_X56_Y72_N21
\q[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[6]~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(6));

-- Location: LCCOMB_X56_Y72_N22
\q[7]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[7]~35_combout\ = (q(7) & (\q[6]~34\ $ (GND))) # (!q(7) & (!\q[6]~34\ & VCC))
-- \q[7]~36\ = CARRY((q(7) & !\q[6]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => q(7),
	datad => VCC,
	cin => \q[6]~34\,
	combout => \q[7]~35_combout\,
	cout => \q[7]~36\);

-- Location: FF_X56_Y72_N23
\q[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[7]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(7));

-- Location: LCCOMB_X56_Y72_N24
\q[8]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[8]~37_combout\ = (q(8) & (!\q[7]~36\)) # (!q(8) & ((\q[7]~36\) # (GND)))
-- \q[8]~38\ = CARRY((!\q[7]~36\) # (!q(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(8),
	datad => VCC,
	cin => \q[7]~36\,
	combout => \q[8]~37_combout\,
	cout => \q[8]~38\);

-- Location: FF_X56_Y72_N25
\q[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[8]~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(8));

-- Location: LCCOMB_X56_Y72_N26
\q[9]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[9]~39_combout\ = (q(9) & (\q[8]~38\ $ (GND))) # (!q(9) & (!\q[8]~38\ & VCC))
-- \q[9]~40\ = CARRY((q(9) & !\q[8]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => q(9),
	datad => VCC,
	cin => \q[8]~38\,
	combout => \q[9]~39_combout\,
	cout => \q[9]~40\);

-- Location: FF_X56_Y72_N27
\q[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[9]~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(9));

-- Location: LCCOMB_X56_Y72_N28
\q[10]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[10]~41_combout\ = (q(10) & (!\q[9]~40\)) # (!q(10) & ((\q[9]~40\) # (GND)))
-- \q[10]~42\ = CARRY((!\q[9]~40\) # (!q(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(10),
	datad => VCC,
	cin => \q[9]~40\,
	combout => \q[10]~41_combout\,
	cout => \q[10]~42\);

-- Location: FF_X56_Y72_N29
\q[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[10]~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(10));

-- Location: LCCOMB_X56_Y72_N30
\q[11]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[11]~43_combout\ = (q(11) & (\q[10]~42\ $ (GND))) # (!q(11) & (!\q[10]~42\ & VCC))
-- \q[11]~44\ = CARRY((q(11) & !\q[10]~42\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => q(11),
	datad => VCC,
	cin => \q[10]~42\,
	combout => \q[11]~43_combout\,
	cout => \q[11]~44\);

-- Location: FF_X56_Y72_N31
\q[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[11]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(11));

-- Location: LCCOMB_X56_Y71_N0
\q[12]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[12]~45_combout\ = (q(12) & (!\q[11]~44\)) # (!q(12) & ((\q[11]~44\) # (GND)))
-- \q[12]~46\ = CARRY((!\q[11]~44\) # (!q(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(12),
	datad => VCC,
	cin => \q[11]~44\,
	combout => \q[12]~45_combout\,
	cout => \q[12]~46\);

-- Location: FF_X56_Y71_N1
\q[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[12]~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(12));

-- Location: LCCOMB_X56_Y71_N2
\q[13]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[13]~47_combout\ = (q(13) & (\q[12]~46\ $ (GND))) # (!q(13) & (!\q[12]~46\ & VCC))
-- \q[13]~48\ = CARRY((q(13) & !\q[12]~46\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(13),
	datad => VCC,
	cin => \q[12]~46\,
	combout => \q[13]~47_combout\,
	cout => \q[13]~48\);

-- Location: FF_X56_Y71_N3
\q[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[13]~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(13));

-- Location: LCCOMB_X56_Y71_N4
\q[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[14]~49_combout\ = (q(14) & (!\q[13]~48\)) # (!q(14) & ((\q[13]~48\) # (GND)))
-- \q[14]~50\ = CARRY((!\q[13]~48\) # (!q(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(14),
	datad => VCC,
	cin => \q[13]~48\,
	combout => \q[14]~49_combout\,
	cout => \q[14]~50\);

-- Location: FF_X56_Y71_N5
\q[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[14]~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(14));

-- Location: LCCOMB_X56_Y71_N6
\q[15]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[15]~51_combout\ = (q(15) & (\q[14]~50\ $ (GND))) # (!q(15) & (!\q[14]~50\ & VCC))
-- \q[15]~52\ = CARRY((q(15) & !\q[14]~50\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => q(15),
	datad => VCC,
	cin => \q[14]~50\,
	combout => \q[15]~51_combout\,
	cout => \q[15]~52\);

-- Location: FF_X56_Y71_N7
\q[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[15]~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(15));

-- Location: LCCOMB_X56_Y71_N8
\q[16]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[16]~53_combout\ = (q(16) & (!\q[15]~52\)) # (!q(16) & ((\q[15]~52\) # (GND)))
-- \q[16]~54\ = CARRY((!\q[15]~52\) # (!q(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(16),
	datad => VCC,
	cin => \q[15]~52\,
	combout => \q[16]~53_combout\,
	cout => \q[16]~54\);

-- Location: FF_X56_Y71_N9
\q[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[16]~53_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(16));

-- Location: LCCOMB_X56_Y71_N10
\q[17]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[17]~55_combout\ = (q(17) & (\q[16]~54\ $ (GND))) # (!q(17) & (!\q[16]~54\ & VCC))
-- \q[17]~56\ = CARRY((q(17) & !\q[16]~54\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => q(17),
	datad => VCC,
	cin => \q[16]~54\,
	combout => \q[17]~55_combout\,
	cout => \q[17]~56\);

-- Location: FF_X56_Y71_N11
\q[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[17]~55_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(17));

-- Location: LCCOMB_X56_Y71_N12
\q[18]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[18]~57_combout\ = (q(18) & (!\q[17]~56\)) # (!q(18) & ((\q[17]~56\) # (GND)))
-- \q[18]~58\ = CARRY((!\q[17]~56\) # (!q(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => q(18),
	datad => VCC,
	cin => \q[17]~56\,
	combout => \q[18]~57_combout\,
	cout => \q[18]~58\);

-- Location: FF_X56_Y71_N13
\q[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[18]~57_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(18));

-- Location: LCCOMB_X56_Y71_N14
\q[19]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[19]~59_combout\ = (q(19) & (\q[18]~58\ $ (GND))) # (!q(19) & (!\q[18]~58\ & VCC))
-- \q[19]~60\ = CARRY((q(19) & !\q[18]~58\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(19),
	datad => VCC,
	cin => \q[18]~58\,
	combout => \q[19]~59_combout\,
	cout => \q[19]~60\);

-- Location: FF_X56_Y71_N15
\q[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[19]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(19));

-- Location: LCCOMB_X56_Y71_N16
\q[20]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[20]~61_combout\ = (q(20) & (!\q[19]~60\)) # (!q(20) & ((\q[19]~60\) # (GND)))
-- \q[20]~62\ = CARRY((!\q[19]~60\) # (!q(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(20),
	datad => VCC,
	cin => \q[19]~60\,
	combout => \q[20]~61_combout\,
	cout => \q[20]~62\);

-- Location: FF_X56_Y71_N17
\q[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[20]~61_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(20));

-- Location: LCCOMB_X56_Y71_N18
\q[21]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[21]~63_combout\ = (q(21) & (\q[20]~62\ $ (GND))) # (!q(21) & (!\q[20]~62\ & VCC))
-- \q[21]~64\ = CARRY((q(21) & !\q[20]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(21),
	datad => VCC,
	cin => \q[20]~62\,
	combout => \q[21]~63_combout\,
	cout => \q[21]~64\);

-- Location: FF_X56_Y71_N19
\q[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[21]~63_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(21));

-- Location: LCCOMB_X56_Y71_N20
\q[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[22]~65_combout\ = (q(22) & (!\q[21]~64\)) # (!q(22) & ((\q[21]~64\) # (GND)))
-- \q[22]~66\ = CARRY((!\q[21]~64\) # (!q(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => q(22),
	datad => VCC,
	cin => \q[21]~64\,
	combout => \q[22]~65_combout\,
	cout => \q[22]~66\);

-- Location: FF_X56_Y71_N21
\q[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[22]~65_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(22));

-- Location: LCCOMB_X56_Y71_N22
\q[23]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \q[23]~67_combout\ = \q[22]~66\ $ (!q(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => q(23),
	cin => \q[22]~66\,
	combout => \q[23]~67_combout\);

-- Location: FF_X56_Y71_N23
\q[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \q[23]~67_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => q(23));

-- Location: CLKCTRL_G13
\q[23]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \q[23]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \q[23]~clkctrl_outclk\);

-- Location: LCCOMB_X79_Y33_N12
\t[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \t[0]~10_combout\ = t(0) $ (VCC)
-- \t[0]~11\ = CARRY(t(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => t(0),
	datad => VCC,
	combout => \t[0]~10_combout\,
	cout => \t[0]~11\);

-- Location: IOIBUF_X115_Y40_N8
\btn[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn(0),
	o => \btn[0]~input_o\);

-- Location: IOIBUF_X115_Y35_N22
\btn[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn(3),
	o => \btn[3]~input_o\);

-- Location: IOIBUF_X115_Y42_N15
\btn[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn(2),
	o => \btn[2]~input_o\);

-- Location: IOIBUF_X115_Y53_N15
\btn[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_btn(1),
	o => \btn[1]~input_o\);

-- Location: LCCOMB_X80_Y33_N24
\Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = (\btn[0]~input_o\ & (\btn[3]~input_o\ & (\btn[2]~input_o\ & \btn[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn[0]~input_o\,
	datab => \btn[3]~input_o\,
	datac => \btn[2]~input_o\,
	datad => \btn[1]~input_o\,
	combout => \Equal3~0_combout\);

-- Location: LCCOMB_X79_Y33_N2
\t[7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \t[7]~16_combout\ = (\Equal3~0_combout\) # (!\x[31]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \x[31]~2_combout\,
	datad => \Equal3~0_combout\,
	combout => \t[7]~16_combout\);

-- Location: FF_X79_Y33_N13
\t[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \t[0]~10_combout\,
	sclr => \Equal3~0_combout\,
	ena => \t[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => t(0));

-- Location: LCCOMB_X79_Y33_N14
\t[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \t[1]~12_combout\ = (t(1) & (!\t[0]~11\)) # (!t(1) & ((\t[0]~11\) # (GND)))
-- \t[1]~13\ = CARRY((!\t[0]~11\) # (!t(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => t(1),
	datad => VCC,
	cin => \t[0]~11\,
	combout => \t[1]~12_combout\,
	cout => \t[1]~13\);

-- Location: FF_X79_Y33_N15
\t[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \t[1]~12_combout\,
	sclr => \Equal3~0_combout\,
	ena => \t[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => t(1));

-- Location: LCCOMB_X79_Y33_N16
\t[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \t[2]~14_combout\ = (t(2) & (\t[1]~13\ $ (GND))) # (!t(2) & (!\t[1]~13\ & VCC))
-- \t[2]~15\ = CARRY((t(2) & !\t[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => t(2),
	datad => VCC,
	cin => \t[1]~13\,
	combout => \t[2]~14_combout\,
	cout => \t[2]~15\);

-- Location: FF_X79_Y33_N17
\t[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \t[2]~14_combout\,
	sclr => \Equal3~0_combout\,
	ena => \t[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => t(2));

-- Location: LCCOMB_X79_Y33_N18
\t[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \t[3]~17_combout\ = (t(3) & (!\t[2]~15\)) # (!t(3) & ((\t[2]~15\) # (GND)))
-- \t[3]~18\ = CARRY((!\t[2]~15\) # (!t(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => t(3),
	datad => VCC,
	cin => \t[2]~15\,
	combout => \t[3]~17_combout\,
	cout => \t[3]~18\);

-- Location: FF_X79_Y33_N19
\t[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \t[3]~17_combout\,
	sclr => \Equal3~0_combout\,
	ena => \t[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => t(3));

-- Location: LCCOMB_X79_Y33_N20
\t[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \t[4]~19_combout\ = (t(4) & (\t[3]~18\ $ (GND))) # (!t(4) & (!\t[3]~18\ & VCC))
-- \t[4]~20\ = CARRY((t(4) & !\t[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => t(4),
	datad => VCC,
	cin => \t[3]~18\,
	combout => \t[4]~19_combout\,
	cout => \t[4]~20\);

-- Location: FF_X79_Y33_N21
\t[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \t[4]~19_combout\,
	sclr => \Equal3~0_combout\,
	ena => \t[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => t(4));

-- Location: LCCOMB_X79_Y33_N22
\t[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \t[5]~21_combout\ = (t(5) & (!\t[4]~20\)) # (!t(5) & ((\t[4]~20\) # (GND)))
-- \t[5]~22\ = CARRY((!\t[4]~20\) # (!t(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => t(5),
	datad => VCC,
	cin => \t[4]~20\,
	combout => \t[5]~21_combout\,
	cout => \t[5]~22\);

-- Location: FF_X79_Y33_N23
\t[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \t[5]~21_combout\,
	sclr => \Equal3~0_combout\,
	ena => \t[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => t(5));

-- Location: LCCOMB_X79_Y33_N24
\t[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \t[6]~23_combout\ = (t(6) & (\t[5]~22\ $ (GND))) # (!t(6) & (!\t[5]~22\ & VCC))
-- \t[6]~24\ = CARRY((t(6) & !\t[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => t(6),
	datad => VCC,
	cin => \t[5]~22\,
	combout => \t[6]~23_combout\,
	cout => \t[6]~24\);

-- Location: FF_X79_Y33_N25
\t[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \t[6]~23_combout\,
	sclr => \Equal3~0_combout\,
	ena => \t[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => t(6));

-- Location: LCCOMB_X79_Y33_N26
\t[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \t[7]~25_combout\ = (t(7) & (!\t[6]~24\)) # (!t(7) & ((\t[6]~24\) # (GND)))
-- \t[7]~26\ = CARRY((!\t[6]~24\) # (!t(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => t(7),
	datad => VCC,
	cin => \t[6]~24\,
	combout => \t[7]~25_combout\,
	cout => \t[7]~26\);

-- Location: FF_X79_Y33_N27
\t[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \t[7]~25_combout\,
	sclr => \Equal3~0_combout\,
	ena => \t[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => t(7));

-- Location: LCCOMB_X79_Y33_N28
\t[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \t[8]~27_combout\ = (t(8) & (\t[7]~26\ $ (GND))) # (!t(8) & (!\t[7]~26\ & VCC))
-- \t[8]~28\ = CARRY((t(8) & !\t[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => t(8),
	datad => VCC,
	cin => \t[7]~26\,
	combout => \t[8]~27_combout\,
	cout => \t[8]~28\);

-- Location: FF_X79_Y33_N29
\t[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \t[8]~27_combout\,
	sclr => \Equal3~0_combout\,
	ena => \t[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => t(8));

-- Location: LCCOMB_X79_Y33_N30
\t[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \t[9]~29_combout\ = t(9) $ (\t[8]~28\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => t(9),
	cin => \t[8]~28\,
	combout => \t[9]~29_combout\);

-- Location: FF_X79_Y33_N31
\t[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \t[9]~29_combout\,
	sclr => \Equal3~0_combout\,
	ena => \t[7]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => t(9));

-- Location: LCCOMB_X79_Y33_N0
\x[31]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \x[31]~0_combout\ = (!t(6) & (!t(4) & (!t(5) & !t(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => t(6),
	datab => t(4),
	datac => t(5),
	datad => t(3),
	combout => \x[31]~0_combout\);

-- Location: LCCOMB_X79_Y33_N6
\x[31]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \x[31]~1_combout\ = (!t(9) & (!t(8) & (!t(7) & \x[31]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => t(9),
	datab => t(8),
	datac => t(7),
	datad => \x[31]~0_combout\,
	combout => \x[31]~1_combout\);

-- Location: LCCOMB_X79_Y33_N8
\x[31]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \x[31]~2_combout\ = ((t(2) & ((t(1)) # (t(0))))) # (!\x[31]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~1_combout\,
	datab => t(2),
	datac => t(1),
	datad => t(0),
	combout => \x[31]~2_combout\);

-- Location: LCCOMB_X80_Y33_N4
\x[31]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \x[31]~3_combout\ = (\btn[3]~input_o\ & \btn[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \btn[3]~input_o\,
	datad => \btn[0]~input_o\,
	combout => \x[31]~3_combout\);

-- Location: LCCOMB_X80_Y33_N14
\x[31]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \x[31]~4_combout\ = (\btn[2]~input_o\ & (!\btn[1]~input_o\ & ((\x[31]~2_combout\) # (\x[31]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~2_combout\,
	datab => \x[31]~3_combout\,
	datac => \btn[2]~input_o\,
	datad => \btn[1]~input_o\,
	combout => \x[31]~4_combout\);

-- Location: LCCOMB_X80_Y33_N12
\x~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~5_combout\ = (\btn[2]~input_o\ & (!\btn[1]~input_o\ & ((\x[31]~2_combout\) # (\x[31]~3_combout\)))) # (!\btn[2]~input_o\ & (\x[31]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~2_combout\,
	datab => \x[31]~3_combout\,
	datac => \btn[2]~input_o\,
	datad => \btn[1]~input_o\,
	combout => \x~5_combout\);

-- Location: LCCOMB_X67_Y31_N0
\Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = x(0) $ (VCC)
-- \Add2~1\ = CARRY(x(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(0),
	datad => VCC,
	combout => \Add2~0_combout\,
	cout => \Add2~1\);

-- Location: LCCOMB_X69_Y31_N0
\Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = x(0) $ (VCC)
-- \Add3~1\ = CARRY(x(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(0),
	datad => VCC,
	combout => \Add3~0_combout\,
	cout => \Add3~1\);

-- Location: LCCOMB_X68_Y31_N8
\x~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~6_combout\ = (\x[31]~4_combout\ & ((\Add3~0_combout\) # ((!\x~5_combout\ & \Add2~0_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & (\Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add2~0_combout\,
	datad => \Add3~0_combout\,
	combout => \x~6_combout\);

-- Location: LCCOMB_X79_Y33_N10
\x[31]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \x[31]~7_combout\ = (t(1) & t(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => t(1),
	datad => t(2),
	combout => \x[31]~7_combout\);

-- Location: LCCOMB_X80_Y33_N18
\flag~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \flag~0_combout\ = (!\Equal3~0_combout\ & ((\flag~q\) # (!\x[31]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~2_combout\,
	datac => \flag~q\,
	datad => \Equal3~0_combout\,
	combout => \flag~0_combout\);

-- Location: FF_X80_Y33_N19
flag : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \flag~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \flag~q\);

-- Location: LCCOMB_X80_Y33_N28
\x[31]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \x[31]~8_combout\ = (t(2) & (!t(0) & ((\flag~q\) # (!\btn[2]~input_o\)))) # (!t(2) & ((\flag~q\) # ((!\btn[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => t(2),
	datab => \flag~q\,
	datac => \btn[2]~input_o\,
	datad => t(0),
	combout => \x[31]~8_combout\);

-- Location: LCCOMB_X80_Y33_N10
\x[31]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \x[31]~9_combout\ = ((\btn[0]~input_o\ & (\btn[2]~input_o\ $ (!\btn[1]~input_o\))) # (!\btn[0]~input_o\ & ((!\btn[1]~input_o\) # (!\btn[2]~input_o\)))) # (!\btn[3]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \btn[0]~input_o\,
	datab => \btn[3]~input_o\,
	datac => \btn[2]~input_o\,
	datad => \btn[1]~input_o\,
	combout => \x[31]~9_combout\);

-- Location: LCCOMB_X79_Y33_N4
\x[31]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \x[31]~10_combout\ = (!\x[31]~7_combout\ & (!\x[31]~8_combout\ & (!\x[31]~9_combout\ & \x[31]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~7_combout\,
	datab => \x[31]~8_combout\,
	datac => \x[31]~9_combout\,
	datad => \x[31]~1_combout\,
	combout => \x[31]~10_combout\);

-- Location: FF_X68_Y32_N13
\x[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~6_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(0));

-- Location: LCCOMB_X67_Y31_N2
\Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (x(1) & (!\Add2~1\)) # (!x(1) & ((\Add2~1\) # (GND)))
-- \Add2~3\ = CARRY((!\Add2~1\) # (!x(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(1),
	datad => VCC,
	cin => \Add2~1\,
	combout => \Add2~2_combout\,
	cout => \Add2~3\);

-- Location: LCCOMB_X69_Y31_N2
\Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~2_combout\ = (x(1) & (\Add3~1\ & VCC)) # (!x(1) & (!\Add3~1\))
-- \Add3~3\ = CARRY((!x(1) & !\Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(1),
	datad => VCC,
	cin => \Add3~1\,
	combout => \Add3~2_combout\,
	cout => \Add3~3\);

-- Location: LCCOMB_X68_Y31_N2
\x~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~12_combout\ = (\Add2~2_combout\ & (((\x[31]~4_combout\ & \Add3~2_combout\)) # (!\x~5_combout\))) # (!\Add2~2_combout\ & (((\x[31]~4_combout\ & \Add3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~2_combout\,
	datab => \x~5_combout\,
	datac => \x[31]~4_combout\,
	datad => \Add3~2_combout\,
	combout => \x~12_combout\);

-- Location: FF_X69_Y32_N29
\x[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~12_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(1));

-- Location: LCCOMB_X67_Y31_N4
\Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = (x(2) & (\Add2~3\ $ (GND))) # (!x(2) & (!\Add2~3\ & VCC))
-- \Add2~5\ = CARRY((x(2) & !\Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(2),
	datad => VCC,
	cin => \Add2~3\,
	combout => \Add2~4_combout\,
	cout => \Add2~5\);

-- Location: LCCOMB_X69_Y31_N4
\Add3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~4_combout\ = (x(2) & ((GND) # (!\Add3~3\))) # (!x(2) & (\Add3~3\ $ (GND)))
-- \Add3~5\ = CARRY((x(2)) # (!\Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(2),
	datad => VCC,
	cin => \Add3~3\,
	combout => \Add3~4_combout\,
	cout => \Add3~5\);

-- Location: LCCOMB_X68_Y31_N0
\x~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~13_combout\ = (\x[31]~4_combout\ & ((\Add3~4_combout\) # ((!\x~5_combout\ & \Add2~4_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & (\Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add2~4_combout\,
	datad => \Add3~4_combout\,
	combout => \x~13_combout\);

-- Location: LCCOMB_X69_Y32_N6
\x[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \x[2]~feeder_combout\ = \x~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \x~13_combout\,
	combout => \x[2]~feeder_combout\);

-- Location: FF_X69_Y32_N7
\x[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \x[2]~feeder_combout\,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(2));

-- Location: LCCOMB_X67_Y31_N6
\Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (x(3) & (!\Add2~5\)) # (!x(3) & ((\Add2~5\) # (GND)))
-- \Add2~7\ = CARRY((!\Add2~5\) # (!x(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(3),
	datad => VCC,
	cin => \Add2~5\,
	combout => \Add2~6_combout\,
	cout => \Add2~7\);

-- Location: LCCOMB_X69_Y31_N6
\Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~6_combout\ = (x(3) & (\Add3~5\ & VCC)) # (!x(3) & (!\Add3~5\))
-- \Add3~7\ = CARRY((!x(3) & !\Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(3),
	datad => VCC,
	cin => \Add3~5\,
	combout => \Add3~6_combout\,
	cout => \Add3~7\);

-- Location: LCCOMB_X68_Y31_N14
\x~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~14_combout\ = (\x[31]~4_combout\ & ((\Add3~6_combout\) # ((!\x~5_combout\ & \Add2~6_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & (\Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add2~6_combout\,
	datad => \Add3~6_combout\,
	combout => \x~14_combout\);

-- Location: FF_X67_Y32_N29
\x[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~14_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(3));

-- Location: LCCOMB_X69_Y31_N8
\Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~8_combout\ = (x(4) & ((GND) # (!\Add3~7\))) # (!x(4) & (\Add3~7\ $ (GND)))
-- \Add3~9\ = CARRY((x(4)) # (!\Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(4),
	datad => VCC,
	cin => \Add3~7\,
	combout => \Add3~8_combout\,
	cout => \Add3~9\);

-- Location: LCCOMB_X67_Y31_N8
\Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~8_combout\ = (x(4) & (\Add2~7\ $ (GND))) # (!x(4) & (!\Add2~7\ & VCC))
-- \Add2~9\ = CARRY((x(4) & !\Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(4),
	datad => VCC,
	cin => \Add2~7\,
	combout => \Add2~8_combout\,
	cout => \Add2~9\);

-- Location: LCCOMB_X68_Y31_N16
\x~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~15_combout\ = (\x[31]~4_combout\ & ((\Add3~8_combout\) # ((!\x~5_combout\ & \Add2~8_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & ((\Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add3~8_combout\,
	datad => \Add2~8_combout\,
	combout => \x~15_combout\);

-- Location: FF_X68_Y32_N17
\x[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~15_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(4));

-- Location: LCCOMB_X69_Y31_N10
\Add3~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~10_combout\ = (x(5) & (\Add3~9\ & VCC)) # (!x(5) & (!\Add3~9\))
-- \Add3~11\ = CARRY((!x(5) & !\Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(5),
	datad => VCC,
	cin => \Add3~9\,
	combout => \Add3~10_combout\,
	cout => \Add3~11\);

-- Location: LCCOMB_X67_Y31_N10
\Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~10_combout\ = (x(5) & (!\Add2~9\)) # (!x(5) & ((\Add2~9\) # (GND)))
-- \Add2~11\ = CARRY((!\Add2~9\) # (!x(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(5),
	datad => VCC,
	cin => \Add2~9\,
	combout => \Add2~10_combout\,
	cout => \Add2~11\);

-- Location: LCCOMB_X68_Y31_N22
\x~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~16_combout\ = (\x[31]~4_combout\ & ((\Add3~10_combout\) # ((!\x~5_combout\ & \Add2~10_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & ((\Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add3~10_combout\,
	datad => \Add2~10_combout\,
	combout => \x~16_combout\);

-- Location: FF_X69_Y32_N5
\x[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~16_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(5));

-- Location: LCCOMB_X69_Y31_N12
\Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~12_combout\ = (x(6) & ((GND) # (!\Add3~11\))) # (!x(6) & (\Add3~11\ $ (GND)))
-- \Add3~13\ = CARRY((x(6)) # (!\Add3~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(6),
	datad => VCC,
	cin => \Add3~11\,
	combout => \Add3~12_combout\,
	cout => \Add3~13\);

-- Location: LCCOMB_X67_Y31_N12
\Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~12_combout\ = (x(6) & (\Add2~11\ $ (GND))) # (!x(6) & (!\Add2~11\ & VCC))
-- \Add2~13\ = CARRY((x(6) & !\Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(6),
	datad => VCC,
	cin => \Add2~11\,
	combout => \Add2~12_combout\,
	cout => \Add2~13\);

-- Location: LCCOMB_X68_Y31_N12
\x~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~17_combout\ = (\x[31]~4_combout\ & ((\Add3~12_combout\) # ((!\x~5_combout\ & \Add2~12_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & ((\Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add3~12_combout\,
	datad => \Add2~12_combout\,
	combout => \x~17_combout\);

-- Location: FF_X68_Y32_N19
\x[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~17_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(6));

-- Location: LCCOMB_X69_Y31_N14
\Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~14_combout\ = (x(7) & (\Add3~13\ & VCC)) # (!x(7) & (!\Add3~13\))
-- \Add3~15\ = CARRY((!x(7) & !\Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(7),
	datad => VCC,
	cin => \Add3~13\,
	combout => \Add3~14_combout\,
	cout => \Add3~15\);

-- Location: LCCOMB_X67_Y31_N14
\Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~14_combout\ = (x(7) & (!\Add2~13\)) # (!x(7) & ((\Add2~13\) # (GND)))
-- \Add2~15\ = CARRY((!\Add2~13\) # (!x(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(7),
	datad => VCC,
	cin => \Add2~13\,
	combout => \Add2~14_combout\,
	cout => \Add2~15\);

-- Location: LCCOMB_X68_Y31_N30
\x~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~18_combout\ = (\x[31]~4_combout\ & ((\Add3~14_combout\) # ((!\x~5_combout\ & \Add2~14_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & ((\Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add3~14_combout\,
	datad => \Add2~14_combout\,
	combout => \x~18_combout\);

-- Location: FF_X67_Y32_N15
\x[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~18_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(7));

-- Location: LCCOMB_X67_Y31_N16
\Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~16_combout\ = (x(8) & (\Add2~15\ $ (GND))) # (!x(8) & (!\Add2~15\ & VCC))
-- \Add2~17\ = CARRY((x(8) & !\Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(8),
	datad => VCC,
	cin => \Add2~15\,
	combout => \Add2~16_combout\,
	cout => \Add2~17\);

-- Location: LCCOMB_X69_Y31_N16
\Add3~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~16_combout\ = (x(8) & ((GND) # (!\Add3~15\))) # (!x(8) & (\Add3~15\ $ (GND)))
-- \Add3~17\ = CARRY((x(8)) # (!\Add3~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(8),
	datad => VCC,
	cin => \Add3~15\,
	combout => \Add3~16_combout\,
	cout => \Add3~17\);

-- Location: LCCOMB_X68_Y31_N28
\x~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~19_combout\ = (\Add2~16_combout\ & (((\x[31]~4_combout\ & \Add3~16_combout\)) # (!\x~5_combout\))) # (!\Add2~16_combout\ & (((\x[31]~4_combout\ & \Add3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~16_combout\,
	datab => \x~5_combout\,
	datac => \x[31]~4_combout\,
	datad => \Add3~16_combout\,
	combout => \x~19_combout\);

-- Location: FF_X68_Y32_N21
\x[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~19_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(8));

-- Location: LCCOMB_X67_Y31_N18
\Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~18_combout\ = (x(9) & (!\Add2~17\)) # (!x(9) & ((\Add2~17\) # (GND)))
-- \Add2~19\ = CARRY((!\Add2~17\) # (!x(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(9),
	datad => VCC,
	cin => \Add2~17\,
	combout => \Add2~18_combout\,
	cout => \Add2~19\);

-- Location: LCCOMB_X69_Y31_N18
\Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~18_combout\ = (x(9) & (\Add3~17\ & VCC)) # (!x(9) & (!\Add3~17\))
-- \Add3~19\ = CARRY((!x(9) & !\Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(9),
	datad => VCC,
	cin => \Add3~17\,
	combout => \Add3~18_combout\,
	cout => \Add3~19\);

-- Location: LCCOMB_X68_Y31_N26
\x~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~20_combout\ = (\x[31]~4_combout\ & ((\Add3~18_combout\) # ((\Add2~18_combout\ & !\x~5_combout\)))) # (!\x[31]~4_combout\ & (\Add2~18_combout\ & (!\x~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \Add2~18_combout\,
	datac => \x~5_combout\,
	datad => \Add3~18_combout\,
	combout => \x~20_combout\);

-- Location: FF_X69_Y32_N27
\x[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~20_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(9));

-- Location: LCCOMB_X69_Y31_N20
\Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~20_combout\ = (x(10) & ((GND) # (!\Add3~19\))) # (!x(10) & (\Add3~19\ $ (GND)))
-- \Add3~21\ = CARRY((x(10)) # (!\Add3~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(10),
	datad => VCC,
	cin => \Add3~19\,
	combout => \Add3~20_combout\,
	cout => \Add3~21\);

-- Location: LCCOMB_X67_Y31_N20
\Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~20_combout\ = (x(10) & (\Add2~19\ $ (GND))) # (!x(10) & (!\Add2~19\ & VCC))
-- \Add2~21\ = CARRY((x(10) & !\Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(10),
	datad => VCC,
	cin => \Add2~19\,
	combout => \Add2~20_combout\,
	cout => \Add2~21\);

-- Location: LCCOMB_X68_Y31_N20
\x~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~21_combout\ = (\Add3~20_combout\ & ((\x[31]~4_combout\) # ((!\x~5_combout\ & \Add2~20_combout\)))) # (!\Add3~20_combout\ & (!\x~5_combout\ & ((\Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~20_combout\,
	datab => \x~5_combout\,
	datac => \x[31]~4_combout\,
	datad => \Add2~20_combout\,
	combout => \x~21_combout\);

-- Location: FF_X68_Y32_N7
\x[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~21_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(10));

-- Location: LCCOMB_X67_Y31_N22
\Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~22_combout\ = (x(11) & (!\Add2~21\)) # (!x(11) & ((\Add2~21\) # (GND)))
-- \Add2~23\ = CARRY((!\Add2~21\) # (!x(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(11),
	datad => VCC,
	cin => \Add2~21\,
	combout => \Add2~22_combout\,
	cout => \Add2~23\);

-- Location: LCCOMB_X69_Y31_N22
\Add3~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~22_combout\ = (x(11) & (\Add3~21\ & VCC)) # (!x(11) & (!\Add3~21\))
-- \Add3~23\ = CARRY((!x(11) & !\Add3~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(11),
	datad => VCC,
	cin => \Add3~21\,
	combout => \Add3~22_combout\,
	cout => \Add3~23\);

-- Location: LCCOMB_X68_Y31_N6
\x~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~22_combout\ = (\x[31]~4_combout\ & ((\Add3~22_combout\) # ((\Add2~22_combout\ & !\x~5_combout\)))) # (!\x[31]~4_combout\ & (\Add2~22_combout\ & (!\x~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \Add2~22_combout\,
	datac => \x~5_combout\,
	datad => \Add3~22_combout\,
	combout => \x~22_combout\);

-- Location: FF_X67_Y32_N25
\x[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~22_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(11));

-- Location: LCCOMB_X69_Y31_N24
\Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~24_combout\ = (x(12) & ((GND) # (!\Add3~23\))) # (!x(12) & (\Add3~23\ $ (GND)))
-- \Add3~25\ = CARRY((x(12)) # (!\Add3~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(12),
	datad => VCC,
	cin => \Add3~23\,
	combout => \Add3~24_combout\,
	cout => \Add3~25\);

-- Location: LCCOMB_X67_Y31_N24
\Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~24_combout\ = (x(12) & (\Add2~23\ $ (GND))) # (!x(12) & (!\Add2~23\ & VCC))
-- \Add2~25\ = CARRY((x(12) & !\Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(12),
	datad => VCC,
	cin => \Add2~23\,
	combout => \Add2~24_combout\,
	cout => \Add2~25\);

-- Location: LCCOMB_X68_Y31_N4
\x~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~23_combout\ = (\Add3~24_combout\ & ((\x[31]~4_combout\) # ((!\x~5_combout\ & \Add2~24_combout\)))) # (!\Add3~24_combout\ & (!\x~5_combout\ & ((\Add2~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~24_combout\,
	datab => \x~5_combout\,
	datac => \x[31]~4_combout\,
	datad => \Add2~24_combout\,
	combout => \x~23_combout\);

-- Location: FF_X68_Y32_N25
\x[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~23_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(12));

-- Location: LCCOMB_X67_Y31_N26
\Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~26_combout\ = (x(13) & (!\Add2~25\)) # (!x(13) & ((\Add2~25\) # (GND)))
-- \Add2~27\ = CARRY((!\Add2~25\) # (!x(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(13),
	datad => VCC,
	cin => \Add2~25\,
	combout => \Add2~26_combout\,
	cout => \Add2~27\);

-- Location: LCCOMB_X69_Y31_N26
\Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~26_combout\ = (x(13) & (\Add3~25\ & VCC)) # (!x(13) & (!\Add3~25\))
-- \Add3~27\ = CARRY((!x(13) & !\Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(13),
	datad => VCC,
	cin => \Add3~25\,
	combout => \Add3~26_combout\,
	cout => \Add3~27\);

-- Location: LCCOMB_X68_Y31_N18
\x~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~24_combout\ = (\Add2~26_combout\ & (((\x[31]~4_combout\ & \Add3~26_combout\)) # (!\x~5_combout\))) # (!\Add2~26_combout\ & (((\x[31]~4_combout\ & \Add3~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~26_combout\,
	datab => \x~5_combout\,
	datac => \x[31]~4_combout\,
	datad => \Add3~26_combout\,
	combout => \x~24_combout\);

-- Location: FF_X68_Y32_N3
\x[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~24_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(13));

-- Location: LCCOMB_X67_Y31_N28
\Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~28_combout\ = (x(14) & (\Add2~27\ $ (GND))) # (!x(14) & (!\Add2~27\ & VCC))
-- \Add2~29\ = CARRY((x(14) & !\Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(14),
	datad => VCC,
	cin => \Add2~27\,
	combout => \Add2~28_combout\,
	cout => \Add2~29\);

-- Location: LCCOMB_X69_Y31_N28
\Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~28_combout\ = (x(14) & ((GND) # (!\Add3~27\))) # (!x(14) & (\Add3~27\ $ (GND)))
-- \Add3~29\ = CARRY((x(14)) # (!\Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(14),
	datad => VCC,
	cin => \Add3~27\,
	combout => \Add3~28_combout\,
	cout => \Add3~29\);

-- Location: LCCOMB_X68_Y31_N24
\x~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~25_combout\ = (\x[31]~4_combout\ & ((\Add3~28_combout\) # ((\Add2~28_combout\ & !\x~5_combout\)))) # (!\x[31]~4_combout\ & (\Add2~28_combout\ & (!\x~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \Add2~28_combout\,
	datac => \x~5_combout\,
	datad => \Add3~28_combout\,
	combout => \x~25_combout\);

-- Location: FF_X68_Y32_N9
\x[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~25_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(14));

-- Location: LCCOMB_X69_Y31_N30
\Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~30_combout\ = (x(15) & (\Add3~29\ & VCC)) # (!x(15) & (!\Add3~29\))
-- \Add3~31\ = CARRY((!x(15) & !\Add3~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(15),
	datad => VCC,
	cin => \Add3~29\,
	combout => \Add3~30_combout\,
	cout => \Add3~31\);

-- Location: LCCOMB_X67_Y31_N30
\Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~30_combout\ = (x(15) & (!\Add2~29\)) # (!x(15) & ((\Add2~29\) # (GND)))
-- \Add2~31\ = CARRY((!\Add2~29\) # (!x(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(15),
	datad => VCC,
	cin => \Add2~29\,
	combout => \Add2~30_combout\,
	cout => \Add2~31\);

-- Location: LCCOMB_X68_Y31_N10
\x~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~26_combout\ = (\Add3~30_combout\ & ((\x[31]~4_combout\) # ((!\x~5_combout\ & \Add2~30_combout\)))) # (!\Add3~30_combout\ & (!\x~5_combout\ & ((\Add2~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add3~30_combout\,
	datab => \x~5_combout\,
	datac => \x[31]~4_combout\,
	datad => \Add2~30_combout\,
	combout => \x~26_combout\);

-- Location: FF_X67_Y32_N7
\x[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~26_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(15));

-- Location: LCCOMB_X67_Y30_N0
\Add2~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~32_combout\ = (x(16) & (\Add2~31\ $ (GND))) # (!x(16) & (!\Add2~31\ & VCC))
-- \Add2~33\ = CARRY((x(16) & !\Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(16),
	datad => VCC,
	cin => \Add2~31\,
	combout => \Add2~32_combout\,
	cout => \Add2~33\);

-- Location: LCCOMB_X69_Y30_N0
\Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~32_combout\ = (x(16) & ((GND) # (!\Add3~31\))) # (!x(16) & (\Add3~31\ $ (GND)))
-- \Add3~33\ = CARRY((x(16)) # (!\Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(16),
	datad => VCC,
	cin => \Add3~31\,
	combout => \Add3~32_combout\,
	cout => \Add3~33\);

-- Location: LCCOMB_X68_Y30_N30
\x~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~27_combout\ = (\x[31]~4_combout\ & ((\Add3~32_combout\) # ((!\x~5_combout\ & \Add2~32_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & (\Add2~32_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add2~32_combout\,
	datad => \Add3~32_combout\,
	combout => \x~27_combout\);

-- Location: FF_X68_Y32_N27
\x[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~27_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(16));

-- Location: LCCOMB_X67_Y30_N2
\Add2~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~34_combout\ = (x(17) & (!\Add2~33\)) # (!x(17) & ((\Add2~33\) # (GND)))
-- \Add2~35\ = CARRY((!\Add2~33\) # (!x(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(17),
	datad => VCC,
	cin => \Add2~33\,
	combout => \Add2~34_combout\,
	cout => \Add2~35\);

-- Location: LCCOMB_X69_Y30_N2
\Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~34_combout\ = (x(17) & (\Add3~33\ & VCC)) # (!x(17) & (!\Add3~33\))
-- \Add3~35\ = CARRY((!x(17) & !\Add3~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(17),
	datad => VCC,
	cin => \Add3~33\,
	combout => \Add3~34_combout\,
	cout => \Add3~35\);

-- Location: LCCOMB_X68_Y30_N16
\x~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~28_combout\ = (\Add2~34_combout\ & (((\x[31]~4_combout\ & \Add3~34_combout\)) # (!\x~5_combout\))) # (!\Add2~34_combout\ & (((\x[31]~4_combout\ & \Add3~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~34_combout\,
	datab => \x~5_combout\,
	datac => \x[31]~4_combout\,
	datad => \Add3~34_combout\,
	combout => \x~28_combout\);

-- Location: FF_X67_Y33_N25
\x[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~28_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(17));

-- Location: LCCOMB_X67_Y30_N4
\Add2~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~36_combout\ = (x(18) & (\Add2~35\ $ (GND))) # (!x(18) & (!\Add2~35\ & VCC))
-- \Add2~37\ = CARRY((x(18) & !\Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(18),
	datad => VCC,
	cin => \Add2~35\,
	combout => \Add2~36_combout\,
	cout => \Add2~37\);

-- Location: LCCOMB_X69_Y30_N4
\Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~36_combout\ = (x(18) & ((GND) # (!\Add3~35\))) # (!x(18) & (\Add3~35\ $ (GND)))
-- \Add3~37\ = CARRY((x(18)) # (!\Add3~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(18),
	datad => VCC,
	cin => \Add3~35\,
	combout => \Add3~36_combout\,
	cout => \Add3~37\);

-- Location: LCCOMB_X68_Y30_N10
\x~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~29_combout\ = (\x[31]~4_combout\ & ((\Add3~36_combout\) # ((\Add2~36_combout\ & !\x~5_combout\)))) # (!\x[31]~4_combout\ & (\Add2~36_combout\ & (!\x~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \Add2~36_combout\,
	datac => \x~5_combout\,
	datad => \Add3~36_combout\,
	combout => \x~29_combout\);

-- Location: FF_X67_Y33_N13
\x[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~29_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(18));

-- Location: LCCOMB_X67_Y30_N6
\Add2~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~38_combout\ = (x(19) & (!\Add2~37\)) # (!x(19) & ((\Add2~37\) # (GND)))
-- \Add2~39\ = CARRY((!\Add2~37\) # (!x(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(19),
	datad => VCC,
	cin => \Add2~37\,
	combout => \Add2~38_combout\,
	cout => \Add2~39\);

-- Location: LCCOMB_X69_Y30_N6
\Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~38_combout\ = (x(19) & (\Add3~37\ & VCC)) # (!x(19) & (!\Add3~37\))
-- \Add3~39\ = CARRY((!x(19) & !\Add3~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(19),
	datad => VCC,
	cin => \Add3~37\,
	combout => \Add3~38_combout\,
	cout => \Add3~39\);

-- Location: LCCOMB_X68_Y30_N24
\x~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~30_combout\ = (\x[31]~4_combout\ & ((\Add3~38_combout\) # ((!\x~5_combout\ & \Add2~38_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & (\Add2~38_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add2~38_combout\,
	datad => \Add3~38_combout\,
	combout => \x~30_combout\);

-- Location: FF_X69_Y32_N25
\x[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~30_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(19));

-- Location: LCCOMB_X69_Y30_N8
\Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~40_combout\ = (x(20) & ((GND) # (!\Add3~39\))) # (!x(20) & (\Add3~39\ $ (GND)))
-- \Add3~41\ = CARRY((x(20)) # (!\Add3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(20),
	datad => VCC,
	cin => \Add3~39\,
	combout => \Add3~40_combout\,
	cout => \Add3~41\);

-- Location: LCCOMB_X67_Y30_N8
\Add2~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~40_combout\ = (x(20) & (\Add2~39\ $ (GND))) # (!x(20) & (!\Add2~39\ & VCC))
-- \Add2~41\ = CARRY((x(20) & !\Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(20),
	datad => VCC,
	cin => \Add2~39\,
	combout => \Add2~40_combout\,
	cout => \Add2~41\);

-- Location: LCCOMB_X68_Y30_N6
\x~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~31_combout\ = (\x[31]~4_combout\ & ((\Add3~40_combout\) # ((!\x~5_combout\ & \Add2~40_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & ((\Add2~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add3~40_combout\,
	datad => \Add2~40_combout\,
	combout => \x~31_combout\);

-- Location: FF_X68_Y32_N1
\x[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~31_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(20));

-- Location: LCCOMB_X69_Y30_N10
\Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~42_combout\ = (x(21) & (\Add3~41\ & VCC)) # (!x(21) & (!\Add3~41\))
-- \Add3~43\ = CARRY((!x(21) & !\Add3~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(21),
	datad => VCC,
	cin => \Add3~41\,
	combout => \Add3~42_combout\,
	cout => \Add3~43\);

-- Location: LCCOMB_X67_Y30_N10
\Add2~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~42_combout\ = (x(21) & (!\Add2~41\)) # (!x(21) & ((\Add2~41\) # (GND)))
-- \Add2~43\ = CARRY((!\Add2~41\) # (!x(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(21),
	datad => VCC,
	cin => \Add2~41\,
	combout => \Add2~42_combout\,
	cout => \Add2~43\);

-- Location: LCCOMB_X68_Y30_N12
\x~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~32_combout\ = (\x[31]~4_combout\ & ((\Add3~42_combout\) # ((!\x~5_combout\ & \Add2~42_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & ((\Add2~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add3~42_combout\,
	datad => \Add2~42_combout\,
	combout => \x~32_combout\);

-- Location: FF_X68_Y32_N5
\x[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~32_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(21));

-- Location: LCCOMB_X69_Y30_N12
\Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~44_combout\ = (x(22) & ((GND) # (!\Add3~43\))) # (!x(22) & (\Add3~43\ $ (GND)))
-- \Add3~45\ = CARRY((x(22)) # (!\Add3~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(22),
	datad => VCC,
	cin => \Add3~43\,
	combout => \Add3~44_combout\,
	cout => \Add3~45\);

-- Location: LCCOMB_X67_Y30_N12
\Add2~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~44_combout\ = (x(22) & (\Add2~43\ $ (GND))) # (!x(22) & (!\Add2~43\ & VCC))
-- \Add2~45\ = CARRY((x(22) & !\Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(22),
	datad => VCC,
	cin => \Add2~43\,
	combout => \Add2~44_combout\,
	cout => \Add2~45\);

-- Location: LCCOMB_X68_Y30_N26
\x~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~33_combout\ = (\x[31]~4_combout\ & ((\Add3~44_combout\) # ((!\x~5_combout\ & \Add2~44_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & ((\Add2~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add3~44_combout\,
	datad => \Add2~44_combout\,
	combout => \x~33_combout\);

-- Location: FF_X68_Y32_N15
\x[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~33_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(22));

-- Location: LCCOMB_X69_Y30_N14
\Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~46_combout\ = (x(23) & (\Add3~45\ & VCC)) # (!x(23) & (!\Add3~45\))
-- \Add3~47\ = CARRY((!x(23) & !\Add3~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(23),
	datad => VCC,
	cin => \Add3~45\,
	combout => \Add3~46_combout\,
	cout => \Add3~47\);

-- Location: LCCOMB_X67_Y30_N14
\Add2~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~46_combout\ = (x(23) & (!\Add2~45\)) # (!x(23) & ((\Add2~45\) # (GND)))
-- \Add2~47\ = CARRY((!\Add2~45\) # (!x(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(23),
	datad => VCC,
	cin => \Add2~45\,
	combout => \Add2~46_combout\,
	cout => \Add2~47\);

-- Location: LCCOMB_X68_Y30_N28
\x~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~37_combout\ = (\x[31]~4_combout\ & ((\Add3~46_combout\) # ((!\x~5_combout\ & \Add2~46_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & ((\Add2~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add3~46_combout\,
	datad => \Add2~46_combout\,
	combout => \x~37_combout\);

-- Location: FF_X67_Y32_N21
\x[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~37_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(23));

-- Location: LCCOMB_X67_Y30_N16
\Add2~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~48_combout\ = (x(24) & (\Add2~47\ $ (GND))) # (!x(24) & (!\Add2~47\ & VCC))
-- \Add2~49\ = CARRY((x(24) & !\Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(24),
	datad => VCC,
	cin => \Add2~47\,
	combout => \Add2~48_combout\,
	cout => \Add2~49\);

-- Location: LCCOMB_X69_Y30_N16
\Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~48_combout\ = (x(24) & ((GND) # (!\Add3~47\))) # (!x(24) & (\Add3~47\ $ (GND)))
-- \Add3~49\ = CARRY((x(24)) # (!\Add3~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(24),
	datad => VCC,
	cin => \Add3~47\,
	combout => \Add3~48_combout\,
	cout => \Add3~49\);

-- Location: LCCOMB_X68_Y30_N22
\x~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~38_combout\ = (\x[31]~4_combout\ & ((\Add3~48_combout\) # ((!\x~5_combout\ & \Add2~48_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & (\Add2~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add2~48_combout\,
	datad => \Add3~48_combout\,
	combout => \x~38_combout\);

-- Location: FF_X67_Y32_N11
\x[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~38_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(24));

-- Location: LCCOMB_X67_Y30_N18
\Add2~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~50_combout\ = (x(25) & (!\Add2~49\)) # (!x(25) & ((\Add2~49\) # (GND)))
-- \Add2~51\ = CARRY((!\Add2~49\) # (!x(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(25),
	datad => VCC,
	cin => \Add2~49\,
	combout => \Add2~50_combout\,
	cout => \Add2~51\);

-- Location: LCCOMB_X69_Y30_N18
\Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~50_combout\ = (x(25) & (\Add3~49\ & VCC)) # (!x(25) & (!\Add3~49\))
-- \Add3~51\ = CARRY((!x(25) & !\Add3~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(25),
	datad => VCC,
	cin => \Add3~49\,
	combout => \Add3~50_combout\,
	cout => \Add3~51\);

-- Location: LCCOMB_X68_Y30_N4
\x~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~34_combout\ = (\x[31]~4_combout\ & ((\Add3~50_combout\) # ((!\x~5_combout\ & \Add2~50_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & (\Add2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add2~50_combout\,
	datad => \Add3~50_combout\,
	combout => \x~34_combout\);

-- Location: FF_X67_Y32_N17
\x[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~34_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(25));

-- Location: LCCOMB_X67_Y30_N20
\Add2~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~52_combout\ = (x(26) & (\Add2~51\ $ (GND))) # (!x(26) & (!\Add2~51\ & VCC))
-- \Add2~53\ = CARRY((x(26) & !\Add2~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(26),
	datad => VCC,
	cin => \Add2~51\,
	combout => \Add2~52_combout\,
	cout => \Add2~53\);

-- Location: LCCOMB_X69_Y30_N20
\Add3~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~52_combout\ = (x(26) & ((GND) # (!\Add3~51\))) # (!x(26) & (\Add3~51\ $ (GND)))
-- \Add3~53\ = CARRY((x(26)) # (!\Add3~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(26),
	datad => VCC,
	cin => \Add3~51\,
	combout => \Add3~52_combout\,
	cout => \Add3~53\);

-- Location: LCCOMB_X70_Y30_N28
\x~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~35_combout\ = (\x[31]~4_combout\ & ((\Add3~52_combout\) # ((\Add2~52_combout\ & !\x~5_combout\)))) # (!\x[31]~4_combout\ & (\Add2~52_combout\ & (!\x~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \Add2~52_combout\,
	datac => \x~5_combout\,
	datad => \Add3~52_combout\,
	combout => \x~35_combout\);

-- Location: FF_X67_Y32_N19
\x[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~35_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(26));

-- Location: LCCOMB_X67_Y30_N22
\Add2~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~54_combout\ = (x(27) & (!\Add2~53\)) # (!x(27) & ((\Add2~53\) # (GND)))
-- \Add2~55\ = CARRY((!\Add2~53\) # (!x(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(27),
	datad => VCC,
	cin => \Add2~53\,
	combout => \Add2~54_combout\,
	cout => \Add2~55\);

-- Location: LCCOMB_X69_Y30_N22
\Add3~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~54_combout\ = (x(27) & (\Add3~53\ & VCC)) # (!x(27) & (!\Add3~53\))
-- \Add3~55\ = CARRY((!x(27) & !\Add3~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(27),
	datad => VCC,
	cin => \Add3~53\,
	combout => \Add3~54_combout\,
	cout => \Add3~55\);

-- Location: LCCOMB_X68_Y30_N18
\x~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~36_combout\ = (\x[31]~4_combout\ & ((\Add3~54_combout\) # ((\Add2~54_combout\ & !\x~5_combout\)))) # (!\x[31]~4_combout\ & (\Add2~54_combout\ & (!\x~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \Add2~54_combout\,
	datac => \x~5_combout\,
	datad => \Add3~54_combout\,
	combout => \x~36_combout\);

-- Location: FF_X67_Y32_N9
\x[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~36_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(27));

-- Location: LCCOMB_X67_Y30_N24
\Add2~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~56_combout\ = (x(28) & (\Add2~55\ $ (GND))) # (!x(28) & (!\Add2~55\ & VCC))
-- \Add2~57\ = CARRY((x(28) & !\Add2~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(28),
	datad => VCC,
	cin => \Add2~55\,
	combout => \Add2~56_combout\,
	cout => \Add2~57\);

-- Location: LCCOMB_X69_Y30_N24
\Add3~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~56_combout\ = (x(28) & ((GND) # (!\Add3~55\))) # (!x(28) & (\Add3~55\ $ (GND)))
-- \Add3~57\ = CARRY((x(28)) # (!\Add3~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(28),
	datad => VCC,
	cin => \Add3~55\,
	combout => \Add3~56_combout\,
	cout => \Add3~57\);

-- Location: LCCOMB_X68_Y30_N20
\x~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~39_combout\ = (\x[31]~4_combout\ & ((\Add3~56_combout\) # ((\Add2~56_combout\ & !\x~5_combout\)))) # (!\x[31]~4_combout\ & (\Add2~56_combout\ & (!\x~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \Add2~56_combout\,
	datac => \x~5_combout\,
	datad => \Add3~56_combout\,
	combout => \x~39_combout\);

-- Location: FF_X68_Y35_N21
\x[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~39_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(28));

-- Location: LCCOMB_X67_Y30_N26
\Add2~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~58_combout\ = (x(29) & (!\Add2~57\)) # (!x(29) & ((\Add2~57\) # (GND)))
-- \Add2~59\ = CARRY((!\Add2~57\) # (!x(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(29),
	datad => VCC,
	cin => \Add2~57\,
	combout => \Add2~58_combout\,
	cout => \Add2~59\);

-- Location: LCCOMB_X69_Y30_N26
\Add3~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~58_combout\ = (x(29) & (\Add3~57\ & VCC)) # (!x(29) & (!\Add3~57\))
-- \Add3~59\ = CARRY((!x(29) & !\Add3~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => x(29),
	datad => VCC,
	cin => \Add3~57\,
	combout => \Add3~58_combout\,
	cout => \Add3~59\);

-- Location: LCCOMB_X68_Y30_N14
\x~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~40_combout\ = (\x[31]~4_combout\ & ((\Add3~58_combout\) # ((!\x~5_combout\ & \Add2~58_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & (\Add2~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add2~58_combout\,
	datad => \Add3~58_combout\,
	combout => \x~40_combout\);

-- Location: FF_X68_Y35_N9
\x[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~40_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(29));

-- Location: LCCOMB_X67_Y30_N28
\Add2~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~60_combout\ = (x(30) & (\Add2~59\ $ (GND))) # (!x(30) & (!\Add2~59\ & VCC))
-- \Add2~61\ = CARRY((x(30) & !\Add2~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(30),
	datad => VCC,
	cin => \Add2~59\,
	combout => \Add2~60_combout\,
	cout => \Add2~61\);

-- Location: LCCOMB_X69_Y30_N28
\Add3~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~60_combout\ = (x(30) & ((GND) # (!\Add3~59\))) # (!x(30) & (\Add3~59\ $ (GND)))
-- \Add3~61\ = CARRY((x(30)) # (!\Add3~59\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => x(30),
	datad => VCC,
	cin => \Add3~59\,
	combout => \Add3~60_combout\,
	cout => \Add3~61\);

-- Location: LCCOMB_X68_Y30_N8
\x~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~41_combout\ = (\x[31]~4_combout\ & ((\Add3~60_combout\) # ((\Add2~60_combout\ & !\x~5_combout\)))) # (!\x[31]~4_combout\ & (\Add2~60_combout\ & (!\x~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \Add2~60_combout\,
	datac => \x~5_combout\,
	datad => \Add3~60_combout\,
	combout => \x~41_combout\);

-- Location: FF_X69_Y35_N13
\x[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~41_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(30));

-- Location: LCCOMB_X69_Y30_N30
\Add3~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add3~62_combout\ = \Add3~61\ $ (!x(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => x(31),
	cin => \Add3~61\,
	combout => \Add3~62_combout\);

-- Location: LCCOMB_X67_Y30_N30
\Add2~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \Add2~62_combout\ = \Add2~61\ $ (x(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => x(31),
	cin => \Add2~61\,
	combout => \Add2~62_combout\);

-- Location: LCCOMB_X68_Y30_N0
\x~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \x~11_combout\ = (\x[31]~4_combout\ & ((\Add3~62_combout\) # ((!\x~5_combout\ & \Add2~62_combout\)))) # (!\x[31]~4_combout\ & (!\x~5_combout\ & ((\Add2~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \x[31]~4_combout\,
	datab => \x~5_combout\,
	datac => \Add3~62_combout\,
	datad => \Add2~62_combout\,
	combout => \x~11_combout\);

-- Location: FF_X68_Y32_N31
\x[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	asdata => \x~11_combout\,
	sload => VCC,
	ena => \x[31]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => x(31));

-- Location: LCCOMB_X67_Y32_N22
\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~38_combout\ = (x(31) & (!x(27) & (!x(26) & !x(25)))) # (!x(31) & (x(27) & (x(26) & x(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(27),
	datac => x(26),
	datad => x(25),
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~38_combout\);

-- Location: LCCOMB_X67_Y32_N24
\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~39_combout\ = (x(24) & (x(23) & x(27))) # (!x(24) & (!x(23) & !x(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(24),
	datab => x(23),
	datad => x(27),
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~39_combout\);

-- Location: LCCOMB_X68_Y32_N30
\Mod1|auto_generated|divider|my_abs_num|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|_~4_combout\ = x(21) $ (x(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => x(21),
	datac => x(31),
	combout => \Mod1|auto_generated|divider|my_abs_num|_~4_combout\);

-- Location: LCCOMB_X68_Y32_N0
\Mod1|auto_generated|divider|my_abs_num|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|_~3_combout\ = x(20) $ (x(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => x(20),
	datad => x(31),
	combout => \Mod1|auto_generated|divider|my_abs_num|_~3_combout\);

-- Location: LCCOMB_X68_Y32_N14
\Mod1|auto_generated|divider|my_abs_num|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|_~5_combout\ = x(22) $ (x(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => x(22),
	datad => x(31),
	combout => \Mod1|auto_generated|divider|my_abs_num|_~5_combout\);

-- Location: LCCOMB_X69_Y32_N2
\Mod1|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|_~2_combout\ = x(19) $ (x(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => x(19),
	datac => x(31),
	combout => \Mod1|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X68_Y32_N4
\Mod1|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|_~1_combout\ = x(31) $ (x(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => x(31),
	datad => x(18),
	combout => \Mod1|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X68_Y32_N12
\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\ = (!x(2) & (x(31) & (!x(0) & !x(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(2),
	datab => x(31),
	datac => x(0),
	datad => x(1),
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\);

-- Location: LCCOMB_X68_Y32_N16
\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\ & ((x(31) & (!x(3) & !x(4))) # (!x(31) & (x(3) & x(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(3),
	datac => x(4),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\);

-- Location: LCCOMB_X68_Y32_N18
\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\ & ((x(5) & (!x(31) & x(6))) # (!x(5) & (x(31) & !x(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(5),
	datab => x(31),
	datac => x(6),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\);

-- Location: LCCOMB_X68_Y32_N20
\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\ & ((x(7) & (!x(31) & x(8))) # (!x(7) & (x(31) & !x(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(7),
	datab => x(31),
	datac => x(8),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\);

-- Location: LCCOMB_X68_Y32_N6
\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\ & ((x(31) & (!x(9) & !x(10))) # (!x(31) & (x(9) & x(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(9),
	datac => x(10),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\);

-- Location: LCCOMB_X68_Y32_N24
\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\ & ((x(11) & (!x(31) & x(12))) # (!x(11) & (x(31) & !x(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(11),
	datab => x(31),
	datac => x(12),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\);

-- Location: LCCOMB_X68_Y32_N2
\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\ & ((x(14) & (!x(31) & x(13))) # (!x(14) & (x(31) & !x(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(14),
	datab => x(31),
	datac => x(13),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\);

-- Location: LCCOMB_X68_Y32_N26
\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\ & ((x(31) & (!x(15) & !x(16))) # (!x(31) & (x(15) & x(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(15),
	datac => x(16),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\);

-- Location: LCCOMB_X67_Y33_N30
\Mod1|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|_~0_combout\ = x(17) $ (x(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => x(17),
	datad => x(31),
	combout => \Mod1|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X68_Y32_N10
\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\ = (\Mod1|auto_generated|divider|my_abs_num|_~2_combout\ & (\Mod1|auto_generated|divider|my_abs_num|_~1_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\ & 
-- \Mod1|auto_generated|divider|my_abs_num|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|_~0_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\);

-- Location: LCCOMB_X68_Y32_N28
\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\ = (\Mod1|auto_generated|divider|my_abs_num|_~4_combout\ & (\Mod1|auto_generated|divider|my_abs_num|_~3_combout\ & (\Mod1|auto_generated|divider|my_abs_num|_~5_combout\ & 
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|_~3_combout\,
	datac => \Mod1|auto_generated|divider|my_abs_num|_~5_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\);

-- Location: LCCOMB_X67_Y32_N14
\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~38_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~39_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~38_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~39_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\);

-- Location: LCCOMB_X68_Y35_N4
\Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\ = x(29) $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\ & ((x(28)))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\ & (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(28),
	datac => x(29),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\);

-- Location: LCCOMB_X69_Y35_N6
\Div0|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|_~2_combout\ = x(31) $ (x(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => x(31),
	datad => x(30),
	combout => \Div0|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X68_Y35_N18
\Div0|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|_~1_combout\ = x(29) $ (x(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => x(29),
	datad => x(31),
	combout => \Div0|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X68_Y35_N14
\Div0|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|_~0_combout\ = x(31) $ (x(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => x(31),
	datad => x(28),
	combout => \Div0|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X68_Y35_N0
\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\ = (\Div0|auto_generated|divider|my_abs_num|_~2_combout\ & (\Div0|auto_generated|divider|my_abs_num|_~1_combout\ & (\Div0|auto_generated|divider|my_abs_num|_~0_combout\ & 
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\);

-- Location: LCCOMB_X68_Y35_N10
\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\ = \Div0|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|_~1_combout\ & (\Div0|auto_generated|divider|my_abs_num|_~0_combout\ & 
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\);

-- Location: LCCOMB_X69_Y35_N18
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\ $ (VCC)
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X69_Y35_N20
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X69_Y35_N22
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # 
-- (!\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X69_Y35_N24
\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X69_Y35_N10
\Mod1|auto_generated|divider|divider|StageOut[19]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[19]~344_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[19]~344_combout\);

-- Location: LCCOMB_X69_Y35_N28
\Mod1|auto_generated|divider|divider|StageOut[19]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[19]~345_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[19]~345_combout\);

-- Location: LCCOMB_X72_Y35_N22
\Mod1|auto_generated|divider|divider|StageOut[18]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[18]~510_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\ $ (x(28) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\,
	datab => x(28),
	datac => x(31),
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[18]~510_combout\);

-- Location: LCCOMB_X72_Y35_N28
\Mod1|auto_generated|divider|divider|StageOut[18]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[18]~511_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\ $ (x(28) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\,
	datab => x(28),
	datac => x(31),
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[18]~511_combout\);

-- Location: LCCOMB_X72_Y35_N10
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[18]~510_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[18]~511_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[18]~510_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[18]~511_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[18]~510_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[18]~511_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X72_Y35_N12
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[19]~344_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[19]~345_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[19]~344_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[19]~345_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[19]~344_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[19]~345_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[19]~344_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[19]~345_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X69_Y35_N8
\Mod1|auto_generated|divider|divider|StageOut[21]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[21]~340_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[21]~340_combout\);

-- Location: LCCOMB_X69_Y35_N12
\Mod1|auto_generated|divider|divider|StageOut[21]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[21]~341_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[21]~341_combout\);

-- Location: LCCOMB_X69_Y35_N4
\Mod1|auto_generated|divider|divider|StageOut[20]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[20]~343_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[20]~343_combout\);

-- Location: LCCOMB_X69_Y35_N30
\Mod1|auto_generated|divider|divider|StageOut[20]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[20]~342_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\ & \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[20]~342_combout\);

-- Location: LCCOMB_X72_Y35_N14
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[20]~343_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[20]~342_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[20]~343_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[20]~342_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[20]~343_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[20]~342_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[20]~343_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[20]~342_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X72_Y35_N16
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[21]~340_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[21]~341_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[21]~340_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[21]~341_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[21]~340_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[21]~341_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[21]~340_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[21]~341_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X72_Y35_N18
\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X69_Y35_N26
\Mod1|auto_generated|divider|divider|StageOut[26]~610\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[26]~610_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[26]~610_combout\);

-- Location: LCCOMB_X72_Y35_N0
\Mod1|auto_generated|divider|divider|StageOut[28]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[28]~346_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[28]~346_combout\);

-- Location: LCCOMB_X69_Y35_N14
\Mod1|auto_generated|divider|divider|StageOut[28]~608\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[28]~608_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[28]~608_combout\);

-- Location: LCCOMB_X69_Y35_N16
\Mod1|auto_generated|divider|divider|StageOut[27]~609\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[27]~609_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[27]~609_combout\);

-- Location: LCCOMB_X73_Y35_N24
\Mod1|auto_generated|divider|divider|StageOut[27]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[27]~347_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[27]~347_combout\);

-- Location: LCCOMB_X73_Y35_N6
\Mod1|auto_generated|divider|divider|StageOut[26]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[26]~348_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[26]~348_combout\);

-- Location: LCCOMB_X73_Y35_N4
\Mod1|auto_generated|divider|divider|StageOut[25]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[25]~349_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[25]~349_combout\);

-- Location: LCCOMB_X72_Y35_N6
\Mod1|auto_generated|divider|divider|StageOut[25]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[25]~512_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\ $ (x(28) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\,
	datab => x(28),
	datac => x(31),
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[25]~512_combout\);

-- Location: LCCOMB_X67_Y32_N10
\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\ & ((x(31) & (!x(23) & !x(24))) # (!x(31) & (x(23) & x(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(23),
	datac => x(24),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\);

-- Location: LCCOMB_X67_Y32_N18
\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~59_combout\ = (x(31) & (((x(26)) # (x(25))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\))) # (!x(31) & (\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\ & (x(26) & x(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\,
	datac => x(26),
	datad => x(25),
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~59_combout\);

-- Location: LCCOMB_X67_Y32_N8
\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\ = x(27) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~59_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => x(27),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~59_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\);

-- Location: LCCOMB_X73_Y35_N22
\Mod1|auto_generated|divider|divider|StageOut[24]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[24]~350_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\ & \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[24]~350_combout\);

-- Location: LCCOMB_X73_Y35_N0
\Mod1|auto_generated|divider|divider|StageOut[24]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[24]~351_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[24]~351_combout\);

-- Location: LCCOMB_X73_Y35_N10
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[24]~350_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[24]~351_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[24]~350_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[24]~351_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[24]~350_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[24]~351_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X73_Y35_N12
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[25]~349_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[25]~512_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[25]~349_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[25]~512_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[25]~349_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[25]~512_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[25]~349_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[25]~512_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X73_Y35_N14
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[26]~348_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[26]~610_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[26]~348_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[26]~610_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[26]~348_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[26]~610_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[26]~348_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[26]~610_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X73_Y35_N16
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[27]~609_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[27]~347_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[27]~609_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[27]~347_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[27]~609_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[27]~347_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[27]~609_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[27]~347_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X73_Y35_N18
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[28]~346_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[28]~608_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[28]~346_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[28]~608_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X73_Y35_N20
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X73_Y35_N30
\Mod1|auto_generated|divider|divider|StageOut[33]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[33]~514_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[26]~610_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[26]~610_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[33]~514_combout\);

-- Location: LCCOMB_X73_Y35_N2
\Mod1|auto_generated|divider|divider|StageOut[34]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[34]~352_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[34]~352_combout\);

-- Location: LCCOMB_X73_Y35_N8
\Mod1|auto_generated|divider|divider|StageOut[34]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[34]~513_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[27]~609_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[27]~609_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[34]~513_combout\);

-- Location: LCCOMB_X73_Y34_N24
\Mod1|auto_generated|divider|divider|StageOut[33]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[33]~353_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[33]~353_combout\);

-- Location: LCCOMB_X73_Y34_N6
\Mod1|auto_generated|divider|divider|StageOut[32]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[32]~354_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[32]~354_combout\);

-- Location: LCCOMB_X73_Y35_N28
\Mod1|auto_generated|divider|divider|StageOut[32]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[32]~515_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[25]~512_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[25]~512_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[32]~515_combout\);

-- Location: LCCOMB_X73_Y34_N10
\Mod1|auto_generated|divider|divider|StageOut[31]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[31]~356_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[31]~356_combout\);

-- Location: LCCOMB_X73_Y34_N0
\Mod1|auto_generated|divider|divider|StageOut[31]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[31]~355_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[31]~355_combout\);

-- Location: LCCOMB_X67_Y32_N16
\Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\ = x(26) $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\ & (x(25))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\ & ((x(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(26),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\,
	datac => x(25),
	datad => x(31),
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\);

-- Location: LCCOMB_X73_Y34_N30
\Mod1|auto_generated|divider|divider|StageOut[30]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[30]~358_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[30]~358_combout\);

-- Location: LCCOMB_X73_Y34_N4
\Mod1|auto_generated|divider|divider|StageOut[30]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[30]~357_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[30]~357_combout\);

-- Location: LCCOMB_X73_Y34_N12
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[30]~358_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[30]~357_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[30]~358_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[30]~357_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[30]~358_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[30]~357_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X73_Y34_N14
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[31]~356_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[31]~355_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[31]~356_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[31]~355_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[31]~356_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[31]~355_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[31]~356_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[31]~355_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X73_Y34_N16
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[32]~354_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[32]~515_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[32]~354_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[32]~515_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[32]~354_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[32]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[32]~354_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[32]~515_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X73_Y34_N18
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[33]~514_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[33]~353_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[33]~514_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[33]~353_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[33]~514_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[33]~353_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[33]~514_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[33]~353_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X73_Y34_N20
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[34]~352_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[34]~513_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[34]~352_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[34]~513_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X73_Y34_N22
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X73_Y34_N26
\Mod1|auto_generated|divider|divider|StageOut[40]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[40]~516_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[33]~514_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[33]~514_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[40]~516_combout\);

-- Location: LCCOMB_X73_Y34_N28
\Mod1|auto_generated|divider|divider|StageOut[40]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[40]~359_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[40]~359_combout\);

-- Location: LCCOMB_X73_Y32_N0
\Mod1|auto_generated|divider|divider|StageOut[39]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[39]~360_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[39]~360_combout\);

-- Location: LCCOMB_X73_Y34_N8
\Mod1|auto_generated|divider|divider|StageOut[39]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[39]~517_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[32]~515_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[32]~515_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[39]~517_combout\);

-- Location: LCCOMB_X73_Y32_N6
\Mod1|auto_generated|divider|divider|StageOut[38]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[38]~361_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[38]~361_combout\);

-- Location: LCCOMB_X73_Y34_N2
\Mod1|auto_generated|divider|divider|StageOut[38]~611\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[38]~611_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[38]~611_combout\);

-- Location: LCCOMB_X73_Y32_N10
\Mod1|auto_generated|divider|divider|StageOut[37]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[37]~363_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[37]~363_combout\);

-- Location: LCCOMB_X73_Y32_N8
\Mod1|auto_generated|divider|divider|StageOut[37]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[37]~362_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[37]~362_combout\);

-- Location: LCCOMB_X73_Y32_N12
\Mod1|auto_generated|divider|divider|StageOut[36]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[36]~518_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (x(25) $ (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(25),
	datab => x(31),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[36]~518_combout\);

-- Location: LCCOMB_X73_Y32_N14
\Mod1|auto_generated|divider|divider|StageOut[36]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[36]~519_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (x(25) $ (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(25),
	datab => x(31),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[36]~519_combout\);

-- Location: LCCOMB_X73_Y32_N20
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[36]~518_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[36]~519_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[36]~518_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[36]~519_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[36]~518_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[36]~519_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X73_Y32_N22
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[37]~363_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[37]~362_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[37]~363_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[37]~362_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[37]~363_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[37]~362_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[37]~363_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[37]~362_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X73_Y32_N24
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[38]~361_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[38]~611_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[38]~361_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[38]~611_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[38]~361_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[38]~611_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[38]~361_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[38]~611_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X73_Y32_N26
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[39]~360_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[39]~517_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[39]~360_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[39]~517_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[39]~360_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[39]~517_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[39]~360_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[39]~517_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X73_Y32_N28
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[40]~516_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[40]~359_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[40]~516_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[40]~359_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X73_Y32_N30
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\);

-- Location: LCCOMB_X67_Y32_N20
\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\ = x(24) $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\ & ((x(23)))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\ & (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(24),
	datab => x(31),
	datac => x(23),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\);

-- Location: LCCOMB_X72_Y32_N30
\Mod1|auto_generated|divider|divider|StageOut[42]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[42]~369_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[42]~369_combout\);

-- Location: LCCOMB_X72_Y32_N0
\Mod1|auto_generated|divider|divider|StageOut[42]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[42]~368_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[42]~368_combout\);

-- Location: LCCOMB_X72_Y32_N4
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[42]~369_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[42]~368_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[42]~369_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[42]~368_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[42]~369_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[42]~368_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X72_Y32_N20
\Mod1|auto_generated|divider|divider|StageOut[46]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[46]~364_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[46]~364_combout\);

-- Location: LCCOMB_X73_Y32_N4
\Mod1|auto_generated|divider|divider|StageOut[46]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[46]~520_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[39]~517_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[39]~517_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[46]~520_combout\);

-- Location: LCCOMB_X73_Y32_N2
\Mod1|auto_generated|divider|divider|StageOut[45]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[45]~521_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[38]~611_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[38]~611_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[45]~521_combout\);

-- Location: LCCOMB_X72_Y32_N2
\Mod1|auto_generated|divider|divider|StageOut[45]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[45]~365_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[45]~365_combout\);

-- Location: LCCOMB_X72_Y32_N16
\Mod1|auto_generated|divider|divider|StageOut[44]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[44]~366_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[44]~366_combout\);

-- Location: LCCOMB_X73_Y32_N18
\Mod1|auto_generated|divider|divider|StageOut[44]~612\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[44]~612_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[44]~612_combout\);

-- Location: LCCOMB_X72_Y32_N26
\Mod1|auto_generated|divider|divider|StageOut[43]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[43]~367_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[43]~367_combout\);

-- Location: LCCOMB_X72_Y32_N18
\Mod1|auto_generated|divider|divider|StageOut[43]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[43]~522_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (x(31) $ (x(25) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(25),
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[43]~522_combout\);

-- Location: LCCOMB_X72_Y32_N6
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[43]~367_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[43]~522_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[43]~367_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[43]~522_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[43]~367_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[43]~522_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[43]~367_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[43]~522_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X72_Y32_N8
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[44]~366_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[44]~612_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[44]~366_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[44]~612_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[44]~366_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[44]~612_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[44]~366_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[44]~612_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X72_Y32_N10
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[45]~521_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[45]~365_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[45]~521_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[45]~365_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[45]~521_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[45]~365_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[45]~521_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[45]~365_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X72_Y32_N12
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[46]~364_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[46]~520_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[46]~364_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[46]~520_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X72_Y32_N14
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\);

-- Location: LCCOMB_X69_Y32_N26
\Mod1|auto_generated|divider|divider|StageOut[49]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[49]~374_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[49]~374_combout\);

-- Location: LCCOMB_X69_Y32_N28
\Mod1|auto_generated|divider|divider|StageOut[49]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[49]~373_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[49]~373_combout\);

-- Location: LCCOMB_X68_Y30_N2
\Mod1|auto_generated|divider|divider|StageOut[48]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[48]~526_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (x(31) $ (x(23) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => x(31),
	datac => x(23),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[48]~526_combout\);

-- Location: LCCOMB_X69_Y32_N8
\Mod1|auto_generated|divider|divider|StageOut[48]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[48]~527_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\ $ (x(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => x(31),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\,
	datad => x(23),
	combout => \Mod1|auto_generated|divider|divider|StageOut[48]~527_combout\);

-- Location: LCCOMB_X69_Y32_N12
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[48]~526_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[48]~527_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[48]~526_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[48]~527_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[48]~526_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[48]~527_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X69_Y32_N14
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[49]~374_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[49]~373_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[49]~374_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[49]~373_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[49]~374_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[49]~373_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[49]~374_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[49]~373_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X73_Y32_N16
\Mod1|auto_generated|divider|divider|StageOut[52]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[52]~523_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[45]~521_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[45]~521_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[52]~523_combout\);

-- Location: LCCOMB_X72_Y32_N28
\Mod1|auto_generated|divider|divider|StageOut[52]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[52]~370_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[52]~370_combout\);

-- Location: LCCOMB_X72_Y32_N24
\Mod1|auto_generated|divider|divider|StageOut[51]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[51]~524_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[44]~612_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[44]~612_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[51]~524_combout\);

-- Location: LCCOMB_X69_Y32_N24
\Mod1|auto_generated|divider|divider|StageOut[51]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[51]~371_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[51]~371_combout\);

-- Location: LCCOMB_X72_Y32_N22
\Mod1|auto_generated|divider|divider|StageOut[50]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[50]~525_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[43]~522_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[43]~522_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[50]~525_combout\);

-- Location: LCCOMB_X70_Y32_N8
\Mod1|auto_generated|divider|divider|StageOut[50]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[50]~372_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[50]~372_combout\);

-- Location: LCCOMB_X69_Y32_N16
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[50]~525_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[50]~372_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[50]~525_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[50]~372_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[50]~525_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[50]~372_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[50]~525_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[50]~372_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X69_Y32_N18
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[51]~524_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[51]~371_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[51]~524_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[51]~371_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[51]~524_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[51]~371_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[51]~524_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[51]~371_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X69_Y32_N20
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[52]~523_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[52]~370_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[52]~523_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[52]~370_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X69_Y32_N22
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\);

-- Location: LCCOMB_X69_Y32_N10
\Mod1|auto_generated|divider|divider|StageOut[56]~613\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[56]~613_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[56]~613_combout\);

-- Location: LCCOMB_X69_Y32_N4
\Mod1|auto_generated|divider|divider|StageOut[58]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[58]~375_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[58]~375_combout\);

-- Location: LCCOMB_X69_Y32_N30
\Mod1|auto_generated|divider|divider|StageOut[58]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[58]~528_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[51]~524_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[51]~524_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[58]~528_combout\);

-- Location: LCCOMB_X70_Y32_N6
\Mod1|auto_generated|divider|divider|StageOut[57]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[57]~376_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[57]~376_combout\);

-- Location: LCCOMB_X70_Y32_N24
\Mod1|auto_generated|divider|divider|StageOut[57]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[57]~529_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[50]~525_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[50]~525_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[57]~529_combout\);

-- Location: LCCOMB_X70_Y32_N4
\Mod1|auto_generated|divider|divider|StageOut[56]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[56]~377_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[56]~377_combout\);

-- Location: LCCOMB_X69_Y32_N0
\Mod1|auto_generated|divider|divider|StageOut[55]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[55]~530_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\ $ (x(31) $ (x(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\,
	datab => x(31),
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => x(23),
	combout => \Mod1|auto_generated|divider|divider|StageOut[55]~530_combout\);

-- Location: LCCOMB_X70_Y32_N2
\Mod1|auto_generated|divider|divider|StageOut[55]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[55]~378_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[55]~378_combout\);

-- Location: LCCOMB_X68_Y32_N22
\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\ = \Mod1|auto_generated|divider|my_abs_num|_~5_combout\ $ (((\Mod1|auto_generated|divider|my_abs_num|_~4_combout\ & (\Mod1|auto_generated|divider|my_abs_num|_~3_combout\ & 
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|_~3_combout\,
	datac => \Mod1|auto_generated|divider|my_abs_num|_~5_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\);

-- Location: LCCOMB_X65_Y32_N8
\Mod1|auto_generated|divider|divider|StageOut[54]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[54]~380_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[54]~380_combout\);

-- Location: LCCOMB_X70_Y32_N28
\Mod1|auto_generated|divider|divider|StageOut[54]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[54]~379_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[54]~379_combout\);

-- Location: LCCOMB_X70_Y32_N10
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[54]~380_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[54]~379_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[54]~380_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[54]~379_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[54]~380_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[54]~379_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X70_Y32_N12
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[55]~530_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[55]~378_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[55]~530_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[55]~378_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[55]~530_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[55]~378_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[55]~530_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[55]~378_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X70_Y32_N14
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[56]~377_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[56]~613_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[56]~377_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[56]~613_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[56]~377_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[56]~613_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[56]~377_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[56]~613_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X70_Y32_N16
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[57]~376_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[57]~529_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[57]~376_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[57]~529_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[57]~376_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[57]~529_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[57]~376_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[57]~529_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X70_Y32_N18
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[58]~375_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[58]~528_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[58]~375_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[58]~528_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X70_Y32_N20
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\);

-- Location: LCCOMB_X70_Y32_N0
\Mod1|auto_generated|divider|divider|StageOut[63]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[63]~532_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[56]~613_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[56]~613_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[63]~532_combout\);

-- Location: LCCOMB_X70_Y33_N0
\Mod1|auto_generated|divider|divider|StageOut[63]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[63]~382_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[63]~382_combout\);

-- Location: LCCOMB_X70_Y33_N6
\Mod1|auto_generated|divider|divider|StageOut[62]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[62]~383_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[62]~383_combout\);

-- Location: LCCOMB_X70_Y32_N26
\Mod1|auto_generated|divider|divider|StageOut[62]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[62]~533_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[55]~530_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[55]~530_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[62]~533_combout\);

-- Location: LCCOMB_X70_Y33_N30
\Mod1|auto_generated|divider|divider|StageOut[61]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[61]~385_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[61]~385_combout\);

-- Location: LCCOMB_X70_Y33_N8
\Mod1|auto_generated|divider|divider|StageOut[61]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[61]~384_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[61]~384_combout\);

-- Location: LCCOMB_X61_Y33_N22
\Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\ = x(21) $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\ & (x(20))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\ & ((x(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(20),
	datab => x(21),
	datac => x(31),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\);

-- Location: LCCOMB_X70_Y33_N26
\Mod1|auto_generated|divider|divider|StageOut[60]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[60]~387_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[60]~387_combout\);

-- Location: LCCOMB_X70_Y33_N28
\Mod1|auto_generated|divider|divider|StageOut[60]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[60]~386_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[60]~386_combout\);

-- Location: LCCOMB_X70_Y33_N10
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[60]~387_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[60]~386_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[60]~387_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[60]~386_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[60]~387_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[60]~386_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X70_Y33_N12
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[61]~385_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[61]~384_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[61]~385_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[61]~384_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[61]~385_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[61]~384_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[61]~385_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[61]~384_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X70_Y33_N14
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[62]~383_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[62]~533_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[62]~383_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[62]~533_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[62]~383_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[62]~533_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[62]~383_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[62]~533_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X70_Y33_N16
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[63]~532_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[63]~382_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[63]~532_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[63]~382_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[63]~532_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[63]~382_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[63]~532_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[63]~382_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X70_Y32_N22
\Mod1|auto_generated|divider|divider|StageOut[64]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[64]~381_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[64]~381_combout\);

-- Location: LCCOMB_X70_Y32_N30
\Mod1|auto_generated|divider|divider|StageOut[64]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[64]~531_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[57]~529_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[57]~529_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[64]~531_combout\);

-- Location: LCCOMB_X70_Y33_N18
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[64]~381_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[64]~531_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[64]~381_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[64]~531_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\);

-- Location: LCCOMB_X70_Y33_N20
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\);

-- Location: LCCOMB_X70_Y33_N4
\Mod1|auto_generated|divider|divider|StageOut[70]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[70]~388_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[70]~388_combout\);

-- Location: LCCOMB_X70_Y33_N22
\Mod1|auto_generated|divider|divider|StageOut[70]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[70]~534_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[63]~532_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[63]~532_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[70]~534_combout\);

-- Location: LCCOMB_X69_Y33_N12
\Mod1|auto_generated|divider|divider|StageOut[69]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[69]~389_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[69]~389_combout\);

-- Location: LCCOMB_X70_Y33_N24
\Mod1|auto_generated|divider|divider|StageOut[69]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[69]~535_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[62]~533_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[62]~533_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[69]~535_combout\);

-- Location: LCCOMB_X70_Y33_N2
\Mod1|auto_generated|divider|divider|StageOut[68]~614\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[68]~614_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[68]~614_combout\);

-- Location: LCCOMB_X69_Y33_N2
\Mod1|auto_generated|divider|divider|StageOut[68]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[68]~390_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[68]~390_combout\);

-- Location: LCCOMB_X69_Y33_N30
\Mod1|auto_generated|divider|divider|StageOut[67]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[67]~392_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[67]~392_combout\);

-- Location: LCCOMB_X69_Y33_N8
\Mod1|auto_generated|divider|divider|StageOut[67]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[67]~391_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[67]~391_combout\);

-- Location: LCCOMB_X69_Y33_N6
\Mod1|auto_generated|divider|divider|StageOut[66]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[66]~537_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & (x(20) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\ $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(20),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => x(31),
	combout => \Mod1|auto_generated|divider|divider|StageOut[66]~537_combout\);

-- Location: LCCOMB_X69_Y33_N28
\Mod1|auto_generated|divider|divider|StageOut[66]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[66]~536_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & (x(20) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\ $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(20),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => x(31),
	combout => \Mod1|auto_generated|divider|divider|StageOut[66]~536_combout\);

-- Location: LCCOMB_X69_Y33_N16
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[66]~537_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[66]~536_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[66]~537_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[66]~536_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[66]~537_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[66]~536_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X69_Y33_N18
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[67]~392_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[67]~391_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[67]~392_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[67]~391_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[67]~392_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[67]~391_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[67]~392_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[67]~391_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X69_Y33_N20
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[68]~614_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[68]~390_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[68]~614_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[68]~390_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[68]~614_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[68]~390_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[68]~614_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[68]~390_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X69_Y33_N22
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[69]~389_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[69]~535_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[69]~389_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[69]~535_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[69]~389_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[69]~535_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[69]~389_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[69]~535_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X69_Y33_N24
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[70]~388_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[70]~534_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[70]~388_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[70]~534_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\);

-- Location: LCCOMB_X69_Y33_N26
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\);

-- Location: LCCOMB_X69_Y33_N4
\Mod1|auto_generated|divider|divider|StageOut[76]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[76]~538_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[69]~535_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[69]~535_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[76]~538_combout\);

-- Location: LCCOMB_X68_Y33_N0
\Mod1|auto_generated|divider|divider|StageOut[76]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[76]~393_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[76]~393_combout\);

-- Location: LCCOMB_X68_Y33_N14
\Mod1|auto_generated|divider|divider|StageOut[75]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[75]~394_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[75]~394_combout\);

-- Location: LCCOMB_X69_Y33_N14
\Mod1|auto_generated|divider|divider|StageOut[75]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[75]~539_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[68]~614_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[68]~614_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[75]~539_combout\);

-- Location: LCCOMB_X68_Y33_N12
\Mod1|auto_generated|divider|divider|StageOut[74]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[74]~395_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[74]~395_combout\);

-- Location: LCCOMB_X69_Y33_N10
\Mod1|auto_generated|divider|divider|StageOut[74]~615\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[74]~615_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[74]~615_combout\);

-- Location: LCCOMB_X68_Y33_N6
\Mod1|auto_generated|divider|divider|StageOut[73]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[73]~396_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[73]~396_combout\);

-- Location: LCCOMB_X69_Y33_N0
\Mod1|auto_generated|divider|divider|StageOut[73]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[73]~540_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & (x(20) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\ $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(20),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => x(31),
	combout => \Mod1|auto_generated|divider|divider|StageOut[73]~540_combout\);

-- Location: LCCOMB_X65_Y33_N28
\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\ = \Mod1|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\ & (\Mod1|auto_generated|divider|my_abs_num|_~1_combout\ & 
-- \Mod1|auto_generated|divider|my_abs_num|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \Mod1|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|_~2_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\);

-- Location: LCCOMB_X68_Y33_N10
\Mod1|auto_generated|divider|divider|StageOut[72]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[72]~398_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[72]~398_combout\);

-- Location: LCCOMB_X68_Y33_N16
\Mod1|auto_generated|divider|divider|StageOut[72]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[72]~397_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\ & \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[72]~397_combout\);

-- Location: LCCOMB_X68_Y33_N20
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[72]~398_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[72]~397_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[72]~398_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[72]~397_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[72]~398_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[72]~397_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X68_Y33_N22
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[73]~396_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[73]~540_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[73]~396_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[73]~540_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[73]~396_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[73]~540_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[73]~396_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[73]~540_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X68_Y33_N24
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[74]~395_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[74]~615_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[74]~395_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[74]~615_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[74]~395_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[74]~615_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[74]~395_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[74]~615_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X68_Y33_N26
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[75]~394_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[75]~539_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[75]~394_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[75]~539_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[75]~394_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[75]~539_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[75]~394_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[75]~539_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X68_Y33_N28
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[76]~538_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[76]~393_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[76]~538_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[76]~393_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X68_Y33_N30
\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\);

-- Location: LCCOMB_X67_Y33_N24
\Mod1|auto_generated|divider|divider|StageOut[82]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[82]~399_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[82]~399_combout\);

-- Location: LCCOMB_X68_Y33_N8
\Mod1|auto_generated|divider|divider|StageOut[82]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[82]~541_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[75]~539_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[75]~539_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[82]~541_combout\);

-- Location: LCCOMB_X67_Y33_N12
\Mod1|auto_generated|divider|divider|StageOut[81]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[81]~400_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[81]~400_combout\);

-- Location: LCCOMB_X68_Y33_N18
\Mod1|auto_generated|divider|divider|StageOut[81]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[81]~542_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[74]~615_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[74]~615_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[81]~542_combout\);

-- Location: LCCOMB_X68_Y33_N4
\Mod1|auto_generated|divider|divider|StageOut[80]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[80]~543_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[73]~540_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[73]~540_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[80]~543_combout\);

-- Location: LCCOMB_X67_Y33_N14
\Mod1|auto_generated|divider|divider|StageOut[80]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[80]~401_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[80]~401_combout\);

-- Location: LCCOMB_X67_Y33_N28
\Mod1|auto_generated|divider|divider|StageOut[79]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[79]~402_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[79]~402_combout\);

-- Location: LCCOMB_X67_Y33_N18
\Mod1|auto_generated|divider|divider|StageOut[79]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[79]~403_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[79]~403_combout\);

-- Location: LCCOMB_X67_Y33_N26
\Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\ = x(18) $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\ & ((x(17)))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\ & (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\,
	datab => x(18),
	datac => x(31),
	datad => x(17),
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\);

-- Location: LCCOMB_X67_Y33_N22
\Mod1|auto_generated|divider|divider|StageOut[78]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[78]~405_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[78]~405_combout\);

-- Location: LCCOMB_X67_Y33_N16
\Mod1|auto_generated|divider|divider|StageOut[78]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[78]~404_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[78]~404_combout\);

-- Location: LCCOMB_X67_Y33_N0
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[78]~405_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[78]~404_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[78]~405_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[78]~404_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[78]~405_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[78]~404_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X67_Y33_N2
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[79]~402_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[79]~403_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[79]~402_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[79]~403_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[79]~402_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[79]~403_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[79]~402_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[79]~403_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X67_Y33_N4
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[80]~543_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[80]~401_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[80]~543_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[80]~401_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[80]~543_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[80]~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[80]~543_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[80]~401_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X67_Y33_N6
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[81]~400_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[81]~542_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[81]~400_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[81]~542_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[81]~400_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[81]~542_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[81]~400_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[81]~542_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

-- Location: LCCOMB_X67_Y33_N8
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[82]~399_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[82]~541_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[82]~399_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[82]~541_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\);

-- Location: LCCOMB_X67_Y33_N10
\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\);

-- Location: LCCOMB_X68_Y33_N2
\Mod1|auto_generated|divider|divider|StageOut[87]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[87]~545_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[80]~543_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[80]~543_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[87]~545_combout\);

-- Location: LCCOMB_X67_Y33_N20
\Mod1|auto_generated|divider|divider|StageOut[88]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[88]~544_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[81]~542_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[81]~542_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[88]~544_combout\);

-- Location: LCCOMB_X68_Y34_N0
\Mod1|auto_generated|divider|divider|StageOut[88]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[88]~406_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[88]~406_combout\);

-- Location: LCCOMB_X68_Y34_N2
\Mod1|auto_generated|divider|divider|StageOut[87]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[87]~407_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[87]~407_combout\);

-- Location: LCCOMB_X68_Y34_N12
\Mod1|auto_generated|divider|divider|StageOut[86]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[86]~408_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[86]~408_combout\);

-- Location: LCCOMB_X68_Y34_N18
\Mod1|auto_generated|divider|divider|StageOut[86]~616\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[86]~616_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[86]~616_combout\);

-- Location: LCCOMB_X70_Y34_N4
\Mod1|auto_generated|divider|divider|StageOut[85]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[85]~409_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[85]~409_combout\);

-- Location: LCCOMB_X69_Y34_N28
\Mod1|auto_generated|divider|divider|StageOut[85]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[85]~410_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[85]~410_combout\);

-- Location: LCCOMB_X68_Y34_N10
\Mod1|auto_generated|divider|divider|StageOut[84]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[84]~547_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\ $ (x(17) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\,
	datab => x(17),
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => x(31),
	combout => \Mod1|auto_generated|divider|divider|StageOut[84]~547_combout\);

-- Location: LCCOMB_X68_Y34_N8
\Mod1|auto_generated|divider|divider|StageOut[84]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[84]~546_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\ $ (x(17) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\,
	datab => x(17),
	datac => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => x(31),
	combout => \Mod1|auto_generated|divider|divider|StageOut[84]~546_combout\);

-- Location: LCCOMB_X68_Y34_N20
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[84]~547_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[84]~546_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[84]~547_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[84]~546_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[84]~547_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[84]~546_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X68_Y34_N22
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[85]~409_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[85]~410_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[85]~409_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[85]~410_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[85]~409_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[85]~410_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[85]~409_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[85]~410_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X68_Y34_N24
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[86]~408_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~616_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[86]~408_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~616_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[86]~408_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[86]~616_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[86]~408_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[86]~616_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X68_Y34_N26
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[87]~407_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[87]~545_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[87]~407_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[87]~545_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[87]~407_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[87]~545_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[87]~407_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[87]~545_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7\);

-- Location: LCCOMB_X68_Y34_N28
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[88]~544_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[88]~406_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[88]~544_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[88]~406_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\);

-- Location: LCCOMB_X68_Y34_N30
\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\);

-- Location: LCCOMB_X68_Y34_N16
\Mod1|auto_generated|divider|divider|StageOut[94]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[94]~548_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[87]~545_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[87]~545_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[94]~548_combout\);

-- Location: LCCOMB_X69_Y34_N18
\Mod1|auto_generated|divider|divider|StageOut[94]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[94]~411_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[94]~411_combout\);

-- Location: LCCOMB_X68_Y34_N14
\Mod1|auto_generated|divider|divider|StageOut[93]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[93]~549_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[86]~616_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[86]~616_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[93]~549_combout\);

-- Location: LCCOMB_X69_Y34_N16
\Mod1|auto_generated|divider|divider|StageOut[93]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[93]~412_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[93]~412_combout\);

-- Location: LCCOMB_X69_Y34_N22
\Mod1|auto_generated|divider|divider|StageOut[92]~617\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[92]~617_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[92]~617_combout\);

-- Location: LCCOMB_X69_Y34_N14
\Mod1|auto_generated|divider|divider|StageOut[92]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[92]~413_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[92]~413_combout\);

-- Location: LCCOMB_X69_Y34_N12
\Mod1|auto_generated|divider|divider|StageOut[91]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[91]~414_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[91]~414_combout\);

-- Location: LCCOMB_X68_Y34_N4
\Mod1|auto_generated|divider|divider|StageOut[91]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[91]~550_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\ $ (x(17) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\,
	datab => x(17),
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => x(31),
	combout => \Mod1|auto_generated|divider|divider|StageOut[91]~550_combout\);

-- Location: LCCOMB_X67_Y34_N4
\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\ = x(16) $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\ & (x(15))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\ & ((x(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(15),
	datab => x(31),
	datac => x(16),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\);

-- Location: LCCOMB_X69_Y34_N30
\Mod1|auto_generated|divider|divider|StageOut[90]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[90]~416_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[90]~416_combout\);

-- Location: LCCOMB_X68_Y34_N6
\Mod1|auto_generated|divider|divider|StageOut[90]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[90]~415_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[90]~415_combout\);

-- Location: LCCOMB_X69_Y34_N0
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[90]~416_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[90]~415_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[90]~416_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[90]~415_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[90]~416_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[90]~415_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X69_Y34_N2
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[91]~414_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[91]~550_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[91]~414_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[91]~550_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[91]~414_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[91]~550_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[91]~414_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[91]~550_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X69_Y34_N4
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[92]~617_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[92]~413_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[92]~617_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[92]~413_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[92]~617_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[92]~413_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[92]~617_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[92]~413_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X69_Y34_N6
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[93]~549_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[93]~412_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[93]~549_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[93]~412_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[93]~549_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[93]~412_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[93]~549_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[93]~412_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7\);

-- Location: LCCOMB_X69_Y34_N8
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[94]~548_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[94]~411_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[94]~548_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[94]~411_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\);

-- Location: LCCOMB_X69_Y34_N10
\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\);

-- Location: LCCOMB_X69_Y34_N26
\Mod1|auto_generated|divider|divider|StageOut[100]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[100]~551_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[93]~549_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[93]~549_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[100]~551_combout\);

-- Location: LCCOMB_X69_Y34_N20
\Mod1|auto_generated|divider|divider|StageOut[100]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[100]~417_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[100]~417_combout\);

-- Location: LCCOMB_X69_Y34_N24
\Mod1|auto_generated|divider|divider|StageOut[99]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~552_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[92]~617_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[92]~617_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~552_combout\);

-- Location: LCCOMB_X66_Y31_N28
\Mod1|auto_generated|divider|divider|StageOut[99]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[99]~418_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[99]~418_combout\);

-- Location: LCCOMB_X66_Y31_N6
\Mod1|auto_generated|divider|divider|StageOut[98]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~419_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~419_combout\);

-- Location: LCCOMB_X66_Y34_N14
\Mod1|auto_generated|divider|divider|StageOut[98]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~553_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[91]~550_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[91]~550_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~553_combout\);

-- Location: LCCOMB_X66_Y31_N12
\Mod1|auto_generated|divider|divider|StageOut[97]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[97]~420_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\ & \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[97]~420_combout\);

-- Location: LCCOMB_X66_Y31_N2
\Mod1|auto_generated|divider|divider|StageOut[97]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[97]~421_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[97]~421_combout\);

-- Location: LCCOMB_X66_Y31_N30
\Mod1|auto_generated|divider|divider|StageOut[96]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[96]~554_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\ $ (x(31) $ (x(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\,
	datab => x(31),
	datac => x(15),
	datad => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[96]~554_combout\);

-- Location: LCCOMB_X66_Y31_N4
\Mod1|auto_generated|divider|divider|StageOut[96]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[96]~555_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\ $ (x(31) $ (x(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\,
	datab => x(31),
	datac => x(15),
	datad => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[96]~555_combout\);

-- Location: LCCOMB_X66_Y31_N16
\Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[96]~554_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[96]~555_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[96]~554_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[96]~555_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[96]~554_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[96]~555_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X66_Y31_N18
\Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[97]~420_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[97]~421_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[97]~420_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[97]~421_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[97]~420_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[97]~421_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[97]~420_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[97]~421_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X66_Y31_N20
\Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[98]~419_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[98]~553_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[98]~419_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[98]~553_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[98]~419_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[98]~553_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[98]~419_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[98]~553_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X66_Y31_N22
\Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[99]~552_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[99]~418_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[99]~552_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[99]~418_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[99]~552_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[99]~418_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[99]~552_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[99]~418_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7\);

-- Location: LCCOMB_X66_Y31_N24
\Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[100]~551_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[100]~417_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[100]~551_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[100]~417_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\);

-- Location: LCCOMB_X66_Y31_N26
\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\);

-- Location: LCCOMB_X66_Y31_N0
\Mod1|auto_generated|divider|divider|StageOut[105]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[105]~557_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[98]~553_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[98]~553_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[105]~557_combout\);

-- Location: LCCOMB_X63_Y31_N24
\Mod1|auto_generated|divider|divider|StageOut[105]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[105]~423_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[105]~423_combout\);

-- Location: LCCOMB_X65_Y31_N24
\Mod1|auto_generated|divider|divider|StageOut[104]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~424_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~424_combout\);

-- Location: LCCOMB_X66_Y31_N14
\Mod1|auto_generated|divider|divider|StageOut[104]~618\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~618_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~618_combout\);

-- Location: LCCOMB_X63_Y31_N30
\Mod1|auto_generated|divider|divider|StageOut[103]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[103]~425_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[103]~425_combout\);

-- Location: LCCOMB_X63_Y31_N8
\Mod1|auto_generated|divider|divider|StageOut[103]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[103]~558_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\ $ (x(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => x(15),
	combout => \Mod1|auto_generated|divider|divider|StageOut[103]~558_combout\);

-- Location: LCCOMB_X68_Y32_N8
\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\ = x(14) $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\ & (x(13))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\ & ((x(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(13),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\,
	datac => x(14),
	datad => x(31),
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\);

-- Location: LCCOMB_X63_Y31_N22
\Mod1|auto_generated|divider|divider|StageOut[102]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~427_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~427_combout\);

-- Location: LCCOMB_X63_Y31_N28
\Mod1|auto_generated|divider|divider|StageOut[102]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[102]~426_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[102]~426_combout\);

-- Location: LCCOMB_X63_Y31_N10
\Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[102]~427_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[102]~426_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[102]~427_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[102]~426_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[102]~427_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[102]~426_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X63_Y31_N12
\Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[103]~425_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[103]~558_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[103]~425_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[103]~558_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[103]~425_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[103]~558_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[103]~425_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[103]~558_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X63_Y31_N14
\Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[104]~424_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[104]~618_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[104]~424_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[104]~618_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[104]~424_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[104]~618_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[104]~424_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[104]~618_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X63_Y31_N16
\Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[105]~557_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[105]~423_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[105]~557_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[105]~423_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[105]~557_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[105]~423_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[105]~557_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[105]~423_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7\);

-- Location: LCCOMB_X66_Y31_N10
\Mod1|auto_generated|divider|divider|StageOut[106]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[106]~556_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[99]~552_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[99]~552_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[106]~556_combout\);

-- Location: LCCOMB_X66_Y31_N8
\Mod1|auto_generated|divider|divider|StageOut[106]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[106]~422_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[106]~422_combout\);

-- Location: LCCOMB_X63_Y31_N18
\Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[106]~556_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[106]~422_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[106]~556_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[106]~422_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\);

-- Location: LCCOMB_X63_Y31_N20
\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\);

-- Location: LCCOMB_X63_Y31_N4
\Mod1|auto_generated|divider|divider|StageOut[112]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[112]~428_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[112]~428_combout\);

-- Location: LCCOMB_X63_Y31_N26
\Mod1|auto_generated|divider|divider|StageOut[112]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[112]~559_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[105]~557_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[105]~557_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[112]~559_combout\);

-- Location: LCCOMB_X63_Y31_N2
\Mod1|auto_generated|divider|divider|StageOut[111]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[111]~429_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[111]~429_combout\);

-- Location: LCCOMB_X63_Y31_N0
\Mod1|auto_generated|divider|divider|StageOut[111]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[111]~560_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[104]~618_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[104]~618_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[111]~560_combout\);

-- Location: LCCOMB_X63_Y31_N6
\Mod1|auto_generated|divider|divider|StageOut[110]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[110]~561_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[103]~558_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[103]~558_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[110]~561_combout\);

-- Location: LCCOMB_X62_Y31_N4
\Mod1|auto_generated|divider|divider|StageOut[110]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[110]~430_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[110]~430_combout\);

-- Location: LCCOMB_X62_Y31_N8
\Mod1|auto_generated|divider|divider|StageOut[109]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[109]~432_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[109]~432_combout\);

-- Location: LCCOMB_X62_Y31_N2
\Mod1|auto_generated|divider|divider|StageOut[109]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[109]~431_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[109]~431_combout\);

-- Location: LCCOMB_X62_Y31_N12
\Mod1|auto_generated|divider|divider|StageOut[108]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[108]~562_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\ $ (x(13) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\,
	datab => x(13),
	datac => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => x(31),
	combout => \Mod1|auto_generated|divider|divider|StageOut[108]~562_combout\);

-- Location: LCCOMB_X62_Y31_N14
\Mod1|auto_generated|divider|divider|StageOut[108]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[108]~563_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\ $ (x(13) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\,
	datab => x(13),
	datac => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => x(31),
	combout => \Mod1|auto_generated|divider|divider|StageOut[108]~563_combout\);

-- Location: LCCOMB_X62_Y31_N20
\Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[108]~562_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[108]~563_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[108]~562_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[108]~563_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[108]~562_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[108]~563_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

-- Location: LCCOMB_X62_Y31_N22
\Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[109]~432_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[109]~431_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[109]~432_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[109]~431_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[109]~432_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[109]~431_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[109]~432_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[109]~431_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

-- Location: LCCOMB_X62_Y31_N24
\Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[110]~561_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[110]~430_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[110]~561_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[110]~430_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[110]~561_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[110]~430_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[110]~561_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[110]~430_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

-- Location: LCCOMB_X62_Y31_N26
\Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[111]~429_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[111]~560_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[111]~429_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[111]~560_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[111]~429_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[111]~560_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[111]~429_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[111]~560_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~7\);

-- Location: LCCOMB_X62_Y31_N28
\Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[112]~428_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[112]~559_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[112]~428_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[112]~559_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\);

-- Location: LCCOMB_X62_Y31_N30
\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\);

-- Location: LCCOMB_X61_Y32_N12
\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\ = x(12) $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\ & ((x(11)))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\ & (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(12),
	datab => x(31),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\,
	datad => x(11),
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\);

-- Location: LCCOMB_X61_Y31_N22
\Mod1|auto_generated|divider|divider|StageOut[114]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[114]~437_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[114]~437_combout\);

-- Location: LCCOMB_X61_Y31_N24
\Mod1|auto_generated|divider|divider|StageOut[114]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[114]~438_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[114]~438_combout\);

-- Location: LCCOMB_X61_Y31_N6
\Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[114]~437_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[114]~438_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[114]~437_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[114]~438_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[114]~437_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[114]~438_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\);

-- Location: LCCOMB_X61_Y31_N4
\Mod1|auto_generated|divider|divider|StageOut[117]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~434_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~434_combout\);

-- Location: LCCOMB_X62_Y31_N10
\Mod1|auto_generated|divider|divider|StageOut[117]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~565_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[110]~561_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[110]~561_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~565_combout\);

-- Location: LCCOMB_X61_Y31_N26
\Mod1|auto_generated|divider|divider|StageOut[116]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[116]~435_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[116]~435_combout\);

-- Location: LCCOMB_X62_Y31_N18
\Mod1|auto_generated|divider|divider|StageOut[116]~619\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[116]~619_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[116]~619_combout\);

-- Location: LCCOMB_X61_Y31_N28
\Mod1|auto_generated|divider|divider|StageOut[115]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[115]~436_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[115]~436_combout\);

-- Location: LCCOMB_X62_Y31_N16
\Mod1|auto_generated|divider|divider|StageOut[115]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[115]~566_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\ $ (x(13) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\,
	datab => x(13),
	datac => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => x(31),
	combout => \Mod1|auto_generated|divider|divider|StageOut[115]~566_combout\);

-- Location: LCCOMB_X61_Y31_N8
\Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[115]~436_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[115]~566_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[115]~436_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[115]~566_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[115]~436_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[115]~566_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[115]~436_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[115]~566_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\);

-- Location: LCCOMB_X61_Y31_N10
\Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[116]~435_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[116]~619_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[116]~435_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[116]~619_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[116]~435_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[116]~619_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[116]~435_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[116]~619_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\);

-- Location: LCCOMB_X61_Y31_N12
\Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[117]~434_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[117]~565_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[117]~434_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[117]~565_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[117]~434_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[117]~565_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[117]~434_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[117]~565_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~7\);

-- Location: LCCOMB_X62_Y31_N6
\Mod1|auto_generated|divider|divider|StageOut[118]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[118]~433_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[118]~433_combout\);

-- Location: LCCOMB_X62_Y31_N0
\Mod1|auto_generated|divider|divider|StageOut[118]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[118]~564_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[111]~560_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[111]~560_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[118]~564_combout\);

-- Location: LCCOMB_X61_Y31_N14
\Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[118]~433_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[118]~564_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[118]~433_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[118]~564_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\);

-- Location: LCCOMB_X61_Y31_N16
\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\);

-- Location: LCCOMB_X61_Y31_N30
\Mod1|auto_generated|divider|divider|StageOut[124]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[124]~439_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[124]~439_combout\);

-- Location: LCCOMB_X61_Y31_N20
\Mod1|auto_generated|divider|divider|StageOut[124]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[124]~567_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[117]~565_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[117]~565_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[124]~567_combout\);

-- Location: LCCOMB_X61_Y31_N2
\Mod1|auto_generated|divider|divider|StageOut[123]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[123]~568_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[116]~619_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[116]~619_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[123]~568_combout\);

-- Location: LCCOMB_X60_Y35_N28
\Mod1|auto_generated|divider|divider|StageOut[123]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[123]~440_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[123]~440_combout\);

-- Location: LCCOMB_X60_Y35_N30
\Mod1|auto_generated|divider|divider|StageOut[122]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[122]~441_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[122]~441_combout\);

-- Location: LCCOMB_X61_Y31_N0
\Mod1|auto_generated|divider|divider|StageOut[122]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[122]~569_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[115]~566_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[115]~566_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[122]~569_combout\);

-- Location: LCCOMB_X60_Y35_N10
\Mod1|auto_generated|divider|divider|StageOut[121]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[121]~443_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[121]~443_combout\);

-- Location: LCCOMB_X60_Y35_N0
\Mod1|auto_generated|divider|divider|StageOut[121]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[121]~442_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\ & \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[121]~442_combout\);

-- Location: LCCOMB_X60_Y35_N26
\Mod1|auto_generated|divider|divider|StageOut[120]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~571_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\ $ (x(31) $ (x(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\,
	datab => x(31),
	datac => x(11),
	datad => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~571_combout\);

-- Location: LCCOMB_X60_Y35_N4
\Mod1|auto_generated|divider|divider|StageOut[120]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~570_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\ $ (x(31) $ (x(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\,
	datab => x(31),
	datac => x(11),
	datad => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~570_combout\);

-- Location: LCCOMB_X60_Y35_N12
\Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[120]~571_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[120]~570_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[120]~571_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[120]~570_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[120]~571_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[120]~570_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\);

-- Location: LCCOMB_X60_Y35_N14
\Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[121]~443_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[121]~442_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[121]~443_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[121]~442_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[121]~443_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[121]~442_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[121]~443_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[121]~442_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\);

-- Location: LCCOMB_X60_Y35_N16
\Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[122]~441_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[122]~569_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[122]~441_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[122]~569_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[122]~441_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[122]~569_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[122]~441_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[122]~569_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\);

-- Location: LCCOMB_X60_Y35_N18
\Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[123]~568_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[123]~440_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[123]~568_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[123]~440_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[123]~568_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[123]~440_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[123]~568_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[123]~440_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~7\);

-- Location: LCCOMB_X60_Y35_N20
\Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[124]~439_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[124]~567_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[124]~439_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[124]~567_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\);

-- Location: LCCOMB_X60_Y35_N22
\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\);

-- Location: LCCOMB_X60_Y35_N2
\Mod1|auto_generated|divider|divider|StageOut[128]~620\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[128]~620_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[128]~620_combout\);

-- Location: LCCOMB_X61_Y35_N0
\Mod1|auto_generated|divider|divider|StageOut[128]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[128]~446_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[128]~446_combout\);

-- Location: LCCOMB_X61_Y35_N26
\Mod1|auto_generated|divider|divider|StageOut[127]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[127]~447_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[127]~447_combout\);

-- Location: LCCOMB_X60_Y35_N24
\Mod1|auto_generated|divider|divider|StageOut[127]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[127]~574_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\ $ (x(11) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\,
	datac => x(11),
	datad => x(31),
	combout => \Mod1|auto_generated|divider|divider|StageOut[127]~574_combout\);

-- Location: LCCOMB_X62_Y38_N8
\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\ = x(10) $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\ & (x(9))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\ & ((x(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(9),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\,
	datac => x(31),
	datad => x(10),
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\);

-- Location: LCCOMB_X61_Y35_N2
\Mod1|auto_generated|divider|divider|StageOut[126]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~449_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~449_combout\);

-- Location: LCCOMB_X61_Y35_N28
\Mod1|auto_generated|divider|divider|StageOut[126]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~448_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\ & \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~448_combout\);

-- Location: LCCOMB_X61_Y35_N14
\Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[126]~449_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[126]~448_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[126]~449_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[126]~448_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[126]~449_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[126]~448_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\);

-- Location: LCCOMB_X61_Y35_N16
\Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[127]~447_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[127]~574_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[127]~447_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[127]~574_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[127]~447_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[127]~574_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[127]~447_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[127]~574_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\);

-- Location: LCCOMB_X61_Y35_N18
\Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[128]~620_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~446_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[128]~620_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~446_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[128]~620_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[128]~446_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[128]~620_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[128]~446_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\);

-- Location: LCCOMB_X60_Y35_N8
\Mod1|auto_generated|divider|divider|StageOut[130]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~572_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[123]~568_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[123]~568_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~572_combout\);

-- Location: LCCOMB_X61_Y35_N8
\Mod1|auto_generated|divider|divider|StageOut[130]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~444_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~444_combout\);

-- Location: LCCOMB_X61_Y35_N10
\Mod1|auto_generated|divider|divider|StageOut[129]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[129]~445_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[129]~445_combout\);

-- Location: LCCOMB_X60_Y35_N6
\Mod1|auto_generated|divider|divider|StageOut[129]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[129]~573_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[122]~569_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[122]~569_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[129]~573_combout\);

-- Location: LCCOMB_X61_Y35_N20
\Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[129]~445_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[129]~573_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[129]~445_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[129]~573_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[129]~445_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[129]~573_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[129]~445_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[129]~573_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~7\);

-- Location: LCCOMB_X61_Y35_N22
\Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[130]~572_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[130]~444_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[130]~572_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[130]~444_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\);

-- Location: LCCOMB_X61_Y35_N24
\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\);

-- Location: LCCOMB_X61_Y35_N4
\Mod1|auto_generated|divider|divider|StageOut[135]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[135]~576_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[128]~620_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[128]~620_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[135]~576_combout\);

-- Location: LCCOMB_X61_Y35_N12
\Mod1|auto_generated|divider|divider|StageOut[136]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[136]~450_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[136]~450_combout\);

-- Location: LCCOMB_X61_Y35_N6
\Mod1|auto_generated|divider|divider|StageOut[136]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[136]~575_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[129]~573_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[129]~573_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[136]~575_combout\);

-- Location: LCCOMB_X62_Y35_N12
\Mod1|auto_generated|divider|divider|StageOut[135]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[135]~451_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[135]~451_combout\);

-- Location: LCCOMB_X62_Y35_N6
\Mod1|auto_generated|divider|divider|StageOut[134]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[134]~452_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[134]~452_combout\);

-- Location: LCCOMB_X61_Y35_N30
\Mod1|auto_generated|divider|divider|StageOut[134]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[134]~577_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[127]~574_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[127]~574_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[134]~577_combout\);

-- Location: LCCOMB_X62_Y35_N30
\Mod1|auto_generated|divider|divider|StageOut[133]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[133]~454_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[133]~454_combout\);

-- Location: LCCOMB_X62_Y35_N8
\Mod1|auto_generated|divider|divider|StageOut[133]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[133]~453_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\ & \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[133]~453_combout\);

-- Location: LCCOMB_X62_Y35_N10
\Mod1|auto_generated|divider|divider|StageOut[132]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[132]~578_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (x(31) $ (x(9) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(9),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[132]~578_combout\);

-- Location: LCCOMB_X62_Y35_N16
\Mod1|auto_generated|divider|divider|StageOut[132]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[132]~579_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (x(31) $ (x(9) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(9),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[132]~579_combout\);

-- Location: LCCOMB_X62_Y35_N18
\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[132]~578_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[132]~579_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[132]~578_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[132]~579_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[132]~578_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[132]~579_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\);

-- Location: LCCOMB_X62_Y35_N20
\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[133]~454_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[133]~453_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[133]~454_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[133]~453_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[133]~454_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[133]~453_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[133]~454_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[133]~453_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\);

-- Location: LCCOMB_X62_Y35_N22
\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[134]~452_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[134]~577_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[134]~452_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[134]~577_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[134]~452_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[134]~577_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[134]~452_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[134]~577_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\);

-- Location: LCCOMB_X62_Y35_N24
\Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[135]~451_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[135]~576_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[135]~451_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[135]~576_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[135]~451_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[135]~576_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[135]~451_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[135]~576_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~7\);

-- Location: LCCOMB_X62_Y35_N26
\Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[136]~450_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[136]~575_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[136]~450_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[136]~575_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\);

-- Location: LCCOMB_X62_Y35_N28
\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\);

-- Location: LCCOMB_X62_Y35_N14
\Mod1|auto_generated|divider|divider|StageOut[142]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[142]~580_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[135]~576_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[135]~576_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[142]~580_combout\);

-- Location: LCCOMB_X62_Y35_N4
\Mod1|auto_generated|divider|divider|StageOut[142]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[142]~455_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[142]~455_combout\);

-- Location: LCCOMB_X62_Y37_N0
\Mod1|auto_generated|divider|divider|StageOut[141]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[141]~456_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[141]~456_combout\);

-- Location: LCCOMB_X62_Y35_N0
\Mod1|auto_generated|divider|divider|StageOut[141]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[141]~581_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[134]~577_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[134]~577_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[141]~581_combout\);

-- Location: LCCOMB_X62_Y35_N2
\Mod1|auto_generated|divider|divider|StageOut[140]~621\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[140]~621_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[140]~621_combout\);

-- Location: LCCOMB_X62_Y37_N2
\Mod1|auto_generated|divider|divider|StageOut[140]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[140]~457_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[140]~457_combout\);

-- Location: LCCOMB_X62_Y37_N30
\Mod1|auto_generated|divider|divider|StageOut[139]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[139]~582_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & (x(9) $ (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datab => x(9),
	datac => x(31),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[139]~582_combout\);

-- Location: LCCOMB_X62_Y37_N8
\Mod1|auto_generated|divider|divider|StageOut[139]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[139]~458_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[139]~458_combout\);

-- Location: LCCOMB_X60_Y36_N4
\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\ = x(8) $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\ & (x(7))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\ & ((x(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(8),
	datab => x(7),
	datac => x(31),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\,
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\);

-- Location: LCCOMB_X62_Y37_N6
\Mod1|auto_generated|divider|divider|StageOut[138]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[138]~459_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\ & \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[138]~459_combout\);

-- Location: LCCOMB_X62_Y37_N24
\Mod1|auto_generated|divider|divider|StageOut[138]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[138]~460_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[138]~460_combout\);

-- Location: LCCOMB_X62_Y37_N12
\Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[138]~459_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[138]~460_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[138]~459_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[138]~460_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[138]~459_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[138]~460_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\);

-- Location: LCCOMB_X62_Y37_N14
\Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[139]~582_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[139]~458_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[139]~582_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[139]~458_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[139]~582_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[139]~458_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[139]~582_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[139]~458_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\);

-- Location: LCCOMB_X62_Y37_N16
\Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[140]~621_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[140]~457_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[140]~621_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[140]~457_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[140]~621_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[140]~457_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[140]~621_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[140]~457_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\);

-- Location: LCCOMB_X62_Y37_N18
\Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[141]~456_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[141]~581_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[141]~456_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[141]~581_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[141]~456_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[141]~581_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[141]~456_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[141]~581_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~7\);

-- Location: LCCOMB_X62_Y37_N20
\Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[142]~580_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[142]~455_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[142]~580_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[142]~455_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\);

-- Location: LCCOMB_X62_Y37_N22
\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\);

-- Location: LCCOMB_X62_Y36_N26
\Mod1|auto_generated|divider|divider|StageOut[146]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[146]~463_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[146]~463_combout\);

-- Location: LCCOMB_X62_Y37_N26
\Mod1|auto_generated|divider|divider|StageOut[146]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[146]~585_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[139]~582_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[139]~582_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[146]~585_combout\);

-- Location: LCCOMB_X61_Y36_N2
\Mod1|auto_generated|divider|divider|StageOut[145]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[145]~464_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\ & \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[145]~464_combout\);

-- Location: LCCOMB_X63_Y36_N8
\Mod1|auto_generated|divider|divider|StageOut[145]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[145]~465_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[145]~465_combout\);

-- Location: LCCOMB_X62_Y36_N30
\Mod1|auto_generated|divider|divider|StageOut[144]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[144]~586_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\ $ (x(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\,
	datac => x(7),
	datad => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[144]~586_combout\);

-- Location: LCCOMB_X62_Y36_N28
\Mod1|auto_generated|divider|divider|StageOut[144]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[144]~587_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\ $ (x(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\,
	datac => x(7),
	datad => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[144]~587_combout\);

-- Location: LCCOMB_X62_Y36_N4
\Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[144]~586_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[144]~587_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[144]~586_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[144]~587_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[144]~586_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[144]~587_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\);

-- Location: LCCOMB_X62_Y36_N6
\Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[145]~464_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[145]~465_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[145]~464_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[145]~465_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[145]~464_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[145]~465_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[145]~464_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[145]~465_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\);

-- Location: LCCOMB_X62_Y36_N8
\Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[146]~463_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[146]~585_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[146]~463_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[146]~585_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[146]~463_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[146]~585_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[146]~463_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[146]~585_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\);

-- Location: LCCOMB_X63_Y37_N4
\Mod1|auto_generated|divider|divider|StageOut[148]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[148]~461_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[148]~461_combout\);

-- Location: LCCOMB_X62_Y36_N16
\Mod1|auto_generated|divider|divider|StageOut[148]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[148]~583_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[141]~581_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[141]~581_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[148]~583_combout\);

-- Location: LCCOMB_X62_Y37_N28
\Mod1|auto_generated|divider|divider|StageOut[147]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[147]~584_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[140]~621_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[140]~621_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[147]~584_combout\);

-- Location: LCCOMB_X62_Y36_N20
\Mod1|auto_generated|divider|divider|StageOut[147]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[147]~462_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[147]~462_combout\);

-- Location: LCCOMB_X62_Y36_N10
\Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[147]~584_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[147]~462_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[147]~584_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[147]~462_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[147]~584_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[147]~462_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[147]~584_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[147]~462_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~7\);

-- Location: LCCOMB_X62_Y36_N12
\Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[148]~461_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[148]~583_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[148]~461_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[148]~583_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\);

-- Location: LCCOMB_X62_Y36_N14
\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\);

-- Location: LCCOMB_X62_Y36_N24
\Mod1|auto_generated|divider|divider|StageOut[153]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[153]~589_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[146]~585_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[146]~585_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[153]~589_combout\);

-- Location: LCCOMB_X62_Y36_N0
\Mod1|auto_generated|divider|divider|StageOut[154]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[154]~466_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[154]~466_combout\);

-- Location: LCCOMB_X62_Y36_N18
\Mod1|auto_generated|divider|divider|StageOut[154]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[154]~588_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[147]~584_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[147]~584_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[154]~588_combout\);

-- Location: LCCOMB_X63_Y36_N10
\Mod1|auto_generated|divider|divider|StageOut[153]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[153]~467_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[153]~467_combout\);

-- Location: LCCOMB_X63_Y36_N26
\Mod1|auto_generated|divider|divider|StageOut[152]~622\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[152]~622_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[152]~622_combout\);

-- Location: LCCOMB_X63_Y36_N0
\Mod1|auto_generated|divider|divider|StageOut[152]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[152]~468_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[152]~468_combout\);

-- Location: LCCOMB_X62_Y36_N2
\Mod1|auto_generated|divider|divider|StageOut[151]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[151]~590_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & (x(31) $ (x(7) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(7),
	datac => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[151]~590_combout\);

-- Location: LCCOMB_X62_Y36_N22
\Mod1|auto_generated|divider|divider|StageOut[151]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[151]~469_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[151]~469_combout\);

-- Location: LCCOMB_X65_Y35_N24
\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\ = x(6) $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\ & (x(5))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\ & ((x(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(5),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\,
	datac => x(6),
	datad => x(31),
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\);

-- Location: LCCOMB_X63_Y36_N30
\Mod1|auto_generated|divider|divider|StageOut[150]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[150]~470_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\ & \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[150]~470_combout\);

-- Location: LCCOMB_X63_Y36_N4
\Mod1|auto_generated|divider|divider|StageOut[150]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[150]~471_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[150]~471_combout\);

-- Location: LCCOMB_X63_Y36_N12
\Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[150]~470_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[150]~471_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[150]~470_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[150]~471_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[150]~470_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[150]~471_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\);

-- Location: LCCOMB_X63_Y36_N14
\Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[151]~590_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[151]~469_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[151]~590_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[151]~469_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[151]~590_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[151]~469_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[151]~590_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[151]~469_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\);

-- Location: LCCOMB_X63_Y36_N16
\Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[152]~622_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[152]~468_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[152]~622_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[152]~468_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[152]~622_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[152]~468_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[152]~622_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[152]~468_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\);

-- Location: LCCOMB_X63_Y36_N18
\Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[153]~467_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[153]~589_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[153]~467_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[153]~589_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[153]~467_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[153]~589_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[153]~467_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[153]~589_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~7\);

-- Location: LCCOMB_X63_Y36_N20
\Mod1|auto_generated|divider|divider|add_sub_26_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[154]~466_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[154]~588_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[154]~466_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[154]~588_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\);

-- Location: LCCOMB_X63_Y36_N22
\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\);

-- Location: LCCOMB_X63_Y36_N28
\Mod1|auto_generated|divider|divider|StageOut[160]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[160]~591_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[153]~589_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[153]~589_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[160]~591_combout\);

-- Location: LCCOMB_X63_Y36_N6
\Mod1|auto_generated|divider|divider|StageOut[160]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[160]~472_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[160]~472_combout\);

-- Location: LCCOMB_X65_Y36_N12
\Mod1|auto_generated|divider|divider|StageOut[159]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[159]~473_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[159]~473_combout\);

-- Location: LCCOMB_X63_Y36_N2
\Mod1|auto_generated|divider|divider|StageOut[159]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[159]~592_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[152]~622_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[152]~622_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[159]~592_combout\);

-- Location: LCCOMB_X65_Y36_N14
\Mod1|auto_generated|divider|divider|StageOut[158]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[158]~474_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[158]~474_combout\);

-- Location: LCCOMB_X63_Y36_N24
\Mod1|auto_generated|divider|divider|StageOut[158]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[158]~593_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[151]~590_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[151]~590_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[158]~593_combout\);

-- Location: LCCOMB_X65_Y36_N10
\Mod1|auto_generated|divider|divider|StageOut[157]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[157]~476_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[157]~476_combout\);

-- Location: LCCOMB_X65_Y36_N8
\Mod1|auto_generated|divider|divider|StageOut[157]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[157]~475_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\ & \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[157]~475_combout\);

-- Location: LCCOMB_X65_Y36_N6
\Mod1|auto_generated|divider|divider|StageOut[156]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[156]~595_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (x(5) $ (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(5),
	datab => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datac => x(31),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[156]~595_combout\);

-- Location: LCCOMB_X65_Y36_N0
\Mod1|auto_generated|divider|divider|StageOut[156]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[156]~594_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (x(5) $ (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(5),
	datab => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datac => x(31),
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[156]~594_combout\);

-- Location: LCCOMB_X65_Y36_N20
\Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[156]~595_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[156]~594_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[156]~595_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[156]~594_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[156]~595_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[156]~594_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\);

-- Location: LCCOMB_X65_Y36_N22
\Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[157]~476_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[157]~475_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[157]~476_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[157]~475_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[157]~476_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[157]~475_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[157]~476_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[157]~475_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\);

-- Location: LCCOMB_X65_Y36_N24
\Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[158]~474_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[158]~593_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[158]~474_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[158]~593_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[158]~474_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[158]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[158]~474_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[158]~593_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\);

-- Location: LCCOMB_X65_Y36_N26
\Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[159]~473_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[159]~592_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[159]~473_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[159]~592_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[159]~473_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[159]~592_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[159]~473_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[159]~592_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~7\);

-- Location: LCCOMB_X65_Y36_N28
\Mod1|auto_generated|divider|divider|add_sub_27_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[160]~591_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[160]~472_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[160]~591_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[160]~472_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\);

-- Location: LCCOMB_X65_Y36_N30
\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\);

-- Location: LCCOMB_X65_Y36_N16
\Mod1|auto_generated|divider|divider|StageOut[166]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[166]~596_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[159]~592_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[159]~592_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[166]~596_combout\);

-- Location: LCCOMB_X66_Y36_N0
\Mod1|auto_generated|divider|divider|StageOut[166]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[166]~477_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[166]~477_combout\);

-- Location: LCCOMB_X66_Y36_N10
\Mod1|auto_generated|divider|divider|StageOut[165]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[165]~478_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[165]~478_combout\);

-- Location: LCCOMB_X65_Y36_N18
\Mod1|auto_generated|divider|divider|StageOut[165]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[165]~597_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[158]~593_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[158]~593_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[165]~597_combout\);

-- Location: LCCOMB_X65_Y36_N2
\Mod1|auto_generated|divider|divider|StageOut[164]~623\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[164]~623_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[164]~623_combout\);

-- Location: LCCOMB_X66_Y36_N28
\Mod1|auto_generated|divider|divider|StageOut[164]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[164]~479_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[164]~479_combout\);

-- Location: LCCOMB_X66_Y36_N30
\Mod1|auto_generated|divider|divider|StageOut[163]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[163]~480_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[163]~480_combout\);

-- Location: LCCOMB_X65_Y36_N4
\Mod1|auto_generated|divider|divider|StageOut[163]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[163]~598_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & (x(5) $ (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(5),
	datab => x(31),
	datac => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[163]~598_combout\);

-- Location: LCCOMB_X67_Y36_N8
\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\ = x(4) $ (((\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\ & (x(3))) # (!\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\ & ((x(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(3),
	datab => x(4),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\,
	datad => x(31),
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\);

-- Location: LCCOMB_X66_Y36_N12
\Mod1|auto_generated|divider|divider|StageOut[162]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[162]~481_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\ & \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[162]~481_combout\);

-- Location: LCCOMB_X66_Y36_N2
\Mod1|auto_generated|divider|divider|StageOut[162]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[162]~482_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[162]~482_combout\);

-- Location: LCCOMB_X66_Y36_N14
\Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[162]~481_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[162]~482_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[162]~481_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[162]~482_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[162]~481_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[162]~482_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\);

-- Location: LCCOMB_X66_Y36_N16
\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[163]~480_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[163]~598_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[163]~480_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[163]~598_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[163]~480_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[163]~598_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[163]~480_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[163]~598_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\);

-- Location: LCCOMB_X66_Y36_N18
\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[164]~623_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[164]~479_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[164]~623_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[164]~479_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[164]~623_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[164]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[164]~623_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[164]~479_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\);

-- Location: LCCOMB_X66_Y36_N20
\Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[165]~478_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[165]~597_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[165]~478_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[165]~597_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[165]~478_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[165]~597_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[165]~478_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[165]~597_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7\);

-- Location: LCCOMB_X66_Y36_N22
\Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[166]~596_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[166]~477_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[166]~596_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[166]~477_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\);

-- Location: LCCOMB_X66_Y36_N24
\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\);

-- Location: LCCOMB_X66_Y36_N26
\Mod1|auto_generated|divider|divider|StageOut[170]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[170]~601_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[163]~598_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[163]~598_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[170]~601_combout\);

-- Location: LCCOMB_X59_Y36_N24
\Mod1|auto_generated|divider|divider|StageOut[170]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[170]~485_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[170]~485_combout\);

-- Location: LCCOMB_X59_Y36_N22
\Mod1|auto_generated|divider|divider|StageOut[169]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[169]~486_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\ & \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[169]~486_combout\);

-- Location: LCCOMB_X59_Y36_N20
\Mod1|auto_generated|divider|divider|StageOut[169]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[169]~487_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[169]~487_combout\);

-- Location: LCCOMB_X59_Y36_N30
\Mod1|auto_generated|divider|divider|StageOut[168]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[168]~488_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\ $ (x(31) $ (x(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\,
	datab => x(31),
	datac => x(3),
	datad => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[168]~488_combout\);

-- Location: LCCOMB_X59_Y36_N28
\Mod1|auto_generated|divider|divider|StageOut[168]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[168]~489_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\ $ (x(31) $ (x(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\,
	datab => x(31),
	datac => x(3),
	datad => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[168]~489_combout\);

-- Location: LCCOMB_X59_Y36_N6
\Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[168]~488_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[168]~489_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[168]~488_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[168]~489_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[168]~488_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[168]~489_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\);

-- Location: LCCOMB_X59_Y36_N8
\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[169]~486_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[169]~487_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[169]~486_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[169]~487_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[169]~486_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[169]~487_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[169]~486_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[169]~487_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\);

-- Location: LCCOMB_X59_Y36_N10
\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[170]~601_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~485_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[170]~601_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~485_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[170]~601_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[170]~485_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[170]~601_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[170]~485_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\);

-- Location: LCCOMB_X66_Y36_N4
\Mod1|auto_generated|divider|divider|StageOut[172]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[172]~483_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[172]~483_combout\);

-- Location: LCCOMB_X66_Y36_N6
\Mod1|auto_generated|divider|divider|StageOut[172]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[172]~599_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[165]~597_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[165]~597_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[172]~599_combout\);

-- Location: LCCOMB_X66_Y36_N8
\Mod1|auto_generated|divider|divider|StageOut[171]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[171]~600_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[164]~623_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[164]~623_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[171]~600_combout\);

-- Location: LCCOMB_X60_Y36_N14
\Mod1|auto_generated|divider|divider|StageOut[171]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[171]~484_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[171]~484_combout\);

-- Location: LCCOMB_X59_Y36_N12
\Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[171]~600_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[171]~484_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[171]~600_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[171]~484_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[171]~600_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[171]~484_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[171]~600_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[171]~484_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7\);

-- Location: LCCOMB_X59_Y36_N14
\Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[172]~483_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[172]~599_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[172]~483_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[172]~599_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\);

-- Location: LCCOMB_X59_Y36_N16
\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\);

-- Location: LCCOMB_X58_Y36_N8
\Mod1|auto_generated|divider|divider|StageOut[177]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[177]~491_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[177]~491_combout\);

-- Location: LCCOMB_X59_Y36_N0
\Mod1|auto_generated|divider|divider|StageOut[177]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[177]~603_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[170]~601_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[170]~601_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[177]~603_combout\);

-- Location: LCCOMB_X58_Y36_N26
\Mod1|auto_generated|divider|divider|StageOut[176]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[176]~492_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[176]~492_combout\);

-- Location: LCCOMB_X59_Y36_N18
\Mod1|auto_generated|divider|divider|StageOut[176]~624\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[176]~624_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[176]~624_combout\);

-- Location: LCCOMB_X59_Y36_N4
\Mod1|auto_generated|divider|divider|StageOut[175]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[175]~493_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\ $ (x(31) $ (x(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\,
	datab => x(31),
	datac => x(3),
	datad => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[175]~493_combout\);

-- Location: LCCOMB_X58_Y36_N0
\Mod1|auto_generated|divider|divider|StageOut[175]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[175]~494_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[175]~494_combout\);

-- Location: LCCOMB_X60_Y36_N20
\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\ = x(2) $ (((x(31) & ((x(1)) # (x(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(2),
	datab => x(1),
	datac => x(0),
	datad => x(31),
	combout => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\);

-- Location: LCCOMB_X58_Y36_N30
\Mod1|auto_generated|divider|divider|StageOut[174]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[174]~495_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\ & \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[174]~495_combout\);

-- Location: LCCOMB_X58_Y36_N4
\Mod1|auto_generated|divider|divider|StageOut[174]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[174]~496_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[174]~496_combout\);

-- Location: LCCOMB_X58_Y36_N12
\Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[174]~495_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[174]~496_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[174]~495_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[174]~496_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[174]~495_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[174]~496_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\);

-- Location: LCCOMB_X58_Y36_N14
\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[175]~493_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[175]~494_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[175]~493_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[175]~494_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[175]~493_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[175]~494_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[175]~493_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[175]~494_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\);

-- Location: LCCOMB_X58_Y36_N16
\Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[176]~492_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[176]~624_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[176]~492_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[176]~624_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[176]~492_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[176]~624_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[176]~492_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[176]~624_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\);

-- Location: LCCOMB_X58_Y36_N18
\Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[177]~491_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[177]~603_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[177]~491_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[177]~603_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[177]~491_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[177]~603_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[177]~491_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[177]~603_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7\);

-- Location: LCCOMB_X59_Y36_N2
\Mod1|auto_generated|divider|divider|StageOut[178]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[178]~490_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[178]~490_combout\);

-- Location: LCCOMB_X59_Y36_N26
\Mod1|auto_generated|divider|divider|StageOut[178]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[178]~602_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[171]~600_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[171]~600_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[178]~602_combout\);

-- Location: LCCOMB_X58_Y36_N20
\Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[178]~490_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[178]~602_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[178]~490_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[178]~602_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\);

-- Location: LCCOMB_X58_Y36_N22
\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\);

-- Location: LCCOMB_X57_Y36_N12
\Mod1|auto_generated|divider|divider|StageOut[184]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[184]~497_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[184]~497_combout\);

-- Location: LCCOMB_X58_Y36_N6
\Mod1|auto_generated|divider|divider|StageOut[184]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[184]~604_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[177]~603_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[177]~603_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[184]~604_combout\);

-- Location: LCCOMB_X57_Y36_N10
\Mod1|auto_generated|divider|divider|StageOut[183]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[183]~498_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[183]~498_combout\);

-- Location: LCCOMB_X58_Y36_N24
\Mod1|auto_generated|divider|divider|StageOut[183]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[183]~605_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[176]~624_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[176]~624_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[183]~605_combout\);

-- Location: LCCOMB_X58_Y36_N10
\Mod1|auto_generated|divider|divider|StageOut[182]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[182]~606_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[175]~493_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[175]~493_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[182]~606_combout\);

-- Location: LCCOMB_X57_Y36_N4
\Mod1|auto_generated|divider|divider|StageOut[182]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[182]~499_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[182]~499_combout\);

-- Location: LCCOMB_X57_Y36_N30
\Mod1|auto_generated|divider|divider|StageOut[181]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[181]~501_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[181]~501_combout\);

-- Location: LCCOMB_X56_Y36_N28
\Mod1|auto_generated|divider|divider|StageOut[181]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[181]~500_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\ & \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[181]~500_combout\);

-- Location: LCCOMB_X56_Y36_N10
\Mod1|auto_generated|divider|divider|StageOut[180]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[180]~502_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (x(1) $ (((x(31) & x(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(0),
	datac => x(1),
	datad => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[180]~502_combout\);

-- Location: LCCOMB_X56_Y36_N20
\Mod1|auto_generated|divider|divider|StageOut[180]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[180]~503_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (x(1) $ (((x(31) & x(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(0),
	datac => x(1),
	datad => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[180]~503_combout\);

-- Location: LCCOMB_X57_Y36_N16
\Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[180]~502_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[180]~503_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[180]~502_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[180]~503_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[180]~502_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[180]~503_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1\);

-- Location: LCCOMB_X57_Y36_N18
\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[181]~501_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[181]~500_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[181]~501_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[181]~500_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[181]~501_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[181]~500_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[181]~501_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[181]~500_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3\);

-- Location: LCCOMB_X57_Y36_N20
\Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[182]~606_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[182]~499_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[182]~606_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[182]~499_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[182]~606_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[182]~499_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[182]~606_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[182]~499_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~5\);

-- Location: LCCOMB_X57_Y36_N22
\Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[183]~498_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[183]~605_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[183]~498_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[183]~605_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~5\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\);

-- Location: LCCOMB_X57_Y36_N24
\Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[184]~497_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[184]~604_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[184]~497_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[184]~604_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\);

-- Location: LCCOMB_X57_Y36_N26
\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\);

-- Location: LCCOMB_X60_Y36_N12
\Mod1|auto_generated|divider|divider|StageOut[186]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[186]~505_combout\ = (x(0) & !\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => x(0),
	datad => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[186]~505_combout\);

-- Location: LCCOMB_X60_Y36_N22
\Mod1|auto_generated|divider|divider|StageOut[186]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[186]~504_combout\ = (x(0) & \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => x(0),
	datad => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[186]~504_combout\);

-- Location: LCCOMB_X61_Y36_N4
\Mod1|auto_generated|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|op_2~0_combout\ = (((!\Mod1|auto_generated|divider|divider|StageOut[186]~505_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[186]~504_combout\)))
-- \Mod1|auto_generated|divider|op_2~1\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[186]~505_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[186]~504_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[186]~505_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[186]~504_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|op_2~0_combout\,
	cout => \Mod1|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X60_Y36_N26
\Mod1|auto_generated|divider|remainder[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|remainder[0]~0_combout\ = (x(31) & ((\Mod1|auto_generated|divider|op_2~0_combout\))) # (!x(31) & (x(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => x(31),
	datac => x(0),
	datad => \Mod1|auto_generated|divider|op_2~0_combout\,
	combout => \Mod1|auto_generated|divider|remainder[0]~0_combout\);

-- Location: LCCOMB_X61_Y36_N22
\b[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b[0]~feeder_combout\ = \Mod1|auto_generated|divider|remainder[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|remainder[0]~0_combout\,
	combout => \b[0]~feeder_combout\);

-- Location: FF_X61_Y36_N23
\b[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \b[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => b(0));

-- Location: LCCOMB_X60_Y36_N16
\Mod1|auto_generated|divider|divider|StageOut[187]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[187]~506_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & (x(1) $ (((x(31) & x(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(0),
	datac => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => x(1),
	combout => \Mod1|auto_generated|divider|divider|StageOut[187]~506_combout\);

-- Location: LCCOMB_X60_Y36_N6
\Mod1|auto_generated|divider|divider|StageOut[187]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[187]~507_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[187]~507_combout\);

-- Location: LCCOMB_X61_Y36_N6
\Mod1|auto_generated|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|op_2~2_combout\ = (\Mod1|auto_generated|divider|op_2~1\ & ((\Mod1|auto_generated|divider|divider|StageOut[187]~506_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[187]~507_combout\)))) # 
-- (!\Mod1|auto_generated|divider|op_2~1\ & (((!\Mod1|auto_generated|divider|divider|StageOut[187]~506_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[187]~507_combout\)) # (GND)))
-- \Mod1|auto_generated|divider|op_2~3\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[187]~506_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[187]~507_combout\) # (!\Mod1|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[187]~506_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[187]~507_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|op_2~1\,
	combout => \Mod1|auto_generated|divider|op_2~2_combout\,
	cout => \Mod1|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X60_Y36_N24
\Mod1|auto_generated|divider|remainder[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|remainder[1]~1_combout\ = (x(31) & (((\Mod1|auto_generated|divider|op_2~2_combout\)))) # (!x(31) & ((\Mod1|auto_generated|divider|divider|StageOut[187]~506_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[187]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|divider|StageOut[187]~506_combout\,
	datac => \Mod1|auto_generated|divider|op_2~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[187]~507_combout\,
	combout => \Mod1|auto_generated|divider|remainder[1]~1_combout\);

-- Location: LCCOMB_X61_Y36_N0
\b[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b[1]~feeder_combout\ = \Mod1|auto_generated|divider|remainder[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod1|auto_generated|divider|remainder[1]~1_combout\,
	combout => \b[1]~feeder_combout\);

-- Location: FF_X61_Y36_N1
\b[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \b[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => b(1));

-- Location: LCCOMB_X58_Y36_N2
\Mod1|auto_generated|divider|divider|StageOut[188]~625\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[188]~625_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\)) # (!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[188]~625_combout\);

-- Location: LCCOMB_X60_Y36_N18
\Mod1|auto_generated|divider|divider|StageOut[188]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[188]~508_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[188]~508_combout\);

-- Location: LCCOMB_X61_Y36_N8
\Mod1|auto_generated|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|op_2~4_combout\ = (\Mod1|auto_generated|divider|op_2~3\ & (!\Mod1|auto_generated|divider|divider|StageOut[188]~508_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[188]~625_combout\ & VCC))) # 
-- (!\Mod1|auto_generated|divider|op_2~3\ & ((((!\Mod1|auto_generated|divider|divider|StageOut[188]~508_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[188]~625_combout\)))))
-- \Mod1|auto_generated|divider|op_2~5\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[188]~508_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[188]~625_combout\ & !\Mod1|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[188]~508_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[188]~625_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|op_2~3\,
	combout => \Mod1|auto_generated|divider|op_2~4_combout\,
	cout => \Mod1|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X60_Y36_N8
\Mod1|auto_generated|divider|remainder[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|remainder[2]~2_combout\ = (x(31) & (((\Mod1|auto_generated|divider|op_2~4_combout\)))) # (!x(31) & ((\Mod1|auto_generated|divider|divider|StageOut[188]~625_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[188]~508_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|divider|StageOut[188]~625_combout\,
	datac => \Mod1|auto_generated|divider|op_2~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[188]~508_combout\,
	combout => \Mod1|auto_generated|divider|remainder[2]~2_combout\);

-- Location: LCCOMB_X61_Y36_N14
\b[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \b[2]~feeder_combout\ = \Mod1|auto_generated|divider|remainder[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mod1|auto_generated|divider|remainder[2]~2_combout\,
	combout => \b[2]~feeder_combout\);

-- Location: FF_X61_Y36_N15
\b[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \b[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => b(2));

-- Location: LCCOMB_X57_Y36_N28
\Mod1|auto_generated|divider|divider|StageOut[189]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[189]~509_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[189]~509_combout\);

-- Location: LCCOMB_X58_Y36_N28
\Mod1|auto_generated|divider|divider|StageOut[189]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[189]~607_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[182]~606_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[182]~606_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[189]~607_combout\);

-- Location: LCCOMB_X61_Y36_N10
\Mod1|auto_generated|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|op_2~6_combout\ = \Mod1|auto_generated|divider|op_2~5\ $ (((!\Mod1|auto_generated|divider|divider|StageOut[189]~509_combout\ & !\Mod1|auto_generated|divider|divider|StageOut[189]~607_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[189]~509_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[189]~607_combout\,
	cin => \Mod1|auto_generated|divider|op_2~5\,
	combout => \Mod1|auto_generated|divider|op_2~6_combout\);

-- Location: LCCOMB_X61_Y36_N16
\Mod1|auto_generated|divider|remainder[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|remainder[3]~3_combout\ = (x(31) & (((\Mod1|auto_generated|divider|op_2~6_combout\)))) # (!x(31) & ((\Mod1|auto_generated|divider|divider|StageOut[189]~509_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[189]~607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|divider|StageOut[189]~509_combout\,
	datac => \Mod1|auto_generated|divider|op_2~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[189]~607_combout\,
	combout => \Mod1|auto_generated|divider|remainder[3]~3_combout\);

-- Location: FF_X61_Y36_N17
\b[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \Mod1|auto_generated|divider|remainder[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => b(3));

-- Location: LCCOMB_X61_Y36_N18
\Mux14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux14~0_combout\ = (!b(3) & ((b(1) & (b(0) & b(2))) # (!b(1) & ((!b(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => b(0),
	datab => b(1),
	datac => b(2),
	datad => b(3),
	combout => \Mux14~0_combout\);

-- Location: FF_X61_Y36_N9
\BCD[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mux14~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD[1]~reg0_q\);

-- Location: LCCOMB_X61_Y36_N20
\Mux13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux13~0_combout\ = (!b(3) & ((b(0) & ((b(1)) # (!b(2)))) # (!b(0) & (b(1) & !b(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => b(0),
	datab => b(1),
	datac => b(2),
	datad => b(3),
	combout => \Mux13~0_combout\);

-- Location: FF_X61_Y36_N11
\BCD[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mux13~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD[2]~reg0_q\);

-- Location: LCCOMB_X61_Y36_N26
\Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux12~0_combout\ = (b(0)) # ((b(2) & !b(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => b(0),
	datac => b(2),
	datad => b(1),
	combout => \Mux12~0_combout\);

-- Location: FF_X61_Y36_N7
\BCD[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mux12~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD[3]~reg0_q\);

-- Location: LCCOMB_X61_Y36_N12
\Mux11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux11~0_combout\ = (b(2) & (b(1) $ (!b(0)))) # (!b(2) & (!b(1) & b(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => b(2),
	datac => b(1),
	datad => b(0),
	combout => \Mux11~0_combout\);

-- Location: FF_X61_Y36_N13
\BCD[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mux11~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD[4]~reg0_q\);

-- Location: LCCOMB_X61_Y36_N24
\Mux10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux10~0_combout\ = (!b(0) & (b(1) & !b(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => b(0),
	datab => b(1),
	datad => b(2),
	combout => \Mux10~0_combout\);

-- Location: FF_X61_Y36_N31
\BCD[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mux10~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD[5]~reg0_q\);

-- Location: LCCOMB_X61_Y36_N30
\Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux9~0_combout\ = (b(2) & (b(0) $ (b(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => b(0),
	datab => b(1),
	datad => b(2),
	combout => \Mux9~0_combout\);

-- Location: FF_X61_Y36_N25
\BCD[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mux9~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD[6]~reg0_q\);

-- Location: LCCOMB_X61_Y36_N28
\Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux8~0_combout\ = (!b(3) & ((b(0) & (!b(2) & !b(1))) # (!b(0) & (b(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => b(0),
	datab => b(3),
	datac => b(2),
	datad => b(1),
	combout => \Mux8~0_combout\);

-- Location: FF_X61_Y36_N5
\BCD[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mux8~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD[7]~reg0_q\);

-- Location: LCCOMB_X68_Y35_N22
\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = \Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\ $ (VCC)
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X68_Y35_N24
\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # 
-- (!\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X68_Y35_N26
\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # 
-- (!\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X68_Y35_N28
\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X68_Y35_N30
\Div0|auto_generated|divider|divider|StageOut[21]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~331_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~331_combout\);

-- Location: LCCOMB_X67_Y35_N28
\Div0|auto_generated|divider|divider|StageOut[21]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[21]~330_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[21]~330_combout\);

-- Location: LCCOMB_X67_Y35_N10
\Div0|auto_generated|divider|divider|StageOut[20]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~332_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~332_combout\);

-- Location: LCCOMB_X68_Y35_N12
\Div0|auto_generated|divider|divider|StageOut[20]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[20]~333_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[20]~333_combout\);

-- Location: LCCOMB_X68_Y35_N20
\Div0|auto_generated|divider|divider|StageOut[19]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[19]~335_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[19]~335_combout\);

-- Location: LCCOMB_X68_Y35_N8
\Div0|auto_generated|divider|divider|StageOut[19]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[19]~334_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\ & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[19]~334_combout\);

-- Location: LCCOMB_X67_Y35_N12
\Div0|auto_generated|divider|divider|StageOut[18]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~495_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\ $ (x(28) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\,
	datab => x(28),
	datac => x(31),
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~495_combout\);

-- Location: LCCOMB_X67_Y35_N24
\Div0|auto_generated|divider|divider|StageOut[18]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[18]~494_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\ $ (x(28) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\,
	datab => x(28),
	datac => x(31),
	datad => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[18]~494_combout\);

-- Location: LCCOMB_X67_Y35_N14
\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[18]~495_combout\) # (\Div0|auto_generated|divider|divider|StageOut[18]~494_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[18]~495_combout\) # (\Div0|auto_generated|divider|divider|StageOut[18]~494_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[18]~495_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[18]~494_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X67_Y35_N16
\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[19]~335_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[19]~334_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[19]~335_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[19]~334_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[19]~335_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[19]~334_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[19]~335_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[19]~334_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X67_Y35_N18
\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[20]~332_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[20]~333_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[20]~332_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[20]~333_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[20]~332_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[20]~333_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[20]~332_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[20]~333_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X67_Y35_N20
\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[21]~331_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[21]~330_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[21]~331_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[21]~330_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~331_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[21]~330_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[21]~331_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[21]~330_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X67_Y35_N22
\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X68_Y35_N6
\Div0|auto_generated|divider|divider|StageOut[28]~591\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~591_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~41_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~591_combout\);

-- Location: LCCOMB_X67_Y35_N0
\Div0|auto_generated|divider|divider|StageOut[28]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~336_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~336_combout\);

-- Location: LCCOMB_X68_Y35_N16
\Div0|auto_generated|divider|divider|StageOut[27]~592\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~592_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[30]~42_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~592_combout\);

-- Location: LCCOMB_X67_Y35_N26
\Div0|auto_generated|divider|divider|StageOut[27]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~337_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~337_combout\);

-- Location: LCCOMB_X67_Y35_N4
\Div0|auto_generated|divider|divider|StageOut[26]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~338_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~338_combout\);

-- Location: LCCOMB_X68_Y35_N2
\Div0|auto_generated|divider|divider|StageOut[26]~593\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~593_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[29]~43_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~593_combout\);

-- Location: LCCOMB_X67_Y35_N30
\Div0|auto_generated|divider|divider|StageOut[25]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~339_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~339_combout\);

-- Location: LCCOMB_X65_Y35_N30
\Div0|auto_generated|divider|divider|StageOut[25]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~496_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (x(28) $ (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(28),
	datab => x(31),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~40_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~496_combout\);

-- Location: LCCOMB_X67_Y32_N6
\Div0|auto_generated|divider|divider|StageOut[24]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~340_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~340_combout\);

-- Location: LCCOMB_X67_Y32_N28
\Div0|auto_generated|divider|divider|StageOut[24]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~341_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~341_combout\);

-- Location: LCCOMB_X66_Y35_N6
\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[24]~340_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~341_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[24]~340_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[24]~340_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[24]~341_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X66_Y35_N8
\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[25]~339_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[25]~496_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[25]~339_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[25]~496_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[25]~339_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[25]~496_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[25]~339_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[25]~496_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X66_Y35_N10
\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[26]~338_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~593_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[26]~338_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~593_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[26]~338_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~593_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~338_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~593_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X66_Y35_N12
\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[27]~592_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~337_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[27]~592_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[27]~337_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[27]~592_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[27]~337_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[27]~592_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~337_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X66_Y35_N14
\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[28]~591_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[28]~336_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[28]~591_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[28]~336_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X66_Y35_N16
\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X67_Y35_N2
\Div0|auto_generated|divider|divider|StageOut[34]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~497_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[27]~592_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[27]~592_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~497_combout\);

-- Location: LCCOMB_X66_Y35_N0
\Div0|auto_generated|divider|divider|StageOut[34]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~342_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~342_combout\);

-- Location: LCCOMB_X66_Y35_N30
\Div0|auto_generated|divider|divider|StageOut[33]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~343_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~343_combout\);

-- Location: LCCOMB_X67_Y35_N8
\Div0|auto_generated|divider|divider|StageOut[33]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~498_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[26]~593_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[26]~593_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~498_combout\);

-- Location: LCCOMB_X65_Y35_N12
\Div0|auto_generated|divider|divider|StageOut[32]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~499_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[25]~496_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[25]~496_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~499_combout\);

-- Location: LCCOMB_X66_Y35_N4
\Div0|auto_generated|divider|divider|StageOut[32]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~344_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~344_combout\);

-- Location: LCCOMB_X65_Y35_N0
\Div0|auto_generated|divider|divider|StageOut[31]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~346_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~346_combout\);

-- Location: LCCOMB_X65_Y35_N6
\Div0|auto_generated|divider|divider|StageOut[31]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~345_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~345_combout\);

-- Location: LCCOMB_X65_Y35_N16
\Div0|auto_generated|divider|divider|StageOut[30]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~348_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~348_combout\);

-- Location: LCCOMB_X65_Y35_N18
\Div0|auto_generated|divider|divider|StageOut[30]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~347_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~347_combout\);

-- Location: LCCOMB_X66_Y35_N18
\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[30]~348_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~347_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~348_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~347_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[30]~348_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~347_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X66_Y35_N20
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[31]~346_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[31]~345_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~346_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[31]~345_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~346_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~345_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~346_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[31]~345_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X66_Y35_N22
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[32]~499_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~344_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[32]~499_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~344_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~499_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~344_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~499_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~344_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X66_Y35_N24
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[33]~343_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[33]~498_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~343_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[33]~498_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~343_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~498_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[33]~343_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~498_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X66_Y35_N26
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[34]~497_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[34]~342_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[34]~497_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[34]~342_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X66_Y35_N28
\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X67_Y35_N6
\Div0|auto_generated|divider|divider|StageOut[40]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~500_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[33]~498_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~498_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~500_combout\);

-- Location: LCCOMB_X66_Y35_N2
\Div0|auto_generated|divider|divider|StageOut[40]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~349_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~349_combout\);

-- Location: LCCOMB_X65_Y32_N26
\Div0|auto_generated|divider|divider|StageOut[39]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~350_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~350_combout\);

-- Location: LCCOMB_X65_Y35_N14
\Div0|auto_generated|divider|divider|StageOut[39]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~501_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~499_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~499_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~501_combout\);

-- Location: LCCOMB_X67_Y32_N30
\Div0|auto_generated|divider|divider|StageOut[38]~594\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~594_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[27]~60_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~594_combout\);

-- Location: LCCOMB_X65_Y32_N28
\Div0|auto_generated|divider|divider|StageOut[38]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~351_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~351_combout\);

-- Location: LCCOMB_X65_Y32_N16
\Div0|auto_generated|divider|divider|StageOut[37]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~353_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~353_combout\);

-- Location: LCCOMB_X65_Y32_N6
\Div0|auto_generated|divider|divider|StageOut[37]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~352_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~352_combout\);

-- Location: LCCOMB_X67_Y32_N2
\Div0|auto_generated|divider|divider|StageOut[36]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~503_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (x(31) $ (x(25) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(25),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~503_combout\);

-- Location: LCCOMB_X67_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[36]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~502_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (x(31) $ (x(25) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(25),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~502_combout\);

-- Location: LCCOMB_X66_Y32_N0
\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[36]~503_combout\) # (\Div0|auto_generated|divider|divider|StageOut[36]~502_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[36]~503_combout\) # (\Div0|auto_generated|divider|divider|StageOut[36]~502_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~503_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[36]~502_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X66_Y32_N2
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[37]~353_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~352_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[37]~353_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[37]~352_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[37]~353_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[37]~352_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[37]~353_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~352_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X66_Y32_N4
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[38]~594_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~351_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[38]~594_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~351_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[38]~594_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~351_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~594_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~351_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X66_Y32_N6
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[39]~350_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[39]~501_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[39]~350_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[39]~501_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[39]~350_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[39]~501_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[39]~350_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[39]~501_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X66_Y32_N8
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[40]~500_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[40]~349_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[40]~500_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~349_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X66_Y32_N10
\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\);

-- Location: LCCOMB_X66_Y32_N30
\Div0|auto_generated|divider|divider|StageOut[46]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~504_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[39]~501_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[39]~501_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~504_combout\);

-- Location: LCCOMB_X66_Y32_N24
\Div0|auto_generated|divider|divider|StageOut[46]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~354_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~354_combout\);

-- Location: LCCOMB_X66_Y32_N26
\Div0|auto_generated|divider|divider|StageOut[45]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~355_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~355_combout\);

-- Location: LCCOMB_X67_Y32_N12
\Div0|auto_generated|divider|divider|StageOut[45]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~505_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[38]~594_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[38]~594_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~505_combout\);

-- Location: LCCOMB_X65_Y32_N14
\Div0|auto_generated|divider|divider|StageOut[44]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~356_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~356_combout\);

-- Location: LCCOMB_X63_Y32_N14
\Div0|auto_generated|divider|divider|StageOut[44]~595\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~595_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[26]~56_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~595_combout\);

-- Location: LCCOMB_X65_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[43]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~357_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~357_combout\);

-- Location: LCCOMB_X67_Y32_N26
\Div0|auto_generated|divider|divider|StageOut[43]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~506_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (x(31) $ (x(25) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(25),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~44_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~506_combout\);

-- Location: LCCOMB_X65_Y32_N2
\Div0|auto_generated|divider|divider|StageOut[42]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~358_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~358_combout\);

-- Location: LCCOMB_X65_Y32_N24
\Div0|auto_generated|divider|divider|StageOut[42]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~359_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~359_combout\);

-- Location: LCCOMB_X66_Y32_N12
\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[42]~358_combout\) # (\Div0|auto_generated|divider|divider|StageOut[42]~359_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[42]~358_combout\) # (\Div0|auto_generated|divider|divider|StageOut[42]~359_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~358_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[42]~359_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X66_Y32_N14
\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[43]~357_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[43]~506_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[43]~357_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[43]~506_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[43]~357_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[43]~506_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[43]~357_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[43]~506_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X66_Y32_N16
\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[44]~356_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~595_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[44]~356_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~595_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[44]~356_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~595_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[44]~356_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[44]~595_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X66_Y32_N18
\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[45]~355_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[45]~505_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[45]~355_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[45]~505_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[45]~355_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[45]~505_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[45]~355_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~505_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X66_Y32_N20
\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[46]~504_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[46]~354_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[46]~504_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[46]~354_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X66_Y32_N22
\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\);

-- Location: LCCOMB_X63_Y32_N12
\Div0|auto_generated|divider|divider|StageOut[52]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~507_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[45]~505_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[45]~505_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~507_combout\);

-- Location: LCCOMB_X63_Y32_N16
\Div0|auto_generated|divider|divider|StageOut[52]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~360_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~360_combout\);

-- Location: LCCOMB_X63_Y32_N6
\Div0|auto_generated|divider|divider|StageOut[51]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~361_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~361_combout\);

-- Location: LCCOMB_X63_Y32_N2
\Div0|auto_generated|divider|divider|StageOut[51]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~508_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[44]~595_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[44]~595_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~508_combout\);

-- Location: LCCOMB_X63_Y32_N4
\Div0|auto_generated|divider|divider|StageOut[50]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~362_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~362_combout\);

-- Location: LCCOMB_X67_Y32_N4
\Div0|auto_generated|divider|divider|StageOut[50]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~509_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[43]~506_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[43]~506_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~509_combout\);

-- Location: LCCOMB_X66_Y32_N28
\Div0|auto_generated|divider|divider|StageOut[49]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~364_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~364_combout\);

-- Location: LCCOMB_X63_Y32_N18
\Div0|auto_generated|divider|divider|StageOut[49]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~363_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~363_combout\);

-- Location: LCCOMB_X63_Y32_N10
\Div0|auto_generated|divider|divider|StageOut[48]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~511_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\ $ (x(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\,
	datac => x(23),
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~511_combout\);

-- Location: LCCOMB_X63_Y32_N8
\Div0|auto_generated|divider|divider|StageOut[48]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~510_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\ $ (x(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\,
	datac => x(23),
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~510_combout\);

-- Location: LCCOMB_X63_Y32_N20
\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[48]~511_combout\) # (\Div0|auto_generated|divider|divider|StageOut[48]~510_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[48]~511_combout\) # (\Div0|auto_generated|divider|divider|StageOut[48]~510_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[48]~511_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[48]~510_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X63_Y32_N22
\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[49]~364_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[49]~363_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[49]~364_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[49]~363_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[49]~364_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[49]~363_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~364_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[49]~363_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X63_Y32_N24
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[50]~362_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~509_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[50]~362_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~509_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[50]~362_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~509_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~362_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~509_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X63_Y32_N26
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[51]~361_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[51]~508_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~361_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[51]~508_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[51]~361_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~508_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~361_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[51]~508_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X63_Y32_N28
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[52]~507_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[52]~360_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~507_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~360_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X63_Y32_N30
\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\);

-- Location: LCCOMB_X62_Y32_N12
\Div0|auto_generated|divider|divider|StageOut[58]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~365_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~365_combout\);

-- Location: LCCOMB_X62_Y32_N18
\Div0|auto_generated|divider|divider|StageOut[58]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~512_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[51]~508_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[51]~508_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~512_combout\);

-- Location: LCCOMB_X62_Y32_N30
\Div0|auto_generated|divider|divider|StageOut[57]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~366_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~366_combout\);

-- Location: LCCOMB_X62_Y32_N20
\Div0|auto_generated|divider|divider|StageOut[57]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~513_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[50]~509_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[50]~509_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~513_combout\);

-- Location: LCCOMB_X62_Y32_N22
\Div0|auto_generated|divider|divider|StageOut[56]~596\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~596_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[24]~45_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~596_combout\);

-- Location: LCCOMB_X62_Y32_N28
\Div0|auto_generated|divider|divider|StageOut[56]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~367_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~367_combout\);

-- Location: LCCOMB_X63_Y32_N0
\Div0|auto_generated|divider|divider|StageOut[55]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~514_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\ $ (x(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~37_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => x(23),
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~514_combout\);

-- Location: LCCOMB_X62_Y32_N14
\Div0|auto_generated|divider|divider|StageOut[55]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~368_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~368_combout\);

-- Location: LCCOMB_X62_Y32_N26
\Div0|auto_generated|divider|divider|StageOut[54]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~370_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~370_combout\);

-- Location: LCCOMB_X62_Y32_N16
\Div0|auto_generated|divider|divider|StageOut[54]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~369_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~369_combout\);

-- Location: LCCOMB_X62_Y32_N0
\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[54]~370_combout\) # (\Div0|auto_generated|divider|divider|StageOut[54]~369_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[54]~370_combout\) # (\Div0|auto_generated|divider|divider|StageOut[54]~369_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[54]~370_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[54]~369_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X62_Y32_N2
\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[55]~514_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[55]~368_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[55]~514_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[55]~368_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[55]~514_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[55]~368_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[55]~514_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~368_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X62_Y32_N4
\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[56]~596_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~367_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[56]~596_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~367_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[56]~596_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~367_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~596_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~367_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X62_Y32_N6
\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[57]~366_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~513_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[57]~366_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[57]~513_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[57]~366_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[57]~513_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~366_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[57]~513_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X62_Y32_N8
\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[58]~365_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[58]~512_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~365_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~512_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X62_Y32_N10
\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\);

-- Location: LCCOMB_X62_Y33_N24
\Div0|auto_generated|divider|divider|StageOut[64]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~515_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[57]~513_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[57]~513_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~515_combout\);

-- Location: LCCOMB_X62_Y33_N20
\Div0|auto_generated|divider|divider|StageOut[64]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~371_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~371_combout\);

-- Location: LCCOMB_X62_Y33_N26
\Div0|auto_generated|divider|divider|StageOut[63]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~516_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[56]~596_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[56]~596_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~516_combout\);

-- Location: LCCOMB_X61_Y33_N24
\Div0|auto_generated|divider|divider|StageOut[63]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~372_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~372_combout\);

-- Location: LCCOMB_X62_Y33_N22
\Div0|auto_generated|divider|divider|StageOut[62]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~373_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~373_combout\);

-- Location: LCCOMB_X62_Y33_N0
\Div0|auto_generated|divider|divider|StageOut[62]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~517_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[55]~514_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~514_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~517_combout\);

-- Location: LCCOMB_X62_Y32_N24
\Div0|auto_generated|divider|divider|StageOut[61]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~375_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~375_combout\);

-- Location: LCCOMB_X62_Y33_N16
\Div0|auto_generated|divider|divider|StageOut[61]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~374_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~374_combout\);

-- Location: LCCOMB_X61_Y33_N16
\Div0|auto_generated|divider|divider|StageOut[60]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~377_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~377_combout\);

-- Location: LCCOMB_X61_Y33_N6
\Div0|auto_generated|divider|divider|StageOut[60]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~376_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~376_combout\);

-- Location: LCCOMB_X62_Y33_N2
\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[60]~377_combout\) # (\Div0|auto_generated|divider|divider|StageOut[60]~376_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[60]~377_combout\) # (\Div0|auto_generated|divider|divider|StageOut[60]~376_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~377_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~376_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X62_Y33_N4
\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[61]~375_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[61]~374_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[61]~375_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[61]~374_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[61]~375_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[61]~374_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~375_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~374_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X62_Y33_N6
\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[62]~373_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~517_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[62]~373_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~517_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~373_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~517_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~373_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~517_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X62_Y33_N8
\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[63]~516_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[63]~372_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[63]~516_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[63]~372_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[63]~516_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[63]~372_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[63]~516_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[63]~372_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X62_Y33_N10
\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[64]~515_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[64]~371_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[64]~515_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[64]~371_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\);

-- Location: LCCOMB_X62_Y33_N12
\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\);

-- Location: LCCOMB_X63_Y33_N28
\Div0|auto_generated|divider|divider|StageOut[70]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~518_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[63]~516_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[63]~516_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~518_combout\);

-- Location: LCCOMB_X63_Y33_N20
\Div0|auto_generated|divider|divider|StageOut[70]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[70]~378_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[70]~378_combout\);

-- Location: LCCOMB_X63_Y33_N22
\Div0|auto_generated|divider|divider|StageOut[69]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~379_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~379_combout\);

-- Location: LCCOMB_X62_Y33_N18
\Div0|auto_generated|divider|divider|StageOut[69]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[69]~519_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~517_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~517_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[69]~519_combout\);

-- Location: LCCOMB_X62_Y33_N14
\Div0|auto_generated|divider|divider|StageOut[68]~597\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~597_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[22]~46_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~597_combout\);

-- Location: LCCOMB_X63_Y33_N24
\Div0|auto_generated|divider|divider|StageOut[68]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[68]~380_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[68]~380_combout\);

-- Location: LCCOMB_X63_Y33_N30
\Div0|auto_generated|divider|divider|StageOut[67]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~381_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~381_combout\);

-- Location: LCCOMB_X62_Y33_N30
\Div0|auto_generated|divider|divider|StageOut[67]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[67]~382_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[67]~382_combout\);

-- Location: LCCOMB_X61_Y33_N20
\Div0|auto_generated|divider|divider|StageOut[66]~521\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~521_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & (x(20) $ (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(20),
	datab => x(31),
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~521_combout\);

-- Location: LCCOMB_X61_Y33_N14
\Div0|auto_generated|divider|divider|StageOut[66]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[66]~520_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & (x(20) $ (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(20),
	datab => x(31),
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[66]~520_combout\);

-- Location: LCCOMB_X63_Y33_N2
\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[66]~521_combout\) # (\Div0|auto_generated|divider|divider|StageOut[66]~520_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[66]~521_combout\) # (\Div0|auto_generated|divider|divider|StageOut[66]~520_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[66]~521_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[66]~520_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X63_Y33_N4
\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[67]~381_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[67]~382_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[67]~381_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[67]~382_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[67]~381_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[67]~382_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[67]~381_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[67]~382_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X63_Y33_N6
\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[68]~597_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[68]~380_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[68]~597_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[68]~380_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[68]~597_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[68]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[68]~597_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[68]~380_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X63_Y33_N8
\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[69]~379_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[69]~519_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[69]~379_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[69]~519_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[69]~379_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[69]~519_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[69]~379_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[69]~519_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X63_Y33_N10
\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[70]~518_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[70]~378_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[70]~518_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[70]~378_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\);

-- Location: LCCOMB_X63_Y33_N12
\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\);

-- Location: LCCOMB_X65_Y33_N30
\Div0|auto_generated|divider|divider|StageOut[76]~522\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~522_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[69]~519_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[69]~519_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~522_combout\);

-- Location: LCCOMB_X65_Y33_N2
\Div0|auto_generated|divider|divider|StageOut[76]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[76]~383_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[76]~383_combout\);

-- Location: LCCOMB_X62_Y33_N28
\Div0|auto_generated|divider|divider|StageOut[75]~523\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[75]~523_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[68]~597_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[68]~597_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[75]~523_combout\);

-- Location: LCCOMB_X65_Y33_N24
\Div0|auto_generated|divider|divider|StageOut[75]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[75]~384_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[75]~384_combout\);

-- Location: LCCOMB_X63_Y33_N14
\Div0|auto_generated|divider|divider|StageOut[74]~598\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[74]~598_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[21]~57_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[74]~598_combout\);

-- Location: LCCOMB_X63_Y33_N0
\Div0|auto_generated|divider|divider|StageOut[74]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[74]~385_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[74]~385_combout\);

-- Location: LCCOMB_X63_Y33_N18
\Div0|auto_generated|divider|divider|StageOut[73]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~386_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~386_combout\);

-- Location: LCCOMB_X65_Y33_N0
\Div0|auto_generated|divider|divider|StageOut[73]~524\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[73]~524_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & (x(20) $ (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(20),
	datab => x(31),
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~36_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[73]~524_combout\);

-- Location: LCCOMB_X65_Y33_N26
\Div0|auto_generated|divider|divider|StageOut[72]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~387_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~387_combout\);

-- Location: LCCOMB_X65_Y33_N20
\Div0|auto_generated|divider|divider|StageOut[72]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[72]~388_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[72]~388_combout\);

-- Location: LCCOMB_X65_Y33_N4
\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[72]~387_combout\) # (\Div0|auto_generated|divider|divider|StageOut[72]~388_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[72]~387_combout\) # (\Div0|auto_generated|divider|divider|StageOut[72]~388_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[72]~387_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[72]~388_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X65_Y33_N6
\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[73]~386_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[73]~524_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[73]~386_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[73]~524_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[73]~386_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[73]~524_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[73]~386_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[73]~524_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X65_Y33_N8
\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[74]~598_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[74]~385_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[74]~598_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[74]~385_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[74]~598_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[74]~385_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[74]~598_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[74]~385_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X65_Y33_N10
\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[75]~523_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[75]~384_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[75]~523_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[75]~384_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[75]~523_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[75]~384_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[75]~523_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[75]~384_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X65_Y33_N12
\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[76]~522_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[76]~383_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[76]~522_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[76]~383_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X65_Y33_N14
\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\);

-- Location: LCCOMB_X63_Y33_N26
\Div0|auto_generated|divider|divider|StageOut[82]~525\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~525_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[75]~523_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[75]~523_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~525_combout\);

-- Location: LCCOMB_X66_Y33_N28
\Div0|auto_generated|divider|divider|StageOut[82]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[82]~389_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[82]~389_combout\);

-- Location: LCCOMB_X63_Y33_N16
\Div0|auto_generated|divider|divider|StageOut[81]~526\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[81]~526_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[74]~598_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[74]~598_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[81]~526_combout\);

-- Location: LCCOMB_X66_Y33_N18
\Div0|auto_generated|divider|divider|StageOut[81]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[81]~390_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[81]~390_combout\);

-- Location: LCCOMB_X66_Y33_N26
\Div0|auto_generated|divider|divider|StageOut[80]~527\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[80]~527_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[73]~524_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[73]~524_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[80]~527_combout\);

-- Location: LCCOMB_X65_Y33_N18
\Div0|auto_generated|divider|divider|StageOut[80]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[80]~391_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[80]~391_combout\);

-- Location: LCCOMB_X65_Y33_N16
\Div0|auto_generated|divider|divider|StageOut[79]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[79]~393_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[79]~393_combout\);

-- Location: LCCOMB_X66_Y33_N20
\Div0|auto_generated|divider|divider|StageOut[79]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[79]~392_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[79]~392_combout\);

-- Location: LCCOMB_X66_Y33_N22
\Div0|auto_generated|divider|divider|StageOut[78]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[78]~394_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[78]~394_combout\);

-- Location: LCCOMB_X66_Y33_N24
\Div0|auto_generated|divider|divider|StageOut[78]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[78]~395_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\ & !\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[78]~395_combout\);

-- Location: LCCOMB_X66_Y33_N6
\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[78]~394_combout\) # (\Div0|auto_generated|divider|divider|StageOut[78]~395_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[78]~394_combout\) # (\Div0|auto_generated|divider|divider|StageOut[78]~395_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[78]~394_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[78]~395_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X66_Y33_N8
\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[79]~393_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[79]~392_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[79]~393_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[79]~392_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[79]~393_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[79]~392_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[79]~393_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[79]~392_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X66_Y33_N10
\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[80]~527_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[80]~391_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[80]~527_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[80]~391_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[80]~527_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[80]~391_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[80]~527_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[80]~391_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X66_Y33_N12
\Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[81]~526_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[81]~390_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[81]~526_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[81]~390_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[81]~526_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[81]~390_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[81]~526_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[81]~390_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

-- Location: LCCOMB_X66_Y33_N14
\Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[82]~525_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[82]~389_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[82]~525_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[82]~389_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\);

-- Location: LCCOMB_X66_Y33_N16
\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\);

-- Location: LCCOMB_X65_Y33_N22
\Div0|auto_generated|divider|divider|StageOut[88]~528\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[88]~528_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[81]~526_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[81]~526_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[88]~528_combout\);

-- Location: LCCOMB_X65_Y34_N4
\Div0|auto_generated|divider|divider|StageOut[88]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[88]~396_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[88]~396_combout\);

-- Location: LCCOMB_X65_Y34_N6
\Div0|auto_generated|divider|divider|StageOut[87]~529\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[87]~529_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[80]~527_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[80]~527_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[87]~529_combout\);

-- Location: LCCOMB_X65_Y34_N2
\Div0|auto_generated|divider|divider|StageOut[87]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[87]~397_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[87]~397_combout\);

-- Location: LCCOMB_X66_Y33_N30
\Div0|auto_generated|divider|divider|StageOut[86]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[86]~398_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[86]~398_combout\);

-- Location: LCCOMB_X66_Y33_N2
\Div0|auto_generated|divider|divider|StageOut[86]~599\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[86]~599_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[19]~47_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[86]~599_combout\);

-- Location: LCCOMB_X65_Y34_N12
\Div0|auto_generated|divider|divider|StageOut[85]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[85]~399_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\ & \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[85]~399_combout\);

-- Location: LCCOMB_X66_Y33_N4
\Div0|auto_generated|divider|divider|StageOut[85]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[85]~400_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[85]~400_combout\);

-- Location: LCCOMB_X65_Y34_N30
\Div0|auto_generated|divider|divider|StageOut[84]~531\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[84]~531_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & (x(31) $ (x(17) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(17),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[84]~531_combout\);

-- Location: LCCOMB_X65_Y34_N0
\Div0|auto_generated|divider|divider|StageOut[84]~530\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[84]~530_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & (x(31) $ (x(17) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(17),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[84]~530_combout\);

-- Location: LCCOMB_X65_Y34_N16
\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[84]~531_combout\) # (\Div0|auto_generated|divider|divider|StageOut[84]~530_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[84]~531_combout\) # (\Div0|auto_generated|divider|divider|StageOut[84]~530_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[84]~531_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[84]~530_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X65_Y34_N18
\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[85]~399_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[85]~400_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[85]~399_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[85]~400_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[85]~399_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[85]~400_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[85]~399_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[85]~400_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X65_Y34_N20
\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[86]~398_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[86]~599_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[86]~398_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[86]~599_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[86]~398_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[86]~599_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[86]~398_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[86]~599_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X65_Y34_N22
\Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[87]~529_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[87]~397_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[87]~529_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[87]~397_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[87]~529_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[87]~397_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[87]~529_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[87]~397_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\);

-- Location: LCCOMB_X65_Y34_N24
\Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[88]~528_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[88]~396_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[88]~528_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[88]~396_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\);

-- Location: LCCOMB_X65_Y34_N26
\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\);

-- Location: LCCOMB_X66_Y34_N12
\Div0|auto_generated|divider|divider|StageOut[94]~532\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[94]~532_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[87]~529_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[87]~529_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[94]~532_combout\);

-- Location: LCCOMB_X66_Y34_N16
\Div0|auto_generated|divider|divider|StageOut[94]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[94]~401_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[94]~401_combout\);

-- Location: LCCOMB_X66_Y34_N6
\Div0|auto_generated|divider|divider|StageOut[93]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[93]~402_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[93]~402_combout\);

-- Location: LCCOMB_X66_Y33_N0
\Div0|auto_generated|divider|divider|StageOut[93]~533\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[93]~533_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[86]~599_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[86]~599_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[93]~533_combout\);

-- Location: LCCOMB_X65_Y34_N14
\Div0|auto_generated|divider|divider|StageOut[92]~600\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[92]~600_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[18]~58_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[92]~600_combout\);

-- Location: LCCOMB_X66_Y34_N8
\Div0|auto_generated|divider|divider|StageOut[92]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[92]~403_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[92]~403_combout\);

-- Location: LCCOMB_X65_Y34_N8
\Div0|auto_generated|divider|divider|StageOut[91]~534\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[91]~534_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\ $ (x(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~35_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => x(17),
	combout => \Div0|auto_generated|divider|divider|StageOut[91]~534_combout\);

-- Location: LCCOMB_X66_Y34_N2
\Div0|auto_generated|divider|divider|StageOut[91]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[91]~404_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[91]~404_combout\);

-- Location: LCCOMB_X66_Y34_N30
\Div0|auto_generated|divider|divider|StageOut[90]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[90]~406_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[90]~406_combout\);

-- Location: LCCOMB_X66_Y34_N0
\Div0|auto_generated|divider|divider|StageOut[90]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[90]~405_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[90]~405_combout\);

-- Location: LCCOMB_X66_Y34_N18
\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[90]~406_combout\) # (\Div0|auto_generated|divider|divider|StageOut[90]~405_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[90]~406_combout\) # (\Div0|auto_generated|divider|divider|StageOut[90]~405_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[90]~406_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[90]~405_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X66_Y34_N20
\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[91]~534_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[91]~404_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[91]~534_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[91]~404_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[91]~534_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[91]~404_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[91]~534_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[91]~404_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X66_Y34_N22
\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[92]~600_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[92]~403_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[92]~600_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[92]~403_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[92]~600_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[92]~403_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[92]~600_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[92]~403_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X66_Y34_N24
\Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[93]~402_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[93]~533_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[93]~402_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[93]~533_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[93]~402_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[93]~533_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[93]~402_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[93]~533_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\);

-- Location: LCCOMB_X66_Y34_N26
\Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[94]~532_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[94]~401_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[94]~532_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[94]~401_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\);

-- Location: LCCOMB_X66_Y34_N28
\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\);

-- Location: LCCOMB_X67_Y34_N30
\Div0|auto_generated|divider|divider|StageOut[100]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~407_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~407_combout\);

-- Location: LCCOMB_X67_Y34_N2
\Div0|auto_generated|divider|divider|StageOut[100]~535\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[100]~535_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[93]~533_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[93]~533_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[100]~535_combout\);

-- Location: LCCOMB_X65_Y34_N10
\Div0|auto_generated|divider|divider|StageOut[99]~536\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[99]~536_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[92]~600_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[92]~600_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[99]~536_combout\);

-- Location: LCCOMB_X67_Y34_N24
\Div0|auto_generated|divider|divider|StageOut[99]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[99]~408_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[99]~408_combout\);

-- Location: LCCOMB_X67_Y34_N6
\Div0|auto_generated|divider|divider|StageOut[98]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[98]~409_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[98]~409_combout\);

-- Location: LCCOMB_X65_Y34_N28
\Div0|auto_generated|divider|divider|StageOut[98]~537\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[98]~537_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[91]~534_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[91]~534_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[98]~537_combout\);

-- Location: LCCOMB_X67_Y34_N22
\Div0|auto_generated|divider|divider|StageOut[97]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[97]~411_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[97]~411_combout\);

-- Location: LCCOMB_X67_Y34_N8
\Div0|auto_generated|divider|divider|StageOut[97]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[97]~410_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\ & \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[97]~410_combout\);

-- Location: LCCOMB_X67_Y34_N26
\Div0|auto_generated|divider|divider|StageOut[96]~539\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[96]~539_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\ $ (x(31) $ (x(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\,
	datab => x(31),
	datac => x(15),
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[96]~539_combout\);

-- Location: LCCOMB_X67_Y34_N28
\Div0|auto_generated|divider|divider|StageOut[96]~538\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[96]~538_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\ $ (x(31) $ (x(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\,
	datab => x(31),
	datac => x(15),
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[96]~538_combout\);

-- Location: LCCOMB_X67_Y34_N10
\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[96]~539_combout\) # (\Div0|auto_generated|divider|divider|StageOut[96]~538_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[96]~539_combout\) # (\Div0|auto_generated|divider|divider|StageOut[96]~538_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[96]~539_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[96]~538_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X67_Y34_N12
\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[97]~411_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[97]~410_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[97]~411_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[97]~410_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[97]~411_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[97]~410_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[97]~411_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[97]~410_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X67_Y34_N14
\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[98]~409_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[98]~537_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[98]~409_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[98]~537_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[98]~409_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[98]~537_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[98]~409_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[98]~537_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X67_Y34_N16
\Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[99]~536_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[99]~408_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[99]~536_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[99]~408_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[99]~536_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[99]~408_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[99]~536_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[99]~408_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\);

-- Location: LCCOMB_X67_Y34_N18
\Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[100]~407_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[100]~535_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[100]~407_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[100]~535_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\);

-- Location: LCCOMB_X67_Y34_N20
\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\);

-- Location: LCCOMB_X63_Y34_N6
\Div0|auto_generated|divider|divider|StageOut[106]~540\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[106]~540_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[99]~536_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[99]~536_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[106]~540_combout\);

-- Location: LCCOMB_X63_Y34_N0
\Div0|auto_generated|divider|divider|StageOut[106]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[106]~412_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[106]~412_combout\);

-- Location: LCCOMB_X63_Y34_N10
\Div0|auto_generated|divider|divider|StageOut[105]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[105]~413_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[105]~413_combout\);

-- Location: LCCOMB_X63_Y34_N16
\Div0|auto_generated|divider|divider|StageOut[105]~541\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[105]~541_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[98]~537_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[98]~537_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[105]~541_combout\);

-- Location: LCCOMB_X63_Y34_N12
\Div0|auto_generated|divider|divider|StageOut[104]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[104]~414_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[104]~414_combout\);

-- Location: LCCOMB_X66_Y34_N10
\Div0|auto_generated|divider|divider|StageOut[104]~601\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[104]~601_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[16]~48_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[104]~601_combout\);

-- Location: LCCOMB_X67_Y34_N0
\Div0|auto_generated|divider|divider|StageOut[103]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[103]~415_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[103]~415_combout\);

-- Location: LCCOMB_X63_Y34_N18
\Div0|auto_generated|divider|divider|StageOut[103]~542\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[103]~542_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & (x(31) $ (x(15) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(15),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~34_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[103]~542_combout\);

-- Location: LCCOMB_X66_Y34_N4
\Div0|auto_generated|divider|divider|StageOut[102]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~417_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~417_combout\);

-- Location: LCCOMB_X63_Y34_N2
\Div0|auto_generated|divider|divider|StageOut[102]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[102]~416_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\ & \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[102]~416_combout\);

-- Location: LCCOMB_X63_Y34_N20
\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[102]~417_combout\) # (\Div0|auto_generated|divider|divider|StageOut[102]~416_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[102]~417_combout\) # (\Div0|auto_generated|divider|divider|StageOut[102]~416_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[102]~417_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[102]~416_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X63_Y34_N22
\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[103]~415_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[103]~542_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[103]~415_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[103]~542_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[103]~415_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[103]~542_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[103]~415_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[103]~542_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X63_Y34_N24
\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[104]~414_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[104]~601_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[104]~414_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[104]~601_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[104]~414_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[104]~601_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[104]~414_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[104]~601_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X63_Y34_N26
\Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[105]~413_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[105]~541_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[105]~413_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[105]~541_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[105]~413_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[105]~541_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[105]~413_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[105]~541_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\);

-- Location: LCCOMB_X63_Y34_N28
\Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[106]~540_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[106]~412_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[106]~540_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[106]~412_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\);

-- Location: LCCOMB_X63_Y34_N30
\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\);

-- Location: LCCOMB_X62_Y34_N0
\Div0|auto_generated|divider|divider|StageOut[112]~543\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~543_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[105]~541_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[105]~541_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~543_combout\);

-- Location: LCCOMB_X62_Y34_N16
\Div0|auto_generated|divider|divider|StageOut[112]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[112]~418_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[112]~418_combout\);

-- Location: LCCOMB_X62_Y34_N26
\Div0|auto_generated|divider|divider|StageOut[111]~544\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[111]~544_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[104]~601_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[104]~601_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[111]~544_combout\);

-- Location: LCCOMB_X62_Y34_N14
\Div0|auto_generated|divider|divider|StageOut[111]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[111]~419_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[111]~419_combout\);

-- Location: LCCOMB_X63_Y34_N4
\Div0|auto_generated|divider|divider|StageOut[110]~545\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[110]~545_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[103]~542_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[103]~542_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[110]~545_combout\);

-- Location: LCCOMB_X62_Y34_N24
\Div0|auto_generated|divider|divider|StageOut[110]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[110]~420_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[110]~420_combout\);

-- Location: LCCOMB_X62_Y34_N30
\Div0|auto_generated|divider|divider|StageOut[109]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[109]~421_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\ & \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[109]~421_combout\);

-- Location: LCCOMB_X63_Y34_N8
\Div0|auto_generated|divider|divider|StageOut[109]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[109]~422_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[109]~422_combout\);

-- Location: LCCOMB_X62_Y34_N22
\Div0|auto_generated|divider|divider|StageOut[108]~547\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[108]~547_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\ $ (x(31) $ (x(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\,
	datab => x(31),
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => x(13),
	combout => \Div0|auto_generated|divider|divider|StageOut[108]~547_combout\);

-- Location: LCCOMB_X62_Y34_N20
\Div0|auto_generated|divider|divider|StageOut[108]~546\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[108]~546_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\ $ (x(31) $ (x(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\,
	datab => x(31),
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => x(13),
	combout => \Div0|auto_generated|divider|divider|StageOut[108]~546_combout\);

-- Location: LCCOMB_X62_Y34_N2
\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[108]~547_combout\) # (\Div0|auto_generated|divider|divider|StageOut[108]~546_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[108]~547_combout\) # (\Div0|auto_generated|divider|divider|StageOut[108]~546_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[108]~547_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[108]~546_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

-- Location: LCCOMB_X62_Y34_N4
\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[109]~421_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[109]~422_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[109]~421_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[109]~422_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[109]~421_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[109]~422_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[109]~421_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[109]~422_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

-- Location: LCCOMB_X62_Y34_N6
\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[110]~545_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[110]~420_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[110]~545_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[110]~420_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[110]~545_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[110]~420_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[110]~545_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[110]~420_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

-- Location: LCCOMB_X62_Y34_N8
\Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[111]~544_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[111]~419_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[111]~544_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[111]~419_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[111]~544_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[111]~419_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[111]~544_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[111]~419_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\);

-- Location: LCCOMB_X62_Y34_N10
\Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[112]~543_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[112]~418_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[112]~543_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[112]~418_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\);

-- Location: LCCOMB_X62_Y34_N12
\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\);

-- Location: LCCOMB_X61_Y34_N6
\Div0|auto_generated|divider|divider|StageOut[118]~548\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[118]~548_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[111]~544_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[111]~544_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[118]~548_combout\);

-- Location: LCCOMB_X61_Y34_N8
\Div0|auto_generated|divider|divider|StageOut[118]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[118]~423_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[118]~423_combout\);

-- Location: LCCOMB_X63_Y34_N14
\Div0|auto_generated|divider|divider|StageOut[117]~549\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[117]~549_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[110]~545_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[110]~545_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[117]~549_combout\);

-- Location: LCCOMB_X61_Y34_N2
\Div0|auto_generated|divider|divider|StageOut[117]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[117]~424_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[117]~424_combout\);

-- Location: LCCOMB_X61_Y34_N12
\Div0|auto_generated|divider|divider|StageOut[116]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[116]~425_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[116]~425_combout\);

-- Location: LCCOMB_X62_Y34_N18
\Div0|auto_generated|divider|divider|StageOut[116]~602\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[116]~602_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[14]~49_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[116]~602_combout\);

-- Location: LCCOMB_X61_Y34_N0
\Div0|auto_generated|divider|divider|StageOut[115]~550\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[115]~550_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & (x(13) $ (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(13),
	datab => x(31),
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~33_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[115]~550_combout\);

-- Location: LCCOMB_X61_Y34_N14
\Div0|auto_generated|divider|divider|StageOut[115]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[115]~426_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[115]~426_combout\);

-- Location: LCCOMB_X59_Y34_N24
\Div0|auto_generated|divider|divider|StageOut[114]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[114]~428_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\ & !\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[114]~428_combout\);

-- Location: LCCOMB_X61_Y34_N4
\Div0|auto_generated|divider|divider|StageOut[114]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[114]~427_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[114]~427_combout\);

-- Location: LCCOMB_X61_Y34_N16
\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[114]~428_combout\) # (\Div0|auto_generated|divider|divider|StageOut[114]~427_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[114]~428_combout\) # (\Div0|auto_generated|divider|divider|StageOut[114]~427_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[114]~428_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[114]~427_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\);

-- Location: LCCOMB_X61_Y34_N18
\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[115]~550_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[115]~426_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[115]~550_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[115]~426_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[115]~550_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[115]~426_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[115]~550_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[115]~426_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\);

-- Location: LCCOMB_X61_Y34_N20
\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[116]~425_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~602_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[116]~425_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~602_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[116]~425_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[116]~602_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[116]~425_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[116]~602_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\);

-- Location: LCCOMB_X61_Y34_N22
\Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[117]~549_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[117]~424_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[117]~549_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[117]~424_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[117]~549_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[117]~424_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[117]~549_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[117]~424_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\);

-- Location: LCCOMB_X61_Y34_N24
\Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[118]~548_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[118]~423_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[118]~548_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[118]~423_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\);

-- Location: LCCOMB_X61_Y34_N26
\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\);

-- Location: LCCOMB_X60_Y34_N28
\Div0|auto_generated|divider|divider|StageOut[124]~551\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[124]~551_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[117]~549_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[117]~549_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[124]~551_combout\);

-- Location: LCCOMB_X60_Y34_N8
\Div0|auto_generated|divider|divider|StageOut[124]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[124]~429_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[124]~429_combout\);

-- Location: LCCOMB_X62_Y34_N28
\Div0|auto_generated|divider|divider|StageOut[123]~552\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[123]~552_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[116]~602_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[116]~602_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[123]~552_combout\);

-- Location: LCCOMB_X60_Y34_N2
\Div0|auto_generated|divider|divider|StageOut[123]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[123]~430_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[123]~430_combout\);

-- Location: LCCOMB_X61_Y34_N30
\Div0|auto_generated|divider|divider|StageOut[122]~553\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[122]~553_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[115]~550_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[115]~550_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[122]~553_combout\);

-- Location: LCCOMB_X60_Y34_N24
\Div0|auto_generated|divider|divider|StageOut[122]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[122]~431_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[122]~431_combout\);

-- Location: LCCOMB_X60_Y34_N22
\Div0|auto_generated|divider|divider|StageOut[121]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[121]~432_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\ & \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[121]~432_combout\);

-- Location: LCCOMB_X60_Y34_N4
\Div0|auto_generated|divider|divider|StageOut[121]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[121]~433_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[121]~433_combout\);

-- Location: LCCOMB_X60_Y34_N30
\Div0|auto_generated|divider|divider|StageOut[120]~554\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[120]~554_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & (x(11) $ (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(11),
	datab => x(31),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[120]~554_combout\);

-- Location: LCCOMB_X61_Y34_N28
\Div0|auto_generated|divider|divider|StageOut[120]~555\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[120]~555_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & (x(31) $ (x(11) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(11),
	datac => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[120]~555_combout\);

-- Location: LCCOMB_X60_Y34_N10
\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[120]~554_combout\) # (\Div0|auto_generated|divider|divider|StageOut[120]~555_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[120]~554_combout\) # (\Div0|auto_generated|divider|divider|StageOut[120]~555_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[120]~554_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[120]~555_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\);

-- Location: LCCOMB_X60_Y34_N12
\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[121]~432_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[121]~433_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[121]~432_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[121]~433_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[121]~432_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[121]~433_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[121]~432_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[121]~433_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\);

-- Location: LCCOMB_X60_Y34_N14
\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[122]~553_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[122]~431_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[122]~553_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[122]~431_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[122]~553_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[122]~431_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[122]~553_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[122]~431_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\);

-- Location: LCCOMB_X60_Y34_N16
\Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[123]~552_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[123]~430_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[123]~552_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[123]~430_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[123]~552_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[123]~430_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[123]~552_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[123]~430_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\);

-- Location: LCCOMB_X60_Y34_N18
\Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[124]~551_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[124]~429_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[124]~551_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[124]~429_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\);

-- Location: LCCOMB_X60_Y34_N20
\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\);

-- Location: LCCOMB_X60_Y38_N20
\Div0|auto_generated|divider|divider|StageOut[130]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[130]~434_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[130]~434_combout\);

-- Location: LCCOMB_X60_Y38_N28
\Div0|auto_generated|divider|divider|StageOut[130]~556\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[130]~556_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[123]~552_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[123]~552_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[130]~556_combout\);

-- Location: LCCOMB_X60_Y34_N6
\Div0|auto_generated|divider|divider|StageOut[129]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[129]~435_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[129]~435_combout\);

-- Location: LCCOMB_X61_Y34_N10
\Div0|auto_generated|divider|divider|StageOut[129]~557\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[129]~557_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[122]~553_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[122]~553_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[129]~557_combout\);

-- Location: LCCOMB_X60_Y34_N0
\Div0|auto_generated|divider|divider|StageOut[128]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[128]~436_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[128]~436_combout\);

-- Location: LCCOMB_X60_Y38_N24
\Div0|auto_generated|divider|divider|StageOut[128]~603\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[128]~603_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[12]~50_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[128]~603_combout\);

-- Location: LCCOMB_X60_Y34_N26
\Div0|auto_generated|divider|divider|StageOut[127]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[127]~437_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[127]~437_combout\);

-- Location: LCCOMB_X59_Y38_N28
\Div0|auto_generated|divider|divider|StageOut[127]~558\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[127]~558_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\ $ (x(31) $ (x(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~32_combout\,
	datab => x(31),
	datac => x(11),
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[127]~558_combout\);

-- Location: LCCOMB_X60_Y38_N30
\Div0|auto_generated|divider|divider|StageOut[126]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[126]~438_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\ & \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[126]~438_combout\);

-- Location: LCCOMB_X60_Y38_N0
\Div0|auto_generated|divider|divider|StageOut[126]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[126]~439_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[126]~439_combout\);

-- Location: LCCOMB_X60_Y38_N4
\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[126]~438_combout\) # (\Div0|auto_generated|divider|divider|StageOut[126]~439_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[126]~438_combout\) # (\Div0|auto_generated|divider|divider|StageOut[126]~439_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[126]~438_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[126]~439_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\);

-- Location: LCCOMB_X60_Y38_N6
\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[127]~437_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[127]~558_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[127]~437_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[127]~558_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[127]~437_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[127]~558_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[127]~437_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[127]~558_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\);

-- Location: LCCOMB_X60_Y38_N8
\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[128]~436_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[128]~603_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[128]~436_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[128]~603_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[128]~436_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[128]~603_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[128]~436_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[128]~603_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\);

-- Location: LCCOMB_X60_Y38_N10
\Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[129]~435_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[129]~557_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[129]~435_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[129]~557_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[129]~435_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[129]~557_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[129]~435_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[129]~557_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\);

-- Location: LCCOMB_X60_Y38_N12
\Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[130]~434_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[130]~556_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[130]~434_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[130]~556_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\);

-- Location: LCCOMB_X60_Y38_N14
\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\);

-- Location: LCCOMB_X61_Y38_N14
\Div0|auto_generated|divider|divider|StageOut[136]~559\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[136]~559_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[129]~557_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[129]~557_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[136]~559_combout\);

-- Location: LCCOMB_X60_Y38_N22
\Div0|auto_generated|divider|divider|StageOut[136]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[136]~440_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[136]~440_combout\);

-- Location: LCCOMB_X60_Y38_N16
\Div0|auto_generated|divider|divider|StageOut[135]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[135]~441_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[135]~441_combout\);

-- Location: LCCOMB_X60_Y38_N18
\Div0|auto_generated|divider|divider|StageOut[135]~560\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[135]~560_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[128]~603_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[128]~603_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[135]~560_combout\);

-- Location: LCCOMB_X60_Y38_N2
\Div0|auto_generated|divider|divider|StageOut[134]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[134]~442_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[134]~442_combout\);

-- Location: LCCOMB_X59_Y38_N22
\Div0|auto_generated|divider|divider|StageOut[134]~561\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[134]~561_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[127]~558_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[127]~558_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[134]~561_combout\);

-- Location: LCCOMB_X62_Y38_N4
\Div0|auto_generated|divider|divider|StageOut[133]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[133]~444_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[133]~444_combout\);

-- Location: LCCOMB_X62_Y38_N10
\Div0|auto_generated|divider|divider|StageOut[133]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[133]~443_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\ & \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[133]~443_combout\);

-- Location: LCCOMB_X62_Y38_N20
\Div0|auto_generated|divider|divider|StageOut[132]~562\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[132]~562_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (x(9) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\ $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(9),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\,
	datac => x(31),
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[132]~562_combout\);

-- Location: LCCOMB_X62_Y38_N22
\Div0|auto_generated|divider|divider|StageOut[132]~563\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[132]~563_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (x(9) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\ $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(9),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\,
	datac => x(31),
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[132]~563_combout\);

-- Location: LCCOMB_X61_Y38_N20
\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[132]~562_combout\) # (\Div0|auto_generated|divider|divider|StageOut[132]~563_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[132]~562_combout\) # (\Div0|auto_generated|divider|divider|StageOut[132]~563_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[132]~562_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[132]~563_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\);

-- Location: LCCOMB_X61_Y38_N22
\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[133]~444_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[133]~443_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[133]~444_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[133]~443_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[133]~444_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[133]~443_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[133]~444_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[133]~443_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\);

-- Location: LCCOMB_X61_Y38_N24
\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[134]~442_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[134]~561_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[134]~442_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[134]~561_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[134]~442_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[134]~561_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[134]~442_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[134]~561_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\);

-- Location: LCCOMB_X61_Y38_N26
\Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[135]~441_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[135]~560_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[135]~441_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[135]~560_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[135]~441_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[135]~560_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[135]~441_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[135]~560_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\);

-- Location: LCCOMB_X61_Y38_N28
\Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[136]~559_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[136]~440_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[136]~559_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[136]~440_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\);

-- Location: LCCOMB_X61_Y38_N30
\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\);

-- Location: LCCOMB_X61_Y38_N12
\Div0|auto_generated|divider|divider|StageOut[142]~564\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[142]~564_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[135]~560_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[135]~560_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[142]~564_combout\);

-- Location: LCCOMB_X61_Y38_N16
\Div0|auto_generated|divider|divider|StageOut[142]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[142]~445_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[142]~445_combout\);

-- Location: LCCOMB_X62_Y38_N2
\Div0|auto_generated|divider|divider|StageOut[141]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[141]~446_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[141]~446_combout\);

-- Location: LCCOMB_X61_Y38_N18
\Div0|auto_generated|divider|divider|StageOut[141]~565\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[141]~565_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[134]~561_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[134]~561_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[141]~565_combout\);

-- Location: LCCOMB_X60_Y38_N26
\Div0|auto_generated|divider|divider|StageOut[140]~604\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[140]~604_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[10]~51_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[140]~604_combout\);

-- Location: LCCOMB_X62_Y38_N16
\Div0|auto_generated|divider|divider|StageOut[140]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[140]~447_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[140]~447_combout\);

-- Location: LCCOMB_X62_Y38_N6
\Div0|auto_generated|divider|divider|StageOut[139]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[139]~448_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[139]~448_combout\);

-- Location: LCCOMB_X59_Y38_N24
\Div0|auto_generated|divider|divider|StageOut[139]~566\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[139]~566_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\ $ (x(9) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~31_combout\,
	datab => x(9),
	datac => x(31),
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[139]~566_combout\);

-- Location: LCCOMB_X62_Y38_N30
\Div0|auto_generated|divider|divider|StageOut[138]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[138]~450_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\ & !\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[138]~450_combout\);

-- Location: LCCOMB_X62_Y38_N0
\Div0|auto_generated|divider|divider|StageOut[138]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[138]~449_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\ & \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[138]~449_combout\);

-- Location: LCCOMB_X61_Y38_N0
\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[138]~450_combout\) # (\Div0|auto_generated|divider|divider|StageOut[138]~449_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[138]~450_combout\) # (\Div0|auto_generated|divider|divider|StageOut[138]~449_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[138]~450_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[138]~449_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\);

-- Location: LCCOMB_X61_Y38_N2
\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[139]~448_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[139]~566_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[139]~448_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[139]~566_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[139]~448_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[139]~566_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[139]~448_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[139]~566_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\);

-- Location: LCCOMB_X61_Y38_N4
\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[140]~604_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[140]~447_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[140]~604_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[140]~447_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[140]~604_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[140]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[140]~604_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[140]~447_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\);

-- Location: LCCOMB_X61_Y38_N6
\Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[141]~446_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[141]~565_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[141]~446_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[141]~565_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[141]~446_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[141]~565_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[141]~446_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[141]~565_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\);

-- Location: LCCOMB_X61_Y38_N8
\Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[142]~564_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[142]~445_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[142]~564_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[142]~445_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\);

-- Location: LCCOMB_X61_Y38_N10
\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\);

-- Location: LCCOMB_X61_Y37_N12
\Div0|auto_generated|divider|divider|StageOut[148]~567\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[148]~567_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[141]~565_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[141]~565_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[148]~567_combout\);

-- Location: LCCOMB_X61_Y37_N8
\Div0|auto_generated|divider|divider|StageOut[148]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[148]~451_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[148]~451_combout\);

-- Location: LCCOMB_X61_Y37_N30
\Div0|auto_generated|divider|divider|StageOut[147]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[147]~452_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[147]~452_combout\);

-- Location: LCCOMB_X61_Y37_N2
\Div0|auto_generated|divider|divider|StageOut[147]~568\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[147]~568_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[140]~604_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[140]~604_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[147]~568_combout\);

-- Location: LCCOMB_X59_Y38_N6
\Div0|auto_generated|divider|divider|StageOut[146]~569\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[146]~569_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[139]~566_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[139]~566_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[146]~569_combout\);

-- Location: LCCOMB_X61_Y37_N0
\Div0|auto_generated|divider|divider|StageOut[146]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[146]~453_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[146]~453_combout\);

-- Location: LCCOMB_X61_Y37_N26
\Div0|auto_generated|divider|divider|StageOut[145]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[145]~454_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\ & \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[145]~454_combout\);

-- Location: LCCOMB_X61_Y37_N28
\Div0|auto_generated|divider|divider|StageOut[145]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[145]~455_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[145]~455_combout\);

-- Location: LCCOMB_X62_Y37_N4
\Div0|auto_generated|divider|divider|StageOut[144]~570\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[144]~570_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\ $ (x(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => x(7),
	combout => \Div0|auto_generated|divider|divider|StageOut[144]~570_combout\);

-- Location: LCCOMB_X62_Y37_N10
\Div0|auto_generated|divider|divider|StageOut[144]~571\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[144]~571_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\ $ (x(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => x(7),
	combout => \Div0|auto_generated|divider|divider|StageOut[144]~571_combout\);

-- Location: LCCOMB_X61_Y37_N14
\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[144]~570_combout\) # (\Div0|auto_generated|divider|divider|StageOut[144]~571_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[144]~570_combout\) # (\Div0|auto_generated|divider|divider|StageOut[144]~571_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[144]~570_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[144]~571_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\);

-- Location: LCCOMB_X61_Y37_N16
\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[145]~454_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[145]~455_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[145]~454_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[145]~455_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[145]~454_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[145]~455_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[145]~454_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[145]~455_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\);

-- Location: LCCOMB_X61_Y37_N18
\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[146]~569_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[146]~453_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[146]~569_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[146]~453_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[146]~569_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[146]~453_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[146]~569_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[146]~453_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\);

-- Location: LCCOMB_X61_Y37_N20
\Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[147]~452_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[147]~568_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[147]~452_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[147]~568_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[147]~452_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[147]~568_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[147]~452_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[147]~568_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\);

-- Location: LCCOMB_X61_Y37_N22
\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[148]~567_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[148]~451_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[148]~567_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[148]~451_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\);

-- Location: LCCOMB_X61_Y37_N24
\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\);

-- Location: LCCOMB_X60_Y37_N22
\Div0|auto_generated|divider|divider|StageOut[154]~572\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[154]~572_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[147]~568_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[147]~568_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[154]~572_combout\);

-- Location: LCCOMB_X60_Y37_N0
\Div0|auto_generated|divider|divider|StageOut[154]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[154]~456_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[154]~456_combout\);

-- Location: LCCOMB_X61_Y37_N6
\Div0|auto_generated|divider|divider|StageOut[153]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[153]~457_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[153]~457_combout\);

-- Location: LCCOMB_X59_Y38_N20
\Div0|auto_generated|divider|divider|StageOut[153]~573\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[153]~573_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[146]~569_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[146]~569_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[153]~573_combout\);

-- Location: LCCOMB_X61_Y37_N4
\Div0|auto_generated|divider|divider|StageOut[152]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[152]~458_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[152]~458_combout\);

-- Location: LCCOMB_X60_Y37_N18
\Div0|auto_generated|divider|divider|StageOut[152]~605\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[152]~605_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[8]~52_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[152]~605_combout\);

-- Location: LCCOMB_X60_Y36_N10
\Div0|auto_generated|divider|divider|StageOut[151]~574\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[151]~574_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\ $ (x(31) $ (x(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~30_combout\,
	datab => x(31),
	datac => x(7),
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[151]~574_combout\);

-- Location: LCCOMB_X61_Y37_N10
\Div0|auto_generated|divider|divider|StageOut[151]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[151]~459_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[151]~459_combout\);

-- Location: LCCOMB_X60_Y37_N30
\Div0|auto_generated|divider|divider|StageOut[150]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[150]~460_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\ & \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[150]~460_combout\);

-- Location: LCCOMB_X60_Y37_N28
\Div0|auto_generated|divider|divider|StageOut[150]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[150]~461_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[150]~461_combout\);

-- Location: LCCOMB_X60_Y37_N4
\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[150]~460_combout\) # (\Div0|auto_generated|divider|divider|StageOut[150]~461_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[150]~460_combout\) # (\Div0|auto_generated|divider|divider|StageOut[150]~461_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[150]~460_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[150]~461_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\);

-- Location: LCCOMB_X60_Y37_N6
\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[151]~574_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[151]~459_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[151]~574_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[151]~459_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[151]~574_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[151]~459_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[151]~574_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[151]~459_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\);

-- Location: LCCOMB_X60_Y37_N8
\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[152]~458_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[152]~605_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[152]~458_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[152]~605_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[152]~458_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[152]~605_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[152]~458_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[152]~605_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\);

-- Location: LCCOMB_X60_Y37_N10
\Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[153]~457_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[153]~573_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[153]~457_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[153]~573_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[153]~457_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[153]~573_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[153]~457_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[153]~573_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\);

-- Location: LCCOMB_X60_Y37_N12
\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[154]~572_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[154]~456_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[154]~572_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[154]~456_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\);

-- Location: LCCOMB_X60_Y37_N14
\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\);

-- Location: LCCOMB_X59_Y38_N30
\Div0|auto_generated|divider|divider|StageOut[160]~575\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[160]~575_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[153]~573_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[153]~573_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[160]~575_combout\);

-- Location: LCCOMB_X59_Y37_N16
\Div0|auto_generated|divider|divider|StageOut[160]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[160]~462_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[160]~462_combout\);

-- Location: LCCOMB_X60_Y37_N20
\Div0|auto_generated|divider|divider|StageOut[159]~576\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[159]~576_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[152]~605_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[152]~605_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[159]~576_combout\);

-- Location: LCCOMB_X60_Y37_N26
\Div0|auto_generated|divider|divider|StageOut[159]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[159]~463_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[159]~463_combout\);

-- Location: LCCOMB_X60_Y37_N2
\Div0|auto_generated|divider|divider|StageOut[158]~577\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[158]~577_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[151]~574_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[151]~574_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[158]~577_combout\);

-- Location: LCCOMB_X60_Y37_N16
\Div0|auto_generated|divider|divider|StageOut[158]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[158]~464_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[158]~464_combout\);

-- Location: LCCOMB_X59_Y37_N22
\Div0|auto_generated|divider|divider|StageOut[157]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[157]~465_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[157]~465_combout\);

-- Location: LCCOMB_X59_Y37_N28
\Div0|auto_generated|divider|divider|StageOut[157]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[157]~466_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[157]~466_combout\);

-- Location: LCCOMB_X59_Y37_N26
\Div0|auto_generated|divider|divider|StageOut[156]~579\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[156]~579_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\ $ (x(5) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\,
	datab => x(5),
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => x(31),
	combout => \Div0|auto_generated|divider|divider|StageOut[156]~579_combout\);

-- Location: LCCOMB_X59_Y37_N24
\Div0|auto_generated|divider|divider|StageOut[156]~578\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[156]~578_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\ $ (x(5) $ (x(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\,
	datab => x(5),
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => x(31),
	combout => \Div0|auto_generated|divider|divider|StageOut[156]~578_combout\);

-- Location: LCCOMB_X59_Y37_N0
\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[156]~579_combout\) # (\Div0|auto_generated|divider|divider|StageOut[156]~578_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[156]~579_combout\) # (\Div0|auto_generated|divider|divider|StageOut[156]~578_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[156]~579_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[156]~578_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\);

-- Location: LCCOMB_X59_Y37_N2
\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[157]~465_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[157]~466_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[157]~465_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[157]~466_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[157]~465_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[157]~466_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[157]~465_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[157]~466_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\);

-- Location: LCCOMB_X59_Y37_N4
\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[158]~577_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[158]~464_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[158]~577_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[158]~464_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[158]~577_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[158]~464_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[158]~577_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[158]~464_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\);

-- Location: LCCOMB_X59_Y37_N6
\Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[159]~576_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[159]~463_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[159]~576_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[159]~463_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[159]~576_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[159]~463_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[159]~576_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[159]~463_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\);

-- Location: LCCOMB_X59_Y37_N8
\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[160]~575_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[160]~462_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[160]~575_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[160]~462_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\);

-- Location: LCCOMB_X59_Y37_N10
\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\);

-- Location: LCCOMB_X59_Y37_N30
\Div0|auto_generated|divider|divider|StageOut[166]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[166]~467_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[166]~467_combout\);

-- Location: LCCOMB_X58_Y37_N18
\Div0|auto_generated|divider|divider|StageOut[166]~580\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[166]~580_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[159]~576_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[159]~576_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[166]~580_combout\);

-- Location: LCCOMB_X60_Y37_N24
\Div0|auto_generated|divider|divider|StageOut[165]~581\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[165]~581_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[158]~577_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[158]~577_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[165]~581_combout\);

-- Location: LCCOMB_X59_Y37_N12
\Div0|auto_generated|divider|divider|StageOut[165]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[165]~468_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[165]~468_combout\);

-- Location: LCCOMB_X58_Y37_N26
\Div0|auto_generated|divider|divider|StageOut[164]~606\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[164]~606_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & 
-- (\Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|my_abs_num|cs2a[6]~53_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[164]~606_combout\);

-- Location: LCCOMB_X58_Y37_N0
\Div0|auto_generated|divider|divider|StageOut[164]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[164]~469_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[164]~469_combout\);

-- Location: LCCOMB_X59_Y37_N20
\Div0|auto_generated|divider|divider|StageOut[163]~582\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[163]~582_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & (x(31) $ (x(5) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => x(5),
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~29_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[163]~582_combout\);

-- Location: LCCOMB_X59_Y37_N14
\Div0|auto_generated|divider|divider|StageOut[163]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[163]~470_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[163]~470_combout\);

-- Location: LCCOMB_X58_Y37_N22
\Div0|auto_generated|divider|divider|StageOut[162]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[162]~471_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[162]~471_combout\);

-- Location: LCCOMB_X58_Y37_N28
\Div0|auto_generated|divider|divider|StageOut[162]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[162]~472_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[162]~472_combout\);

-- Location: LCCOMB_X58_Y37_N2
\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[162]~471_combout\) # (\Div0|auto_generated|divider|divider|StageOut[162]~472_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[162]~471_combout\) # (\Div0|auto_generated|divider|divider|StageOut[162]~472_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[162]~471_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[162]~472_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\);

-- Location: LCCOMB_X58_Y37_N4
\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[163]~582_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[163]~470_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[163]~582_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[163]~470_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[163]~582_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[163]~470_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[163]~582_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[163]~470_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\);

-- Location: LCCOMB_X58_Y37_N6
\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[164]~606_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[164]~469_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[164]~606_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[164]~469_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[164]~606_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[164]~469_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[164]~606_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[164]~469_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\);

-- Location: LCCOMB_X58_Y37_N8
\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[165]~581_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[165]~468_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[165]~581_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[165]~468_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[165]~581_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[165]~468_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[165]~581_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[165]~468_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\);

-- Location: LCCOMB_X58_Y37_N10
\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[166]~467_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[166]~580_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[166]~467_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[166]~580_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\);

-- Location: LCCOMB_X58_Y37_N12
\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\);

-- Location: LCCOMB_X58_Y37_N30
\Div0|auto_generated|divider|divider|StageOut[172]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[172]~473_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[172]~473_combout\);

-- Location: LCCOMB_X57_Y37_N0
\Div0|auto_generated|divider|divider|StageOut[172]~583\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[172]~583_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[165]~581_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[165]~581_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[172]~583_combout\);

-- Location: LCCOMB_X58_Y37_N20
\Div0|auto_generated|divider|divider|StageOut[171]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[171]~474_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[171]~474_combout\);

-- Location: LCCOMB_X58_Y37_N16
\Div0|auto_generated|divider|divider|StageOut[171]~584\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[171]~584_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[164]~606_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[164]~606_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[171]~584_combout\);

-- Location: LCCOMB_X59_Y37_N18
\Div0|auto_generated|divider|divider|StageOut[170]~585\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[170]~585_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[163]~582_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[163]~582_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[170]~585_combout\);

-- Location: LCCOMB_X58_Y37_N14
\Div0|auto_generated|divider|divider|StageOut[170]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[170]~475_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[170]~475_combout\);

-- Location: LCCOMB_X57_Y36_N6
\Div0|auto_generated|divider|divider|StageOut[169]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[169]~476_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\ & \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[169]~476_combout\);

-- Location: LCCOMB_X58_Y37_N24
\Div0|auto_generated|divider|divider|StageOut[169]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[169]~477_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[169]~477_combout\);

-- Location: LCCOMB_X57_Y38_N30
\Div0|auto_generated|divider|divider|StageOut[168]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[168]~479_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\ $ (x(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\,
	datac => x(3),
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[168]~479_combout\);

-- Location: LCCOMB_X57_Y38_N20
\Div0|auto_generated|divider|divider|StageOut[168]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[168]~478_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\ $ (x(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\,
	datac => x(3),
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[168]~478_combout\);

-- Location: LCCOMB_X57_Y37_N20
\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[168]~479_combout\) # (\Div0|auto_generated|divider|divider|StageOut[168]~478_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[168]~479_combout\) # (\Div0|auto_generated|divider|divider|StageOut[168]~478_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[168]~479_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[168]~478_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\);

-- Location: LCCOMB_X57_Y37_N22
\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[169]~476_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[169]~477_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[169]~476_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[169]~477_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[169]~476_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[169]~477_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[169]~476_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[169]~477_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\);

-- Location: LCCOMB_X57_Y37_N24
\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[170]~585_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[170]~475_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[170]~585_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[170]~475_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[170]~585_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[170]~475_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[170]~585_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[170]~475_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\);

-- Location: LCCOMB_X57_Y37_N26
\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[171]~474_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[171]~584_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[171]~474_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[171]~584_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[171]~474_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[171]~584_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[171]~474_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[171]~584_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\);

-- Location: LCCOMB_X57_Y37_N28
\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[172]~473_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[172]~583_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[172]~473_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[172]~583_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\);

-- Location: LCCOMB_X57_Y37_N30
\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\);

-- Location: LCCOMB_X57_Y37_N4
\Div0|auto_generated|divider|divider|StageOut[178]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[178]~480_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[178]~480_combout\);

-- Location: LCCOMB_X57_Y37_N2
\Div0|auto_generated|divider|divider|StageOut[178]~586\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[178]~586_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[171]~584_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[171]~584_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[178]~586_combout\);

-- Location: LCCOMB_X57_Y37_N6
\Div0|auto_generated|divider|divider|StageOut[177]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[177]~481_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[177]~481_combout\);

-- Location: LCCOMB_X56_Y37_N4
\Div0|auto_generated|divider|divider|StageOut[177]~587\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[177]~587_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[170]~585_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[170]~585_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[177]~587_combout\);

-- Location: LCCOMB_X56_Y36_N18
\Div0|auto_generated|divider|divider|StageOut[176]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[176]~482_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[176]~482_combout\);

-- Location: LCCOMB_X57_Y36_N8
\Div0|auto_generated|divider|divider|StageOut[176]~607\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[176]~607_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & 
-- ((\Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[4]~54_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[176]~607_combout\);

-- Location: LCCOMB_X56_Y36_N0
\Div0|auto_generated|divider|divider|StageOut[175]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[175]~483_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & (x(31) $ (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\ $ (x(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~28_combout\,
	datac => x(3),
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[175]~483_combout\);

-- Location: LCCOMB_X56_Y36_N26
\Div0|auto_generated|divider|divider|StageOut[175]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[175]~484_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[175]~484_combout\);

-- Location: LCCOMB_X56_Y36_N30
\Div0|auto_generated|divider|divider|StageOut[174]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[174]~486_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\ & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[174]~486_combout\);

-- Location: LCCOMB_X56_Y36_N16
\Div0|auto_generated|divider|divider|StageOut[174]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[174]~485_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\ & \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[174]~485_combout\);

-- Location: LCCOMB_X57_Y37_N8
\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[174]~486_combout\) # (\Div0|auto_generated|divider|divider|StageOut[174]~485_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[174]~486_combout\) # (\Div0|auto_generated|divider|divider|StageOut[174]~485_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[174]~486_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[174]~485_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\);

-- Location: LCCOMB_X57_Y37_N10
\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[175]~483_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[175]~484_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[175]~483_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[175]~484_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[175]~483_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[175]~484_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[175]~483_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[175]~484_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\);

-- Location: LCCOMB_X57_Y37_N12
\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[176]~482_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[176]~607_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[176]~482_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[176]~607_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[176]~482_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[176]~607_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[176]~482_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[176]~607_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\);

-- Location: LCCOMB_X57_Y37_N14
\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[177]~481_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[177]~587_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[177]~481_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[177]~587_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[177]~481_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[177]~587_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[177]~481_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[177]~587_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\);

-- Location: LCCOMB_X57_Y37_N16
\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[178]~480_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[178]~586_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[178]~480_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[178]~586_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\);

-- Location: LCCOMB_X57_Y37_N18
\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\);

-- Location: LCCOMB_X56_Y37_N12
\Div0|auto_generated|divider|divider|StageOut[184]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[184]~487_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[184]~487_combout\);

-- Location: LCCOMB_X56_Y37_N2
\Div0|auto_generated|divider|divider|StageOut[184]~588\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[184]~588_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[177]~587_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[177]~587_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[184]~588_combout\);

-- Location: LCCOMB_X56_Y37_N6
\Div0|auto_generated|divider|divider|StageOut[183]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[183]~488_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[183]~488_combout\);

-- Location: LCCOMB_X56_Y37_N16
\Div0|auto_generated|divider|divider|StageOut[183]~589\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[183]~589_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[176]~607_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[176]~607_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[183]~589_combout\);

-- Location: LCCOMB_X56_Y37_N14
\Div0|auto_generated|divider|divider|StageOut[182]~590\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[182]~590_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[175]~483_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[175]~483_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[182]~590_combout\);

-- Location: LCCOMB_X56_Y37_N8
\Div0|auto_generated|divider|divider|StageOut[182]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[182]~489_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[182]~489_combout\);

-- Location: LCCOMB_X56_Y36_N24
\Div0|auto_generated|divider|divider|StageOut[181]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[181]~490_combout\ = (\Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\ & \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|my_abs_num|cs2a[2]~55_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[181]~490_combout\);

-- Location: LCCOMB_X56_Y37_N18
\Div0|auto_generated|divider|divider|StageOut[181]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[181]~491_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[181]~491_combout\);

-- Location: LCCOMB_X56_Y37_N10
\Div0|auto_generated|divider|divider|StageOut[180]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[180]~493_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (x(1) $ (((x(0) & x(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(0),
	datab => x(31),
	datac => x(1),
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[180]~493_combout\);

-- Location: LCCOMB_X56_Y37_N0
\Div0|auto_generated|divider|divider|StageOut[180]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[180]~492_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (x(1) $ (((x(0) & x(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(0),
	datab => x(31),
	datac => x(1),
	datad => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[180]~492_combout\);

-- Location: LCCOMB_X56_Y37_N20
\Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[180]~493_combout\) # (\Div0|auto_generated|divider|divider|StageOut[180]~492_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[180]~493_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[180]~492_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\);

-- Location: LCCOMB_X56_Y37_N22
\Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[181]~490_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[181]~491_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[181]~490_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[181]~491_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\);

-- Location: LCCOMB_X56_Y37_N24
\Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[182]~590_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[182]~489_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[182]~590_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[182]~489_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\);

-- Location: LCCOMB_X56_Y37_N26
\Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[183]~488_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[183]~589_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[183]~488_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[183]~589_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\);

-- Location: LCCOMB_X56_Y37_N28
\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[184]~487_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[184]~588_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[184]~487_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[184]~588_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\);

-- Location: LCCOMB_X56_Y37_N30
\Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\);

-- Location: LCCOMB_X55_Y37_N2
\Div0|auto_generated|divider|op_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~0_combout\ = \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ $ (VCC)
-- \Div0|auto_generated|divider|op_1~1\ = CARRY(\Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|op_1~0_combout\,
	cout => \Div0|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X55_Y37_N4
\Div0|auto_generated|divider|op_1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~1\)) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~1\) # (GND)))
-- \Div0|auto_generated|divider|op_1~3\ = CARRY((!\Div0|auto_generated|divider|op_1~1\) # (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~1\,
	combout => \Div0|auto_generated|divider|op_1~2_combout\,
	cout => \Div0|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X55_Y37_N6
\Div0|auto_generated|divider|op_1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~3\ & VCC))
-- \Div0|auto_generated|divider|op_1~5\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~3\,
	combout => \Div0|auto_generated|divider|op_1~4_combout\,
	cout => \Div0|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X55_Y37_N8
\Div0|auto_generated|divider|op_1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~5\)) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~5\) # (GND)))
-- \Div0|auto_generated|divider|op_1~7\ = CARRY((!\Div0|auto_generated|divider|op_1~5\) # (!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~5\,
	combout => \Div0|auto_generated|divider|op_1~6_combout\,
	cout => \Div0|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X55_Y37_N10
\Div0|auto_generated|divider|op_1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~8_combout\ = (\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~7\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~7\ & VCC))
-- \Div0|auto_generated|divider|op_1~9\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~7\,
	combout => \Div0|auto_generated|divider|op_1~8_combout\,
	cout => \Div0|auto_generated|divider|op_1~9\);

-- Location: LCCOMB_X55_Y37_N12
\Div0|auto_generated|divider|op_1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~10_combout\ = (\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~9\)) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~9\) # (GND)))
-- \Div0|auto_generated|divider|op_1~11\ = CARRY((!\Div0|auto_generated|divider|op_1~9\) # (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~9\,
	combout => \Div0|auto_generated|divider|op_1~10_combout\,
	cout => \Div0|auto_generated|divider|op_1~11\);

-- Location: LCCOMB_X55_Y37_N14
\Div0|auto_generated|divider|op_1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~12_combout\ = (\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~11\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~11\ & VCC))
-- \Div0|auto_generated|divider|op_1~13\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~11\,
	combout => \Div0|auto_generated|divider|op_1~12_combout\,
	cout => \Div0|auto_generated|divider|op_1~13\);

-- Location: LCCOMB_X55_Y37_N16
\Div0|auto_generated|divider|op_1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~14_combout\ = (\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~13\)) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~13\) # (GND)))
-- \Div0|auto_generated|divider|op_1~15\ = CARRY((!\Div0|auto_generated|divider|op_1~13\) # (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~13\,
	combout => \Div0|auto_generated|divider|op_1~14_combout\,
	cout => \Div0|auto_generated|divider|op_1~15\);

-- Location: LCCOMB_X55_Y37_N18
\Div0|auto_generated|divider|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~16_combout\ = (\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~15\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~15\ & VCC))
-- \Div0|auto_generated|divider|op_1~17\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~15\,
	combout => \Div0|auto_generated|divider|op_1~16_combout\,
	cout => \Div0|auto_generated|divider|op_1~17\);

-- Location: LCCOMB_X55_Y37_N20
\Div0|auto_generated|divider|op_1~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~18_combout\ = (\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~17\)) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~17\) # (GND)))
-- \Div0|auto_generated|divider|op_1~19\ = CARRY((!\Div0|auto_generated|divider|op_1~17\) # (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~17\,
	combout => \Div0|auto_generated|divider|op_1~18_combout\,
	cout => \Div0|auto_generated|divider|op_1~19\);

-- Location: LCCOMB_X55_Y37_N22
\Div0|auto_generated|divider|op_1~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~20_combout\ = (\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~19\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~19\ & VCC))
-- \Div0|auto_generated|divider|op_1~21\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~19\,
	combout => \Div0|auto_generated|divider|op_1~20_combout\,
	cout => \Div0|auto_generated|divider|op_1~21\);

-- Location: LCCOMB_X55_Y37_N24
\Div0|auto_generated|divider|op_1~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~22_combout\ = (\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~21\)) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~21\) # (GND)))
-- \Div0|auto_generated|divider|op_1~23\ = CARRY((!\Div0|auto_generated|divider|op_1~21\) # (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~21\,
	combout => \Div0|auto_generated|divider|op_1~22_combout\,
	cout => \Div0|auto_generated|divider|op_1~23\);

-- Location: LCCOMB_X55_Y37_N26
\Div0|auto_generated|divider|op_1~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~24_combout\ = (\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~23\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~23\ & VCC))
-- \Div0|auto_generated|divider|op_1~25\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~23\,
	combout => \Div0|auto_generated|divider|op_1~24_combout\,
	cout => \Div0|auto_generated|divider|op_1~25\);

-- Location: LCCOMB_X55_Y37_N28
\Div0|auto_generated|divider|op_1~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~26_combout\ = (\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~25\)) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~25\) # (GND)))
-- \Div0|auto_generated|divider|op_1~27\ = CARRY((!\Div0|auto_generated|divider|op_1~25\) # (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~25\,
	combout => \Div0|auto_generated|divider|op_1~26_combout\,
	cout => \Div0|auto_generated|divider|op_1~27\);

-- Location: LCCOMB_X55_Y37_N30
\Div0|auto_generated|divider|op_1~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~28_combout\ = (\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~27\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~27\ & VCC))
-- \Div0|auto_generated|divider|op_1~29\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~27\,
	combout => \Div0|auto_generated|divider|op_1~28_combout\,
	cout => \Div0|auto_generated|divider|op_1~29\);

-- Location: LCCOMB_X55_Y36_N0
\Div0|auto_generated|divider|op_1~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~30_combout\ = (\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~29\)) # (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~29\) # (GND)))
-- \Div0|auto_generated|divider|op_1~31\ = CARRY((!\Div0|auto_generated|divider|op_1~29\) # (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~29\,
	combout => \Div0|auto_generated|divider|op_1~30_combout\,
	cout => \Div0|auto_generated|divider|op_1~31\);

-- Location: LCCOMB_X55_Y36_N2
\Div0|auto_generated|divider|op_1~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~32_combout\ = (\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~31\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~31\ & VCC))
-- \Div0|auto_generated|divider|op_1~33\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~31\,
	combout => \Div0|auto_generated|divider|op_1~32_combout\,
	cout => \Div0|auto_generated|divider|op_1~33\);

-- Location: LCCOMB_X55_Y36_N4
\Div0|auto_generated|divider|op_1~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~34_combout\ = (\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~33\)) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~33\) # (GND)))
-- \Div0|auto_generated|divider|op_1~35\ = CARRY((!\Div0|auto_generated|divider|op_1~33\) # (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~33\,
	combout => \Div0|auto_generated|divider|op_1~34_combout\,
	cout => \Div0|auto_generated|divider|op_1~35\);

-- Location: LCCOMB_X55_Y36_N6
\Div0|auto_generated|divider|op_1~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~36_combout\ = (\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~35\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~35\ & VCC))
-- \Div0|auto_generated|divider|op_1~37\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~35\,
	combout => \Div0|auto_generated|divider|op_1~36_combout\,
	cout => \Div0|auto_generated|divider|op_1~37\);

-- Location: LCCOMB_X55_Y36_N8
\Div0|auto_generated|divider|op_1~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~38_combout\ = (\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~37\)) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~37\) # (GND)))
-- \Div0|auto_generated|divider|op_1~39\ = CARRY((!\Div0|auto_generated|divider|op_1~37\) # (!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~37\,
	combout => \Div0|auto_generated|divider|op_1~38_combout\,
	cout => \Div0|auto_generated|divider|op_1~39\);

-- Location: LCCOMB_X55_Y36_N10
\Div0|auto_generated|divider|op_1~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~40_combout\ = (\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~39\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~39\ & VCC))
-- \Div0|auto_generated|divider|op_1~41\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~39\,
	combout => \Div0|auto_generated|divider|op_1~40_combout\,
	cout => \Div0|auto_generated|divider|op_1~41\);

-- Location: LCCOMB_X55_Y36_N12
\Div0|auto_generated|divider|op_1~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~42_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~41\)) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~41\) # (GND)))
-- \Div0|auto_generated|divider|op_1~43\ = CARRY((!\Div0|auto_generated|divider|op_1~41\) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~41\,
	combout => \Div0|auto_generated|divider|op_1~42_combout\,
	cout => \Div0|auto_generated|divider|op_1~43\);

-- Location: LCCOMB_X55_Y36_N14
\Div0|auto_generated|divider|op_1~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~44_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~43\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~43\ & VCC))
-- \Div0|auto_generated|divider|op_1~45\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~43\,
	combout => \Div0|auto_generated|divider|op_1~44_combout\,
	cout => \Div0|auto_generated|divider|op_1~45\);

-- Location: LCCOMB_X55_Y36_N16
\Div0|auto_generated|divider|op_1~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~46_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~45\)) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~45\) # (GND)))
-- \Div0|auto_generated|divider|op_1~47\ = CARRY((!\Div0|auto_generated|divider|op_1~45\) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~45\,
	combout => \Div0|auto_generated|divider|op_1~46_combout\,
	cout => \Div0|auto_generated|divider|op_1~47\);

-- Location: LCCOMB_X55_Y36_N18
\Div0|auto_generated|divider|op_1~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~48_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~47\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~47\ & VCC))
-- \Div0|auto_generated|divider|op_1~49\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~47\,
	combout => \Div0|auto_generated|divider|op_1~48_combout\,
	cout => \Div0|auto_generated|divider|op_1~49\);

-- Location: LCCOMB_X55_Y36_N20
\Div0|auto_generated|divider|op_1~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~50_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~49\)) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~49\) # (GND)))
-- \Div0|auto_generated|divider|op_1~51\ = CARRY((!\Div0|auto_generated|divider|op_1~49\) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~49\,
	combout => \Div0|auto_generated|divider|op_1~50_combout\,
	cout => \Div0|auto_generated|divider|op_1~51\);

-- Location: LCCOMB_X55_Y36_N22
\Div0|auto_generated|divider|op_1~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~52_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~51\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~51\ & VCC))
-- \Div0|auto_generated|divider|op_1~53\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~51\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~51\,
	combout => \Div0|auto_generated|divider|op_1~52_combout\,
	cout => \Div0|auto_generated|divider|op_1~53\);

-- Location: LCCOMB_X55_Y36_N24
\Div0|auto_generated|divider|op_1~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~54_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\Div0|auto_generated|divider|op_1~53\)) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~53\) # (GND)))
-- \Div0|auto_generated|divider|op_1~55\ = CARRY((!\Div0|auto_generated|divider|op_1~53\) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~53\,
	combout => \Div0|auto_generated|divider|op_1~54_combout\,
	cout => \Div0|auto_generated|divider|op_1~55\);

-- Location: LCCOMB_X55_Y36_N26
\Div0|auto_generated|divider|op_1~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~56_combout\ = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div0|auto_generated|divider|op_1~55\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~55\ & VCC))
-- \Div0|auto_generated|divider|op_1~57\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|op_1~55\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~55\,
	combout => \Div0|auto_generated|divider|op_1~56_combout\,
	cout => \Div0|auto_generated|divider|op_1~57\);

-- Location: LCCOMB_X55_Y36_N28
\Div0|auto_generated|divider|op_1~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~58_combout\ = !\Div0|auto_generated|divider|op_1~57\
-- \Div0|auto_generated|divider|op_1~59\ = CARRY(!\Div0|auto_generated|divider|op_1~57\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~57\,
	combout => \Div0|auto_generated|divider|op_1~58_combout\,
	cout => \Div0|auto_generated|divider|op_1~59\);

-- Location: LCCOMB_X55_Y36_N30
\Div0|auto_generated|divider|op_1~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~60_combout\ = \Div0|auto_generated|divider|op_1~59\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|op_1~59\,
	combout => \Div0|auto_generated|divider|op_1~60_combout\);

-- Location: LCCOMB_X55_Y34_N26
\Div0|auto_generated|divider|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|_~0_combout\ = (x(31) & \Div0|auto_generated|divider|op_1~60_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Div0|auto_generated|divider|_~0_combout\);

-- Location: LCCOMB_X55_Y34_N4
\Mod0|auto_generated|divider|my_abs_num|_~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~28_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~2_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~2_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~28_combout\);

-- Location: LCCOMB_X54_Y36_N16
\Mod0|auto_generated|divider|my_abs_num|_~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~12_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~30_combout\ $ (\Div0|auto_generated|divider|op_1~60_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~30_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~12_combout\);

-- Location: LCCOMB_X54_Y36_N22
\Mod0|auto_generated|divider|my_abs_num|_~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~13_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~32_combout\ $ (\Div0|auto_generated|divider|op_1~60_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~32_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~13_combout\);

-- Location: LCCOMB_X53_Y36_N2
\Mod0|auto_generated|divider|my_abs_num|_~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~18_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~42_combout\ $ (\Div0|auto_generated|divider|op_1~60_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => x(31),
	datac => \Div0|auto_generated|divider|op_1~42_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~18_combout\);

-- Location: LCCOMB_X50_Y36_N24
\Mod0|auto_generated|divider|my_abs_num|_~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~21_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~48_combout\ $ (\Div0|auto_generated|divider|op_1~60_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~48_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~21_combout\);

-- Location: LCCOMB_X50_Y36_N10
\Mod0|auto_generated|divider|my_abs_num|_~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~22_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~50_combout\ $ (\Div0|auto_generated|divider|op_1~60_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~50_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~22_combout\);

-- Location: LCCOMB_X54_Y36_N24
\Mod0|auto_generated|divider|my_abs_num|_~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~19_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~44_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~44_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~19_combout\);

-- Location: LCCOMB_X54_Y36_N26
\Mod0|auto_generated|divider|my_abs_num|_~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~20_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~46_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~46_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~20_combout\);

-- Location: LCCOMB_X53_Y36_N24
\Mod0|auto_generated|divider|my_abs_num|_~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~17_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~40_combout\ $ (\Div0|auto_generated|divider|op_1~60_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => x(31),
	datac => \Div0|auto_generated|divider|op_1~40_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~17_combout\);

-- Location: LCCOMB_X54_Y37_N0
\Mod0|auto_generated|divider|my_abs_num|_~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~15_combout\ = (x(31) & (\Div0|auto_generated|divider|op_1~36_combout\ $ (((\Div0|auto_generated|divider|op_1~60_combout\))))) # (!x(31) & 
-- (((!\Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|op_1~36_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~15_combout\);

-- Location: LCCOMB_X54_Y36_N10
\Mod0|auto_generated|divider|my_abs_num|_~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~16_combout\ = (x(31) & (\Div0|auto_generated|divider|op_1~38_combout\ $ ((\Div0|auto_generated|divider|op_1~60_combout\)))) # (!x(31) & 
-- (((!\Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100001111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|op_1~38_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~16_combout\);

-- Location: LCCOMB_X54_Y36_N8
\Mod0|auto_generated|divider|my_abs_num|_~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~14_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~34_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~34_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~14_combout\);

-- Location: LCCOMB_X54_Y36_N6
\Mod0|auto_generated|divider|my_abs_num|_~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~9_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~24_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~24_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~9_combout\);

-- Location: LCCOMB_X54_Y36_N4
\Mod0|auto_generated|divider|my_abs_num|_~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~10_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~26_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datab => x(31),
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~26_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~10_combout\);

-- Location: LCCOMB_X54_Y36_N2
\Mod0|auto_generated|divider|my_abs_num|_~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~11_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~28_combout\ $ (\Div0|auto_generated|divider|op_1~60_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~28_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~11_combout\);

-- Location: LCCOMB_X54_Y36_N30
\Mod0|auto_generated|divider|my_abs_num|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~7_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~20_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datab => x(31),
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~20_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~7_combout\);

-- Location: LCCOMB_X54_Y36_N0
\Mod0|auto_generated|divider|my_abs_num|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~6_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~18_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datab => x(31),
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~18_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~6_combout\);

-- Location: LCCOMB_X54_Y36_N20
\Mod0|auto_generated|divider|my_abs_num|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~8_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~22_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~22_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~8_combout\);

-- Location: LCCOMB_X54_Y36_N18
\Mod0|auto_generated|divider|my_abs_num|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~5_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~16_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~16_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~5_combout\);

-- Location: LCCOMB_X54_Y36_N12
\Mod0|auto_generated|divider|my_abs_num|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~3_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~12_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~12_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~3_combout\);

-- Location: LCCOMB_X55_Y37_N0
\Mod0|auto_generated|divider|my_abs_num|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~4_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~14_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~14_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~4_combout\);

-- Location: LCCOMB_X54_Y37_N4
\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ = (x(31) & !\Div0|auto_generated|divider|op_1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => x(31),
	datad => \Div0|auto_generated|divider|op_1~2_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\);

-- Location: LCCOMB_X54_Y37_N22
\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\ = (!\Div0|auto_generated|divider|op_1~4_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & (!\Div0|auto_generated|divider|op_1~0_combout\ & 
-- \Div0|auto_generated|divider|op_1~60_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~4_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \Div0|auto_generated|divider|op_1~0_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\);

-- Location: LCCOMB_X54_Y37_N28
\Mod0|auto_generated|divider|my_abs_num|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~2_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~10_combout\ $ (\Div0|auto_generated|divider|op_1~60_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~10_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X54_Y37_N14
\Mod0|auto_generated|divider|my_abs_num|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~1_combout\ = (x(31) & (\Div0|auto_generated|divider|op_1~8_combout\ $ (((\Div0|auto_generated|divider|op_1~60_combout\))))) # (!x(31) & 
-- (((!\Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~8_combout\,
	datab => x(31),
	datac => \Div0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X54_Y37_N24
\Mod0|auto_generated|divider|my_abs_num|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~0_combout\ = (x(31) & (\Div0|auto_generated|divider|op_1~6_combout\ $ (((\Div0|auto_generated|divider|op_1~60_combout\))))) # (!x(31) & 
-- (((!\Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|op_1~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X54_Y37_N18
\Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~2_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~1_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~2_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\);

-- Location: LCCOMB_X54_Y37_N12
\Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ = (\Mod0|auto_generated|divider|my_abs_num|_~5_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~3_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~4_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~5_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\);

-- Location: LCCOMB_X54_Y37_N6
\Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\ = (\Mod0|auto_generated|divider|my_abs_num|_~7_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~6_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~8_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~7_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~8_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\);

-- Location: LCCOMB_X54_Y37_N20
\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\ = (\Mod0|auto_generated|divider|my_abs_num|_~9_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~11_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~9_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~10_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~11_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\);

-- Location: LCCOMB_X54_Y37_N2
\Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\ = (\Mod0|auto_generated|divider|my_abs_num|_~13_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~14_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~12_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~13_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~14_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~12_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\);

-- Location: LCCOMB_X54_Y37_N10
\Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\ = (\Mod0|auto_generated|divider|my_abs_num|_~17_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~15_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~16_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~17_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~15_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~16_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\);

-- Location: LCCOMB_X54_Y37_N8
\Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\ = (\Mod0|auto_generated|divider|my_abs_num|_~19_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~20_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~18_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~19_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~20_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~18_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\);

-- Location: LCCOMB_X46_Y36_N22
\Mod0|auto_generated|divider|my_abs_num|_~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~24_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~54_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~54_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~24_combout\);

-- Location: LCCOMB_X46_Y36_N20
\Mod0|auto_generated|divider|my_abs_num|_~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~26_combout\ = (x(31) & (\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~58_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~26_combout\);

-- Location: LCCOMB_X46_Y36_N4
\Mod0|auto_generated|divider|my_abs_num|_~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~25_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~56_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~56_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~25_combout\);

-- Location: LCCOMB_X50_Y36_N4
\Mod0|auto_generated|divider|my_abs_num|_~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~23_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~52_combout\ $ (\Div0|auto_generated|divider|op_1~60_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~52_combout\,
	datad => \Div0|auto_generated|divider|op_1~60_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~23_combout\);

-- Location: LCCOMB_X46_Y36_N16
\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\ = (\Mod0|auto_generated|divider|my_abs_num|_~23_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~21_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~22_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~23_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~21_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~22_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\);

-- Location: LCCOMB_X46_Y36_N18
\Mod0|auto_generated|divider|my_abs_num|cs2a[29]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~10_combout\ = (\Mod0|auto_generated|divider|my_abs_num|_~24_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~26_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~25_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~24_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~26_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~25_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~10_combout\);

-- Location: LCCOMB_X46_Y36_N28
\Mod0|auto_generated|divider|my_abs_num|cs2a[29]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~11_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~26_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~24_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~25_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~24_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~26_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~25_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~11_combout\);

-- Location: LCCOMB_X46_Y36_N26
\Mod0|auto_generated|divider|my_abs_num|cs2a[28]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~25_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~24_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|_~25_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~24_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\);

-- Location: LCCOMB_X46_Y36_N6
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \Mod0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\ $ (VCC)
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(\Mod0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[28]~12_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X46_Y36_N8
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[29]~11_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # 
-- (!\Mod0|auto_generated|divider|my_abs_num|cs2a[29]~11_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|my_abs_num|cs2a[29]~11_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~11_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X46_Y36_N10
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[29]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # 
-- (!\Mod0|auto_generated|divider|my_abs_num|cs2a[29]~10_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\Mod0|auto_generated|divider|my_abs_num|cs2a[29]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~10_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X46_Y36_N12
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X46_Y36_N14
\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X45_Y36_N16
\Mod0|auto_generated|divider|divider|StageOut[28]~244\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[28]~244_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[28]~244_combout\);

-- Location: LCCOMB_X45_Y36_N6
\Mod0|auto_generated|divider|divider|StageOut[27]~245\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[27]~245_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[27]~245_combout\);

-- Location: LCCOMB_X45_Y36_N4
\Mod0|auto_generated|divider|divider|StageOut[27]~246\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[27]~246_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[27]~246_combout\);

-- Location: LCCOMB_X45_Y36_N10
\Mod0|auto_generated|divider|divider|StageOut[26]~247\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[26]~247_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~11_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[26]~247_combout\);

-- Location: LCCOMB_X45_Y36_N8
\Mod0|auto_generated|divider|divider|StageOut[26]~248\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[26]~248_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[26]~248_combout\);

-- Location: LCCOMB_X45_Y36_N12
\Mod0|auto_generated|divider|divider|StageOut[25]~438\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[25]~438_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~25_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~24_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~25_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[25]~438_combout\);

-- Location: LCCOMB_X45_Y36_N18
\Mod0|auto_generated|divider|divider|StageOut[25]~249\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[25]~249_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[25]~249_combout\);

-- Location: LCCOMB_X46_Y36_N30
\Mod0|auto_generated|divider|divider|StageOut[24]~251\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[24]~251_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~24_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[24]~251_combout\);

-- Location: LCCOMB_X46_Y36_N24
\Mod0|auto_generated|divider|divider|StageOut[24]~250\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[24]~250_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~24_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[24]~250_combout\);

-- Location: LCCOMB_X45_Y36_N20
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[24]~251_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[24]~250_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[24]~251_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[24]~250_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[24]~251_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[24]~250_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X45_Y36_N22
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[25]~438_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[25]~249_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[25]~438_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[25]~249_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[25]~438_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[25]~249_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[25]~438_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[25]~249_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X45_Y36_N24
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[26]~247_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[26]~248_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[26]~247_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[26]~248_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[26]~247_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[26]~248_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[26]~247_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[26]~248_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X45_Y36_N26
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[27]~245_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[27]~246_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[27]~245_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[27]~246_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[27]~245_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[27]~246_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[27]~245_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[27]~246_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X45_Y36_N28
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[28]~244_combout\) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[28]~244_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X45_Y36_N30
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X47_Y36_N30
\Mod0|auto_generated|divider|divider|StageOut[34]~508\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[34]~508_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[29]~10_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[34]~508_combout\);

-- Location: LCCOMB_X47_Y36_N0
\Mod0|auto_generated|divider|divider|StageOut[34]~252\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[34]~252_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[34]~252_combout\);

-- Location: LCCOMB_X46_Y36_N2
\Mod0|auto_generated|divider|divider|StageOut[33]~509\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[33]~509_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[29]~11_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[29]~11_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[33]~509_combout\);

-- Location: LCCOMB_X45_Y36_N0
\Mod0|auto_generated|divider|divider|StageOut[33]~253\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[33]~253_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[33]~253_combout\);

-- Location: LCCOMB_X45_Y36_N14
\Mod0|auto_generated|divider|divider|StageOut[32]~254\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[32]~254_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[32]~254_combout\);

-- Location: LCCOMB_X47_Y36_N20
\Mod0|auto_generated|divider|divider|StageOut[32]~439\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[32]~439_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[25]~438_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[25]~438_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[32]~439_combout\);

-- Location: LCCOMB_X46_Y36_N0
\Mod0|auto_generated|divider|divider|StageOut[31]~256\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[31]~256_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[31]~256_combout\);

-- Location: LCCOMB_X47_Y36_N18
\Mod0|auto_generated|divider|divider|StageOut[31]~255\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[31]~255_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~24_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|_~24_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[31]~255_combout\);

-- Location: LCCOMB_X50_Y36_N22
\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~13_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~23_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~22_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|_~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~22_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~23_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~21_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~13_combout\);

-- Location: LCCOMB_X50_Y36_N26
\Mod0|auto_generated|divider|divider|StageOut[30]~258\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[30]~258_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~13_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~13_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[30]~258_combout\);

-- Location: LCCOMB_X50_Y36_N28
\Mod0|auto_generated|divider|divider|StageOut[30]~257\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[30]~257_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~13_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~13_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[30]~257_combout\);

-- Location: LCCOMB_X47_Y36_N2
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[30]~258_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[30]~257_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[30]~258_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[30]~257_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[30]~258_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[30]~257_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X47_Y36_N4
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[31]~256_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[31]~255_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[31]~256_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[31]~255_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[31]~256_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[31]~255_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[31]~256_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[31]~255_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X47_Y36_N6
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[32]~254_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[32]~439_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[32]~254_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[32]~439_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[32]~254_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[32]~439_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[32]~254_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[32]~439_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X47_Y36_N8
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[33]~509_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[33]~253_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[33]~509_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[33]~253_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[33]~509_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[33]~253_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[33]~509_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[33]~253_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X47_Y36_N10
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[34]~508_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[34]~252_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[34]~508_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[34]~252_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X47_Y36_N12
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X48_Y36_N22
\Mod0|auto_generated|divider|divider|StageOut[36]~264\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[36]~264_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~22_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~21_combout\ 
-- & \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~21_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~22_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[36]~264_combout\);

-- Location: LCCOMB_X48_Y36_N24
\Mod0|auto_generated|divider|divider|StageOut[36]~265\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[36]~265_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~22_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~21_combout\ 
-- & \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~21_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~22_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[36]~265_combout\);

-- Location: LCCOMB_X48_Y36_N8
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[36]~264_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[36]~265_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[36]~264_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[36]~265_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[36]~264_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[36]~265_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X48_Y36_N30
\Mod0|auto_generated|divider|divider|StageOut[40]~440\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[40]~440_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[33]~509_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[33]~509_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[40]~440_combout\);

-- Location: LCCOMB_X47_Y36_N28
\Mod0|auto_generated|divider|divider|StageOut[40]~259\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[40]~259_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[40]~259_combout\);

-- Location: LCCOMB_X47_Y36_N26
\Mod0|auto_generated|divider|divider|StageOut[39]~260\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[39]~260_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[39]~260_combout\);

-- Location: LCCOMB_X47_Y36_N22
\Mod0|auto_generated|divider|divider|StageOut[39]~441\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[39]~441_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[32]~439_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[32]~439_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[39]~441_combout\);

-- Location: LCCOMB_X47_Y36_N16
\Mod0|auto_generated|divider|divider|StageOut[38]~261\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[38]~261_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[38]~261_combout\);

-- Location: LCCOMB_X48_Y36_N4
\Mod0|auto_generated|divider|divider|StageOut[38]~442\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[38]~442_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[31]~255_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[31]~255_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[38]~442_combout\);

-- Location: LCCOMB_X47_Y36_N14
\Mod0|auto_generated|divider|divider|StageOut[37]~263\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[37]~263_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[37]~263_combout\);

-- Location: LCCOMB_X48_Y36_N28
\Mod0|auto_generated|divider|divider|StageOut[37]~262\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[37]~262_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~13_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~13_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[37]~262_combout\);

-- Location: LCCOMB_X48_Y36_N10
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[37]~263_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[37]~262_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[37]~263_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[37]~262_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[37]~263_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[37]~262_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[37]~263_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[37]~262_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X48_Y36_N12
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[38]~261_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[38]~442_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[38]~261_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[38]~442_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[38]~261_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[38]~442_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[38]~261_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[38]~442_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X48_Y36_N14
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[39]~260_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[39]~441_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[39]~260_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[39]~441_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[39]~260_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[39]~441_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[39]~260_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[39]~441_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X48_Y36_N16
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[40]~440_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[40]~259_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[40]~440_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[40]~259_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X48_Y36_N18
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\);

-- Location: LCCOMB_X48_Y36_N0
\Mod0|auto_generated|divider|divider|StageOut[43]~270\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~270_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~270_combout\);

-- Location: LCCOMB_X50_Y36_N12
\Mod0|auto_generated|divider|divider|StageOut[43]~269\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[43]~269_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~22_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~21_combout\ 
-- & \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~22_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~21_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[43]~269_combout\);

-- Location: LCCOMB_X50_Y36_N2
\Mod0|auto_generated|divider|divider|StageOut[42]~271\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~271_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~21_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|_~21_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~271_combout\);

-- Location: LCCOMB_X50_Y36_N16
\Mod0|auto_generated|divider|divider|StageOut[42]~272\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[42]~272_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~21_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|_~21_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[42]~272_combout\);

-- Location: LCCOMB_X49_Y36_N12
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[42]~271_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[42]~272_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[42]~271_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[42]~272_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[42]~271_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[42]~272_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X49_Y36_N14
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[43]~270_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[43]~269_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[43]~270_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[43]~269_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[43]~270_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[43]~269_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[43]~270_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[43]~269_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X47_Y36_N24
\Mod0|auto_generated|divider|divider|StageOut[46]~443\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[46]~443_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[39]~441_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[39]~441_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[46]~443_combout\);

-- Location: LCCOMB_X48_Y36_N6
\Mod0|auto_generated|divider|divider|StageOut[46]~266\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[46]~266_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[46]~266_combout\);

-- Location: LCCOMB_X48_Y36_N2
\Mod0|auto_generated|divider|divider|StageOut[45]~444\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~444_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[38]~442_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[38]~442_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~444_combout\);

-- Location: LCCOMB_X48_Y36_N20
\Mod0|auto_generated|divider|divider|StageOut[45]~267\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[45]~267_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[45]~267_combout\);

-- Location: LCCOMB_X48_Y36_N26
\Mod0|auto_generated|divider|divider|StageOut[44]~268\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~268_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~268_combout\);

-- Location: LCCOMB_X50_Y36_N0
\Mod0|auto_generated|divider|divider|StageOut[44]~510\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[44]~510_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[26]~13_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[26]~13_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[44]~510_combout\);

-- Location: LCCOMB_X49_Y36_N16
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[44]~268_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~510_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[44]~268_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~510_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[44]~268_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[44]~510_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[44]~268_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[44]~510_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X49_Y36_N18
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[45]~444_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[45]~267_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~444_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[45]~267_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[45]~444_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[45]~267_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[45]~444_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[45]~267_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X49_Y36_N20
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[46]~443_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[46]~266_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[46]~443_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[46]~266_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X49_Y36_N22
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\);

-- Location: LCCOMB_X50_Y36_N8
\Mod0|auto_generated|divider|divider|StageOut[50]~447\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[50]~447_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[43]~269_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[43]~269_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[50]~447_combout\);

-- Location: LCCOMB_X49_Y36_N30
\Mod0|auto_generated|divider|divider|StageOut[52]~445\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[52]~445_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[45]~444_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[45]~444_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[52]~445_combout\);

-- Location: LCCOMB_X49_Y36_N24
\Mod0|auto_generated|divider|divider|StageOut[52]~273\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[52]~273_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[52]~273_combout\);

-- Location: LCCOMB_X49_Y36_N26
\Mod0|auto_generated|divider|divider|StageOut[51]~274\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[51]~274_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[51]~274_combout\);

-- Location: LCCOMB_X50_Y36_N18
\Mod0|auto_generated|divider|divider|StageOut[51]~446\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[51]~446_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[44]~510_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[44]~510_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[51]~446_combout\);

-- Location: LCCOMB_X50_Y36_N30
\Mod0|auto_generated|divider|divider|StageOut[50]~275\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[50]~275_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[50]~275_combout\);

-- Location: LCCOMB_X50_Y36_N20
\Mod0|auto_generated|divider|divider|StageOut[49]~276\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[49]~276_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~21_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|_~21_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[49]~276_combout\);

-- Location: LCCOMB_X49_Y36_N28
\Mod0|auto_generated|divider|divider|StageOut[49]~277\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[49]~277_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[49]~277_combout\);

-- Location: LCCOMB_X54_Y37_N30
\Mod0|auto_generated|divider|my_abs_num|cs2a[23]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~14_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~20_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~19_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|_~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~19_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~18_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~20_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~14_combout\);

-- Location: LCCOMB_X53_Y36_N10
\Mod0|auto_generated|divider|divider|StageOut[48]~279\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[48]~279_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[23]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[48]~279_combout\);

-- Location: LCCOMB_X53_Y36_N28
\Mod0|auto_generated|divider|divider|StageOut[48]~278\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[48]~278_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[23]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[48]~278_combout\);

-- Location: LCCOMB_X49_Y36_N0
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[48]~279_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[48]~278_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[48]~279_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[48]~278_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[48]~279_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[48]~278_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X49_Y36_N2
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[49]~276_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[49]~277_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[49]~276_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[49]~277_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[49]~276_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[49]~277_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[49]~276_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[49]~277_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X49_Y36_N4
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[50]~275_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[50]~447_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[50]~275_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[50]~447_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[50]~275_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[50]~447_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[50]~275_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[50]~447_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X49_Y36_N6
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[51]~274_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[51]~446_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[51]~274_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[51]~446_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[51]~274_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[51]~446_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[51]~274_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[51]~446_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X49_Y36_N8
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[52]~445_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[52]~273_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[52]~445_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[52]~273_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X49_Y36_N10
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\);

-- Location: LCCOMB_X50_Y36_N14
\Mod0|auto_generated|divider|divider|StageOut[57]~449\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~449_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[50]~447_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[50]~447_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~449_combout\);

-- Location: LCCOMB_X50_Y37_N18
\Mod0|auto_generated|divider|divider|StageOut[57]~281\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[57]~281_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[57]~281_combout\);

-- Location: LCCOMB_X50_Y37_N22
\Mod0|auto_generated|divider|divider|StageOut[56]~450\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~450_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[49]~276_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[49]~276_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~450_combout\);

-- Location: LCCOMB_X50_Y37_N28
\Mod0|auto_generated|divider|divider|StageOut[56]~282\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[56]~282_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[56]~282_combout\);

-- Location: LCCOMB_X50_Y37_N26
\Mod0|auto_generated|divider|divider|StageOut[55]~283\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[55]~283_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[23]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[55]~283_combout\);

-- Location: LCCOMB_X50_Y37_N0
\Mod0|auto_generated|divider|divider|StageOut[55]~284\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[55]~284_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[55]~284_combout\);

-- Location: LCCOMB_X54_Y37_N26
\Mod0|auto_generated|divider|divider|StageOut[54]~286\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[54]~286_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~19_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\ & \Mod0|auto_generated|divider|my_abs_num|_~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~19_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[54]~286_combout\);

-- Location: LCCOMB_X54_Y37_N16
\Mod0|auto_generated|divider|divider|StageOut[54]~285\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[54]~285_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~19_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\ & \Mod0|auto_generated|divider|my_abs_num|_~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~19_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[54]~285_combout\);

-- Location: LCCOMB_X50_Y37_N2
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[54]~286_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[54]~285_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[54]~286_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[54]~285_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[54]~286_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[54]~285_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X50_Y37_N4
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[55]~283_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[55]~284_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[55]~283_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[55]~284_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[55]~283_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[55]~284_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[55]~283_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[55]~284_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X50_Y37_N6
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[56]~450_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[56]~282_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[56]~450_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[56]~282_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[56]~450_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[56]~282_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[56]~450_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[56]~282_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X50_Y37_N8
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[57]~449_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[57]~281_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[57]~449_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[57]~281_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[57]~449_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[57]~281_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[57]~449_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[57]~281_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X50_Y37_N24
\Mod0|auto_generated|divider|divider|StageOut[58]~448\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~448_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[51]~446_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[51]~446_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~448_combout\);

-- Location: LCCOMB_X50_Y37_N16
\Mod0|auto_generated|divider|divider|StageOut[58]~280\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[58]~280_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[58]~280_combout\);

-- Location: LCCOMB_X50_Y37_N10
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[58]~448_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[58]~280_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[58]~448_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[58]~280_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X50_Y37_N12
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\);

-- Location: LCCOMB_X50_Y37_N30
\Mod0|auto_generated|divider|divider|StageOut[64]~287\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[64]~287_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[64]~287_combout\);

-- Location: LCCOMB_X49_Y37_N16
\Mod0|auto_generated|divider|divider|StageOut[64]~451\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[64]~451_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[57]~449_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[57]~449_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[64]~451_combout\);

-- Location: LCCOMB_X49_Y37_N26
\Mod0|auto_generated|divider|divider|StageOut[63]~452\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[63]~452_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[56]~450_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[56]~450_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[63]~452_combout\);

-- Location: LCCOMB_X49_Y37_N0
\Mod0|auto_generated|divider|divider|StageOut[63]~288\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[63]~288_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[63]~288_combout\);

-- Location: LCCOMB_X50_Y37_N20
\Mod0|auto_generated|divider|divider|StageOut[62]~289\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[62]~289_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[62]~289_combout\);

-- Location: LCCOMB_X49_Y37_N18
\Mod0|auto_generated|divider|divider|StageOut[62]~511\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[62]~511_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[23]~14_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[23]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[62]~511_combout\);

-- Location: LCCOMB_X49_Y37_N22
\Mod0|auto_generated|divider|divider|StageOut[61]~290\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[61]~290_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~19_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~18_combout\ 
-- & \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~18_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~19_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[61]~290_combout\);

-- Location: LCCOMB_X50_Y37_N14
\Mod0|auto_generated|divider|divider|StageOut[61]~291\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[61]~291_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[61]~291_combout\);

-- Location: LCCOMB_X49_Y37_N30
\Mod0|auto_generated|divider|divider|StageOut[60]~293\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~293_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~293_combout\);

-- Location: LCCOMB_X49_Y37_N24
\Mod0|auto_generated|divider|divider|StageOut[60]~292\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[60]~292_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[60]~292_combout\);

-- Location: LCCOMB_X49_Y37_N4
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[60]~293_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[60]~292_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[60]~293_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[60]~292_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[60]~293_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[60]~292_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X49_Y37_N6
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[61]~290_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[61]~291_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[61]~290_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[61]~291_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[61]~290_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[61]~291_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[61]~290_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[61]~291_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X49_Y37_N8
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[62]~289_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[62]~511_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[62]~289_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[62]~511_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[62]~289_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[62]~511_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[62]~289_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[62]~511_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X49_Y37_N10
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[63]~452_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[63]~288_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[63]~452_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[63]~288_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[63]~452_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[63]~288_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[63]~452_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[63]~288_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X49_Y37_N12
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[64]~287_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[64]~451_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[64]~287_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[64]~451_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\);

-- Location: LCCOMB_X49_Y37_N14
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\);

-- Location: LCCOMB_X49_Y37_N2
\Mod0|auto_generated|divider|divider|StageOut[67]~297\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~297_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~18_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~7_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~297_combout\);

-- Location: LCCOMB_X48_Y37_N8
\Mod0|auto_generated|divider|divider|StageOut[67]~298\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~298_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~298_combout\);

-- Location: LCCOMB_X53_Y37_N28
\Mod0|auto_generated|divider|my_abs_num|cs2a[20]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~15_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~17_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~15_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|_~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~17_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~15_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~16_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~15_combout\);

-- Location: LCCOMB_X48_Y37_N26
\Mod0|auto_generated|divider|divider|StageOut[66]~300\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~300_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~15_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~300_combout\);

-- Location: LCCOMB_X47_Y37_N4
\Mod0|auto_generated|divider|divider|StageOut[66]~299\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~299_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[20]~15_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~15_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~299_combout\);

-- Location: LCCOMB_X48_Y37_N12
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[66]~300_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[66]~299_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[66]~300_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[66]~299_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[66]~300_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[66]~299_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X48_Y37_N14
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[67]~297_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[67]~298_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[67]~297_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[67]~298_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[67]~297_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[67]~298_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[67]~297_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[67]~298_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X49_Y37_N20
\Mod0|auto_generated|divider|divider|StageOut[70]~294\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~294_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~294_combout\);

-- Location: LCCOMB_X48_Y37_N0
\Mod0|auto_generated|divider|divider|StageOut[70]~453\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~453_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[63]~452_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[63]~452_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~453_combout\);

-- Location: LCCOMB_X48_Y37_N24
\Mod0|auto_generated|divider|divider|StageOut[69]~295\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[69]~295_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[69]~295_combout\);

-- Location: LCCOMB_X49_Y37_N28
\Mod0|auto_generated|divider|divider|StageOut[69]~454\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[69]~454_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[62]~511_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[62]~511_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[69]~454_combout\);

-- Location: LCCOMB_X48_Y37_N30
\Mod0|auto_generated|divider|divider|StageOut[68]~296\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~296_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~296_combout\);

-- Location: LCCOMB_X48_Y37_N2
\Mod0|auto_generated|divider|divider|StageOut[68]~455\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~455_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[61]~290_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[61]~290_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~455_combout\);

-- Location: LCCOMB_X48_Y37_N16
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[68]~296_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~455_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[68]~296_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~455_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[68]~296_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~455_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[68]~296_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[68]~455_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X48_Y37_N18
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[69]~295_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[69]~454_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[69]~295_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[69]~454_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[69]~295_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[69]~454_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[69]~295_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[69]~454_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X48_Y37_N20
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[70]~294_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[70]~453_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[70]~294_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[70]~453_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\);

-- Location: LCCOMB_X48_Y37_N22
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\);

-- Location: LCCOMB_X52_Y37_N28
\Mod0|auto_generated|divider|divider|StageOut[74]~458\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~458_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[67]~297_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[67]~297_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~458_combout\);

-- Location: LCCOMB_X48_Y37_N28
\Mod0|auto_generated|divider|divider|StageOut[76]~301\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[76]~301_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[76]~301_combout\);

-- Location: LCCOMB_X52_Y37_N14
\Mod0|auto_generated|divider|divider|StageOut[76]~456\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[76]~456_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[69]~454_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[69]~454_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[76]~456_combout\);

-- Location: LCCOMB_X48_Y37_N6
\Mod0|auto_generated|divider|divider|StageOut[75]~302\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~302_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~302_combout\);

-- Location: LCCOMB_X48_Y37_N4
\Mod0|auto_generated|divider|divider|StageOut[75]~457\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[75]~457_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[68]~455_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[68]~455_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[75]~457_combout\);

-- Location: LCCOMB_X52_Y37_N24
\Mod0|auto_generated|divider|divider|StageOut[74]~303\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[74]~303_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[74]~303_combout\);

-- Location: LCCOMB_X47_Y37_N14
\Mod0|auto_generated|divider|divider|StageOut[73]~305\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~305_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~305_combout\);

-- Location: LCCOMB_X52_Y37_N18
\Mod0|auto_generated|divider|divider|StageOut[73]~304\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[73]~304_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[20]~15_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~15_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[73]~304_combout\);

-- Location: LCCOMB_X52_Y37_N30
\Mod0|auto_generated|divider|divider|StageOut[72]~307\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~307_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~16_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|_~15_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~15_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~307_combout\);

-- Location: LCCOMB_X52_Y37_N20
\Mod0|auto_generated|divider|divider|StageOut[72]~306\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[72]~306_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~16_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~15_combout\ 
-- & \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~15_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[72]~306_combout\);

-- Location: LCCOMB_X52_Y37_N2
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[72]~307_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[72]~306_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[72]~307_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[72]~306_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[72]~307_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[72]~306_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\);

-- Location: LCCOMB_X52_Y37_N4
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[73]~305_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[73]~304_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[73]~305_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[73]~304_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[73]~305_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[73]~304_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[73]~305_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[73]~304_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\);

-- Location: LCCOMB_X52_Y37_N6
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[74]~303_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[74]~458_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[74]~303_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[74]~458_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~303_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[74]~458_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[74]~303_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[74]~458_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\);

-- Location: LCCOMB_X52_Y37_N8
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[75]~302_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[75]~457_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[75]~302_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[75]~457_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[75]~302_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[75]~457_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[75]~302_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[75]~457_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\);

-- Location: LCCOMB_X52_Y37_N10
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[76]~301_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[76]~456_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[76]~301_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[76]~456_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\);

-- Location: LCCOMB_X52_Y37_N12
\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\);

-- Location: LCCOMB_X52_Y37_N22
\Mod0|auto_generated|divider|divider|StageOut[81]~460\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~460_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[74]~458_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[74]~458_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~460_combout\);

-- Location: LCCOMB_X48_Y37_N10
\Mod0|auto_generated|divider|divider|StageOut[82]~459\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~459_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[75]~457_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[75]~457_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~459_combout\);

-- Location: LCCOMB_X53_Y37_N2
\Mod0|auto_generated|divider|divider|StageOut[82]~308\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~308_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~308_combout\);

-- Location: LCCOMB_X52_Y37_N16
\Mod0|auto_generated|divider|divider|StageOut[81]~309\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~309_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~309_combout\);

-- Location: LCCOMB_X52_Y37_N26
\Mod0|auto_generated|divider|divider|StageOut[80]~512\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~512_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[20]~15_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[20]~15_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~512_combout\);

-- Location: LCCOMB_X53_Y37_N20
\Mod0|auto_generated|divider|divider|StageOut[80]~310\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~310_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~310_combout\);

-- Location: LCCOMB_X53_Y37_N26
\Mod0|auto_generated|divider|divider|StageOut[79]~311\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[79]~311_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~16_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\ & \Mod0|auto_generated|divider|my_abs_num|_~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~16_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~15_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[79]~311_combout\);

-- Location: LCCOMB_X53_Y37_N24
\Mod0|auto_generated|divider|divider|StageOut[79]~312\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[79]~312_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[79]~312_combout\);

-- Location: LCCOMB_X53_Y37_N6
\Mod0|auto_generated|divider|divider|StageOut[78]~313\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~313_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~15_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~313_combout\);

-- Location: LCCOMB_X53_Y37_N4
\Mod0|auto_generated|divider|divider|StageOut[78]~314\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~314_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~15_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~314_combout\);

-- Location: LCCOMB_X53_Y37_N8
\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[78]~313_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[78]~314_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[78]~313_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[78]~314_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[78]~313_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[78]~314_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\);

-- Location: LCCOMB_X53_Y37_N10
\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[79]~311_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[79]~312_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[79]~311_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[79]~312_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[79]~311_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[79]~312_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[79]~311_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[79]~312_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\);

-- Location: LCCOMB_X53_Y37_N12
\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[80]~512_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[80]~310_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[80]~512_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[80]~310_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[80]~512_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[80]~310_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[80]~512_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[80]~310_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\);

-- Location: LCCOMB_X53_Y37_N14
\Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[81]~309_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[81]~460_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[81]~309_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[81]~460_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[81]~309_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[81]~460_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[81]~309_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~460_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\);

-- Location: LCCOMB_X53_Y37_N16
\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[82]~459_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[82]~308_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[82]~459_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[82]~308_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\);

-- Location: LCCOMB_X53_Y37_N18
\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\);

-- Location: LCCOMB_X52_Y38_N22
\Mod0|auto_generated|divider|divider|StageOut[88]~461\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~461_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[81]~460_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[81]~460_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~461_combout\);

-- Location: LCCOMB_X53_Y37_N22
\Mod0|auto_generated|divider|divider|StageOut[88]~315\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[88]~315_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[88]~315_combout\);

-- Location: LCCOMB_X52_Y38_N20
\Mod0|auto_generated|divider|divider|StageOut[87]~316\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~316_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~316_combout\);

-- Location: LCCOMB_X52_Y37_N0
\Mod0|auto_generated|divider|divider|StageOut[87]~462\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[87]~462_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[80]~512_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[80]~512_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[87]~462_combout\);

-- Location: LCCOMB_X53_Y37_N0
\Mod0|auto_generated|divider|divider|StageOut[86]~317\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~317_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~317_combout\);

-- Location: LCCOMB_X52_Y38_N28
\Mod0|auto_generated|divider|divider|StageOut[86]~463\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[86]~463_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[79]~311_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[79]~311_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_13_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[86]~463_combout\);

-- Location: LCCOMB_X53_Y37_N30
\Mod0|auto_generated|divider|divider|StageOut[85]~319\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~319_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~319_combout\);

-- Location: LCCOMB_X52_Y38_N18
\Mod0|auto_generated|divider|divider|StageOut[85]~318\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[85]~318_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~15_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|_~15_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[85]~318_combout\);

-- Location: LCCOMB_X53_Y38_N24
\Mod0|auto_generated|divider|my_abs_num|cs2a[17]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~16_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~14_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~12_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|_~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~12_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~13_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~14_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~16_combout\);

-- Location: LCCOMB_X52_Y38_N30
\Mod0|auto_generated|divider|divider|StageOut[84]~321\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~321_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~321_combout\);

-- Location: LCCOMB_X52_Y38_N24
\Mod0|auto_generated|divider|divider|StageOut[84]~320\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~320_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~320_combout\);

-- Location: LCCOMB_X52_Y38_N6
\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[84]~321_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[84]~320_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[84]~321_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[84]~320_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[84]~321_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[84]~320_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\);

-- Location: LCCOMB_X52_Y38_N8
\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[85]~319_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[85]~318_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[85]~319_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[85]~318_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[85]~319_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[85]~318_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[85]~319_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[85]~318_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\);

-- Location: LCCOMB_X52_Y38_N10
\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[86]~317_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~463_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[86]~317_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~463_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[86]~317_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[86]~463_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[86]~317_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[86]~463_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\);

-- Location: LCCOMB_X52_Y38_N12
\Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[87]~316_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[87]~462_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[87]~316_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[87]~462_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[87]~316_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[87]~462_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[87]~316_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[87]~462_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\);

-- Location: LCCOMB_X52_Y38_N14
\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[88]~461_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[88]~315_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[88]~461_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[88]~315_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\);

-- Location: LCCOMB_X52_Y38_N16
\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\);

-- Location: LCCOMB_X53_Y38_N26
\Mod0|auto_generated|divider|divider|StageOut[90]~327\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~327_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~13_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~12_combout\ 
-- & \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~12_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~13_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~327_combout\);

-- Location: LCCOMB_X53_Y38_N28
\Mod0|auto_generated|divider|divider|StageOut[90]~328\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[90]~328_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~13_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|_~12_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~12_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~13_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[90]~328_combout\);

-- Location: LCCOMB_X53_Y38_N0
\Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[90]~327_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[90]~328_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[90]~327_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[90]~328_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[90]~327_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[90]~328_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\);

-- Location: LCCOMB_X53_Y38_N22
\Mod0|auto_generated|divider|divider|StageOut[94]~322\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[94]~322_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[94]~322_combout\);

-- Location: LCCOMB_X53_Y38_N18
\Mod0|auto_generated|divider|divider|StageOut[94]~464\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[94]~464_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[87]~462_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[87]~462_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[94]~464_combout\);

-- Location: LCCOMB_X52_Y38_N2
\Mod0|auto_generated|divider|divider|StageOut[93]~465\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[93]~465_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[86]~463_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[86]~463_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[93]~465_combout\);

-- Location: LCCOMB_X52_Y38_N4
\Mod0|auto_generated|divider|divider|StageOut[93]~323\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[93]~323_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[93]~323_combout\);

-- Location: LCCOMB_X52_Y38_N0
\Mod0|auto_generated|divider|divider|StageOut[92]~466\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[92]~466_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[85]~318_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[85]~318_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_14_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[92]~466_combout\);

-- Location: LCCOMB_X53_Y38_N20
\Mod0|auto_generated|divider|divider|StageOut[92]~324\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[92]~324_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[92]~324_combout\);

-- Location: LCCOMB_X53_Y38_N12
\Mod0|auto_generated|divider|divider|StageOut[91]~326\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~326_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~326_combout\);

-- Location: LCCOMB_X53_Y38_N14
\Mod0|auto_generated|divider|divider|StageOut[91]~325\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~325_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[17]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~325_combout\);

-- Location: LCCOMB_X53_Y38_N2
\Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[91]~326_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[91]~325_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[91]~326_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[91]~325_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[91]~326_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[91]~325_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[91]~326_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[91]~325_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\);

-- Location: LCCOMB_X53_Y38_N4
\Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[92]~466_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[92]~324_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[92]~466_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[92]~324_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[92]~466_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[92]~324_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[92]~466_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[92]~324_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\);

-- Location: LCCOMB_X53_Y38_N6
\Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[93]~465_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[93]~323_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[93]~465_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[93]~323_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[93]~465_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[93]~323_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[93]~465_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[93]~323_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\);

-- Location: LCCOMB_X53_Y38_N8
\Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[94]~322_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[94]~464_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[94]~322_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[94]~464_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\);

-- Location: LCCOMB_X53_Y38_N10
\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\);

-- Location: LCCOMB_X53_Y38_N16
\Mod0|auto_generated|divider|divider|StageOut[97]~332\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[97]~332_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~13_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~12_combout\ 
-- & \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~12_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~13_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[97]~332_combout\);

-- Location: LCCOMB_X52_Y39_N30
\Mod0|auto_generated|divider|divider|StageOut[100]~467\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~467_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[93]~465_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[93]~465_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~467_combout\);

-- Location: LCCOMB_X53_Y38_N30
\Mod0|auto_generated|divider|divider|StageOut[100]~329\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[100]~329_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[100]~329_combout\);

-- Location: LCCOMB_X52_Y38_N26
\Mod0|auto_generated|divider|divider|StageOut[99]~468\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~468_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[92]~466_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[92]~466_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~468_combout\);

-- Location: LCCOMB_X52_Y39_N20
\Mod0|auto_generated|divider|divider|StageOut[99]~330\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[99]~330_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[99]~330_combout\);

-- Location: LCCOMB_X52_Y39_N22
\Mod0|auto_generated|divider|divider|StageOut[98]~513\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~513_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[17]~16_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[17]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_15_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~513_combout\);

-- Location: LCCOMB_X52_Y39_N2
\Mod0|auto_generated|divider|divider|StageOut[98]~331\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~331_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~331_combout\);

-- Location: LCCOMB_X52_Y39_N4
\Mod0|auto_generated|divider|divider|StageOut[97]~333\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[97]~333_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[97]~333_combout\);

-- Location: LCCOMB_X52_Y39_N26
\Mod0|auto_generated|divider|divider|StageOut[96]~334\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~334_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~334_combout\);

-- Location: LCCOMB_X52_Y39_N24
\Mod0|auto_generated|divider|divider|StageOut[96]~335\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~335_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~335_combout\);

-- Location: LCCOMB_X52_Y39_N8
\Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[96]~334_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[96]~335_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[96]~334_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[96]~335_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[96]~334_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[96]~335_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\);

-- Location: LCCOMB_X52_Y39_N10
\Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[97]~332_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[97]~333_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[97]~332_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[97]~333_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[97]~332_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[97]~333_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[97]~332_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[97]~333_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\);

-- Location: LCCOMB_X52_Y39_N12
\Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[98]~513_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[98]~331_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[98]~513_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[98]~331_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[98]~513_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[98]~331_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[98]~513_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[98]~331_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\);

-- Location: LCCOMB_X52_Y39_N14
\Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[99]~468_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[99]~330_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[99]~468_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[99]~330_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[99]~468_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[99]~330_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[99]~468_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[99]~330_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\);

-- Location: LCCOMB_X52_Y39_N16
\Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[100]~467_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[100]~329_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[100]~467_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[100]~329_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\);

-- Location: LCCOMB_X52_Y39_N18
\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\);

-- Location: LCCOMB_X53_Y39_N12
\Mod0|auto_generated|divider|divider|StageOut[104]~471\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~471_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[97]~332_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[97]~332_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~471_combout\);

-- Location: LCCOMB_X53_Y39_N24
\Mod0|auto_generated|divider|divider|StageOut[104]~338\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~338_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~338_combout\);

-- Location: LCCOMB_X53_Y39_N26
\Mod0|auto_generated|divider|divider|StageOut[103]~339\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~339_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~12_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~12_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~5_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~339_combout\);

-- Location: LCCOMB_X53_Y39_N16
\Mod0|auto_generated|divider|divider|StageOut[103]~340\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[103]~340_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[103]~340_combout\);

-- Location: LCCOMB_X54_Y36_N28
\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~17_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~11_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|_~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~11_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~10_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~9_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~17_combout\);

-- Location: LCCOMB_X53_Y39_N30
\Mod0|auto_generated|divider|divider|StageOut[102]~342\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~342_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~17_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~17_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~342_combout\);

-- Location: LCCOMB_X54_Y36_N14
\Mod0|auto_generated|divider|divider|StageOut[102]~341\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[102]~341_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~17_combout\ & \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~17_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[102]~341_combout\);

-- Location: LCCOMB_X53_Y39_N0
\Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[102]~342_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[102]~341_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[102]~342_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[102]~341_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[102]~342_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[102]~341_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\);

-- Location: LCCOMB_X53_Y39_N2
\Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[103]~339_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[103]~340_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[103]~339_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[103]~340_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[103]~339_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[103]~340_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[103]~339_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[103]~340_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\);

-- Location: LCCOMB_X53_Y39_N4
\Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[104]~471_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[104]~338_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[104]~471_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[104]~338_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[104]~471_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[104]~338_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[104]~471_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[104]~338_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\);

-- Location: LCCOMB_X53_Y39_N22
\Mod0|auto_generated|divider|divider|StageOut[106]~469\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[106]~469_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[99]~468_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[99]~468_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[106]~469_combout\);

-- Location: LCCOMB_X52_Y39_N6
\Mod0|auto_generated|divider|divider|StageOut[106]~336\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[106]~336_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[106]~336_combout\);

-- Location: LCCOMB_X52_Y39_N0
\Mod0|auto_generated|divider|divider|StageOut[105]~337\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~337_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~337_combout\);

-- Location: LCCOMB_X52_Y39_N28
\Mod0|auto_generated|divider|divider|StageOut[105]~470\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~470_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[98]~513_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_16_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[98]~513_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~470_combout\);

-- Location: LCCOMB_X53_Y39_N6
\Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[105]~337_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[105]~470_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[105]~337_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[105]~470_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[105]~337_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[105]~470_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[105]~337_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[105]~470_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\);

-- Location: LCCOMB_X53_Y39_N8
\Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[106]~469_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[106]~336_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[106]~469_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[106]~336_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\);

-- Location: LCCOMB_X53_Y39_N10
\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\);

-- Location: LCCOMB_X53_Y39_N14
\Mod0|auto_generated|divider|divider|StageOut[111]~344\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[111]~344_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[111]~344_combout\);

-- Location: LCCOMB_X53_Y39_N18
\Mod0|auto_generated|divider|divider|StageOut[111]~473\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[111]~473_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[104]~471_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[104]~471_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[111]~473_combout\);

-- Location: LCCOMB_X54_Y39_N20
\Mod0|auto_generated|divider|divider|StageOut[110]~474\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[110]~474_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[103]~339_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[103]~339_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[110]~474_combout\);

-- Location: LCCOMB_X54_Y39_N28
\Mod0|auto_generated|divider|divider|StageOut[110]~345\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[110]~345_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[110]~345_combout\);

-- Location: LCCOMB_X53_Y36_N16
\Mod0|auto_generated|divider|divider|StageOut[109]~346\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[109]~346_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~17_combout\ & \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~17_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[109]~346_combout\);

-- Location: LCCOMB_X53_Y39_N28
\Mod0|auto_generated|divider|divider|StageOut[109]~347\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[109]~347_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[109]~347_combout\);

-- Location: LCCOMB_X54_Y39_N26
\Mod0|auto_generated|divider|divider|StageOut[108]~348\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[108]~348_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~10_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~9_combout\ 
-- & \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~9_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~10_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[108]~348_combout\);

-- Location: LCCOMB_X54_Y39_N24
\Mod0|auto_generated|divider|divider|StageOut[108]~349\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[108]~349_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~10_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|_~9_combout\ & \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~9_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~10_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[108]~349_combout\);

-- Location: LCCOMB_X54_Y39_N8
\Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[108]~348_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[108]~349_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[108]~348_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[108]~349_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[108]~348_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[108]~349_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\);

-- Location: LCCOMB_X54_Y39_N10
\Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[109]~346_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[109]~347_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[109]~346_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[109]~347_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[109]~346_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[109]~347_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[109]~346_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[109]~347_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\);

-- Location: LCCOMB_X54_Y39_N12
\Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[110]~474_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[110]~345_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[110]~474_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[110]~345_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[110]~474_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[110]~345_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[110]~474_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[110]~345_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\);

-- Location: LCCOMB_X54_Y39_N14
\Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[111]~344_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[111]~473_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[111]~344_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[111]~473_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[111]~344_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[111]~473_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[111]~344_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[111]~473_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\);

-- Location: LCCOMB_X54_Y39_N6
\Mod0|auto_generated|divider|divider|StageOut[112]~472\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~472_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[105]~470_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_17_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[105]~470_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~472_combout\);

-- Location: LCCOMB_X53_Y39_N20
\Mod0|auto_generated|divider|divider|StageOut[112]~343\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~343_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~343_combout\);

-- Location: LCCOMB_X54_Y39_N16
\Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[112]~472_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[112]~343_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[112]~472_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[112]~343_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\);

-- Location: LCCOMB_X54_Y39_N18
\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\);

-- Location: LCCOMB_X54_Y39_N2
\Mod0|auto_generated|divider|divider|StageOut[118]~350\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~350_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~350_combout\);

-- Location: LCCOMB_X55_Y39_N28
\Mod0|auto_generated|divider|divider|StageOut[118]~475\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~475_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[111]~473_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[111]~473_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~475_combout\);

-- Location: LCCOMB_X54_Y39_N0
\Mod0|auto_generated|divider|divider|StageOut[117]~351\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~351_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~351_combout\);

-- Location: LCCOMB_X54_Y39_N30
\Mod0|auto_generated|divider|divider|StageOut[117]~476\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~476_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[110]~474_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[110]~474_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~476_combout\);

-- Location: LCCOMB_X55_Y39_N22
\Mod0|auto_generated|divider|divider|StageOut[116]~514\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~514_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[14]~17_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[14]~17_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_18_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~514_combout\);

-- Location: LCCOMB_X55_Y39_N16
\Mod0|auto_generated|divider|divider|StageOut[116]~352\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[116]~352_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[116]~352_combout\);

-- Location: LCCOMB_X56_Y39_N20
\Mod0|auto_generated|divider|divider|StageOut[115]~353\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~353_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~10_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\ & \Mod0|auto_generated|divider|my_abs_num|_~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~10_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~9_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~353_combout\);

-- Location: LCCOMB_X54_Y39_N22
\Mod0|auto_generated|divider|divider|StageOut[115]~354\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[115]~354_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[115]~354_combout\);

-- Location: LCCOMB_X55_Y39_N18
\Mod0|auto_generated|divider|divider|StageOut[114]~356\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~356_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~9_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|_~9_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~356_combout\);

-- Location: LCCOMB_X54_Y39_N4
\Mod0|auto_generated|divider|divider|StageOut[114]~355\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[114]~355_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~9_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|_~9_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[114]~355_combout\);

-- Location: LCCOMB_X55_Y39_N2
\Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[114]~356_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[114]~355_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[114]~356_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[114]~355_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[114]~356_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[114]~355_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\);

-- Location: LCCOMB_X55_Y39_N4
\Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[115]~353_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[115]~354_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[115]~353_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[115]~354_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[115]~353_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[115]~354_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[115]~353_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[115]~354_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\);

-- Location: LCCOMB_X55_Y39_N6
\Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[116]~514_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[116]~352_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[116]~514_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[116]~352_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[116]~514_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[116]~352_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[116]~514_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[116]~352_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\);

-- Location: LCCOMB_X55_Y39_N8
\Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[117]~351_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[117]~476_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[117]~351_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[117]~476_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[117]~351_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[117]~476_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[117]~351_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[117]~476_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\);

-- Location: LCCOMB_X55_Y39_N10
\Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[118]~350_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[118]~475_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[118]~350_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[118]~475_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\);

-- Location: LCCOMB_X55_Y39_N12
\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\);

-- Location: LCCOMB_X54_Y38_N28
\Mod0|auto_generated|divider|divider|StageOut[121]~361\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[121]~361_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[121]~361_combout\);

-- Location: LCCOMB_X54_Y38_N2
\Mod0|auto_generated|divider|divider|StageOut[121]~360\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[121]~360_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~9_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[121]~360_combout\);

-- Location: LCCOMB_X53_Y36_N18
\Mod0|auto_generated|divider|my_abs_num|cs2a[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~18_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~8_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~7_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~6_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~8_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~7_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~18_combout\);

-- Location: LCCOMB_X54_Y38_N30
\Mod0|auto_generated|divider|divider|StageOut[120]~362\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[120]~362_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[11]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[120]~362_combout\);

-- Location: LCCOMB_X54_Y38_N0
\Mod0|auto_generated|divider|divider|StageOut[120]~363\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[120]~363_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[11]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[120]~363_combout\);

-- Location: LCCOMB_X54_Y38_N8
\Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[120]~362_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[120]~363_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[120]~362_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[120]~363_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[120]~362_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[120]~363_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\);

-- Location: LCCOMB_X54_Y38_N10
\Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[121]~361_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[121]~360_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[121]~361_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[121]~360_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[121]~361_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[121]~360_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[121]~361_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[121]~360_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\);

-- Location: LCCOMB_X54_Y38_N26
\Mod0|auto_generated|divider|divider|StageOut[124]~477\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[124]~477_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[117]~476_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[117]~476_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[124]~477_combout\);

-- Location: LCCOMB_X54_Y38_N20
\Mod0|auto_generated|divider|divider|StageOut[124]~357\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[124]~357_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[124]~357_combout\);

-- Location: LCCOMB_X55_Y39_N0
\Mod0|auto_generated|divider|divider|StageOut[123]~358\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[123]~358_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[123]~358_combout\);

-- Location: LCCOMB_X55_Y39_N14
\Mod0|auto_generated|divider|divider|StageOut[123]~478\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[123]~478_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[116]~514_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[116]~514_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[123]~478_combout\);

-- Location: LCCOMB_X55_Y39_N26
\Mod0|auto_generated|divider|divider|StageOut[122]~359\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[122]~359_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[122]~359_combout\);

-- Location: LCCOMB_X55_Y39_N24
\Mod0|auto_generated|divider|divider|StageOut[122]~479\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[122]~479_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[115]~353_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_19_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[115]~353_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[122]~479_combout\);

-- Location: LCCOMB_X54_Y38_N12
\Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[122]~359_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[122]~479_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[122]~359_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[122]~479_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[122]~359_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[122]~479_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[122]~359_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[122]~479_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\);

-- Location: LCCOMB_X54_Y38_N14
\Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[123]~358_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[123]~478_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[123]~358_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[123]~478_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[123]~358_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[123]~478_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[123]~358_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[123]~478_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\);

-- Location: LCCOMB_X54_Y38_N16
\Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[124]~477_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[124]~357_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[124]~477_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[124]~357_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\);

-- Location: LCCOMB_X54_Y38_N18
\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\);

-- Location: LCCOMB_X54_Y38_N24
\Mod0|auto_generated|divider|divider|StageOut[128]~366\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~366_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~366_combout\);

-- Location: LCCOMB_X54_Y38_N4
\Mod0|auto_generated|divider|divider|StageOut[128]~482\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[128]~482_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[121]~360_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[121]~360_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[128]~482_combout\);

-- Location: LCCOMB_X55_Y38_N26
\Mod0|auto_generated|divider|divider|StageOut[127]~367\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~367_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[11]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~367_combout\);

-- Location: LCCOMB_X55_Y38_N24
\Mod0|auto_generated|divider|divider|StageOut[127]~368\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[127]~368_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[127]~368_combout\);

-- Location: LCCOMB_X55_Y38_N30
\Mod0|auto_generated|divider|divider|StageOut[126]~369\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~369_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~7_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~6_combout\ 
-- & \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~7_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~369_combout\);

-- Location: LCCOMB_X55_Y38_N0
\Mod0|auto_generated|divider|divider|StageOut[126]~370\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~370_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~7_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~6_combout\ 
-- & \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~7_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~370_combout\);

-- Location: LCCOMB_X55_Y38_N4
\Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[126]~369_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[126]~370_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[126]~369_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[126]~370_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[126]~369_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[126]~370_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\);

-- Location: LCCOMB_X55_Y38_N6
\Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[127]~367_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[127]~368_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[127]~367_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[127]~368_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[127]~367_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[127]~368_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[127]~367_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[127]~368_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\);

-- Location: LCCOMB_X55_Y38_N8
\Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[128]~366_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~482_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[128]~366_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~482_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[128]~366_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[128]~482_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[128]~366_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[128]~482_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\);

-- Location: LCCOMB_X55_Y39_N30
\Mod0|auto_generated|divider|divider|StageOut[130]~480\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~480_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[123]~478_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[123]~478_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~480_combout\);

-- Location: LCCOMB_X54_Y38_N6
\Mod0|auto_generated|divider|divider|StageOut[130]~364\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~364_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~364_combout\);

-- Location: LCCOMB_X55_Y39_N20
\Mod0|auto_generated|divider|divider|StageOut[129]~481\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~481_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[122]~479_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_20_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[122]~479_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~481_combout\);

-- Location: LCCOMB_X55_Y38_N20
\Mod0|auto_generated|divider|divider|StageOut[129]~365\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[129]~365_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[129]~365_combout\);

-- Location: LCCOMB_X55_Y38_N10
\Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[129]~481_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[129]~365_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[129]~481_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[129]~365_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[129]~481_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[129]~365_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[129]~481_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[129]~365_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\);

-- Location: LCCOMB_X55_Y38_N12
\Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[130]~480_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[130]~364_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[130]~480_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[130]~364_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\);

-- Location: LCCOMB_X55_Y38_N14
\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\);

-- Location: LCCOMB_X54_Y38_N22
\Mod0|auto_generated|divider|divider|StageOut[135]~484\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~484_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[128]~482_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[128]~482_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~484_combout\);

-- Location: LCCOMB_X56_Y38_N30
\Mod0|auto_generated|divider|divider|StageOut[136]~483\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[136]~483_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[129]~481_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[129]~481_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[136]~483_combout\);

-- Location: LCCOMB_X56_Y38_N20
\Mod0|auto_generated|divider|divider|StageOut[136]~371\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[136]~371_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[136]~371_combout\);

-- Location: LCCOMB_X55_Y38_N2
\Mod0|auto_generated|divider|divider|StageOut[135]~372\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~372_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~372_combout\);

-- Location: LCCOMB_X55_Y38_N16
\Mod0|auto_generated|divider|divider|StageOut[134]~373\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~373_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~373_combout\);

-- Location: LCCOMB_X55_Y38_N22
\Mod0|auto_generated|divider|divider|StageOut[134]~515\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~515_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[11]~18_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[11]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_21_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~515_combout\);

-- Location: LCCOMB_X56_Y38_N26
\Mod0|auto_generated|divider|divider|StageOut[133]~375\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~375_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~375_combout\);

-- Location: LCCOMB_X55_Y38_N18
\Mod0|auto_generated|divider|divider|StageOut[133]~374\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~374_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~7_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~6_combout\ 
-- & \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~7_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~374_combout\);

-- Location: LCCOMB_X56_Y38_N22
\Mod0|auto_generated|divider|divider|StageOut[132]~377\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~377_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~377_combout\);

-- Location: LCCOMB_X56_Y38_N4
\Mod0|auto_generated|divider|divider|StageOut[132]~376\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~376_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~376_combout\);

-- Location: LCCOMB_X56_Y38_N8
\Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[132]~377_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[132]~376_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[132]~377_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[132]~376_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[132]~377_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[132]~376_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\);

-- Location: LCCOMB_X56_Y38_N10
\Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[133]~375_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[133]~374_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[133]~375_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[133]~374_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[133]~375_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[133]~374_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[133]~375_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[133]~374_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\);

-- Location: LCCOMB_X56_Y38_N12
\Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[134]~373_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[134]~515_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[134]~373_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[134]~515_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~373_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[134]~515_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[134]~373_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[134]~515_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\);

-- Location: LCCOMB_X56_Y38_N14
\Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[135]~372_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[135]~484_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[135]~372_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[135]~484_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[135]~372_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[135]~484_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[135]~372_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[135]~484_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\);

-- Location: LCCOMB_X56_Y38_N16
\Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[136]~483_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[136]~371_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[136]~483_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[136]~371_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\);

-- Location: LCCOMB_X56_Y38_N18
\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\);

-- Location: LCCOMB_X55_Y35_N30
\Mod0|auto_generated|divider|divider|StageOut[142]~485\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[142]~485_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[135]~484_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[135]~484_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[142]~485_combout\);

-- Location: LCCOMB_X56_Y38_N24
\Mod0|auto_generated|divider|divider|StageOut[142]~378\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\);

-- Location: LCCOMB_X56_Y38_N2
\Mod0|auto_generated|divider|divider|StageOut[141]~379\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\);

-- Location: LCCOMB_X55_Y38_N28
\Mod0|auto_generated|divider|divider|StageOut[141]~486\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[141]~486_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~515_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[134]~515_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[141]~486_combout\);

-- Location: LCCOMB_X55_Y35_N12
\Mod0|auto_generated|divider|divider|StageOut[140]~487\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~487_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[133]~374_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_22_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[133]~374_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~487_combout\);

-- Location: LCCOMB_X56_Y38_N0
\Mod0|auto_generated|divider|divider|StageOut[140]~380\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~380_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~380_combout\);

-- Location: LCCOMB_X56_Y38_N6
\Mod0|auto_generated|divider|divider|StageOut[139]~381\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[139]~381_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[139]~381_combout\);

-- Location: LCCOMB_X56_Y38_N28
\Mod0|auto_generated|divider|divider|StageOut[139]~382\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[139]~382_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[139]~382_combout\);

-- Location: LCCOMB_X54_Y35_N16
\Mod0|auto_generated|divider|my_abs_num|cs2a[8]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~19_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~5_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~3_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~4_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~5_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~19_combout\);

-- Location: LCCOMB_X55_Y35_N10
\Mod0|auto_generated|divider|divider|StageOut[138]~384\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[138]~384_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[8]~19_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~19_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[138]~384_combout\);

-- Location: LCCOMB_X55_Y35_N28
\Mod0|auto_generated|divider|divider|StageOut[138]~383\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[138]~383_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[8]~19_combout\ & \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~19_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[138]~383_combout\);

-- Location: LCCOMB_X55_Y35_N16
\Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[138]~384_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[138]~383_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[138]~384_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[138]~383_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[138]~384_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[138]~383_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\);

-- Location: LCCOMB_X55_Y35_N18
\Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[139]~381_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[139]~382_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[139]~381_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[139]~382_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[139]~381_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[139]~382_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[139]~381_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[139]~382_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\);

-- Location: LCCOMB_X55_Y35_N20
\Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[140]~487_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[140]~380_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[140]~487_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[140]~380_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[140]~487_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[140]~380_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[140]~487_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[140]~380_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\);

-- Location: LCCOMB_X55_Y35_N22
\Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[141]~486_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[141]~486_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[141]~486_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[141]~379_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[141]~486_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\);

-- Location: LCCOMB_X55_Y35_N24
\Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[142]~485_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[142]~485_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[142]~378_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\);

-- Location: LCCOMB_X55_Y35_N26
\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\);

-- Location: LCCOMB_X55_Y35_N8
\Mod0|auto_generated|divider|divider|StageOut[148]~385\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~385_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~385_combout\);

-- Location: LCCOMB_X56_Y35_N16
\Mod0|auto_generated|divider|divider|StageOut[148]~488\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~488_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[141]~486_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[141]~486_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~488_combout\);

-- Location: LCCOMB_X55_Y35_N2
\Mod0|auto_generated|divider|divider|StageOut[147]~386\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~386_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~386_combout\);

-- Location: LCCOMB_X55_Y35_N6
\Mod0|auto_generated|divider|divider|StageOut[147]~489\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~489_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[140]~487_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[140]~487_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~489_combout\);

-- Location: LCCOMB_X55_Y35_N0
\Mod0|auto_generated|divider|divider|StageOut[146]~490\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~490_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[139]~381_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_23_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[139]~381_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~490_combout\);

-- Location: LCCOMB_X55_Y35_N4
\Mod0|auto_generated|divider|divider|StageOut[146]~387\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~387_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~387_combout\);

-- Location: LCCOMB_X57_Y35_N10
\Mod0|auto_generated|divider|divider|StageOut[145]~389\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~389_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~389_combout\);

-- Location: LCCOMB_X57_Y35_N0
\Mod0|auto_generated|divider|divider|StageOut[145]~388\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~388_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[8]~19_combout\ & \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~19_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~388_combout\);

-- Location: LCCOMB_X57_Y35_N2
\Mod0|auto_generated|divider|divider|StageOut[144]~391\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~391_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~4_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\ & \Mod0|auto_generated|divider|my_abs_num|_~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~391_combout\);

-- Location: LCCOMB_X57_Y35_N12
\Mod0|auto_generated|divider|divider|StageOut[144]~390\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~390_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~4_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\ & \Mod0|auto_generated|divider|my_abs_num|_~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~390_combout\);

-- Location: LCCOMB_X56_Y35_N20
\Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[144]~391_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[144]~390_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[144]~391_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[144]~390_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[144]~391_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[144]~390_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\);

-- Location: LCCOMB_X56_Y35_N22
\Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[145]~389_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[145]~388_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[145]~389_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[145]~388_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[145]~389_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[145]~388_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[145]~389_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[145]~388_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\);

-- Location: LCCOMB_X56_Y35_N24
\Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[146]~490_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[146]~387_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[146]~490_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[146]~387_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~490_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[146]~387_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[146]~490_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[146]~387_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\);

-- Location: LCCOMB_X56_Y35_N26
\Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[147]~386_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[147]~489_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[147]~386_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[147]~489_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[147]~386_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[147]~489_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[147]~386_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[147]~489_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\);

-- Location: LCCOMB_X56_Y35_N28
\Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[148]~385_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[148]~488_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[148]~385_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[148]~488_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\);

-- Location: LCCOMB_X56_Y35_N30
\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\);

-- Location: LCCOMB_X56_Y35_N12
\Mod0|auto_generated|divider|divider|StageOut[154]~392\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~392_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~392_combout\);

-- Location: LCCOMB_X56_Y35_N14
\Mod0|auto_generated|divider|divider|StageOut[154]~491\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~491_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[147]~489_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[147]~489_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~491_combout\);

-- Location: LCCOMB_X55_Y35_N14
\Mod0|auto_generated|divider|divider|StageOut[153]~492\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[153]~492_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[146]~490_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[146]~490_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[153]~492_combout\);

-- Location: LCCOMB_X56_Y35_N18
\Mod0|auto_generated|divider|divider|StageOut[153]~393\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[153]~393_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[153]~393_combout\);

-- Location: LCCOMB_X57_Y35_N20
\Mod0|auto_generated|divider|divider|StageOut[152]~394\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[152]~394_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[152]~394_combout\);

-- Location: LCCOMB_X57_Y35_N14
\Mod0|auto_generated|divider|divider|StageOut[152]~516\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[152]~516_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[8]~19_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[8]~19_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_24_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[152]~516_combout\);

-- Location: LCCOMB_X57_Y35_N30
\Mod0|auto_generated|divider|divider|StageOut[151]~395\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[151]~395_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~4_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\ & \Mod0|auto_generated|divider|my_abs_num|_~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~4_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[151]~395_combout\);

-- Location: LCCOMB_X57_Y35_N8
\Mod0|auto_generated|divider|divider|StageOut[151]~396\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[151]~396_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[151]~396_combout\);

-- Location: LCCOMB_X57_Y35_N4
\Mod0|auto_generated|divider|divider|StageOut[150]~398\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\);

-- Location: LCCOMB_X57_Y35_N18
\Mod0|auto_generated|divider|divider|StageOut[150]~397\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~397_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~397_combout\);

-- Location: LCCOMB_X56_Y35_N0
\Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[150]~397_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[150]~397_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[150]~398_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[150]~397_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\);

-- Location: LCCOMB_X56_Y35_N2
\Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[151]~395_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[151]~396_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[151]~395_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[151]~396_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[151]~395_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[151]~396_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[151]~395_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[151]~396_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\);

-- Location: LCCOMB_X56_Y35_N4
\Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[152]~394_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[152]~516_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[152]~394_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[152]~516_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[152]~394_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[152]~516_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[152]~394_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[152]~516_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\);

-- Location: LCCOMB_X56_Y35_N6
\Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[153]~492_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[153]~393_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[153]~492_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[153]~393_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[153]~492_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[153]~393_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[153]~492_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[153]~393_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\);

-- Location: LCCOMB_X56_Y35_N8
\Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[154]~392_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[154]~491_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[154]~392_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[154]~491_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\);

-- Location: LCCOMB_X56_Y35_N10
\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\);

-- Location: LCCOMB_X57_Y35_N22
\Mod0|auto_generated|divider|divider|StageOut[157]~402\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~402_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~2_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~3_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~402_combout\);

-- Location: LCCOMB_X58_Y35_N24
\Mod0|auto_generated|divider|divider|StageOut[160]~493\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~493_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[153]~492_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[153]~492_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~493_combout\);

-- Location: LCCOMB_X58_Y35_N4
\Mod0|auto_generated|divider|divider|StageOut[160]~399\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~399_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~399_combout\);

-- Location: LCCOMB_X57_Y35_N16
\Mod0|auto_generated|divider|divider|StageOut[159]~494\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~494_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[152]~516_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[152]~516_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~494_combout\);

-- Location: LCCOMB_X58_Y35_N2
\Mod0|auto_generated|divider|divider|StageOut[159]~400\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~400_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~400_combout\);

-- Location: LCCOMB_X57_Y35_N26
\Mod0|auto_generated|divider|divider|StageOut[158]~495\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~495_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[151]~395_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[151]~395_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~495_combout\);

-- Location: LCCOMB_X58_Y35_N8
\Mod0|auto_generated|divider|divider|StageOut[158]~401\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~401_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~401_combout\);

-- Location: LCCOMB_X58_Y35_N10
\Mod0|auto_generated|divider|divider|StageOut[157]~403\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~403_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~403_combout\);

-- Location: LCCOMB_X58_Y35_N28
\Mod0|auto_generated|divider|my_abs_num|cs2a[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~20_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~2_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~1_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\ & 
-- \Mod0|auto_generated|divider|my_abs_num|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~2_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~20_combout\);

-- Location: LCCOMB_X58_Y35_N26
\Mod0|auto_generated|divider|divider|StageOut[156]~404\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[156]~404_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[5]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[156]~404_combout\);

-- Location: LCCOMB_X58_Y35_N0
\Mod0|auto_generated|divider|divider|StageOut[156]~405\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[156]~405_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[5]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[156]~405_combout\);

-- Location: LCCOMB_X58_Y35_N12
\Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[156]~404_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[156]~405_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[156]~404_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[156]~405_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[156]~404_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[156]~405_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\);

-- Location: LCCOMB_X58_Y35_N14
\Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[157]~403_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[157]~402_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[157]~403_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[157]~402_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[157]~403_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[157]~402_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[157]~403_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[157]~402_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\);

-- Location: LCCOMB_X58_Y35_N16
\Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[158]~495_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[158]~401_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[158]~495_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[158]~401_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[158]~495_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[158]~401_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[158]~495_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[158]~401_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\);

-- Location: LCCOMB_X58_Y35_N18
\Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[159]~494_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[159]~400_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[159]~494_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[159]~400_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[159]~494_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[159]~400_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[159]~494_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[159]~400_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\);

-- Location: LCCOMB_X58_Y35_N20
\Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[160]~493_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[160]~399_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[160]~493_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[160]~399_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\);

-- Location: LCCOMB_X58_Y35_N22
\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\);

-- Location: LCCOMB_X57_Y35_N6
\Mod0|auto_generated|divider|divider|StageOut[164]~498\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~498_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[157]~402_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[157]~402_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~498_combout\);

-- Location: LCCOMB_X57_Y33_N18
\Mod0|auto_generated|divider|divider|StageOut[164]~408\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\);

-- Location: LCCOMB_X58_Y33_N4
\Mod0|auto_generated|divider|divider|StageOut[163]~409\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[5]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\);

-- Location: LCCOMB_X57_Y33_N20
\Mod0|auto_generated|divider|divider|StageOut[163]~410\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[163]~410_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[163]~410_combout\);

-- Location: LCCOMB_X57_Y33_N26
\Mod0|auto_generated|divider|divider|StageOut[162]~411\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~411_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~1_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\ & \Mod0|auto_generated|divider|my_abs_num|_~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~411_combout\);

-- Location: LCCOMB_X57_Y33_N16
\Mod0|auto_generated|divider|divider|StageOut[162]~412\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[162]~412_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~1_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\ & \Mod0|auto_generated|divider|my_abs_num|_~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[162]~412_combout\);

-- Location: LCCOMB_X57_Y33_N0
\Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[162]~411_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[162]~412_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[162]~411_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[162]~412_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[162]~411_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[162]~412_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\);

-- Location: LCCOMB_X57_Y33_N2
\Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[163]~410_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[163]~410_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[163]~410_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[163]~409_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[163]~410_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\);

-- Location: LCCOMB_X57_Y33_N4
\Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[164]~498_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[164]~498_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~498_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[164]~498_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[164]~408_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\);

-- Location: LCCOMB_X57_Y33_N12
\Mod0|auto_generated|divider|divider|StageOut[166]~496\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[166]~496_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[159]~494_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[159]~494_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[166]~496_combout\);

-- Location: LCCOMB_X58_Y35_N6
\Mod0|auto_generated|divider|divider|StageOut[166]~406\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\);

-- Location: LCCOMB_X57_Y35_N24
\Mod0|auto_generated|divider|divider|StageOut[165]~497\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~497_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[158]~495_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_26_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[158]~495_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~497_combout\);

-- Location: LCCOMB_X57_Y33_N28
\Mod0|auto_generated|divider|divider|StageOut[165]~407\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\);

-- Location: LCCOMB_X57_Y33_N6
\Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[165]~497_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[165]~497_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[165]~497_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[165]~497_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[165]~407_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\);

-- Location: LCCOMB_X57_Y33_N8
\Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[166]~496_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[166]~496_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[166]~406_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\);

-- Location: LCCOMB_X57_Y33_N10
\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\);

-- Location: LCCOMB_X57_Y35_N28
\Mod0|auto_generated|divider|divider|StageOut[171]~500\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[171]~500_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[164]~498_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[164]~498_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[171]~500_combout\);

-- Location: LCCOMB_X56_Y33_N30
\Mod0|auto_generated|divider|divider|StageOut[172]~499\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[172]~499_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[165]~497_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[165]~497_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[172]~499_combout\);

-- Location: LCCOMB_X56_Y33_N28
\Mod0|auto_generated|divider|divider|StageOut[172]~413\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[172]~413_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[172]~413_combout\);

-- Location: LCCOMB_X56_Y33_N18
\Mod0|auto_generated|divider|divider|StageOut[171]~414\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[171]~414_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[171]~414_combout\);

-- Location: LCCOMB_X57_Y33_N30
\Mod0|auto_generated|divider|divider|StageOut[170]~517\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~517_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & 
-- ((\Mod0|auto_generated|divider|my_abs_num|cs2a[5]~20_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[5]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_27_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~517_combout\);

-- Location: LCCOMB_X56_Y33_N4
\Mod0|auto_generated|divider|divider|StageOut[170]~415\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[170]~415_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[170]~415_combout\);

-- Location: LCCOMB_X56_Y33_N26
\Mod0|auto_generated|divider|divider|StageOut[169]~417\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~417_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~417_combout\);

-- Location: LCCOMB_X57_Y33_N22
\Mod0|auto_generated|divider|divider|StageOut[169]~416\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[169]~416_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~1_combout\ $ 
-- (((\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\ & \Mod0|auto_generated|divider|my_abs_num|_~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~1_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[169]~416_combout\);

-- Location: LCCOMB_X56_Y33_N22
\Mod0|auto_generated|divider|divider|StageOut[168]~419\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~419_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~0_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~419_combout\);

-- Location: LCCOMB_X56_Y33_N20
\Mod0|auto_generated|divider|divider|StageOut[168]~418\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[168]~418_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~0_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[168]~418_combout\);

-- Location: LCCOMB_X56_Y33_N6
\Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[168]~419_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[168]~418_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[168]~419_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[168]~418_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[168]~419_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[168]~418_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\);

-- Location: LCCOMB_X56_Y33_N8
\Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[169]~417_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[169]~416_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[169]~417_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[169]~416_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[169]~417_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[169]~416_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[169]~417_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[169]~416_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\);

-- Location: LCCOMB_X56_Y33_N10
\Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[170]~517_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~415_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[170]~517_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~415_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[170]~517_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[170]~415_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[170]~517_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[170]~415_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\);

-- Location: LCCOMB_X56_Y33_N12
\Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[171]~500_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[171]~414_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[171]~500_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[171]~414_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[171]~500_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[171]~414_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[171]~500_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[171]~414_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\);

-- Location: LCCOMB_X56_Y33_N14
\Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[172]~499_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[172]~413_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[172]~499_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[172]~413_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\);

-- Location: LCCOMB_X56_Y33_N16
\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\);

-- Location: LCCOMB_X55_Y33_N22
\Mod0|auto_generated|divider|divider|StageOut[178]~501\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~501_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[171]~500_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[171]~500_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~501_combout\);

-- Location: LCCOMB_X55_Y33_N24
\Mod0|auto_generated|divider|divider|StageOut[178]~420\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[178]~420_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[178]~420_combout\);

-- Location: LCCOMB_X57_Y33_N14
\Mod0|auto_generated|divider|divider|StageOut[177]~502\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~502_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[170]~517_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[170]~517_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~502_combout\);

-- Location: LCCOMB_X55_Y33_N18
\Mod0|auto_generated|divider|divider|StageOut[177]~421\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[177]~421_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[177]~421_combout\);

-- Location: LCCOMB_X57_Y33_N24
\Mod0|auto_generated|divider|divider|StageOut[176]~503\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~503_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[169]~416_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[169]~416_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_28_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~503_combout\);

-- Location: LCCOMB_X55_Y33_N4
\Mod0|auto_generated|divider|divider|StageOut[176]~422\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[176]~422_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[176]~422_combout\);

-- Location: LCCOMB_X55_Y33_N30
\Mod0|auto_generated|divider|divider|StageOut[175]~424\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[175]~424_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[175]~424_combout\);

-- Location: LCCOMB_X56_Y33_N24
\Mod0|auto_generated|divider|divider|StageOut[175]~423\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[175]~423_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\ $ 
-- (\Mod0|auto_generated|divider|my_abs_num|_~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~1_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[175]~423_combout\);

-- Location: LCCOMB_X55_Y34_N12
\Mod0|auto_generated|divider|my_abs_num|_~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|_~27_combout\ = (x(31) & ((\Div0|auto_generated|divider|op_1~60_combout\ $ (\Div0|auto_generated|divider|op_1~4_combout\)))) # (!x(31) & (!\Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001101110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => x(31),
	datab => \Div0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~60_combout\,
	datad => \Div0|auto_generated|divider|op_1~4_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|_~27_combout\);

-- Location: LCCOMB_X54_Y34_N8
\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~21_combout\ = \Mod0|auto_generated|divider|my_abs_num|_~27_combout\ $ (((\Mod0|auto_generated|divider|my_abs_num|_~28_combout\ & (!\Div0|auto_generated|divider|op_1~0_combout\ & 
-- \Div0|auto_generated|divider|_~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|_~28_combout\,
	datab => \Div0|auto_generated|divider|op_1~0_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~27_combout\,
	datad => \Div0|auto_generated|divider|_~0_combout\,
	combout => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~21_combout\);

-- Location: LCCOMB_X55_Y33_N26
\Mod0|auto_generated|divider|divider|StageOut[174]~426\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[174]~426_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~21_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~21_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[174]~426_combout\);

-- Location: LCCOMB_X55_Y33_N0
\Mod0|auto_generated|divider|divider|StageOut[174]~425\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[174]~425_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~21_combout\ & \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~21_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[174]~425_combout\);

-- Location: LCCOMB_X55_Y33_N6
\Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[174]~426_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[174]~425_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[174]~426_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[174]~425_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[174]~426_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[174]~425_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\);

-- Location: LCCOMB_X55_Y33_N8
\Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[175]~424_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[175]~423_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[175]~424_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[175]~423_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[175]~424_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[175]~423_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[175]~424_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[175]~423_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\);

-- Location: LCCOMB_X55_Y33_N10
\Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[176]~503_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[176]~422_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[176]~503_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[176]~422_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[176]~503_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[176]~422_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[176]~503_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[176]~422_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\);

-- Location: LCCOMB_X55_Y33_N12
\Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[177]~502_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[177]~421_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[177]~502_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[177]~421_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[177]~502_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[177]~421_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[177]~502_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[177]~421_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\);

-- Location: LCCOMB_X55_Y33_N14
\Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[178]~501_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[178]~420_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[178]~501_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[178]~420_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\);

-- Location: LCCOMB_X55_Y33_N16
\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\);

-- Location: LCCOMB_X55_Y33_N20
\Mod0|auto_generated|divider|divider|StageOut[180]~433\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~433_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~28_combout\ $ (((\Div0|auto_generated|divider|_~0_combout\ & 
-- !\Div0|auto_generated|divider|op_1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|_~0_combout\,
	datab => \Mod0|auto_generated|divider|my_abs_num|_~28_combout\,
	datac => \Div0|auto_generated|divider|op_1~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~433_combout\);

-- Location: LCCOMB_X54_Y33_N14
\Mod0|auto_generated|divider|divider|StageOut[180]~432\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[180]~432_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~28_combout\ $ (((!\Div0|auto_generated|divider|op_1~0_combout\ & 
-- \Div0|auto_generated|divider|_~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~0_combout\,
	datab => \Div0|auto_generated|divider|_~0_combout\,
	datac => \Mod0|auto_generated|divider|my_abs_num|_~28_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[180]~432_combout\);

-- Location: LCCOMB_X54_Y33_N2
\Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[180]~433_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[180]~432_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[180]~433_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[180]~432_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[180]~433_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[180]~432_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\);

-- Location: LCCOMB_X54_Y33_N26
\Mod0|auto_generated|divider|divider|StageOut[184]~504\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[184]~504_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[177]~502_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[177]~502_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[184]~504_combout\);

-- Location: LCCOMB_X55_Y33_N28
\Mod0|auto_generated|divider|divider|StageOut[184]~427\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[184]~427_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[184]~427_combout\);

-- Location: LCCOMB_X54_Y33_N28
\Mod0|auto_generated|divider|divider|StageOut[183]~428\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[183]~428_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[183]~428_combout\);

-- Location: LCCOMB_X54_Y33_N0
\Mod0|auto_generated|divider|divider|StageOut[183]~505\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[183]~505_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[176]~503_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[176]~503_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[183]~505_combout\);

-- Location: LCCOMB_X55_Y33_N2
\Mod0|auto_generated|divider|divider|StageOut[182]~429\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[182]~429_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[182]~429_combout\);

-- Location: LCCOMB_X54_Y33_N18
\Mod0|auto_generated|divider|divider|StageOut[182]~506\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[182]~506_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[175]~423_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[175]~423_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[182]~506_combout\);

-- Location: LCCOMB_X54_Y33_N30
\Mod0|auto_generated|divider|divider|StageOut[181]~430\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[181]~430_combout\ = (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~21_combout\ & \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~21_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[181]~430_combout\);

-- Location: LCCOMB_X54_Y33_N20
\Mod0|auto_generated|divider|divider|StageOut[181]~431\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[181]~431_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[181]~431_combout\);

-- Location: LCCOMB_X54_Y33_N4
\Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[181]~430_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[181]~431_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[181]~430_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[181]~431_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[181]~430_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[181]~431_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[181]~430_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[181]~431_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\);

-- Location: LCCOMB_X54_Y33_N6
\Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[182]~429_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[182]~506_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[182]~429_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[182]~506_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[182]~429_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[182]~506_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[182]~429_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[182]~506_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\);

-- Location: LCCOMB_X54_Y33_N8
\Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[183]~428_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[183]~505_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[183]~428_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[183]~505_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\);

-- Location: LCCOMB_X54_Y33_N10
\Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[184]~504_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[184]~427_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[184]~504_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[184]~427_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\);

-- Location: LCCOMB_X54_Y33_N12
\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~9_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\);

-- Location: LCCOMB_X54_Y33_N16
\Mod0|auto_generated|divider|divider|StageOut[187]~435\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[187]~435_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[187]~435_combout\);

-- Location: LCCOMB_X53_Y33_N14
\Mod0|auto_generated|divider|divider|StageOut[187]~434\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[187]~434_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|my_abs_num|_~28_combout\ $ (((!\Div0|auto_generated|divider|op_1~0_combout\ & 
-- \Div0|auto_generated|divider|_~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|op_1~0_combout\,
	datab => \Div0|auto_generated|divider|_~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|my_abs_num|_~28_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[187]~434_combout\);

-- Location: LCCOMB_X53_Y33_N22
\Mod0|auto_generated|divider|divider|StageOut[186]~518\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[186]~518_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & ((x(31) & ((\Div0|auto_generated|divider|op_1~0_combout\))) # (!x(31) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datab => x(31),
	datac => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|op_1~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[186]~518_combout\);

-- Location: LCCOMB_X53_Y33_N28
\Mod0|auto_generated|divider|divider|StageOut[186]~519\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[186]~519_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & ((x(31) & ((\Div0|auto_generated|divider|op_1~0_combout\))) # (!x(31) & 
-- (!\Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datab => x(31),
	datac => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|op_1~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[186]~519_combout\);

-- Location: LCCOMB_X53_Y33_N0
\Mod0|auto_generated|divider|op_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|op_2~0_combout\ = (((!\Mod0|auto_generated|divider|divider|StageOut[186]~518_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[186]~519_combout\)))
-- \Mod0|auto_generated|divider|op_2~1\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[186]~518_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[186]~519_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[186]~518_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[186]~519_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \Mod0|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X53_Y33_N2
\Mod0|auto_generated|divider|op_2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|op_2~2_combout\ = (\Mod0|auto_generated|divider|op_2~1\ & ((\Mod0|auto_generated|divider|divider|StageOut[187]~434_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[187]~435_combout\)))) # 
-- (!\Mod0|auto_generated|divider|op_2~1\ & (((!\Mod0|auto_generated|divider|divider|StageOut[187]~434_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[187]~435_combout\)) # (GND)))
-- \Mod0|auto_generated|divider|op_2~3\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[187]~434_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[187]~435_combout\) # (!\Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[187]~434_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[187]~435_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|op_2~1\,
	combout => \Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \Mod0|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X53_Y33_N30
\Mod0|auto_generated|divider|remainder[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|remainder[1]~1_combout\ = (\Div0|auto_generated|divider|_~0_combout\ & (((\Mod0|auto_generated|divider|op_2~2_combout\)))) # (!\Div0|auto_generated|divider|_~0_combout\ & 
-- ((\Mod0|auto_generated|divider|divider|StageOut[187]~435_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[187]~434_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|_~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[187]~435_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[187]~434_combout\,
	datad => \Mod0|auto_generated|divider|op_2~2_combout\,
	combout => \Mod0|auto_generated|divider|remainder[1]~1_combout\);

-- Location: FF_X53_Y33_N31
\a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \Mod0|auto_generated|divider|remainder[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(1));

-- Location: LCCOMB_X53_Y33_N12
\Mod0|auto_generated|divider|remainder[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|remainder[0]~0_combout\ = (\Div0|auto_generated|divider|_~0_combout\ & (((\Mod0|auto_generated|divider|op_2~0_combout\)))) # (!\Div0|auto_generated|divider|_~0_combout\ & 
-- ((\Mod0|auto_generated|divider|divider|StageOut[186]~519_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[186]~518_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|_~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[186]~519_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[186]~518_combout\,
	datad => \Mod0|auto_generated|divider|op_2~0_combout\,
	combout => \Mod0|auto_generated|divider|remainder[0]~0_combout\);

-- Location: FF_X53_Y33_N13
\a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \Mod0|auto_generated|divider|remainder[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(0));

-- Location: LCCOMB_X54_Y33_N22
\Mod0|auto_generated|divider|divider|StageOut[188]~436\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[188]~436_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[188]~436_combout\);

-- Location: LCCOMB_X53_Y33_N10
\Mod0|auto_generated|divider|divider|StageOut[188]~520\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[188]~520_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & 
-- (\Mod0|auto_generated|divider|my_abs_num|cs2a[2]~21_combout\)) # (!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|my_abs_num|cs2a[2]~21_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[188]~520_combout\);

-- Location: LCCOMB_X53_Y33_N4
\Mod0|auto_generated|divider|op_2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|op_2~4_combout\ = (\Mod0|auto_generated|divider|op_2~3\ & (!\Mod0|auto_generated|divider|divider|StageOut[188]~520_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[188]~436_combout\ & VCC))) # 
-- (!\Mod0|auto_generated|divider|op_2~3\ & ((((!\Mod0|auto_generated|divider|divider|StageOut[188]~520_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[188]~436_combout\)))))
-- \Mod0|auto_generated|divider|op_2~5\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[188]~520_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[188]~436_combout\ & !\Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[188]~520_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[188]~436_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|op_2~3\,
	combout => \Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \Mod0|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X53_Y33_N20
\Mod0|auto_generated|divider|remainder[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|remainder[2]~2_combout\ = (\Div0|auto_generated|divider|_~0_combout\ & (((\Mod0|auto_generated|divider|op_2~4_combout\)))) # (!\Div0|auto_generated|divider|_~0_combout\ & 
-- ((\Mod0|auto_generated|divider|divider|StageOut[188]~436_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[188]~520_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|_~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[188]~436_combout\,
	datac => \Mod0|auto_generated|divider|op_2~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[188]~520_combout\,
	combout => \Mod0|auto_generated|divider|remainder[2]~2_combout\);

-- Location: FF_X53_Y33_N21
\a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \Mod0|auto_generated|divider|remainder[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(2));

-- Location: LCCOMB_X54_Y33_N24
\Mod0|auto_generated|divider|divider|StageOut[189]~437\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[189]~437_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[189]~437_combout\);

-- Location: LCCOMB_X53_Y33_N8
\Mod0|auto_generated|divider|divider|StageOut[189]~507\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[189]~507_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[182]~506_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_31_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[182]~506_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[189]~507_combout\);

-- Location: LCCOMB_X53_Y33_N6
\Mod0|auto_generated|divider|op_2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|op_2~6_combout\ = \Mod0|auto_generated|divider|op_2~5\ $ (((!\Mod0|auto_generated|divider|divider|StageOut[189]~507_combout\ & !\Mod0|auto_generated|divider|divider|StageOut[189]~437_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[189]~507_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[189]~437_combout\,
	cin => \Mod0|auto_generated|divider|op_2~5\,
	combout => \Mod0|auto_generated|divider|op_2~6_combout\);

-- Location: LCCOMB_X53_Y33_N26
\Mod0|auto_generated|divider|remainder[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|remainder[3]~3_combout\ = (\Div0|auto_generated|divider|_~0_combout\ & (((\Mod0|auto_generated|divider|op_2~6_combout\)))) # (!\Div0|auto_generated|divider|_~0_combout\ & 
-- ((\Mod0|auto_generated|divider|divider|StageOut[189]~437_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[189]~507_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|_~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[189]~437_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[189]~507_combout\,
	datad => \Mod0|auto_generated|divider|op_2~6_combout\,
	combout => \Mod0|auto_generated|divider|remainder[3]~3_combout\);

-- Location: FF_X53_Y33_N27
\a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \q[23]~clkctrl_outclk\,
	d => \Mod0|auto_generated|divider|remainder[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => a(3));

-- Location: LCCOMB_X52_Y33_N18
\Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux6~0_combout\ = (!a(3) & ((a(1) & (a(0) & a(2))) # (!a(1) & ((!a(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a(1),
	datab => a(0),
	datac => a(2),
	datad => a(3),
	combout => \Mux6~0_combout\);

-- Location: LCCOMB_X52_Y33_N12
\BCD1[1]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1[1]~reg0feeder_combout\ = \Mux6~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux6~0_combout\,
	combout => \BCD1[1]~reg0feeder_combout\);

-- Location: FF_X52_Y33_N13
\BCD1[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \BCD1[1]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD1[1]~reg0_q\);

-- Location: LCCOMB_X53_Y33_N16
\Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux5~0_combout\ = (!a(3) & ((a(0) & ((a(1)) # (!a(2)))) # (!a(0) & (a(1) & !a(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a(0),
	datab => a(1),
	datac => a(3),
	datad => a(2),
	combout => \Mux5~0_combout\);

-- Location: FF_X53_Y33_N25
\BCD1[2]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mux5~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD1[2]~reg0_q\);

-- Location: LCCOMB_X53_Y33_N24
\Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux4~0_combout\ = (a(0)) # ((!a(1) & a(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a(0),
	datab => a(1),
	datad => a(2),
	combout => \Mux4~0_combout\);

-- Location: FF_X53_Y33_N1
\BCD1[3]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	asdata => \Mux4~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD1[3]~reg0_q\);

-- Location: LCCOMB_X53_Y33_N18
\Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux3~0_combout\ = (a(1) & (a(2) & a(0))) # (!a(1) & (a(2) $ (a(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => a(1),
	datac => a(2),
	datad => a(0),
	combout => \Mux3~0_combout\);

-- Location: FF_X53_Y33_N19
\BCD1[4]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \Mux3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD1[4]~reg0_q\);

-- Location: LCCOMB_X52_Y33_N28
\Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux2~0_combout\ = (!a(2) & (!a(0) & a(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a(2),
	datab => a(0),
	datac => a(1),
	combout => \Mux2~0_combout\);

-- Location: LCCOMB_X52_Y33_N2
\BCD1[5]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1[5]~reg0feeder_combout\ = \Mux2~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux2~0_combout\,
	combout => \BCD1[5]~reg0feeder_combout\);

-- Location: FF_X52_Y33_N3
\BCD1[5]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \BCD1[5]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD1[5]~reg0_q\);

-- Location: LCCOMB_X53_Y32_N18
\Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux1~0_combout\ = (a(2) & (a(1) $ (a(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a(1),
	datac => a(0),
	datad => a(2),
	combout => \Mux1~0_combout\);

-- Location: LCCOMB_X53_Y32_N28
\BCD1[6]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1[6]~reg0feeder_combout\ = \Mux1~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux1~0_combout\,
	combout => \BCD1[6]~reg0feeder_combout\);

-- Location: FF_X53_Y32_N29
\BCD1[6]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \BCD1[6]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD1[6]~reg0_q\);

-- Location: LCCOMB_X52_Y33_N10
\Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Mux0~0_combout\ = (!a(3) & ((a(0) & (!a(1) & !a(2))) # (!a(0) & ((a(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => a(1),
	datab => a(0),
	datac => a(2),
	datad => a(3),
	combout => \Mux0~0_combout\);

-- Location: LCCOMB_X52_Y33_N20
\BCD1[7]~reg0feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BCD1[7]~reg0feeder_combout\ = \Mux0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Mux0~0_combout\,
	combout => \BCD1[7]~reg0feeder_combout\);

-- Location: FF_X52_Y33_N21
\BCD1[7]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLK~inputclkctrl_outclk\,
	d => \BCD1[7]~reg0feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BCD1[7]~reg0_q\);

ww_BCD(0) <= \BCD[0]~output_o\;

ww_BCD(1) <= \BCD[1]~output_o\;

ww_BCD(2) <= \BCD[2]~output_o\;

ww_BCD(3) <= \BCD[3]~output_o\;

ww_BCD(4) <= \BCD[4]~output_o\;

ww_BCD(5) <= \BCD[5]~output_o\;

ww_BCD(6) <= \BCD[6]~output_o\;

ww_BCD(7) <= \BCD[7]~output_o\;

ww_BCD1(0) <= \BCD1[0]~output_o\;

ww_BCD1(1) <= \BCD1[1]~output_o\;

ww_BCD1(2) <= \BCD1[2]~output_o\;

ww_BCD1(3) <= \BCD1[3]~output_o\;

ww_BCD1(4) <= \BCD1[4]~output_o\;

ww_BCD1(5) <= \BCD1[5]~output_o\;

ww_BCD1(6) <= \BCD1[6]~output_o\;

ww_BCD1(7) <= \BCD1[7]~output_o\;

ww_BCD2(0) <= \BCD2[0]~output_o\;

ww_BCD2(1) <= \BCD2[1]~output_o\;

ww_BCD2(2) <= \BCD2[2]~output_o\;

ww_BCD2(3) <= \BCD2[3]~output_o\;

ww_BCD2(4) <= \BCD2[4]~output_o\;

ww_BCD2(5) <= \BCD2[5]~output_o\;

ww_BCD2(6) <= \BCD2[6]~output_o\;

ww_BCD2(7) <= \BCD2[7]~output_o\;

ww_BCD3(0) <= \BCD3[0]~output_o\;

ww_BCD3(1) <= \BCD3[1]~output_o\;

ww_BCD3(2) <= \BCD3[2]~output_o\;

ww_BCD3(3) <= \BCD3[3]~output_o\;

ww_BCD3(4) <= \BCD3[4]~output_o\;

ww_BCD3(5) <= \BCD3[5]~output_o\;

ww_BCD3(6) <= \BCD3[6]~output_o\;

ww_BCD3(7) <= \BCD3[7]~output_o\;
END structure;


