$comment
	File created using the following command:
		vcd file ISDSim2.msim.vcd -direction
$end
$date
	Thu Dec 21 10:16:53 2023
$end
$version
	Questa Intel Starter FPGA Edition Version 2021.2
$end
$timescale
	1ps
$end

$scope module isdsim2_vhd_vec_tst $end
$var wire 1 ! CLOCK $end
$var wire 1 " Q $end
$var wire 1 # RESET_L $end
$var wire 1 $ X $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var wire 1 ( devoe $end
$var wire 1 ) devclrn $end
$var wire 1 * devpor $end
$var wire 1 + ww_devoe $end
$var wire 1 , ww_devclrn $end
$var wire 1 - ww_devpor $end
$var wire 1 . ww_Q $end
$var wire 1 / ww_X $end
$var wire 1 0 ww_RESET_L $end
$var wire 1 1 ww_CLOCK $end
$var wire 1 2 \X~input_o\ $end
$var wire 1 3 \RESET_L~input_o\ $end
$var wire 1 4 \CLOCK~input_o\ $end
$var wire 1 5 \Q~output_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
x'
1(
1)
1*
1+
1,
1-
0.
0/
00
01
02
03
04
05
$end
#10000
1!
11
14
#20000
0!
01
04
#30000
1!
1$
11
1/
12
14
#40000
0!
01
04
#50000
1!
11
14
#60000
0!
0$
1#
01
0/
10
13
02
04
#70000
1!
11
14
#80000
0!
01
04
#90000
1!
11
14
#100000
0!
01
04
#110000
1!
11
14
#120000
0!
1$
0#
01
1/
00
03
12
04
#130000
1!
11
14
#140000
0!
01
04
#150000
1!
1#
11
10
13
14
#160000
0!
01
04
#170000
1!
11
14
#180000
0!
0#
0$
01
00
0/
02
03
04
#190000
1!
11
14
#200000
0!
01
04
#210000
1!
1#
1$
11
10
1/
12
13
14
#220000
0!
01
04
#230000
1!
11
14
#240000
0!
0#
0$
01
00
0/
02
03
04
#250000
1!
11
14
#260000
0!
01
04
#270000
1!
1$
11
1/
12
14
#280000
0!
01
04
#290000
1!
11
14
#300000
0!
0$
1#
01
0/
10
13
02
04
#310000
1!
11
14
#320000
0!
01
04
#330000
1!
11
14
#340000
0!
01
04
#350000
1!
11
14
#360000
0!
1$
0#
01
1/
00
03
12
04
#370000
1!
11
14
#380000
0!
01
04
#390000
1!
1#
11
10
13
14
#400000
0!
01
04
#410000
1!
11
14
#420000
0!
0#
0$
01
00
0/
02
03
04
#430000
1!
11
14
#440000
0!
01
04
#450000
1!
1#
1$
11
10
1/
12
13
14
#460000
0!
01
04
#470000
1!
11
14
#480000
0!
0#
0$
01
00
0/
02
03
04
#490000
1!
11
14
#500000
0!
01
04
#510000
1!
11
14
#520000
0!
01
04
#530000
1!
11
14
#540000
0!
01
04
#550000
1!
11
14
#560000
0!
01
04
#570000
1!
11
14
#580000
0!
01
04
#590000
1!
11
14
#600000
0!
01
04
#610000
1!
11
14
#620000
0!
01
04
#630000
1!
11
14
#640000
0!
01
04
#650000
1!
11
14
#660000
0!
01
04
#670000
1!
11
14
#680000
0!
01
04
#690000
1!
11
14
#700000
0!
01
04
#710000
1!
11
14
#720000
0!
01
04
#730000
1!
11
14
#740000
0!
01
04
#750000
1!
11
14
#760000
0!
01
04
#770000
1!
11
14
#780000
0!
01
04
#790000
1!
11
14
#800000
0!
01
04
#810000
1!
11
14
#820000
0!
01
04
#830000
1!
11
14
#840000
0!
01
04
#850000
1!
11
14
#860000
0!
01
04
#870000
1!
11
14
#880000
0!
01
04
#890000
1!
11
14
#900000
0!
01
04
#910000
1!
11
14
#920000
0!
01
04
#930000
1!
11
14
#940000
0!
01
04
#950000
1!
11
14
#960000
0!
01
04
#970000
1!
11
14
#980000
0!
01
04
#990000
1!
11
14
#1000000
