SGTL5000_DAC_EN	,	V_238
regmap	,	V_251
uinfo	,	V_23
snd_pcm_hw_params	,	V_116
SGTL5000_I2S_DLEN_16	,	V_129
SND_SOC_BIAS_OFF	,	V_145
"%d ratio is not supported. "	,	L_3
def	,	V_250
num_supplies	,	V_201
snd_soc_codec_get_drvdata	,	F_3
regulator_bulk_enable	,	F_39
SGTL5000_LINE_OUT_GND_MAX	,	V_215
msleep	,	F_6
sgtl5000_set_power_regs	,	F_29
supply	,	V_230
SGTL5000_I2S_MASTER	,	V_57
SGTL5000_I2S_LRALIGN	,	V_63
SGTL5000_I2S_DLEN_SHIFT	,	V_130
SGTL5000_VDDC_ASSN_OVRD	,	V_206
dev	,	V_92
SGTL5000_ANA_GND_MASK	,	V_211
ana_pwr	,	V_191
SGTL5000_I2S_DLEN_20	,	V_133
clk_ctl	,	V_81
sgtl5000_remove	,	F_43
ARRAY_SIZE	,	F_31
SND_SOC_DAPM_POST_PMU	,	V_11
SGTL5000_DAP_COEF_WR_B0_MSB	,	V_168
SGTL5000_I2S_DLEN_24	,	V_135
VDDIO	,	V_200
"regulator voltage not set correctly\n"	,	L_6
regmap_read	,	F_53
sysclk	,	V_79
mute	,	V_46
vol_quot_table	,	V_221
I2S_LRCLK_STRENGTH_LOW	,	V_283
"Error %d setting CHIP_ANA_POWER to %04x\n"	,	L_20
micbias_voltage	,	V_245
do_div	,	F_21
SGTL5000_I2S_MODE_PCM	,	V_60
SND_SOC_BIAS_ON	,	V_141
SGTL5000_ANA_GND_BASE	,	V_209
sgtl5000_i2c_probe	,	F_46
of_node	,	V_257
GFP_KERNEL	,	V_258
device	,	V_146
I2S_LRCLK_STRENGTH_HIGH	,	V_284
snd_soc_kcontrol_codec	,	F_10
avc_get_threshold	,	F_14
SGTL5000_DAP_AUDIO_EQ	,	V_165
SND_SOC_DAIFMT_FORMAT_MASK	,	V_58
SGTL5000_LINE_OUT_CURRENT_MASK	,	V_216
sgtl5000_digital_mute	,	F_16
SGTL5000_I2S_DLEN_32	,	V_136
SGTL5000_CHIP_ANA_STATUS	,	V_148
freq	,	V_76
usleep_range	,	F_40
clk_id	,	V_75
device_node	,	V_255
SGTL5000_CHIP_MIC_CTRL	,	V_12
sgtl5000_readable	,	F_28
SGTL5000_DAP_BASS_ENHANCE_CTRL	,	V_164
SGTL5000_DAP_FLT_COEF_ACCESS	,	V_167
of_property_read_u32	,	F_57
min	,	V_27
snd_kcontrol	,	V_3
SGTL5000_LINEREG_D_POWERUP	,	V_276
SGTL5000_DAP_AVC_DECAY	,	V_179
SGTL5000_DAP_MIX_CHAN	,	V_176
"Device with ID register %x is not a sgtl5000\n"	,	L_14
SGTL5000_SYS_FS_44_1k	,	V_89
SGTL5000_SYS_FS_96k	,	V_91
SGTL5000_ANA_GND_STP	,	V_210
"Using internal LDO instead of VDDD: check ER1\n"	,	L_18
SGTL5000_LINREG_VDDD_MASK	,	V_274
SGTL5000_MICBIAS_8K	,	V_282
"lrclk-strength"	,	L_25
power_vag_event	,	F_5
"frame rate %d not supported\n"	,	L_1
devm_regmap_init_i2c	,	F_49
substream	,	V_115
SND_SOC_DAIFMT_MASTER_MASK	,	V_54
SGTL5000_SYSCLK	,	V_78
SGTL5000_LINE_OUT_VOL_RIGHT_SHIFT	,	V_224
SND_SOC_DAIFMT_INV_MASK	,	V_70
SGTL5000_RATE_MODE_SHIFT	,	V_84
sys_fs	,	V_82
LINREG_VDDD	,	V_275
SGTL5000_DAP_AVC_THRESHOLD	,	V_41
external_vddd	,	V_228
micbias_resistor	,	V_14
i	,	V_40
SGTL5000_DAC_MUTE_LEFT	,	V_48
SGTL5000_DAP_EQ_BASS_BAND1	,	V_171
SGTL5000_DAP_EQ_BASS_BAND0	,	V_170
ENOENT	,	V_263
l	,	V_32
SGTL5000_DAP_EQ_BASS_BAND3	,	V_173
SGTL5000_DAC_VOL_RIGHT_SHIFT	,	V_38
SGTL5000_DAP_EQ_BASS_BAND2	,	V_172
SGTL5000_DAP_COEF_WR_A2_MSB	,	V_186
disable_regs	,	V_261
SGTL5000_REVID_MASK	,	V_269
pll_ctl	,	V_102
SGTL5000_DAP_EQ_BASS_BAND4	,	V_174
regmap_update_bits	,	F_55
SGTL5000_DAP_COEF_WR_B1_LSB	,	V_181
r	,	V_33
i2c_set_clientdata	,	F_48
t	,	V_100
supply_names	,	V_231
w	,	V_2
SGTL5000_I2S_MODE_I2S_LJ	,	V_65
SGTL5000_DAP_MAIN_CHAN	,	V_175
regulator_bulk_free	,	F_41
db	,	V_39
SND_SOC_DAIFMT_NB_NF	,	V_71
SGTL5000_MICBIAS_2K	,	V_280
avc_put_threshold	,	F_15
lo_vol	,	V_196
SGTL5000_I2S_MODE_SHIFT	,	V_61
lreg_ctrl	,	V_192
dev_dbg	,	F_56
fmt	,	V_51
dir	,	V_77
regulator_bulk_disable	,	F_60
sgtl5000_dai	,	V_286
SGTL5000_REFTOP_POWERUP	,	V_144
SGTL5000_CHIP_ADCDAC_CTRL	,	V_50
regulator_bulk_get	,	F_38
reg	,	V_31
SND_SOC_DAIFMT_LEFT_J	,	V_69
SGTL5000_I2S_SCLKFREQ_MASK	,	V_138
snd_ctl_elem_value	,	V_29
SGTL5000_MCLK_FREQ_256FS	,	V_93
SGTL5000_DAC_VOL_RIGHT_MASK	,	V_37
sgtl5000_priv	,	V_9
ret	,	V_122
"micbias-resistor-k-ohms"	,	L_21
rev	,	V_254
"Using external VDDD\n"	,	L_19
SGTL5000_ADC_EN	,	V_237
SGTL5000_MCLK_FREQ_SHIFT	,	V_94
count	,	V_25
SGTL5000_DAP_COEF_WR_A2_LSB	,	V_187
SND_SOC_DAIFMT_CBS_CFS	,	V_55
SGTL5000_CHIP_REF_CTRL	,	V_156
SGTL5000_DAP_COEF_WR_B1_MSB	,	V_180
regulator_get_optional	,	F_34
channels	,	V_119
SGTL5000_VCOAMP_POWERUP	,	V_112
SNDRV_PCM_STREAM_PLAYBACK	,	V_126
"sgtl5000 revision 0x%x\n"	,	L_15
regulator	,	V_229
SGTL5000_CHIP_CLK_TOP_CTRL	,	V_109
params_channels	,	F_23
snd_ctl_elem_info	,	V_22
SGTL5000_BIAS_VOLT_MASK	,	V_244
SND_SOC_DAIFMT_RIGHT_J	,	V_66
sgtl5000_set_dai_fmt	,	F_17
SGTL5000_CHIP_ANA_TEST2	,	V_160
SGTL5000_CHIP_PAD_STRENGTH	,	V_151
dev_err	,	F_20
SGTL5000_DAC_MUTE_RIGHT	,	V_49
snd_soc_dapm_to_codec	,	F_2
sgtl5000_set_bias_level	,	F_26
SGTL5000_I2S_LRPOL	,	V_68
SGTL5000_PLL_INT_DIV_SHIFT	,	V_106
SGTL5000_DAP_COEF_WR_A1_MSB	,	V_184
regmap_write	,	F_45
SNDRV_CTL_ELEM_TYPE_INTEGER	,	V_24
client	,	V_227
snd_soc_write	,	F_13
mask	,	V_17
SGTL5000_MICBIAS_4K	,	V_281
SND_SOC_BIAS_STANDBY	,	V_143
codec_dai	,	V_45
SGTL5000_SYS_FS_48k	,	V_90
devm_clk_get	,	F_50
sgtl5000_enable_regulators	,	F_32
SGTL5000_LINREG_SIMPLE_POWERUP	,	V_278
snd_soc_read	,	F_7
"%s: set sysclk first!\n"	,	L_5
"Error %d initializing CHIP_CLK_CTRL\n"	,	L_16
"PLL not supported in slave mode\n"	,	L_2
snd_soc_register_codec	,	F_58
SGTL5000_DAC_VOL_RAMP_EN	,	V_239
clk_disable_unprepare	,	F_59
SGTL5000_LINE_OUT_VOL_RIGHT_MASK	,	V_222
SGTL5000_MCLK_FREQ_PLL	,	V_97
int_div	,	V_104
lo_vag	,	V_194
SGTL5000_MCLK_FREQ_512FS	,	V_96
sgtl5000_fill_defaults	,	F_44
SGTL5000_CHIP_DIG_POWER	,	V_149
SGTL5000_ANA_POWER_DEFAULT	,	V_273
snd_soc_unregister_codec	,	F_62
SGTL5000_VDDC_CHRGPMP_POWERUP	,	V_205
SGTL5000_DAP_COEF_WR_B2_LSB	,	V_183
snd_soc_update_bits	,	F_4
snd_pcm_substream	,	V_114
ENOMEM	,	V_259
mic_bias_event	,	F_1
"Unsuitable MicBias voltage\n"	,	L_24
i2c_client	,	V_226
dev_info	,	F_54
regulator_get_voltage	,	F_30
SGTL5000_INT_OSC_EN	,	V_204
SND_SOC_DAIFMT_I2S	,	V_64
SGTL5000_DAP_SURROUND	,	V_166
SGTL5000_BIAS_R_MASK	,	V_13
i2sctl	,	V_52
dapm	,	V_8
sgtl5000_driver	,	V_285
supplies	,	V_197
SGTL5000_DAP_COEF_WR_A1_LSB	,	V_185
SGTL5000_LINE_OUT_GND_MASK	,	V_217
id	,	V_253
SGTL5000_DAP_AVC_CTRL	,	V_177
vag	,	V_193
clamp	,	F_11
sgtl5000_pcm_hw_params	,	F_22
val	,	V_247
snd_soc_dapm_widget	,	V_1
SGTL5000_I2S_SCLKFREQ_32FS	,	V_131
i2c_get_clientdata	,	F_33
"micbias-voltage-m-volts"	,	L_23
sgtl5000_probe	,	F_42
in	,	V_103
"SYS_MCLK needs to be 256, 384 or 512 * fs\n"	,	L_4
SGTL5000_CHIP_LINREG_CTRL	,	V_155
SND_SOC_DAIFMT_IB_NF	,	V_72
index	,	V_248
SGTL5000_MICBIAS_OFF	,	V_279
sgtl5000_reg_defaults	,	V_249
"Error enabling clock %d\n"	,	L_12
params	,	V_117
SGTL5000_LINE_OUT_GND_BASE	,	V_213
SGTL5000_DAC_POWERUP	,	V_18
__func__	,	V_123
SGTL5000_DAP_AVC_ATTACK	,	V_178
stereo	,	V_121
SGTL5000_LINE_OUT_GND_STP	,	V_214
SGTL5000_ADC_STEREO	,	V_128
SND_SOC_DAPM_PRE_PMD	,	V_16
SGTL5000_CHIP_CLK_CTRL	,	V_113
SGTL5000_DAP_COEF_WR_B2_MSB	,	V_182
SGTL5000_LINE_OUT_VOL_LEFT_MASK	,	V_223
ENODEV	,	V_268
SGTL5000_CHIP_LINE_OUT_CTRL	,	V_157
dac_info_volsw	,	F_8
SGTL5000_VAG_POWERUP	,	V_21
"exceed max voltage vdda %dmV vddio %dmV vddd %dmV\n"	,	L_7
kcontrol	,	V_4
i2s_ctl	,	V_120
LDO_VOLTAGE	,	V_203
SGTL5000_CHIP_LINE_OUT_VOL	,	V_158
SGTL5000_I2S_MODE_RJ	,	V_67
out	,	V_99
SGTL5000_VDDC_MAN_ASSN_VDDIO	,	V_207
SGTL5000_CHIP_I2S_CTRL	,	V_74
stream	,	V_125
SGTL5000_LINE_OUT_CURRENT_360u	,	V_219
SGTL5000_SYS_FS_32k	,	V_87
u16	,	T_2
event	,	V_5
SGTL5000_I2S_DLEN_MASK	,	V_137
clk_prepare_enable	,	F_51
sgtl5000	,	V_10
dac_get_volsw	,	F_9
err	,	V_233
SGTL5000_HP_ZCD_EN	,	V_242
max	,	V_28
SND_SOC_DAIFMT_CBM_CFM	,	V_56
EFAULT	,	V_124
SGTL5000_DAP_BASS_ENHANCE	,	V_163
EPROBE_DEFER	,	V_232
SGTL5000_DAC_VOL_LEFT_SHIFT	,	V_36
EINVAL	,	V_43
SGTL5000_ADC_ZCD_EN	,	V_243
SGTL5000_INPUT_FREQ_DIV2	,	V_110
SGTL5000_CHIP_SHORT_CTRL	,	V_159
sgtl5000_set_clock	,	F_19
SGTL5000_PLL_POWERUP	,	V_111
"%s: error %d setting reg 0x%02x to 0x%04x\n"	,	L_9
SGTL5000_I2S_SCLK_INV	,	V_73
udelay	,	F_52
SND_SOC_BIAS_PREPARE	,	V_142
"Error %d setting LINREG_VDDD\n"	,	L_17
avc_thr_db2reg	,	V_42
adcdac_ctrl	,	V_47
SGTL5000_PLL_FRAC_DIV_SHIFT	,	V_107
SGTL5000_LINE_OUT_CURRENT_SHIFT	,	V_220
SGTL5000_SMALL_POP	,	V_234
VDDA	,	V_198
SGTL5000_PARTID_SHIFT	,	V_266
VDDD	,	V_202
SGTL5000_MCLK_FREQ_384FS	,	V_95
SGTL5000_DAC_VOL_LEFT_MASK	,	V_35
size_t	,	T_4
dai	,	V_118
SGTL5000_REVID_SHIFT	,	V_270
"Failed to get mclock: %d\n"	,	L_11
u32	,	T_1
SGTL5000_CHIP_PLL_CTRL	,	V_108
vddd	,	V_188
params_rate	,	F_24
vdda	,	V_189
i2c_device_id	,	V_252
frac_div	,	V_105
level	,	V_140
mclk	,	V_262
SGTL5000_CHIP_ANA_CTRL	,	V_154
sgtl5000_i2c_remove	,	F_61
SGTL5000_DAC_STEREO	,	V_127
vol_quot	,	V_195
frame_rate	,	V_80
PTR_ERR	,	F_36
revision	,	V_271
SGTL5000_STARTUP_POWERUP	,	V_277
codec	,	V_7
vddio	,	V_190
lrclk_strength	,	V_240
"VDDD"	,	L_8
SGTL5000_DAC_SEL_SHIFT	,	V_236
SGTL5000_BIAS_VOLT_SHIFT	,	V_246
SGTL5000_DAP_CTRL	,	V_161
regulator_put	,	F_37
SGTL5000_CHIP_ANA_HP_CTRL	,	V_153
SGTL5000_CHIP_ID	,	V_147
SGTL5000_SYS_FS_SHIFT	,	V_88
devm_kzalloc	,	F_47
SGTL5000_BIAS_R_SHIFT	,	V_15
SGTL5000_ADC_POWERUP	,	V_19
SGTL5000_LINE_OUT_GND_SHIFT	,	V_218
np	,	V_256
SGTL5000_I2S_SCLKFREQ_64FS	,	V_134
SGTL5000_CHIP_ANA_ADC_CTRL	,	V_152
SGTL5000_I2S_SCLKFREQ_SHIFT	,	V_132
SGTL5000_CHIP_DAC_VOL	,	V_34
SGTL5000_RATE_MODE_DIV_4	,	V_83
SGTL5000_PARTID_MASK	,	V_265
SGTL5000_RATE_MODE_DIV_1	,	V_86
SGTL5000_DAP_PEQ	,	V_162
SGTL5000_RATE_MODE_DIV_2	,	V_85
"Unsuitable MicBias resistor\n"	,	L_22
snd_soc_bias_level	,	V_139
SGTL5000_LINE_OUT_VOL_LEFT_SHIFT	,	V_225
sgtl5000_volatile	,	F_27
"Error reading chip id %d\n"	,	L_13
value	,	V_26
consumer	,	V_199
SGTL5000_VDDC_MAN_ASSN_SHIFT	,	V_208
sgtl5000_regmap	,	V_260
dac_put_volsw	,	F_12
SGTL5000_DAP_COEF_WR_B0_LSB	,	V_169
SGTL5000_MCLK_FREQ_MASK	,	V_98
params_width	,	F_25
disable_clk	,	V_264
SGTL5000_DAC_SEL_I2S_IN	,	V_235
ucontrol	,	V_30
SGTL5000_ANA_GND_SHIFT	,	V_212
"Failed to allocate regmap: %d\n"	,	L_10
SGTL5000_PARTID_PART_ID	,	V_267
div2	,	V_101
SGTL5000_CHIP_CLK_CTRL_DEFAULT	,	V_272
master	,	V_53
SGTL5000_CHIP_SSS_CTRL	,	V_150
snd_soc_dai	,	V_44
u64	,	T_3
SGTL5000_CHIP_ANA_POWER	,	V_20
SND_SOC_DAIFMT_DSP_A	,	V_59
snd_soc_codec	,	V_6
SND_SOC_DAIFMT_DSP_B	,	V_62
SGTL5000_PAD_I2S_LRCLK_SHIFT	,	V_241
sgtl5000_set_dai_sysclk	,	F_18
IS_ERR	,	F_35
