$date
	Wed May 21 08:08:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module reg_file_tb $end
$var wire 8 ! OUT2 [7:0] $end
$var wire 8 " OUT1 [7:0] $end
$var reg 1 # CLK $end
$var reg 8 $ IN [7:0] $end
$var reg 3 % INADDRESS [2:0] $end
$var reg 3 & OUT1ADDRESS [2:0] $end
$var reg 3 ' OUT2ADDRESS [2:0] $end
$var reg 1 ( RESET $end
$var reg 1 ) WRITE $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 8 * IN [7:0] $end
$var wire 3 + INADDRESS [2:0] $end
$var wire 3 , OUT1ADDRESS [2:0] $end
$var wire 3 - OUT2ADDRESS [2:0] $end
$var wire 1 ( RESET $end
$var wire 1 ) WRITE $end
$var reg 8 . OUT1 [7:0] $end
$var reg 8 / OUT2 [7:0] $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx 0
bx /
bx .
b0 -
b0 ,
b0 +
b0 *
0)
0(
b0 '
b0 &
b0 %
b0 $
0#
bx "
bx !
$end
#5
1#
#10
1(
0#
#15
0(
1#
#20
0#
#25
1#
#30
0#
#35
1#
#40
0#
#45
1)
b1 %
b1 +
b10101010 $
b10101010 *
1#
#50
0#
#55
0)
1#
#60
0#
#65
1)
b11 %
b11 +
b1010101 $
b1010101 *
1#
#70
0#
#75
0)
1#
#80
0#
#85
1)
b101 %
b101 +
b11111111 $
b11111111 *
1#
#90
0#
#95
0)
1#
#100
0#
#105
b11 '
b11 -
b1 &
b1 ,
1#
#110
0#
#115
1#
b0 '
b0 -
b101 &
b101 ,
#120
0#
#125
1#
#130
1(
0#
#135
0(
1#
#140
0#
#145
1#
