Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Tue Aug 22 06:12:20 2017
| Host         : HSP_DT002 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file mySystem_wrapper_control_sets_placed.rpt
| Design       : mySystem_wrapper
| Device       : xcku040
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   374 |
| Unused register locations in slices containing registers |   232 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5313 |          836 |
| No           | No                    | Yes                    |             801 |          134 |
| No           | Yes                   | No                     |            1623 |          293 |
| Yes          | No                    | No                     |            1520 |          277 |
| Yes          | No                    | Yes                    |             133 |           18 |
| Yes          | Yes                   | No                     |             282 |           50 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                          |                                                                                                 Enable Signal                                                                                                |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/lmfc_c/E[0]                                                                                                                            | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/eomf_pipe_reg[0]                                                                                                         |                0 |              1 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/eof_pipe_reg[6][1]                                                                                  | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/eomf_pipe_reg[0]                                                                                                         |                1 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/eof_pipe_reg[6][0]                                                                                  | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/eomf_pipe_reg[0]                                                                                                         |                1 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/eof_pipe_reg[6][2]                                                                                  | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/eomf_pipe_reg[0]                                                                                                         |                0 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  dbg_hub/inst/UPDATE_temp                                                                      |                                                                                                                                                                                                              | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                               |                0 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/eof_pipe_reg[6][5]                                                                                  | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/eomf_pipe_reg[0]                                                                                                         |                0 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/eof_pipe_reg[6][4]                                                                                  | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/eomf_pipe_reg[0]                                                                                                         |                0 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/eof_pipe_reg[6][3]                                                                                  | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/eomf_pipe_reg[0]                                                                                                         |                1 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                     |                1 |              1 |
| ~mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              |                                                                                                                                                                                                       |                1 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                    |                0 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                0 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                            | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                          |                1 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld[1]                                                                                                                                |                                                                                                                                                                                                       |                0 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                     |                1 |              1 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                     |                1 |              2 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/in_normal_mode                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                0 |              2 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1_n_0    |                0 |              2 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/in_sync_reg                                                                                    |                1 |              2 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1__0_n_0 |                0 |              2 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/lane_offs_val[0]                                                                                    | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/eomf_pipe_reg[0]                                                                                                         |                1 |              2 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                2 |              2 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_userclk_rx_active_meta_i_1_n_0                                                                                                       |                1 |              2 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0    |                1 |              2 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[0]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              2 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/err_cur0                                                                                                                 |                1 |              2 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                                       |                1 |              2 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/lmfc_c/wcnt1                                                                                                                    |                1 |              2 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_userclk_tx_active_meta_i_1_n_0                                                                                                       |                1 |              2 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/comma_c/E[0]                                                                                                | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_rst                                                                                              |                1 |              3 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     |                                                                                                                                                                                                       |                0 |              3 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[2]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              3 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/p_0_in                                                                                                                        | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_timer_clr_reg_n_0                                                                                          |                0 |              3 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/comma_c/E[0]                                                                                                | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_rst                                                                                              |                1 |              3 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_n_0                                                                                                              |                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1__0_n_0 |                0 |              3 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_ctr0_inferred__0_n_0                                                                                       | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_all_timer_ctr_reg[0]_0                                                                                        |                0 |              3 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/comma_c/E[0]                                                                                                | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_rst                                                                                              |                1 |              3 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_ctr0_inferred__0_n_0                                                                                        | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_timer_clr_reg_n_0                                                                                          |                0 |              3 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                0 |              3 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/lmfc_c/E[0]                                                                                                                            | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/SR[0]                                                                                                                    |                0 |              3 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[5]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                1 |              3 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/comma_c/E[0]                                                                                                | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_rst                                                                                              |                0 |              3 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/comma_c/E[0]                                                                                                | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_rst                                                                                              |                0 |              3 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/sysr_r1_reg[0]                                                                                                           |                1 |              3 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                     |                2 |              3 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/lmfc_c/rdy_ds                                                                                                                   |                1 |              3 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/comma_c/E[0]                                                                                                | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_rst                                                                                              |                1 |              3 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_gtwiz_reset_userclk_tx_active_inst/E[0]                                                                      | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_any_inst/gtwiz_reset_tx_any_sync                                                     |                1 |              3 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/bit_synchronizer_rxcdrlock_inst/E[0]                                                                                          | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                     |                1 |              3 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/comma_c/E[0]                                                                                                | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_rst                                                                                              |                2 |              3 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/comma_c/E[0]                                                                                                | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_rst                                                                                              |                2 |              3 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/eof_int_reg[3][0]                                                                                   |                                                                                                                                                                                                       |                1 |              4 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any_sync                                                     |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/eof_int_reg[3][0]                                                                                   |                                                                                                                                                                                                       |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/eomf_int_reg[3]                                                                                     | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/SR[0]                                                                                        |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/eof_int_reg[3][0]                                                                                   |                                                                                                                                                                                                       |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld[1]                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block_0                                                                                                                                           | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                           |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                   | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                            |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/eomf_int_reg[3]                                                                                     | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/SR[0]                                                                                        |                1 |              4 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 | mySystem_i/JesdSubSys/jesd204_rx/inst/sel                                                                                                                                                                    | mySystem_i/JesdSubSys/jesd204_rx/inst/stretch_state_reg_n_0                                                                                                                                           |                1 |              4 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                2 |              4 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_bit_count_reg[0]_0[0]                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[1]                                                                                                                                                     |                                                                                                                                                                                                       |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/eof_int_reg[3][0]                                                                                   |                                                                                                                                                                                                       |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/SS[0]                                                                                        |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/SS[0]                                                                                        |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_rst                                                                                              |                2 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/SS[0]                                                                                        |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_rst                                                                                              |                2 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/SS[0]                                                                                        |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_rst                                                                                              |                2 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/SS[0]                                                                                        |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_rst                                                                                              |                2 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/SS[0]                                                                                        |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_rst                                                                                              |                2 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/SS[0]                                                                                        |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_rst                                                                                              |                2 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/SS[0]                                                                                        |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_rst                                                                                              |                2 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/eof_int_reg[3][0]                                                                                   |                                                                                                                                                                                                       |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/eof_int_reg[3][0]                                                                                   |                                                                                                                                                                                                       |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/clear                                                                                                                               |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/eomf_int_reg[3]                                                                                     | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/SR[0]                                                                                        |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                      |                2 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/eomf_int_reg[3]                                                                                     | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/SR[0]                                                                                        |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/eof_int_reg[3][0]                                                                                   |                                                                                                                                                                                                       |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/eof_int_reg[3][0]                                                                                   |                                                                                                                                                                                                       |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/eomf_int_reg[3]                                                                                     | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/SR[0]                                                                                        |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                      |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_rst                                                                                              |                3 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                      |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/clear                                                                                                                                     |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                      |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/clear                                                                                                                                     |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/eomf_int_reg[3]                                                                                     | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/SR[0]                                                                                        |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                               |                1 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/eomf_int_reg[3]                                                                                     | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/SR[0]                                                                                        |                0 |              4 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/eomf_int_reg[3]                                                                                     | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/SR[0]                                                                                        |                1 |              4 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_any_inst/gtwiz_reset_rx_any                                                          |                1 |              5 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst/p_0_in_1                                                       |                1 |              5 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst/p_1_in_0                                                       |                1 |              5 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/gtwiz_reset_tx_any                                                                                             |                1 |              5 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/rst_in0                                                                                                        |                1 |              5 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/jesd204_phy_reset_control_i/txreset_good                                                                                                   |                2 |              5 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/tx_pll_lock                                                                                                                                |                1 |              5 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/gtwiz_reset_tx_done_int_reg_n_0                                                                                        |                1 |              5 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/rst_in_sync2_reg                                                                                                       |                1 |              5 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/sta_ds_reg_4[0]                                                                                                          |                3 |              6 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/sta_ds_reg_3[0]                                                                                                          |                6 |              6 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/sync_rx_core_rst/data_out                                                                                                                                       |                4 |              6 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/sta_ds_reg[0]                                                                                                            |                5 |              6 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                             |                0 |              6 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/sta_ds_reg_5[0]                                                                                                          |                3 |              6 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              6 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/sta_ds_reg_6[0]                                                                                                          |                4 |              6 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                 |                2 |              6 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/sta_ds_reg_0[0]                                                                                                          |                3 |              6 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/sta_ds_reg_1[0]                                                                                                          |                2 |              6 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/sta_ds_reg_2[0]                                                                                                          |                3 |              6 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/stat_addr_bit_cnt_reg[6][0]                                                                                                                                       |                2 |              7 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                 |                1 |              7 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden0                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                         |                0 |              7 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden1                                                                                                                                                             | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                         |                1 |              7 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do[15]_i_1_n_0                                                                                                                                 |                0 |              7 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1_mySystem_clk_wiz_0_0_en_clk                     |                                                                                                                                                                                                              |                                                                                                                                                                                                       |                1 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/data_sync_reg0                                                                                                           |                5 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/efcnt_reg[7][0]                                                                                     |                                                                                                                                                                                                       |                3 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rd_addr[7]_i_1__4_n_0                                                                          |                0 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/efcnt_reg[7][0]                                                                                     |                                                                                                                                                                                                       |                5 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/wr_addr_reg[7][0]                                                                            |                2 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                0 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/wr_addr_reg[7][0]                                                                            |                1 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rd_addr[7]_i_1__1_n_0                                                                          |                2 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/wr_addr_reg[7][0]                                                                            |                2 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rd_addr[7]_i_1__0_n_0                                                                          |                1 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/wr_addr_reg[7][0]                                                                            |                2 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/efcnt_reg[7][0]                                                                                     |                                                                                                                                                                                                       |                3 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rd_addr[7]_i_1_n_0                                                                             |                2 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/lmfc_c/buf_add[1]_i_2_n_0                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/rdy_ds02_out                                                                                                             |                2 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/efcnt_reg[7][0]                                                                                     |                                                                                                                                                                                                       |                5 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                     |                2 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/efcnt_reg[7][0]                                                                                     |                                                                                                                                                                                                       |                4 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/efcnt_reg[7][0]                                                                                     |                                                                                                                                                                                                       |                3 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/efcnt_reg[7][0]                                                                                     |                                                                                                                                                                                                       |                5 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/wr_addr_reg[7][0]                                                                            |                0 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rd_addr[7]_i_1__6_n_0                                                                          |                1 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/efcnt_reg[7][0]                                                                                     |                                                                                                                                                                                                       |                3 |              8 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                               |                1 |              8 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 |                                                                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                                     |                2 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rd_addr[7]_i_1__5_n_0                                                                          |                1 |              8 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gc0.count_d1_reg[3][0]     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[2]                                            |                1 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rd_addr[7]_i_1__2_n_0                                                                          |                1 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/wr_addr_reg[7][0]                                                                            |                1 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/wr_addr_reg[7][0]                                                                            |                1 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rd_addr[7]_i_1__3_n_0                                                                          |                2 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/wr_addr_reg[7][0]                                                                            |                1 |              8 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                   |                                                                                                                                                                                                       |                0 |             10 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                       |                                                                                                                                                                                                       |                3 |             10 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sel                                                                                                                           | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_tx_pll_timer_clr_reg_n_0                                                                                      |                1 |             10 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_ctr[9]_i_1_n_0                                                                                          | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_pll_timer_clr_reg_n_0                                                                                      |                2 |             10 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                            |                1 |             10 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                    |                0 |             10 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |                0 |             10 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                |                1 |             10 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/resync_cnt[9]_i_1_n_0                                                                                                           | mySystem_i/JesdSubSys/jesd204_rx/inst/sync_rx_core_rst/data_out                                                                                                                                       |                4 |             10 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                    |                3 |             10 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET_reg[6][0]                                                                                                                                                        | dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                               |                2 |             10 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              |                                                                                                                                                                                                       |                5 |             11 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][1]                        |                1 |             12 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][1]                     |                1 |             12 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/align_c/emcnt_reg[14][0]                                                                                    |                                                                                                                                                                                                       |                4 |             15 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/align_c/emcnt_reg[14][0]                                                                                    |                                                                                                                                                                                                       |                7 |             15 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/align_c/emcnt_reg[14][0]                                                                                    |                                                                                                                                                                                                       |                5 |             15 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/align_c/emcnt_reg[14][0]                                                                                    |                                                                                                                                                                                                       |                4 |             15 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/align_c/emcnt_reg[14][0]                                                                                    |                                                                                                                                                                                                       |                6 |             15 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/align_c/emcnt_reg[14][0]                                                                                    |                                                                                                                                                                                                       |                7 |             15 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/lmfc_c/wcnt[14]_i_1_n_0                                                                                                         |                2 |             15 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/align_c/emcnt_reg[14][0]                                                                                    |                                                                                                                                                                                                       |                5 |             15 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/sync_c/emcnt_reg[0][0]                                                                                                                 |                                                                                                                                                                                                       |                5 |             15 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/align_c/emcnt_reg[14][0]                                                                                    |                                                                                                                                                                                                       |                7 |             15 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                             |                                                                                                                                                                                                       |                0 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[0]                                            |                4 |             16 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i_reg[15][0] |                                                                                                                                                                                                       |                0 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                      |                                                                                                                                                                                                       |                0 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                    |                1 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                    |                1 |             16 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]                       |                                                                                                                                                                                                       |                5 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                      |                                                                                                                                                                                                       |                2 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                     |                                                                                                                                                                                                       |                1 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                      |                                                                                                                                                                                                       |                3 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                      |                                                                                                                                                                                                       |                0 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                      |                                                                                                                                                                                                       |               10 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                       |                                                                                                                                                                                                       |                0 |             16 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/E[0]                                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][0]                                                                                                                                                  | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg[0]                                                                                                                         |                4 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                       |                1 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                     |                                                                                                                                                                                                       |                1 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                      |                                                                                                                                                                                                       |                1 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                       |                3 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                      |                                                                                                                                                                                                       |                1 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                     |                                                                                                                                                                                                       |                4 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                      |                                                                                                                                                                                                       |                9 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                 |                                                                                                                                                                                                       |                0 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                               |                                                                                                                                                                                                       |                4 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                        |                                                                                                                                                                                                       |                0 |             16 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/Q[1]                                            |                3 |             16 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                0 |             17 |
|  dbg_hub/inst/idrck                                                                            |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_reg[0][0]                        |                1 |             17 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                          | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                2 |             17 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gic0.gc0.count_d2_reg[0][0]                     |                2 |             18 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                2 |             18 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[4]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                2 |             18 |
|  mySystem_i/JesdSubSys/Transport_layer_12DJxx_0/inst/rx_somfout                                |                                                                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                                     |                3 |             24 |
|  mySystem_i/JesdSubSys/util_reduced_logic_2/U0/Res                                             |                                                                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                                     |                3 |             24 |
|  mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/align_out_c/rxdatavalid |                                                                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                                     |                3 |             24 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                9 |             25 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                4 |             25 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                3 |             25 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                2 |             25 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                3 |             25 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                2 |             25 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                3 |             25 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                2 |             25 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                4 |             25 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                4 |             25 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                8 |             25 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_ctr[0]_i_1_n_0                                                                                             | mySystem_i/JesdSubSys/jesd204_phy/inst/jesd204_phy_block_i/gtwiz_reset_block_i/sm_reset_rx_cdr_to_clr                                                                                                 |                3 |             26 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                6 |             28 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/control_icon2xsdb[3]                                                                                                                                                     | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/AR[0]                                                                                                                                       |                2 |             28 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                 |                                                                                                                                                                                                       |                2 |             32 |
|  dbg_hub/inst/idrck                                                                            | dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_2_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                       |                                                                                                                                                                                                       |                2 |             32 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                4 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                3 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                3 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                3 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                3 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                7 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                8 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                8 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                7 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                8 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                9 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                3 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                4 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                8 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                5 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |               13 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |               11 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                5 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                5 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                   |                                                                                                                                                                                                       |                6 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                4 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                3 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                3 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                3 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                3 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                4 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |               10 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                9 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                5 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                9 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                5 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                4 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                4 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                6 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                5 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |                4 |             33 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_6_i_8__6_n_0                                                             |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_6_i_8__4_n_0                                                             |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_6_i_1__6_n_0                                                           |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_6_i_1__6_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[7].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_6_i_1__6_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_6_i_1__0_n_0                                                           |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_6_i_1__1_n_0                                                           |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_6_i_1__4_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_6_i_1__4_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_6_i_1__2_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[5].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_6_i_1__4_n_0                                                           |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_6_i_1__2_n_0                                                           |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_6_i_1__0_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_6_i_8__1_n_0                                                             |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_6_i_8__2_n_0                                                             |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_6_i_1__0_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_6_i_1__3_n_0                                                           |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[1].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_6_i_8__0_n_0                                                             |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_6_i_1__5_n_0                                                           |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_6_i_1__5_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_64_127_0_6_i_1_n_0                                                              |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_6_i_1_n_0                                                             |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_6_i_1_n_0                                                             |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_6_i_8__3_n_0                                                             |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_6_i_1__3_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[4].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_6_i_1__3_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[0].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_6_i_8_n_0                                                                |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_6_i_1__5_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[3].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_6_i_1__2_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[6].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_0_63_0_6_i_8__5_n_0                                                             |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_128_191_0_6_i_1__1_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/g_rx_lanes[2].rx_lane_32_c/buf_c/rx_mem_dist_c/RAM_reg_192_255_0_6_i_1__1_n_0                                                          |                                                                                                                                                                                                       |                5 |             40 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_di_o[15]                                                                                                                                         |                3 |             55 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                              |                                                                                                                                                                                                       |                8 |             73 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                       |                                                                                                                                                                                                       |               10 |             73 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                       |                                                                                                                                                                                                       |               20 |             99 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/rx_cfg_scr_enable_reg_n_0                                                                                                                                       |               21 |            120 |
|  mySystem_i/JesdSubSys/clk_wiz_0/inst/clk_out1                                                 |                                                                                                                                                                                                              |                                                                                                                                                                                                       |               24 |            122 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                      |               20 |            130 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | mySystem_i/JesdSubSys/jesd204_rx/inst/i_mySystem_jesd204_rx_0/rx_32_c/align_out_c/val_d                                                                                                               |               55 |            192 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |               18 |            273 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                             |                                                                                                                                                                                                       |               18 |            273 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/use_probe_debug_circuit                                                                                                               |               37 |            485 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              | reset_IBUF_inst/O                                                                                                                                                                                     |               82 |            558 |
|  mySystem_i/JesdSubSys/jesd204_phy/inst/rxoutclk                                               |                                                                                                                                                                                                              |                                                                                                                                                                                                       |              839 |           5675 |
+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


