{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1438739202723 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_target EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"fpga_target\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1438739203630 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1438739203703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1438739203703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1438739203703 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1438739205980 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438739207573 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438739207573 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438739207573 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438739207573 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438739207573 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438739207573 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438739207573 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438739207573 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1438739207573 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1438739207573 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 215371 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1438739207748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 215373 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1438739207748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 215375 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1438739207748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 215377 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1438739207748 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 215379 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1438739207748 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1438739207748 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1438739207779 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1438739209876 ""}
{ "Info" "ISTA_SDC_FOUND" "fpga_target.sdc " "Reading SDC File: 'fpga_target.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1438739224877 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1438739225503 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1438739225503 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1438739227632 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1438739227648 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1438739227648 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1438739227648 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1438739227648 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1438739227648 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dram_clk~output " "Destination node dram_clk~output" {  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 40 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 215273 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1438739234604 ""}  } { { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 215366 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438739234604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "synchronizer:reset_synchronizer\|data_o\[0\]  " "Automatically promoted node synchronizer:reset_synchronizer\|data_o\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nyuzi:nyuzi\|io_arbiter:io_arbiter\|request_thread_idx\[1\]~0 " "Destination node nyuzi:nyuzi\|io_arbiter:io_arbiter\|request_thread_idx\[1\]~0" {  } { { "../../core/io_arbiter.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_arbiter.sv" 89 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nyuzi:nyuzi|io_arbiter:io_arbiter|request_thread_idx[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 62870 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|dt_valid\[0\]~2 " "Destination node nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|dt_valid\[0\]~2" {  } { { "../../core/dcache_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_tag_stage.sv" 126 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_valid[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 63050 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|ift_valid\[1\] " "Destination node nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|ift_valid\[1\]" {  } { { "../../core/ifetch_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 151 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_valid[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 44383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|ift_valid\[3\] " "Destination node nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|ift_valid\[3\]" {  } { { "../../core/ifetch_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 151 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_valid[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 44518 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|ift_valid\[2\] " "Destination node nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|ift_valid\[2\]" {  } { { "../../core/ifetch_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 151 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_valid[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 44448 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|ift_valid\[0\] " "Destination node nyuzi:nyuzi\|core:core_gen\[0\].core\|ifetch_tag_stage:ifetch_tag_stage\|ift_valid\[0\]" {  } { { "../../core/ifetch_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv" 151 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_valid[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 44318 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|dt_snoop_valid\[2\]~1 " "Destination node nyuzi:nyuzi\|core:core_gen\[0\].core\|dcache_tag_stage:dcache_tag_stage\|dt_snoop_valid\[2\]~1" {  } { { "../../core/dcache_tag_stage.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_tag_stage.sv" 126 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_snoop_valid[2]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 64987 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_controller:ps2_controller\|receive_byte\[0\]~0 " "Destination node ps2_controller:ps2_controller\|receive_byte\[0\]~0" {  } { { "../ps2_controller.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/ps2_controller.sv" 101 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_controller:ps2_controller|receive_byte[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 66846 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|l2t_valid\[0\]~1 " "Destination node nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_tag:l2_cache_tag\|l2t_valid\[0\]~1" {  } { { "../../core/l2_cache_tag.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv" 115 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_valid[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 67511 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|l2r_hit_cache_idx\[0\] " "Destination node nyuzi:nyuzi\|l2_cache:l2_cache\|l2_cache_read:l2_cache_read\|l2r_hit_cache_idx\[0\]" {  } { { "../../core/l2_cache_read.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_read.sv" 227 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 10819 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1438739234604 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1438739234604 ""}  } { { "../synchronizer.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/synchronizer.sv" 45 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { synchronizer:reset_synchronizer|data_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 1584 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438739234604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3\|altshift_taps:fx3_instruction.has_dest_rtl_0\|shift_taps_9mm:auto_generated\|dffe6  " "Automatically promoted node nyuzi:nyuzi\|core:core_gen\[0\].core\|fp_execute_stage3:fp_execute_stage3\|altshift_taps:fx3_instruction.has_dest_rtl_0\|shift_taps_9mm:auto_generated\|dffe6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1438739234604 ""}  } { { "db/shift_taps_9mm.tdf" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/shift_taps_9mm.tdf" 41 2 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|dffe6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 56593 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1438739234604 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1438739248232 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1438739248350 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1438739248350 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1438739248491 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1438739248647 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1438739248756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1438739264255 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1152 Embedded multiplier block " "Packed 1152 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1438739264393 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "576 " "Created 576 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1438739264393 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1438739264393 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:02 " "Fitter preparation operations ending: elapsed time is 00:01:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438739268829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1438739283340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:38 " "Fitter placement preparation operations ending: elapsed time is 00:00:38" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438739321268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1438739322290 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1438739935174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:10:13 " "Fitter placement operations ending: elapsed time is 00:10:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438739935174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1438739952806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "41 " "Router estimated average interconnect usage is 41% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "62 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 1 { 0 "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 62% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1438740030117 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1438740030117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:19 " "Fitter routing operations ending: elapsed time is 00:02:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438740096243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1438740096294 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1438740096294 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "178.42 " "Total time spent on timing analysis during the Fitter is 178.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1438740102623 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1438740102851 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1438740111719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1438740111859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1438740121632 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:38 " "Fitter post-fit operations ending: elapsed time is 00:00:38" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1438740140893 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "42 Cyclone IV E " "42 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_clk 3.3-V LVTTL AE13 " "Pin sd_clk uses I/O standard 3.3-V LVTTL at AE13" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sd_clk } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_clk" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 62 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[0\] 3.3-V LVTTL W3 " "Pin dram_dq\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[0] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[0\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 495 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[1\] 3.3-V LVTTL W2 " "Pin dram_dq\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[1] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[1\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 496 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[2\] 3.3-V LVTTL V4 " "Pin dram_dq\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[2] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[2\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 497 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[3\] 3.3-V LVTTL W1 " "Pin dram_dq\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[3] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[3\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 498 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[4\] 3.3-V LVTTL V3 " "Pin dram_dq\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[4] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[4\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 499 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[5\] 3.3-V LVTTL V2 " "Pin dram_dq\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[5] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[5\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 500 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[6\] 3.3-V LVTTL V1 " "Pin dram_dq\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[6] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[6\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[7\] 3.3-V LVTTL U3 " "Pin dram_dq\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[7] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[7\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[8\] 3.3-V LVTTL Y3 " "Pin dram_dq\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[8] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[8\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 503 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[9\] 3.3-V LVTTL Y4 " "Pin dram_dq\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[9] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[9\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 504 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[10\] 3.3-V LVTTL AB1 " "Pin dram_dq\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[10] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[10\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 505 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[11\] 3.3-V LVTTL AA3 " "Pin dram_dq\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[11] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[11\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 506 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[12\] 3.3-V LVTTL AB2 " "Pin dram_dq\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[12] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[12\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 507 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[13\] 3.3-V LVTTL AC1 " "Pin dram_dq\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[13] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[13\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 508 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[14\] 3.3-V LVTTL AB3 " "Pin dram_dq\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[14] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[14\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 509 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[15\] 3.3-V LVTTL AC2 " "Pin dram_dq\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[15] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[15\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 510 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[16\] 3.3-V LVTTL M8 " "Pin dram_dq\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[16] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[16\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 511 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[17\] 3.3-V LVTTL L8 " "Pin dram_dq\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[17] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[17\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 512 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[18\] 3.3-V LVTTL P2 " "Pin dram_dq\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[18] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[18\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 513 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[19\] 3.3-V LVTTL N3 " "Pin dram_dq\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[19] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[19\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 514 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[20\] 3.3-V LVTTL N4 " "Pin dram_dq\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[20] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[20\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 515 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[21\] 3.3-V LVTTL M4 " "Pin dram_dq\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[21] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[21\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 516 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[22\] 3.3-V LVTTL M7 " "Pin dram_dq\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[22] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[22\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 517 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[23\] 3.3-V LVTTL L7 " "Pin dram_dq\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[23] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[23\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 518 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[24\] 3.3-V LVTTL U5 " "Pin dram_dq\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[24] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[24\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 519 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[25\] 3.3-V LVTTL R7 " "Pin dram_dq\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[25] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[25\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[26\] 3.3-V LVTTL R1 " "Pin dram_dq\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[26] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[26\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 521 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[27\] 3.3-V LVTTL R2 " "Pin dram_dq\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[27] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[27\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 522 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[28\] 3.3-V LVTTL R3 " "Pin dram_dq\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[28] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[28\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 523 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[29\] 3.3-V LVTTL T3 " "Pin dram_dq\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[29] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[29\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 524 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[30\] 3.3-V LVTTL U4 " "Pin dram_dq\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[30] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[30\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 525 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "dram_dq\[31\] 3.3-V LVTTL U1 " "Pin dram_dq\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dram_dq[31] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dram_dq\[31\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 49 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dram_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 526 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_cmd 3.3-V LVTTL AD14 " "Pin sd_cmd uses I/O standard 3.3-V LVTTL at AD14" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sd_cmd } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_cmd" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 63 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_cmd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_dat\[0\] 3.3-V LVTTL AE14 " "Pin sd_dat\[0\] uses I/O standard 3.3-V LVTTL at AE14" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sd_dat[0] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat\[0\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 64 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_dat[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_dat\[1\] 3.3-V LVTTL AF13 " "Pin sd_dat\[1\] uses I/O standard 3.3-V LVTTL at AF13" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sd_dat[1] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat\[1\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 64 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_dat[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_dat\[2\] 3.3-V LVTTL AB14 " "Pin sd_dat\[2\] uses I/O standard 3.3-V LVTTL at AB14" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sd_dat[2] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat\[2\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 64 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_dat[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sd_dat\[3\] 3.3-V LVTTL AC14 " "Pin sd_dat\[3\] uses I/O standard 3.3-V LVTTL at AC14" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { sd_dat[3] } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sd_dat\[3\]" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 64 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sd_dat[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_clk 3.3-V LVTTL G6 " "Pin ps2_clk uses I/O standard 3.3-V LVTTL at G6" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ps2_clk } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 67 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ps2_data 3.3-V LVTTL H5 " "Pin ps2_data uses I/O standard 3.3-V LVTTL at H5" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 68 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 2.5 V Y2 " "Pin clk50 uses I/O standard 2.5 V at Y2" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk50 } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 22 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "uart_rx 3.3-V LVTTL G12 " "Pin uart_rx uses I/O standard 3.3-V LVTTL at G12" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { uart_rx } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "uart_rx" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 37 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart_rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1438740148591 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1438740148591 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clk a permanently disabled " "Pin ps2_clk has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ps2_clk } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clk" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 67 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1438740148606 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data a permanently disabled " "Pin ps2_data has a permanently disabled output enable" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ps2_data } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data" } } } } { "../fpga_top.sv" "" { Text "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv" 68 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1438740148606 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1438740148606 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.fit.smsg " "Generated suppressed messages file C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1438740156853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2371 " "Peak virtual memory: 2371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1438740175374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 05 10:02:55 2015 " "Processing ended: Wed Aug 05 10:02:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1438740175374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:16:15 " "Elapsed time: 00:16:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1438740175374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:39:29 " "Total CPU time (on all processors): 00:39:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1438740175374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1438740175374 ""}
