<?xml version="1.0" encoding="utf-8"?>
<blockRegMap version="1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://cypress.com/xsd/cyblockregmap cyblockregmap.xsd" xmlns="http://cypress.com/xsd/cyblockregmap">
  <block name="RX2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="RX3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="DE2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="PWM_2" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="vmIRQ" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="vmCompare" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="FFKillMux" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="vmTC" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="PWMHW" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="PWM_2_GLOBAL_ENABLE" address="0x400043A3" bitWidth="8" desc="PM.ACT.CFG">
      <field name="en_timer" from="3" to="0" access="RW" resetVal="" desc="Enable timer/counters." />
    </register>
    <register name="PWM_2_CONTROL" address="0x40004F00" bitWidth="8" desc="TMRx.CFG0">
      <field name="EN" from="0" to="0" access="RW" resetVal="" desc="Enables timer/comparator." />
      <field name="MODE" from="1" to="1" access="RW" resetVal="" desc="Mode. (0 = Timer; 1 = Comparator)">
        <value name="Timer" value="0" desc="Timer mode. CNT/CMP register holds timer count value." />
        <value name="Comparator" value="1" desc="Comparator mode. CNT/CMP register holds comparator threshold value." />
      </field>
      <field name="ONESHOT" from="2" to="2" access="RW" resetVal="" desc="Timer stops upon reaching stop condition defined by TMR_CFG bits. Can be restarted by asserting TIMER RESET or disabling and re-enabling block." />
      <field name="CMP_BUFF" from="3" to="3" access="RW" resetVal="" desc="Buffer compare register. Compare register updates only on timer terminal count." />
      <field name="INV" from="4" to="4" access="RW" resetVal="" desc="Invert sense of TIMEREN signal" />
      <field name="DB" from="5" to="5" access="RW" resetVal="" desc="Deadband mode--Deadband phases phi1 and phi2 are outputted on CMP and TC output pins respectively.">
        <value name="Timer" value="0" desc="CMP and TC are output." />
        <value name="Deadband" value="1" desc="PHI1 (instead of CMP) and PHI2 (instead of TC) are output." />
      </field>
      <field name="DEADBAND_PERIOD" from="7" to="6" access="RW" resetVal="" desc="Deadband Period" />
    </register>
    <register name="PWM_2_CONTROL2" address="0x40004F01" bitWidth="8" desc="TMRx.CFG1">
      <field name="IRQ_SEL" from="0" to="0" access="RW" resetVal="" desc="Irq selection. (0 = raw interrupts; 1 = status register interrupts)" />
      <field name="FTC" from="1" to="1" access="RW" resetVal="" desc="First Terminal Count (FTC). Setting this bit forces a single pulse on the TC pin when first enabled.">
        <value name="Disable FTC" value="0" desc="Disable the single cycle pulse, which signifies the timer is starting." />
        <value name="Enable FTC" value="1" desc="Enable the single cycle pulse, which signifies the timer is starting." />
      </field>
      <field name="DCOR" from="2" to="2" access="RW" resetVal="" desc="Disable Clear on Read (DCOR) of Status Register SR0." />
      <field name="DBMODE" from="3" to="3" access="RW" resetVal="" desc="Deadband mode (asynchronous/synchronous). CMP output pin is also affected when not in deadband mode (CFG0.DEADBAND)." />
      <field name="CLK_BUS_EN_SEL" from="6" to="4" access="RW" resetVal="" desc="Digital Global Clock selection." />
      <field name="BUS_CLK_SEL" from="7" to="7" access="RW" resetVal="" desc="Bus Clock selection." />
    </register>
    <register name="PWM_2_CONTROL3_" address="0x40004F02" bitWidth="8" desc="TMRx.CFG2">
      <field name="TMR_CFG" from="1" to="0" access="RW" resetVal="" desc="Timer configuration (MODE = 0): 000 = Continuous; 001 = Pulsewidth; 010 = Period; 011 = Stop on IRQ">
        <value name="Continuous" value="0" desc="Timer runs while EN bit of CFG0 register is set to '1'." />
        <value name="Pulsewidth" value="1" desc="Timer runs from positive to negative edge of TIMEREN." />
        <value name="Period" value="10" desc="Timer runs from positive to positive edge of TIMEREN." />
        <value name="Irq" value="11" desc="Timer runs until IRQ." />
      </field>
      <field name="COD" from="2" to="2" access="RW" resetVal="" desc="Clear On Disable (COD). Clears or gates outputs to zero." />
      <field name="ROD" from="3" to="3" access="RW" resetVal="" desc="Reset On Disable (ROD). Resets internal state of output logic" />
      <field name="CMP_CFG" from="6" to="4" access="RW" resetVal="" desc="Comparator configurations">
        <value name="Equal" value="0" desc="Compare Equal " />
        <value name="Less than" value="1" desc="Compare Less Than " />
        <value name="Less than or equal" value="10" desc="Compare Less Than or Equal ." />
        <value name="Greater" value="11" desc="Compare Greater Than ." />
        <value name="Greater than or equal" value="100" desc="Compare Greater Than or Equal " />
      </field>
      <field name="HW_EN" from="7" to="7" access="RW" resetVal="" desc="When set Timer Enable controls counting." />
    </register>
    <register name="PWM_2_PERIOD" address="0x40004F04" bitWidth="8" desc="TMRx.PER0 - Assigned Period" />
    <register name="PWM_2_COMPARE" address="0x40004F06" bitWidth="8" desc="TMRx.CNT_CMP0 - Assigned Compare Value" />
  </block>
  <block name="cy_constant_6" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="Clock_4" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="DE3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="MV1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="MV2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="MV3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="NOT_RE3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="TX2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="TX3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="NOT_RE2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="HalfV" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EXP7_SCL" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="I2C_2" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="BusClock" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="or_ff" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_clock" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_scl_out" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="OneTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="or_udb" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Bufoe_sda" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_timeout_clock" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="or_udb_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Bufoe_scl" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_scl_in" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_sda_in" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_sda_out" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_interrupt" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="I2C_FF" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="I2C_IRQ" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="I2C_2_FF_XCFG" address="0x400049C8" bitWidth="8" desc="I2C Extended Configuration Register">
      <field name="csr_clk_en" from="7" to="7" access="RW" resetVal="" desc="This bit is used for gating system clock for the blocks core logic that is not associated with AHB interface. Clock is made available to the core logic only when this bit is set to 1 and the input pin ext_clk_en is also active. If either of them is not active, the blocks core logic does not receive the system clock." />
      <field name="i2c_on" from="6" to="6" access="RW" resetVal="" desc="This bit should be set by the user during initial block configuration if the user wants to use the I2C block as wake-up source. Only when this bit set along with other bits mentioned in the sleep mode section, the I2C wakes up system from sleep on address match." />
      <field name="ready_to_sleep" from="5" to="5" access="R" resetVal="" desc="Once the user sets the force_nack bit, the I2C block sets this bit if I2C is not busy or it waits for ongoing transaction to be completed and then sets this bit. As long as this bit is set, the I2C block is going to nack all the transactions.Clearing force_nack bit automatically clears this bit. HW clears this bit automatically on assertion of PD (Power Down)" />
      <field name="force_nack" from="4" to="4" access="RW" resetVal="" desc="This bit must be set by the user before putting the device to sleep and wait for ready_to_sleep status bit to be set. This can be cleared by user by writing '0' and the HW clears it automatically on assertion of PD(Power Down)" />
      <field name="hw_addr_en" from="0" to="0" access="RW" resetVal="" desc="When this bit is set to a '1', hardware address compare is enabled. On an address match, an interrupt is generated, CSR register bit 3 is set, and the clock is stalled until the CPU writes a 0 into the CSR register bit 3. The address is automatically ACKed on a match. On an address mismatch,no interrupt is generated, clock is not stalled, and bit 3 in the CSR register is set. The CPU must write a 0 into the CSR register bit 3 to clear it. The address is automatically NACKed on a mismatch. You must configure the compare address in the ADR register. When this bit is set to a '0', software address compare is enabled. An interrupt is generated, the clock is stalled, and CSR register bit 3 is set when the received address byte is available in the Data register; to enable the CPU to do a firmware address compare. The clock is stalled until the CPU writes a 0 into the CSR register bit 3. The functionality of this bit is independent of the data buffering mode." />
    </register>
    <register name="I2C_2_FF_ADDR" address="0x400049CA" bitWidth="8" desc="I2C Slave Adddress Register">
      <field name="slave_address" from="6" to="0" access="RW" resetVal="" desc="These seven bits hold the slave's own device address. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
    </register>
    <register name="I2C_2_FF_CFG" address="0x400049D6" bitWidth="8" desc="I2C Configuration Register">
      <field name="sio_select" from="7" to="7" access="RW" resetVal="" desc="I2C Pin Select for SCL/SDA lines from SIO1/SIO2, 0 = SCL and SDA lines get their inputs from SIO1 module.sclk_str1 and sda_ack1 are driven to SIO1 module and they get asserted once device wakes up from sleep. 1 = SCL and SDA lines get their inputs from SIO2 module. sclk_str2 and sda_ack2 are driven to SIO2 module and they get asserted once device wakes up from sleep. This bit is valid only when I2C.CFG[6] is asserted." />
      <field name="pselect" from="6" to="6" access="RW" resetVal="" desc="I2C Pin Select for SCL/SDA lines from GPIO/SIO, 0 = SCL and SDA lines get their inputs from GPIO module.sclk_str0 and sda_ack0 are driven to GPIO module and they get asserted once device wakes up from sleep. 1 = SCL and SDA lines get their inputs from one of the SIO Blocks that is chosen based on the configuration of bit I2C.CFG[7]" />
      <field name="bus_error_ie" from="5" to="5" access="RW" resetVal="" desc="Bus Error Interrupt Enable 0 disabled 1 enabled. An interrupt is generated on the detection of a Bus error condition." />
      <field name="stop_ie" from="4" to="4" access="RW" resetVal="" desc="Stop Interrupt Enable 0 disabled 1 enabled. An interrupt is generated on the detection of a Stop condition." />
      <field name="clock_rate" from="2" to="2" access="RW" resetVal="" desc="0 Samples/bit is 16, 1 Samples/bit is 32" />
      <field name="en_mstr" from="1" to="1" access="RW" resetVal="" desc="Enables master mode for the device" />
      <field name="en_slave" from="0" to="0" access="RW" resetVal="" desc="Enables Slave mode for the device" />
    </register>
    <register name="I2C_2_FF_CSR" address="0x400049D7" bitWidth="8" desc="I2C Control and Status Register">
      <field name="bus_error" from="7" to="7" access="RW" resetVal="" desc="It must be cleared by firmware by writing a '0' to the bit position. It is never cleared by the hardware. 1 a misplaced Start or Stop condition was detected. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
      <field name="lost_arb" from="6" to="6" access="RW" resetVal="" desc="This bit is set immediately on lost arbitration; however, it does not cause an interrupt. This status may be checked after the following Byte Complete interrupt. Any Start detect or a write to the Start or Restart generate bits (MCSR register), when operating in Master mode, will also clear the bit. 1 lost Arbitration. This bit is held zero if I2C_CFG.en_mstr is zero." />
      <field name="stop_status" from="5" to="5" access="RW" resetVal="" desc="It must be cleared by firmware with write of '0' to the bit position. It is never cleared by the hardware. 1 a Stop condition was detected. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
      <field name="ack" from="4" to="4" access="RW" resetVal="" desc="Acknowledge Out. Bit is automatically cleared by hardware on a Byte Complete event. 0 nack the last received byte. 1 ack the last received byte" />
      <field name="address" from="3" to="3" access="RW" resetVal="" desc="It must be cleared by firmware with write of '0' to the bit position. 1 the received byte is a slave address. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero" />
      <field name="transmit" from="2" to="2" access="RW" resetVal="" desc="Bit is set by firmware to define the direction of the byte transfer. Any Start detect will clear the bit. 0 receive mode 1 transmit mode. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
      <field name="lrb" from="1" to="1" access="RW" resetVal="" desc="Last Received Bit. The value of the 9th bit in a Transmit sequence, which is the acknowledge bit from the receiver. Any Start detect or a write to the Start or Restart generate bits, when operating in Master mode, will also clear the bit. 0 last transmitted byte was ACK'ed by the receiver. 1 last transmitted byte was NACK'ed by the receiver. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
      <field name="byte_complete" from="0" to="0" access="RW" resetVal="" desc="Transmit/Receive Mode: 0 no completed transmit/receive since last cleared by firmware. Any Start detect or a write to the start or Restart generate bits, when operating in Master mode, will also clear the bit. Transmit mode: 1 eight bits of data have been transmitted and an ACK or NACK has been received. Receive mode: 1 eight bits of data have been received. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
    </register>
    <register name="I2C_2_FF_DATA" address="0x400049D8" bitWidth="8" desc="I2C Data Register">
      <field name="data" from="7" to="0" access="RW" resetVal="" desc="Read received data or write data to transmit. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
    </register>
    <register name="I2C_2_FF_MCSR" address="0x400049D9" bitWidth="8" desc="Master Control and Status Register: I2C_MCSR">
      <field name="stop_gen" from="4" to="4" access="RW" resetVal="" desc="This bit is set only for master transmitter and used at the end of byte transfer. After byte complete status is set, if this bit is set followed by the Transmit bit in I2C.CSR register, Stop condition is generated after byte complete. This bit is automatically reset to 0 after the Stop, start or Restart has been generated. During data phase, if Stop Gen bit is set to 0, clearing the Transmit bit in I2C.CSR register will also generate a Stop condition. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
      <field name="bus_busy" from="3" to="3" access="R" resetVal="" desc="This bit is set to the following. 0 when a Stop condition is detected (from any bus master). 1 when a Start condition is detected (from any bus master). This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
      <field name="master_mode" from="2" to="2" access="R" resetVal="" desc="This bit is set/cleared by hardware when the device is operating as a master. 0 stop condition detected, generated by this device. 1 start condition detected, generated by this device. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
      <field name="restart_gen" from="1" to="1" access="RW" resetVal="" desc="This bit is cleared by hardware when the Restart generation is complete. 0 restart generation complete. 1 generate a Restart condition. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
      <field name="start_gen" from="0" to="0" access="RW" resetVal="" desc="This bit is cleared by hardware when the Start generation is complete. 0 start generation complete. 1 generate a Start condition and send a byte (address) to the I2C bus, if bus is not busy. This bit is held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
    </register>
    <register name="I2C_2_FF_CLK_DIV1" address="0x400049DB" bitWidth="8" desc="I2C Clock Divide Factor Register-1">
      <field name="Div" from="7" to="0" access="RW" resetVal="" desc="The configuration of this register along with that in register CLK_DIV2 defines the factor by which the SYSCLK will be divided in the I2C block. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
    </register>
    <register name="I2C_2_FF_CLK_DIV2" address="0x400049DC" bitWidth="8" desc="I2C Clock Divide Factor Register-2">
      <field name="Div" from="1" to="0" access="RW" resetVal="" desc="The configuration of this register along with that in register CLK_DIV1 defines the factor by whichthe SYSCLK will be divided in the I2C block. These bits are held zero if I2C_CFG.en_mstr and I2C_CFG.en_slave are both zero." />
    </register>
    <register name="I2C_2_FF__TMOUT_CSR" address="0x400049DD" bitWidth="8" desc="I2C Timerout Control and Status Register">
      <field name="sda_pin_status" from="4" to="4" access="RW" resetVal="" desc="SDA Line status." />
      <field name="scl_pin_status" from="3" to="3" access="RW" resetVal="" desc="SCL Line status." />
      <field name="i2c_timeout_int_enable" from="2" to="2" access="R" resetVal="" desc="I2C Timeout interrupt enable." />
      <field name="i2c_sda_timeout_enable" from="1" to="1" access="RW" resetVal="" desc="I2C SDA Timeout enable." />
      <field name="i2c_scl_timeout_enable" from="0" to="0" access="RW" resetVal="" desc="I2C SCL Timeout enable." />
    </register>
    <register name="I2C_2_FF__TMOUT_SR" address="0x400049DE" bitWidth="8" desc="I2C Timerout Status Register">
      <field name="sda_tmout_status" from="1" to="1" access="RW" resetVal="" desc="SDA Timeout status." />
      <field name="scl_tmout_status" from="0" to="0" access="RW" resetVal="" desc="SCL Timeout status." />
    </register>
    <register name="I2C_2_FF__TMOUT_CFG0" address="0x400049DF" bitWidth="8" desc="I2C Timerout Period Configuration Register-0">
      <field name="timeout_period_lowbyte" from="7" to="0" access="RW" resetVal="" desc="The configuration of this register along with that in register TMOUT_CFG1 to define the number units before SCL or SDA stuck low timeout triggers the I2C interrupt. The one unit is equal to SYSCLK/1024. The TMOUT_CFG0 defines lower byte of the period." />
    </register>
    <register name="I2C_2_FF__TMOUT_CFG1" address="0x400049E0" bitWidth="8" desc="Extended Configuration Register: TMOUT_CFG1">
      <field name="timeout_period_highnibble" from="3" to="0" access="RW" resetVal="" desc="The configuration of this register along with that in register TMOUT_CFG1 to define the number units before SCL or SDA stuck low timeout triggers the I2C interrupt. The one unit is equal to SYSCLK/1024. The TMOUT_CFG1 defines higher octet of the period." />
    </register>
  </block>
  <block name="AMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EXP6_SDA" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="Clock_5" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="CS2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="CS3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EXP2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="VDAC8_3" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="viDAC8" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_noconnect_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="VDAC8_PM_ACT_CFG" address="0x400043A8" bitWidth="8" desc="Active Power Mode Configuration Register 8">
      <field name="en_dac" from="4" to="0" access="RW" resetVal="" desc="Enable DAC block(s). Populated subsystems are counted from the LSB" />
    </register>
    <register name="VDAC8_PM_STBY_CFG" address="0x400043B8" bitWidth="8" desc="Standby Power Mode Configuration Register 8">
      <field name="en_dac" from="4" to="0" access="RW" resetVal="" desc="Enable DAC block(s). Populated subsystems are counted from the LSB" />
    </register>
    <register name="VDAC8_TR" address="0x40004608" bitWidth="8" desc="VDAC8_TR">
      <field name="tr" from="7" to="0" access="RW" resetVal="" desc="8 Calibration bits" />
    </register>
    <register name="VDAC8_CR0" address="0x40005820" bitWidth="8" desc="DAC Block Control Register 0">
      <field name="mode" from="4" to="4" access="R" resetVal="" desc="Mode Bit">
        <value name="DAC_MODE_V" value="0" desc="voltage DAC" />
        <value name="DAC_MODE_I" value="1" desc="current DAC" />
      </field>
      <field name="range" from="3" to="2" access="RW" resetVal="" desc="Ranges for mode=0 (VDAC) and mode=1 (IDAC)">
        <value name="DAC_RANGE_0" value="00" desc="x0=0V to 4*vref (1.024V); 0 to 31.875uA" />
        <value name="DAC_RANGE_1" value="01" desc="x1=0V to 16*vref (4.096V); 0 to 255uA" />
        <value name="DAC_RANGE_2" value="10" desc="x0=0V to 4*vref (1.024V); 0 to 2.040mA" />
        <value name="DAC_RANGE_3" value="11" desc="x1=0V to 16*vref (4.096V); not used" />
      </field>
      <field name="hs" from="1" to="1" access="RW" resetVal="" desc="High Speed Bit">
        <value name="DAC_HS_LOWPOWER" value="0" desc="regular (low power)" />
        <value name="DAC_HS_HIGHSPEED" value="1" desc="high speed (higher power)" />
      </field>
    </register>
    <register name="VDAC8_CR1" address="0x40005821" bitWidth="8" desc="DAC Block Control Register 1">
      <field name="mx_data" from="5" to="5" access="RW" resetVal="" desc="Select DATA source">
        <value name="MX_DATA_REG" value="0" desc="Select register source (DACxn_D)" />
        <value name="MX_DATA_UDB" value="1" desc="Select UDB source" />
      </field>
      <field name="mx_idir" from="3" to="3" access="RW" resetVal="" desc="Mux selection for DAC current direction control">
        <value name="MX_IDIR_REG" value="0" desc="Register source idirbit selected" />
        <value name="MX_IDIR_UDB" value="1" desc="UDB ictrl selected" />
      </field>
      <field name="mx_ioff" from="1" to="1" access="RW" resetVal="" desc="Mux selection for DAC current off control">
        <value name="MX_IOFF_REG" value="0" desc="Register source ioffbit selected" />
        <value name="MX_IOFF_UDB" value="1" desc="UDB ictrl selected" />
      </field>
      <field name="reset_udb_en" from="4" to="4" access="RW" resetVal="" desc="DAC reset enable">
        <value name="RESET_UDB_EN_DISABLE" value="0" desc="Disable DAC Reset Source from UDB (System reset always resets)" />
        <value name="RESET_UDB_EN_ENABLE" value="1" desc="Enable DAC Reset Source from UDB" />
      </field>
    </register>
    <register name="VDAC8_SW0" address="0x40005A80" bitWidth="8" desc="DAC Analog Routing Register 0">
      <field name="v_ag1" from="1" to="1" access="RW" resetVal="" desc="Connect voltage output to analog global of same side">
        <value name="AG_NC" value="0" desc="not connected" />
        <value name="AG_CONNECTED" value="1" desc="Connect to Analog Global" />
      </field>
      <field name="v_ag0" from="0" to="0" access="RW" resetVal="" desc="Connect voltage output to analog global of same side">
        <value name="AG_NC" value="0" desc="not connected" />
        <value name="AG_CONNECTED" value="1" desc="Connect to Analog Global" />
      </field>
    </register>
    <register name="VDAC8_SW2" address="0x40005A82" bitWidth="8" desc="DAC Analog Routing Register 2">
      <field name="v_abus3" from="3" to="3" access="RW" resetVal="" desc="Connect voltage output to analog (local) bus of the same side ">
        <value name="ABUS_NC" value="0" desc="not connected" />
        <value name="ABUS_CONNECTED" value="1" desc="Connect to Analog (local) Bus" />
      </field>
      <field name="v_abus1" from="1" to="1" access="RW" resetVal="" desc="Connect voltage output to analog (local) bus of the same side ">
        <value name="ABUS_NC" value="0" desc="not connected" />
        <value name="ABUS_CONNECTED" value="1" desc="Connect to Analog (local) Bus" />
      </field>
    </register>
    <register name="VDAC8_SW3" address="0x40005A83" bitWidth="8" desc="DAC Analog Routing Register 3">
      <field name="iout" from="7" to="7" access="RW" resetVal="" desc="Connect current output to pad">
        <value name="IOUT_NC" value="0" desc="not connected" />
        <value name="IOUT_CONNECT" value="1" desc="Connect to pad" />
      </field>
      <field name="i_amx" from="4" to="4" access="RW" resetVal="" desc="Connect current output to Analog Mux Bus">
        <value name="AMX_NC" value="0" desc="not connected" />
        <value name="AMX_CONNECTED" value="1" desc="Connect to AMUXBUS" />
      </field>
      <field name="v_amx" from="0" to="0" access="RW" resetVal="" desc="Connect voltage output to Analog Mux Bus">
        <value name="AMX_NC" value="0" desc="not connected" />
        <value name="AMX_CONNECTED" value="1" desc="Connect to AMUXBUS" />
      </field>
    </register>
    <register name="VDAC8_SW4" address="0x40005A84" bitWidth="8" desc="DAC Analog Routing Register 4">
      <field name="i_ag1" from="1" to="1" access="RW" resetVal="" desc="Connect current output to analog global of same side">
        <value name="AG_NC" value="0" desc="not connected" />
        <value name="AG_CONNECTED" value="1" desc="Connect to Analog Global" />
      </field>
      <field name="i_ag0" from="0" to="0" access="RW" resetVal="" desc="Connect current output to analog global of same side">
        <value name="AG_NC" value="0" desc="not connected" />
        <value name="AG_CONNECTED" value="1" desc="Connect to Analog Global" />
      </field>
    </register>
    <register name="VDAC8_STROBE" address="0x40005A87" bitWidth="8" desc="DAC Strobe Register">
      <field name="mx_strobe" from="2" to="0" access="RW" resetVal="" desc="Strobe source selection">
        <value name="MX_STROBE_BUSWRITE" value="000" desc="Select bus write strobe source (Enable gater regardless of strobe_en setting)" />
        <value name="MX_STROBE_UDB_SRC" value="001" desc="Select UDB strobe source" />
        <value name="MX_STROBE_NC_2" value="010" desc="NC" />
        <value name="MX_STROBE_NC_3" value="011" desc="NC" />
        <value name="MX_STROBE_CLK_A0_DIG" value="100" desc="Select clk_a0_dig" />
        <value name="MX_STROBE_CLK_A1_DIG" value="101" desc="Select clk_a1_dig" />
        <value name="MX_STROBE_CLK_A2_DIG" value="110" desc="Select clk_a2_dig" />
        <value name="MX_STROBE_CLK_A3_DIG" value="111" desc="Select clk_a3_dig" />
      </field>
      <field name="strobe_en" from="3" to="3" access="RW" resetVal="" desc="Strobe gating control (See mx_strobe==3'h0)">
        <value name="STROBE_EN_0" value="0" desc="disable strobe" />
        <value name="STROBE_EN_1" value="1" desc="enable strobe" />
      </field>
    </register>
    <register name="VDAC8_DATA" address="0x40005B80" bitWidth="8" desc="DAC Data Register">
      <field name="data" from="7" to="0" access="RW" resetVal="" desc="8 DAC Data bits" />
    </register>
  </block>
  <block name="Opamp_3" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="ABuf" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="abuf_negInput_mux" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="PM_ACT_CFG4" address="0x400043A4" bitWidth="8" desc="Active Power Mode Configuration Register 4">
      <field name="EN_OPAMP" from="3" to="0" access="RW" resetVal="" desc="Enables subsystems during active power mode">
        <value name="Blk 0" value="0000" desc="Enables analog linear output buffer for Opamp block 0" />
        <value name="Blk 1" value="0010" desc="Enables analog linear output buffer for Opamp block 1" />
        <value name="Blk 2" value="0100" desc="Enables analog linear output buffer for Opamp block 2" />
        <value name="Blk 3" value="1000" desc="Enables analog linear output buffer for Opamp block 3" />
      </field>
    </register>
    <register name="PM_STBY_CFG4" address="0x400043B4" bitWidth="8" desc="Standby Power Mode Configuration Register 4">
      <field name="EN_OPAMP" from="3" to="0" access="RW" resetVal="" desc="Enables subsystems during standby power mode">
        <value name="Blk 0" value="0000" desc="Enables analog linear output buffer for Opamp block 0" />
        <value name="Blk 1" value="0010" desc="Enables analog linear output buffer for Opamp block 1" />
        <value name="Blk 2" value="0100" desc="Enables analog linear output buffer for Opamp block 2" />
        <value name="Blk 3" value="1000" desc="Enables analog linear output buffer for Opamp block 3" />
      </field>
    </register>
    <register name="OPAMP__TR0" address="0x40004624" bitWidth="8" desc="Analog Output Buffer Trim Register 0">
      <field name="offset_trim" from="4" to="0" access="RW" resetVal="" desc="Offset Trim: 420uV typical step size; +/- 6.8mV offset trimmable range" />
    </register>
    <register name="OPAMP__TR1" address="0x40004625" bitWidth="8" desc="Analog Output Buffer Trim Register 1">
      <field name="RSVD" from="7" to="0" access="RW" resetVal="" desc="RSVD" />
    </register>
    <register name="OPAMP__CR" address="0x4000585C" bitWidth="8" desc="Analog Output Buffer Configuration Register">
      <field name="pwr_mode" from="1" to="0" access="RW" resetVal="" desc="Power Mode">
        <value name="Default Fast" value="00" desc="Default Power mode Fast" />
        <value name="Slow" value="01" desc="Power Mode Slow" />
        <value name="Medium" value="10" desc="Power Mode Medium" />
        <value name="Fast" value="11" desc="Power Mode Fast" />
      </field>
    </register>
    <register name="OPAMP__MX" address="0x40005B44" bitWidth="8" desc="Analog Buffer Input Selection Register">
      <field name="MX_VP_ENUM" from="3" to="0" access="RW" resetVal="" desc="MUX select VP (Positive terminal input)">
        <value name="OPAMP0_MX_VP_DEFAULT" value="0000" desc="Default - Not Connected (NC)" />
        <value name="OPAMP0_MX_VP_AG4" value="0001" desc="MUX Selection AGL(4)" />
        <value name="OPAMP0_MX_VP_AG5" value="0010" desc="MUX Selection AGL(5)" />
        <value name="OPAMP0_MX_VP_AG6" value="0011" desc="MUX Selection AGL(6)" />
        <value name="OPAMP0_MX_VP_AG7" value="0100" desc="MUX Selection AGL(7)" />
        <value name="OPAMP0_MX_VP_ABUS0" value="0101" desc="MUX Selection ABUSL(0)" />
        <value name="OPAMP0_MX_VP_ABUS1" value="0110" desc="MUX Selection ABUSL(1)" />
        <value name="OPAMP0_MX_VP_ABUS2" value="0111" desc="MUX Selection ABUSL(2)" />
        <value name="OPAMP0_MX_VP_ABUS3" value="1000" desc="MUX Selection ABUSL(3)" />
        <value name="OPAMP0_MX_VP_VREF" value="1001" desc="MUX Selection: OPAMP Voltage Reference" />
        <value name="OPAMP0_MX_VP_H_0xA" value="1010" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xB" value="1011" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xC" value="1100" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xD" value="1101" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xE" value="1110" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xF" value="1111" desc="Reserved (NC)" />
      </field>
      <field name="MX_VN_ENUM" from="5" to="4" access="RW" resetVal="" desc="MUX select VN (Negative terminal input)">
        <value name="OPAMP0_MX_VN_DEFAULT" value="00" desc="Default - Not Connected (NC)" />
        <value name="OPAMP0_MX_VN_AG4" value="01" desc="MUX Selection AGL(4)" />
        <value name="OPAMP0_MX_VN_AG6" value="10" desc="MUX Selection AGL(6)" />
        <value name="OPAMP0_MX_VN_0x3" value="11" desc="Reserved (NC)" />
      </field>
    </register>
    <register name="OPAMP__SW" address="0x40005B45" bitWidth="8" desc="Analog Buffer Routing Switch Register">
      <field name="swfol" from="0" to="0" access="RW" resetVal="" desc="Switch Enable Follow" />
      <field name="swinn" from="1" to="1" access="RW" resetVal="" desc="Switch Enable Negative Input" />
      <field name="swinp" from="2" to="2" access="RW" resetVal="" desc="Switch Enable Positive Input" />
    </register>
  </block>
  <block name="vRef_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="Opamp_2" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="ABuf" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="abuf_negInput_mux" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="PM_ACT_CFG4" address="0x400043A4" bitWidth="8" desc="Active Power Mode Configuration Register 4">
      <field name="EN_OPAMP" from="3" to="0" access="RW" resetVal="" desc="Enables subsystems during active power mode">
        <value name="Blk 0" value="0000" desc="Enables analog linear output buffer for Opamp block 0" />
        <value name="Blk 1" value="0010" desc="Enables analog linear output buffer for Opamp block 1" />
        <value name="Blk 2" value="0100" desc="Enables analog linear output buffer for Opamp block 2" />
        <value name="Blk 3" value="1000" desc="Enables analog linear output buffer for Opamp block 3" />
      </field>
    </register>
    <register name="PM_STBY_CFG4" address="0x400043B4" bitWidth="8" desc="Standby Power Mode Configuration Register 4">
      <field name="EN_OPAMP" from="3" to="0" access="RW" resetVal="" desc="Enables subsystems during standby power mode">
        <value name="Blk 0" value="0000" desc="Enables analog linear output buffer for Opamp block 0" />
        <value name="Blk 1" value="0010" desc="Enables analog linear output buffer for Opamp block 1" />
        <value name="Blk 2" value="0100" desc="Enables analog linear output buffer for Opamp block 2" />
        <value name="Blk 3" value="1000" desc="Enables analog linear output buffer for Opamp block 3" />
      </field>
    </register>
    <register name="OPAMP__TR0" address="0x40004620" bitWidth="8" desc="Analog Output Buffer Trim Register 0">
      <field name="offset_trim" from="4" to="0" access="RW" resetVal="" desc="Offset Trim: 420uV typical step size; +/- 6.8mV offset trimmable range" />
    </register>
    <register name="OPAMP__TR1" address="0x40004621" bitWidth="8" desc="Analog Output Buffer Trim Register 1">
      <field name="RSVD" from="7" to="0" access="RW" resetVal="" desc="RSVD" />
    </register>
    <register name="OPAMP__CR" address="0x40005858" bitWidth="8" desc="Analog Output Buffer Configuration Register">
      <field name="pwr_mode" from="1" to="0" access="RW" resetVal="" desc="Power Mode">
        <value name="Default Fast" value="00" desc="Default Power mode Fast" />
        <value name="Slow" value="01" desc="Power Mode Slow" />
        <value name="Medium" value="10" desc="Power Mode Medium" />
        <value name="Fast" value="11" desc="Power Mode Fast" />
      </field>
    </register>
    <register name="OPAMP__MX" address="0x40005B40" bitWidth="8" desc="Analog Buffer Input Selection Register">
      <field name="MX_VP_ENUM" from="3" to="0" access="RW" resetVal="" desc="MUX select VP (Positive terminal input)">
        <value name="OPAMP0_MX_VP_DEFAULT" value="0000" desc="Default - Not Connected (NC)" />
        <value name="OPAMP0_MX_VP_AG4" value="0001" desc="MUX Selection AGL(4)" />
        <value name="OPAMP0_MX_VP_AG5" value="0010" desc="MUX Selection AGL(5)" />
        <value name="OPAMP0_MX_VP_AG6" value="0011" desc="MUX Selection AGL(6)" />
        <value name="OPAMP0_MX_VP_AG7" value="0100" desc="MUX Selection AGL(7)" />
        <value name="OPAMP0_MX_VP_ABUS0" value="0101" desc="MUX Selection ABUSL(0)" />
        <value name="OPAMP0_MX_VP_ABUS1" value="0110" desc="MUX Selection ABUSL(1)" />
        <value name="OPAMP0_MX_VP_ABUS2" value="0111" desc="MUX Selection ABUSL(2)" />
        <value name="OPAMP0_MX_VP_ABUS3" value="1000" desc="MUX Selection ABUSL(3)" />
        <value name="OPAMP0_MX_VP_VREF" value="1001" desc="MUX Selection: OPAMP Voltage Reference" />
        <value name="OPAMP0_MX_VP_H_0xA" value="1010" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xB" value="1011" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xC" value="1100" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xD" value="1101" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xE" value="1110" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xF" value="1111" desc="Reserved (NC)" />
      </field>
      <field name="MX_VN_ENUM" from="5" to="4" access="RW" resetVal="" desc="MUX select VN (Negative terminal input)">
        <value name="OPAMP0_MX_VN_DEFAULT" value="00" desc="Default - Not Connected (NC)" />
        <value name="OPAMP0_MX_VN_AG4" value="01" desc="MUX Selection AGL(4)" />
        <value name="OPAMP0_MX_VN_AG6" value="10" desc="MUX Selection AGL(6)" />
        <value name="OPAMP0_MX_VN_0x3" value="11" desc="Reserved (NC)" />
      </field>
    </register>
    <register name="OPAMP__SW" address="0x40005B41" bitWidth="8" desc="Analog Buffer Routing Switch Register">
      <field name="swfol" from="0" to="0" access="RW" resetVal="" desc="Switch Enable Follow" />
      <field name="swinn" from="1" to="1" access="RW" resetVal="" desc="Switch Enable Negative Input" />
      <field name="swinp" from="2" to="2" access="RW" resetVal="" desc="Switch Enable Positive Input" />
    </register>
  </block>
  <block name="VR1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="VR1_PRE" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="VR2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="LED_HB" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="DMA_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="isr_dma_uart" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="DMA_4" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="VDAC8_2" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="viDAC8" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_noconnect_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="VDAC8_PM_ACT_CFG" address="0x400043A8" bitWidth="8" desc="Active Power Mode Configuration Register 8">
      <field name="en_dac" from="4" to="0" access="RW" resetVal="" desc="Enable DAC block(s). Populated subsystems are counted from the LSB" />
    </register>
    <register name="VDAC8_PM_STBY_CFG" address="0x400043B8" bitWidth="8" desc="Standby Power Mode Configuration Register 8">
      <field name="en_dac" from="4" to="0" access="RW" resetVal="" desc="Enable DAC block(s). Populated subsystems are counted from the LSB" />
    </register>
    <register name="VDAC8_TR" address="0x4000460A" bitWidth="8" desc="VDAC8_TR">
      <field name="tr" from="7" to="0" access="RW" resetVal="" desc="8 Calibration bits" />
    </register>
    <register name="VDAC8_CR0" address="0x40005828" bitWidth="8" desc="DAC Block Control Register 0">
      <field name="mode" from="4" to="4" access="R" resetVal="" desc="Mode Bit">
        <value name="DAC_MODE_V" value="0" desc="voltage DAC" />
        <value name="DAC_MODE_I" value="1" desc="current DAC" />
      </field>
      <field name="range" from="3" to="2" access="RW" resetVal="" desc="Ranges for mode=0 (VDAC) and mode=1 (IDAC)">
        <value name="DAC_RANGE_0" value="00" desc="x0=0V to 4*vref (1.024V); 0 to 31.875uA" />
        <value name="DAC_RANGE_1" value="01" desc="x1=0V to 16*vref (4.096V); 0 to 255uA" />
        <value name="DAC_RANGE_2" value="10" desc="x0=0V to 4*vref (1.024V); 0 to 2.040mA" />
        <value name="DAC_RANGE_3" value="11" desc="x1=0V to 16*vref (4.096V); not used" />
      </field>
      <field name="hs" from="1" to="1" access="RW" resetVal="" desc="High Speed Bit">
        <value name="DAC_HS_LOWPOWER" value="0" desc="regular (low power)" />
        <value name="DAC_HS_HIGHSPEED" value="1" desc="high speed (higher power)" />
      </field>
    </register>
    <register name="VDAC8_CR1" address="0x40005829" bitWidth="8" desc="DAC Block Control Register 1">
      <field name="mx_data" from="5" to="5" access="RW" resetVal="" desc="Select DATA source">
        <value name="MX_DATA_REG" value="0" desc="Select register source (DACxn_D)" />
        <value name="MX_DATA_UDB" value="1" desc="Select UDB source" />
      </field>
      <field name="mx_idir" from="3" to="3" access="RW" resetVal="" desc="Mux selection for DAC current direction control">
        <value name="MX_IDIR_REG" value="0" desc="Register source idirbit selected" />
        <value name="MX_IDIR_UDB" value="1" desc="UDB ictrl selected" />
      </field>
      <field name="mx_ioff" from="1" to="1" access="RW" resetVal="" desc="Mux selection for DAC current off control">
        <value name="MX_IOFF_REG" value="0" desc="Register source ioffbit selected" />
        <value name="MX_IOFF_UDB" value="1" desc="UDB ictrl selected" />
      </field>
      <field name="reset_udb_en" from="4" to="4" access="RW" resetVal="" desc="DAC reset enable">
        <value name="RESET_UDB_EN_DISABLE" value="0" desc="Disable DAC Reset Source from UDB (System reset always resets)" />
        <value name="RESET_UDB_EN_ENABLE" value="1" desc="Enable DAC Reset Source from UDB" />
      </field>
    </register>
    <register name="VDAC8_SW0" address="0x40005A90" bitWidth="8" desc="DAC Analog Routing Register 0">
      <field name="v_ag1" from="1" to="1" access="RW" resetVal="" desc="Connect voltage output to analog global of same side">
        <value name="AG_NC" value="0" desc="not connected" />
        <value name="AG_CONNECTED" value="1" desc="Connect to Analog Global" />
      </field>
      <field name="v_ag0" from="0" to="0" access="RW" resetVal="" desc="Connect voltage output to analog global of same side">
        <value name="AG_NC" value="0" desc="not connected" />
        <value name="AG_CONNECTED" value="1" desc="Connect to Analog Global" />
      </field>
    </register>
    <register name="VDAC8_SW2" address="0x40005A92" bitWidth="8" desc="DAC Analog Routing Register 2">
      <field name="v_abus3" from="3" to="3" access="RW" resetVal="" desc="Connect voltage output to analog (local) bus of the same side ">
        <value name="ABUS_NC" value="0" desc="not connected" />
        <value name="ABUS_CONNECTED" value="1" desc="Connect to Analog (local) Bus" />
      </field>
      <field name="v_abus1" from="1" to="1" access="RW" resetVal="" desc="Connect voltage output to analog (local) bus of the same side ">
        <value name="ABUS_NC" value="0" desc="not connected" />
        <value name="ABUS_CONNECTED" value="1" desc="Connect to Analog (local) Bus" />
      </field>
    </register>
    <register name="VDAC8_SW3" address="0x40005A93" bitWidth="8" desc="DAC Analog Routing Register 3">
      <field name="iout" from="7" to="7" access="RW" resetVal="" desc="Connect current output to pad">
        <value name="IOUT_NC" value="0" desc="not connected" />
        <value name="IOUT_CONNECT" value="1" desc="Connect to pad" />
      </field>
      <field name="i_amx" from="4" to="4" access="RW" resetVal="" desc="Connect current output to Analog Mux Bus">
        <value name="AMX_NC" value="0" desc="not connected" />
        <value name="AMX_CONNECTED" value="1" desc="Connect to AMUXBUS" />
      </field>
      <field name="v_amx" from="0" to="0" access="RW" resetVal="" desc="Connect voltage output to Analog Mux Bus">
        <value name="AMX_NC" value="0" desc="not connected" />
        <value name="AMX_CONNECTED" value="1" desc="Connect to AMUXBUS" />
      </field>
    </register>
    <register name="VDAC8_SW4" address="0x40005A94" bitWidth="8" desc="DAC Analog Routing Register 4">
      <field name="i_ag1" from="1" to="1" access="RW" resetVal="" desc="Connect current output to analog global of same side">
        <value name="AG_NC" value="0" desc="not connected" />
        <value name="AG_CONNECTED" value="1" desc="Connect to Analog Global" />
      </field>
      <field name="i_ag0" from="0" to="0" access="RW" resetVal="" desc="Connect current output to analog global of same side">
        <value name="AG_NC" value="0" desc="not connected" />
        <value name="AG_CONNECTED" value="1" desc="Connect to Analog Global" />
      </field>
    </register>
    <register name="VDAC8_STROBE" address="0x40005A97" bitWidth="8" desc="DAC Strobe Register">
      <field name="mx_strobe" from="2" to="0" access="RW" resetVal="" desc="Strobe source selection">
        <value name="MX_STROBE_BUSWRITE" value="000" desc="Select bus write strobe source (Enable gater regardless of strobe_en setting)" />
        <value name="MX_STROBE_UDB_SRC" value="001" desc="Select UDB strobe source" />
        <value name="MX_STROBE_NC_2" value="010" desc="NC" />
        <value name="MX_STROBE_NC_3" value="011" desc="NC" />
        <value name="MX_STROBE_CLK_A0_DIG" value="100" desc="Select clk_a0_dig" />
        <value name="MX_STROBE_CLK_A1_DIG" value="101" desc="Select clk_a1_dig" />
        <value name="MX_STROBE_CLK_A2_DIG" value="110" desc="Select clk_a2_dig" />
        <value name="MX_STROBE_CLK_A3_DIG" value="111" desc="Select clk_a3_dig" />
      </field>
      <field name="strobe_en" from="3" to="3" access="RW" resetVal="" desc="Strobe gating control (See mx_strobe==3'h0)">
        <value name="STROBE_EN_0" value="0" desc="disable strobe" />
        <value name="STROBE_EN_1" value="1" desc="enable strobe" />
      </field>
    </register>
    <register name="VDAC8_DATA" address="0x40005B82" bitWidth="8" desc="DAC Data Register">
      <field name="data" from="7" to="0" access="RW" resetVal="" desc="8 DAC Data bits" />
    </register>
  </block>
  <block name="or_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="and_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="Coast_Brake" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <register name="Coast_Brake_CONTROL_REG" address="0x4000657A" bitWidth="8" desc="" />
  </block>
  <block name="and_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="isr_t2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="PGA_1" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="SC" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_noconnect_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_4" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="SC__PM_ACT_CFG" address="0x400043A9" bitWidth="8" desc="Active Power Mode Configuration Register 9">
      <field name="en_swcap" from="3" to="0" access="R" resetVal="" desc="Enable switchcap block(s)">
        <value name="en_swcap[0]" value="0001" desc="Enables SC Block 0" />
        <value name="en_swcap[1]" value="0010" desc="Enables SC Block 1" />
        <value name="en_swcap[2]" value="0100" desc="Enables SC Block 2" />
        <value name="en_swcap[3]" value="1000" desc="Enables SC Block 3" />
      </field>
    </register>
    <register name="SC__PM_STBY_CFG" address="0x400043B9" bitWidth="8" desc="Standby Power Mode Configuration Register 9">
      <field name="en_swcap" from="3" to="0" access="R" resetVal="" desc="Enable switchcap block(s)">
        <value name="en_swcap[0]" value="0001" desc="Enables SC Block 0" />
        <value name="en_swcap[1]" value="0010" desc="Enables SC Block 1" />
        <value name="en_swcap[2]" value="0100" desc="Enables SC Block 2" />
        <value name="en_swcap[3]" value="1000" desc="Enables SC Block 3" />
      </field>
    </register>
    <register name="SC_CR0" address="0x4000580C" bitWidth="8" desc="Switched Capacitor Control Register 0">
      <field name="mode" from="3" to="1" access="R" resetVal="" desc="Configuration select for the SC block ">
        <value name="SC_MODE_NAKED_OPAMP" value="000" desc="Naked Op-Amp" />
        <value name="SC_MODE_TIA" value="001" desc="Transimpedance Amplifier " />
        <value name="SC_MODE_CTMIXER" value="010" desc="Continuous Time Mixer" />
        <value name="SC_MODE_NRZ_SH" value="011" desc="Discrete Time Mixer - NRZ S/H" />
        <value name="SC_MODE_UNITY" value="100" desc="Unity Gain Buffer" />
        <value name="SC_MODE_1ST_MOD" value="101" desc="First Order Modulator" />
        <value name="SC_MODE_PGA" value="110" desc="Programmable Gain Amplifier (PGA)" />
        <value name="SC_MODE_TRACKANDHOLD" value="111" desc="Track and Hold" />
      </field>
      <field name="dft" from="5" to="4" access="R" resetVal="" desc="Configuration select for the SC block">
        <value name="SC_DFT_NORMAL" value="00" desc="Normal Operation" />
        <value name="SC_DFT_VBOOST" value="01" desc="Vboost DFT" />
        <value name="SC_DFT_MODE_DEPENDENT" value="10" desc="Mode Dependent (PGA Mode = Voltage Integrator, TIA Mode = Charge Integrator, Naked Opamp Mode = Comparator)" />
        <value name="SC_DFT_RESET" value="11" desc="DFT reset" />
      </field>
    </register>
    <register name="SC_CR1" address="0x4000580D" bitWidth="8" desc="Switched Capacitor Control Register 1">
      <field name="drive" from="1" to="0" access="R" resetVal="" desc="Selects between current settings (I_Load (uA)) in the output buffer">
        <value name="I_LOAD_175UA" value="00" desc="175 uA" />
        <value name="I_LOAD_260UA" value="01" desc="260 uA" />
        <value name="I_LOAD_330UA" value="10" desc="330 uA" />
        <value name="I_LOAD_400UA" value="11" desc="400 uA" />
      </field>
      <field name="comp" from="3" to="2" access="R" resetVal="" desc="Selects between various compensation capacitor sizes">
        <value name="SC_COMP_3P0PF" value="00" desc="3.0pF" />
        <value name="SC_COMP_3P6PF" value="01" desc="3.6pF" />
        <value name="SC_COMP_4P35PF" value="10" desc="4.35pF" />
        <value name="SC_COMP_5P1PF" value="11" desc="5.1pF" />
      </field>
      <field name="div2" from="4" to="4" access="R" resetVal="" desc="When 0, the sample clock only needs to be half the desired sample frequency for S/H Mixer mode ">
        <value name="SC_DIV2_DISABLEF" value="0" desc="no frequency division" />
        <value name="SC_DIV2_ENABLE" value="1" desc="SC CLK is divided by two" />
      </field>
      <field name="gain" from="5" to="5" access="R" resetVal="" desc="Controls the ratio of the feedback cap for S/H Mixer mode and PGA mode ">
        <value name="GAIN_0DB" value="0" desc="0 dB" />
        <value name="GAIN_6DB" value="1" desc="6 dB" />
      </field>
    </register>
    <register name="SC_CR2" address="0x4000580E" bitWidth="8" desc="Switched Capacitor Control Register 2">
      <field name="bias_ctrl" from="0" to="0" access="R" resetVal="" desc="Toggles the bias current in the amplifier between normal and 1/2 ">
        <value name="BIAS_1X" value="0" desc="1x current reference reduces bandwidth to increase stability" />
        <value name="BIAS_2X" value="1" desc="normal operation - 2x current reference to increase bandwidth" />
      </field>
      <field name="r20_40b" from="1" to="1" access="RW" resetVal="" desc="PGA Mode: input impedance (Rin), Mixer Mode: input and feedback impedance (Rmix)">
        <value name="SC_R20_40B_40K" value="0" desc="40kOhm" />
        <value name="SC_R20_40B_20K" value="1" desc="20kOhm" />
      </field>
      <field name="redc" from="3" to="2" access="RW" resetVal="" desc="Another stability control setting. Adjusts capactiance between amplifier output and first stage ">
        <value name="SC_REDC_00" value="00" desc="Varies depending on mode. See Switched Cap documentation" />
        <value name="SC_REDC_01" value="01" desc="Varies depending on mode. See Switched Cap documentation" />
        <value name="SC_REDC_10" value="10" desc="Varies depending on mode. See Switched Cap documentation" />
        <value name="SC_REDC_11" value="11" desc="Varies depending on mode. See Switched Cap documentation" />
      </field>
      <field name="rval" from="6" to="4" access="RW" resetVal="" desc="Programmable Gain Amplifier (PGA) and Transimpedance Amplifier (TIA): Feedback resistor (Rfb)">
        <value name="SC_RVAL_20" value="000" desc="20 kOhm" />
        <value name="SC_RVAL_30" value="001" desc="30 kOhm" />
        <value name="SC_RVAL_40" value="010" desc="40 kOhm" />
        <value name="SC_RVAL_80" value="011" desc="80 kOhm" />
        <value name="SC_RVAL_120" value="100" desc="120 kOhm" />
        <value name="SC_RVAL_250" value="101" desc="250 kOhm" />
        <value name="SC_RVAL_500" value="110" desc="500 kOhm" />
        <value name="SC_RVAL_1000" value="111" desc="1 MegaOhm" />
      </field>
      <field name="pga_gndvref" from="7" to="7" access="R" resetVal="" desc="Programmable Gain Amplifier Application - Ground VREF)">
        <value name="SC_PGA_GNDVREF_DIS" value="0" desc="VREF not grounded" />
        <value name="SC_PGA_GNDVREF_EN" value="1" desc="VREF grounded" />
      </field>
    </register>
    <register name="PUMP_CR1" address="0x40005877" bitWidth="8" desc="Pump Configuration Register 1">
      <field name="npump_sc_selclk" from="7" to="7" access="R" resetVal="" desc="Switched Cap Negative Pump Clock Selection">
        <value name="NPUMP_SC_SELCLK_EXTERNAL" value="0" desc="External (DSI) clock selected" />
        <value name="NPUMP_SC_SELCLK_INTERNAL " value="1" desc="Negative pump internal clock selected" />
      </field>
      <field name="npump_opamp_selclk" from="6" to="6" access="R" resetVal="" desc="Opamp Negative Pump Clock Selection">
        <value name="NPUMP_OPAMP_SELCLK_EXTERNAL" value="0" desc="External (DSI) clock selected" />
        <value name="NPUMP_OPAMP_SELCLK_INTERNAL " value="1" desc="Negative pump internal clock selected" />
      </field>
      <field name="npump_dsm_selclk" from="2" to="2" access="R" resetVal="" desc="DSM Negative Pump Clock Selection">
        <value name="NPUMP_DSM_SELCLK_EXTERNAL" value="0" desc="External (DSI) clock selected" />
        <value name="NPUMP_DSM_SELCLK_INTERNAL" value="1" desc="Negative pump internal clock selectedd" />
      </field>
    </register>
    <register name="SC__BST" address="0x40005A3C" bitWidth="8" desc="Switched Capacitor Boost Clock Selection Register">
      <field name="mx_bst_clk" from="2" to="0" access="RW" resetVal="" desc="Clock Selection">
        <value name="MX_CLK_0" value="000" desc="Select clk_a0 and clk_a0_dig" />
        <value name="MX_CLK_1" value="001" desc="Select clk_a1 and clk_a1_dig" />
        <value name="MX_CLK_2" value="010" desc="Select clk_a2 and clk_a2_dig" />
        <value name="MX_CLK_3" value="011" desc="Select clk_a3 and clk_a3_dig" />
        <value name="MX_CLK_4" value="100" desc="Select UDB generated clock" />
        <value name="MX_CLK_5" value="101" desc="Reserved" />
        <value name="MX_CLK_6" value="110" desc="Reserved" />
        <value name="MX_CLK_7" value="111" desc="Reserved" />
      </field>
      <field name="bst_clk_en" from="3" to="3" access="RW" resetVal="" desc="Clock gating control">
        <value name="CLK_EN_0" value="0" desc="disable clock" />
        <value name="CLK_EN_1" value="1" desc="enable clock" />
      </field>
    </register>
    <register name="SC_MISC" address="0x40005B56" bitWidth="8" desc="Switched Cap Miscellaneous Control Register">
      <field name="diff_pga_0_2" from="0" to="0" access="R" resetVal="" desc="Switched Cap Pair Connect for Differential Amplifier Applications">
        <value name="SC_DIFF_PGA_DISABLED" value="0" desc="Differential PGA pair connect disabled" />
        <value name="SC_DIFF_PGA_ENABLED " value="1" desc="Differential PGA pair connect enabled" />
      </field>
      <field name="diff_pga_1_3" from="1" to="1" access="R" resetVal="" desc="Switched Cap Pair Connect for Differential Amplifier Applications">
        <value name="SC_DIFF_PGA_DISABLED" value="0" desc="Differential PGA pair connect disabled" />
        <value name="SC_DIFF_PGA_ENABLED" value="1" desc="Differential PGA pair connect enabled" />
      </field>
    </register>
  </block>
  <block name="VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="T2_RESET" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <register name="T2_RESET_CONTROL_REG" address="0x40006474" bitWidth="8" desc="" />
  </block>
  <block name="UART_DMA_XMIT" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <register name="UART_DMA_XMIT_CONTROL_REG" address="0x4000647D" bitWidth="8" desc="" />
  </block>
  <block name="isr_dma_uart_tx" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="Timer_2" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="VirtualMux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="TimerHW" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="Timer_2_GLOBAL_ENABLE" address="0x400043A3" bitWidth="8" desc="PM.ACT.CFG">
      <field name="en_timer" from="3" to="0" access="RW" resetVal="" desc="Enable timer/counters." />
    </register>
    <register name="Timer_2_CONTROL" address="0x40004F18" bitWidth="8" desc="TMRx.CFG0">
      <field name="EN" from="0" to="0" access="RW" resetVal="" desc="Enables timer/comparator." />
      <field name="MODE" from="1" to="1" access="RW" resetVal="" desc="Mode. (0 = Timer; 1 = Comparator)">
        <value name="Timer" value="0" desc="Timer mode. CNT/CMP register holds timer count value." />
        <value name="Comparator" value="1" desc="Comparator mode. CNT/CMP register holds comparator threshold value." />
      </field>
      <field name="ONESHOT" from="2" to="2" access="RW" resetVal="" desc="Timer stops upon reaching stop condition defined by TMR_CFG bits. Can be restarted by asserting TIMER RESET or disabling and re-enabling block." />
      <field name="CMP_BUFF" from="3" to="3" access="RW" resetVal="" desc="Buffer compare register. Compare register updates only on timer terminal count." />
      <field name="INV" from="4" to="4" access="RW" resetVal="" desc="Invert sense of TIMEREN signal" />
      <field name="DB" from="5" to="5" access="RW" resetVal="" desc="Deadband mode--Deadband phases phi1 and phi2 are outputted on CMP and TC output pins respectively.">
        <value name="Timer" value="0" desc="CMP and TC are output." />
        <value name="Deadband" value="1" desc="PHI1 (instead of CMP) and PHI2 (instead of TC) are output." />
      </field>
      <field name="DEADBAND_PERIOD" from="7" to="6" access="RW" resetVal="" desc="Deadband Period" />
    </register>
    <register name="Timer_2_CONTROL2" address="0x40004F19" bitWidth="8" desc="TMRx.CFG1">
      <field name="IRQ_SEL" from="0" to="0" access="RW" resetVal="" desc="Irq selection. (0 = raw interrupts; 1 = status register interrupts)" />
      <field name="FTC" from="1" to="1" access="RW" resetVal="" desc="First Terminal Count (FTC). Setting this bit forces a single pulse on the TC pin when first enabled.">
        <value name="Disable FTC" value="0" desc="Disable the single cycle pulse, which signifies the timer is starting." />
        <value name="Enable FTC" value="1" desc="Enable the single cycle pulse, which signifies the timer is starting." />
      </field>
      <field name="DCOR" from="2" to="2" access="RW" resetVal="" desc="Disable Clear on Read (DCOR) of Status Register SR0." />
      <field name="DBMODE" from="3" to="3" access="RW" resetVal="" desc="Deadband mode (asynchronous/synchronous). CMP output pin is also affected when not in deadband mode (CFG0.DEADBAND)." />
      <field name="CLK_BUS_EN_SEL" from="6" to="4" access="RW" resetVal="" desc="Digital Global Clock selection." />
      <field name="BUS_CLK_SEL" from="7" to="7" access="RW" resetVal="" desc="Bus Clock selection." />
    </register>
    <register name="Timer_2_CONTROL3_" address="0x40004F1A" bitWidth="8" desc="TMRx.CFG2">
      <field name="TMR_CFG" from="1" to="0" access="RW" resetVal="" desc="Timer configuration (MODE = 0): 000 = Continuous; 001 = Pulsewidth; 010 = Period; 011 = Stop on IRQ">
        <value name="Continuous" value="0" desc="Timer runs while EN bit of CFG0 register is set to '1'." />
        <value name="Pulsewidth" value="1" desc="Timer runs from positive to negative edge of TIMEREN." />
        <value name="Period" value="10" desc="Timer runs from positive to positive edge of TIMEREN." />
        <value name="Irq" value="11" desc="Timer runs until IRQ." />
      </field>
      <field name="COD" from="2" to="2" access="RW" resetVal="" desc="Clear On Disable (COD). Clears or gates outputs to zero." />
      <field name="ROD" from="3" to="3" access="RW" resetVal="" desc="Reset On Disable (ROD). Resets internal state of output logic" />
      <field name="CMP_CFG" from="6" to="4" access="RW" resetVal="" desc="Comparator configurations">
        <value name="Equal" value="0" desc="Compare Equal " />
        <value name="Less than" value="1" desc="Compare Less Than " />
        <value name="Less than or equal" value="10" desc="Compare Less Than or Equal ." />
        <value name="Greater" value="11" desc="Compare Greater Than ." />
        <value name="Greater than or equal" value="100" desc="Compare Greater Than or Equal " />
      </field>
      <field name="HW_EN" from="7" to="7" access="RW" resetVal="" desc="When set Timer Enable controls counting." />
    </register>
    <register name="Timer_2_PERIOD" address="0x40004F1C" bitWidth="16" desc="TMRx.PER0 - Assigned Period" />
    <register name="Timer_2_COUNTER" address="0x40004F1E" bitWidth="16" desc="TMRx.CNT_CMP0 - Current Down Counter Value" />
  </block>
  <block name="Clock_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="VB_SNS" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EXP8" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="AMux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="I2C_OPT_PU" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="WDCLK" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EXP10" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EXP11" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="SG_VO1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="LUT_HALL_DIR" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EdgeDetect_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EdgeDetect_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EXP9" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="C8M" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="ADC_CLK" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="Sync_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="AMuxHw_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="RO" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="DI" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="DE" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="UART_2" BASE="0x0" SIZE="0x0" desc="UART" visible="true">
    <block name="VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="BUART" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="RX_UART_2_RX_ADDRESS1" address="0x40006428" bitWidth="8" desc="RX Address1 Register" />
    <register name="RX_UART_2_RX_ADDRESS2" address="0x40006438" bitWidth="8" desc="RX Address2 Register" />
    <register name="RX_UART_2_RX_DATA" address="0x40006448" bitWidth="8" desc="RX Data Register" />
    <register name="TX_UART_2_TX_DATA" address="0x4000644F" bitWidth="8" desc="TX Data Register" />
    <register name="RX_UART_2_RX_STATUS" address="0x40006468" bitWidth="8" desc="RX status register">
      <field name="UART_2_RX_STS_MRKSPC" from="0" to="0" access="R" resetVal="" desc="" />
      <field name="UART_2_RX_STS_BREAK" from="1" to="1" access="R" resetVal="" desc="" />
      <field name="UART_2_RX_STS_PAR_ERROR" from="2" to="2" access="R" resetVal="" desc="" />
      <field name="UART_2_RX_STS_STOP_ERROR" from="3" to="3" access="R" resetVal="" desc="" />
      <field name="UART_2_RX_STS_OVERRUN" from="4" to="4" access="R" resetVal="" desc="" />
      <field name="UART_2_RX_STS_FIFO_NOTEMPTY" from="5" to="5" access="R" resetVal="" desc="" />
      <field name="UART_2_RX_STS_ADDR_MATCH" from="6" to="6" access="R" resetVal="" desc="" />
    </register>
    <register name="TX_UART_2_TX_STATUS" address="0x4000646F" bitWidth="8" desc="TX status register">
      <field name="UART_2_TX_STS_COMPLETE" from="0" to="0" access="R" resetVal="" desc="" />
      <field name="UART_2_TX_STS_FIFO_EMPTY" from="1" to="1" access="R" resetVal="" desc="" />
      <field name="UART_2_TX_STS_FIFO_FULL" from="2" to="2" access="R" resetVal="" desc="" />
      <field name="UART_2_TX_STS_FIFO_NOT_FULL" from="3" to="3" access="R" resetVal="" desc="" />
    </register>
  </block>
  <block name="Q1_I" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="ADC_SAR_1" BASE="0x0" SIZE="0x0" desc="SAR ADC" visible="true">
    <block name="ZeroTerminal_8" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_7" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Clock_VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="theACLK" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_6" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_constant_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_5" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_4" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="vRef_Vdda_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_noconnect_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="or_internalClock" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="noconnect_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_4" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ADC_SAR" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="noconnect" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="IRQ" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="SAR_TR0" address="0x40004614" bitWidth="8" desc="SAR trim register" />
    <register name="SAR_CSR0" address="0x40005900" bitWidth="8" desc="SAR status and control register 0" />
    <register name="SAR_CSR1" address="0x40005901" bitWidth="8" desc="SAR status and control register 1" />
    <register name="SAR_CSR2" address="0x40005902" bitWidth="8" desc="SAR status and control register 2" />
    <register name="SAR_CSR3" address="0x40005903" bitWidth="8" desc="SAR status and control register 3" />
    <register name="SAR_CSR4" address="0x40005904" bitWidth="8" desc="SAR status and control register 4" />
    <register name="SAR_CSR5" address="0x40005905" bitWidth="8" desc="SAR status and control register 5" />
    <register name="SAR_CSR6" address="0x40005906" bitWidth="8" desc="SAR status and control register 6" />
    <register name="SAR_SW0" address="0x40005B20" bitWidth="8" desc="SAR Analog Routing Register 0" />
    <register name="SAR_SW2" address="0x40005B22" bitWidth="8" desc="SAR Analog Routing Register 2" />
    <register name="SAR_SW3" address="0x40005B23" bitWidth="8" desc="SAR Analog Routing Register 3" />
    <register name="SAR_SW4" address="0x40005B24" bitWidth="8" desc="SAR Analog Routing Register 4" />
    <register name="SAR_SW6" address="0x40005B26" bitWidth="8" desc="SAR Analog Routing Register 6" />
    <register name="SAR_CLK" address="0x40005B27" bitWidth="8" desc="SAR Clock Selection Register" />
    <register name="SAR_WRK" address="0x40005BA0" bitWidth="16" desc="SAR working register" />
  </block>
  <block name="cy_constant_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="NOT_RE" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="MotorDirection" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <register name="MotorDirection_CONTROL_REG" address="0x40006479" bitWidth="8" desc="" />
  </block>
  <block name="cy_constant_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="cy_constant_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="Timer_1" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="VirtualMux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="TimerHW" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="Timer_1_GLOBAL_ENABLE" address="0x400043A3" bitWidth="8" desc="PM.ACT.CFG">
      <field name="en_timer" from="3" to="0" access="RW" resetVal="" desc="Enable timer/counters." />
    </register>
    <register name="Timer_1_CONTROL" address="0x40004F0C" bitWidth="8" desc="TMRx.CFG0">
      <field name="EN" from="0" to="0" access="RW" resetVal="" desc="Enables timer/comparator." />
      <field name="MODE" from="1" to="1" access="RW" resetVal="" desc="Mode. (0 = Timer; 1 = Comparator)">
        <value name="Timer" value="0" desc="Timer mode. CNT/CMP register holds timer count value." />
        <value name="Comparator" value="1" desc="Comparator mode. CNT/CMP register holds comparator threshold value." />
      </field>
      <field name="ONESHOT" from="2" to="2" access="RW" resetVal="" desc="Timer stops upon reaching stop condition defined by TMR_CFG bits. Can be restarted by asserting TIMER RESET or disabling and re-enabling block." />
      <field name="CMP_BUFF" from="3" to="3" access="RW" resetVal="" desc="Buffer compare register. Compare register updates only on timer terminal count." />
      <field name="INV" from="4" to="4" access="RW" resetVal="" desc="Invert sense of TIMEREN signal" />
      <field name="DB" from="5" to="5" access="RW" resetVal="" desc="Deadband mode--Deadband phases phi1 and phi2 are outputted on CMP and TC output pins respectively.">
        <value name="Timer" value="0" desc="CMP and TC are output." />
        <value name="Deadband" value="1" desc="PHI1 (instead of CMP) and PHI2 (instead of TC) are output." />
      </field>
      <field name="DEADBAND_PERIOD" from="7" to="6" access="RW" resetVal="" desc="Deadband Period" />
    </register>
    <register name="Timer_1_CONTROL2" address="0x40004F0D" bitWidth="8" desc="TMRx.CFG1">
      <field name="IRQ_SEL" from="0" to="0" access="RW" resetVal="" desc="Irq selection. (0 = raw interrupts; 1 = status register interrupts)" />
      <field name="FTC" from="1" to="1" access="RW" resetVal="" desc="First Terminal Count (FTC). Setting this bit forces a single pulse on the TC pin when first enabled.">
        <value name="Disable FTC" value="0" desc="Disable the single cycle pulse, which signifies the timer is starting." />
        <value name="Enable FTC" value="1" desc="Enable the single cycle pulse, which signifies the timer is starting." />
      </field>
      <field name="DCOR" from="2" to="2" access="RW" resetVal="" desc="Disable Clear on Read (DCOR) of Status Register SR0." />
      <field name="DBMODE" from="3" to="3" access="RW" resetVal="" desc="Deadband mode (asynchronous/synchronous). CMP output pin is also affected when not in deadband mode (CFG0.DEADBAND)." />
      <field name="CLK_BUS_EN_SEL" from="6" to="4" access="RW" resetVal="" desc="Digital Global Clock selection." />
      <field name="BUS_CLK_SEL" from="7" to="7" access="RW" resetVal="" desc="Bus Clock selection." />
    </register>
    <register name="Timer_1_CONTROL3_" address="0x40004F0E" bitWidth="8" desc="TMRx.CFG2">
      <field name="TMR_CFG" from="1" to="0" access="RW" resetVal="" desc="Timer configuration (MODE = 0): 000 = Continuous; 001 = Pulsewidth; 010 = Period; 011 = Stop on IRQ">
        <value name="Continuous" value="0" desc="Timer runs while EN bit of CFG0 register is set to '1'." />
        <value name="Pulsewidth" value="1" desc="Timer runs from positive to negative edge of TIMEREN." />
        <value name="Period" value="10" desc="Timer runs from positive to positive edge of TIMEREN." />
        <value name="Irq" value="11" desc="Timer runs until IRQ." />
      </field>
      <field name="COD" from="2" to="2" access="RW" resetVal="" desc="Clear On Disable (COD). Clears or gates outputs to zero." />
      <field name="ROD" from="3" to="3" access="RW" resetVal="" desc="Reset On Disable (ROD). Resets internal state of output logic" />
      <field name="CMP_CFG" from="6" to="4" access="RW" resetVal="" desc="Comparator configurations">
        <value name="Equal" value="0" desc="Compare Equal " />
        <value name="Less than" value="1" desc="Compare Less Than " />
        <value name="Less than or equal" value="10" desc="Compare Less Than or Equal ." />
        <value name="Greater" value="11" desc="Compare Greater Than ." />
        <value name="Greater than or equal" value="100" desc="Compare Greater Than or Equal " />
      </field>
      <field name="HW_EN" from="7" to="7" access="RW" resetVal="" desc="When set Timer Enable controls counting." />
    </register>
    <register name="Timer_1_PERIOD" address="0x40004F10" bitWidth="16" desc="TMRx.PER0 - Assigned Period" />
    <register name="Timer_1_COUNTER" address="0x40004F12" bitWidth="16" desc="TMRx.CNT_CMP0 - Current Down Counter Value" />
  </block>
  <block name="isr_t1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="timer_clock" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EXP0" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="SG_VO2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="ADC_DelSig_1" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="cy_analog_virtualmux_5" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_noconnect_5" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Ext_CP_Clk" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_noconnect_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_noconnect_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="DSM" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_6" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="vRef_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_noconnect_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="AMux" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_4" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="DEC" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Clock_VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="or_internal" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="IRQ" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="theACLK" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Clock_VirtualMux" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="ADC_DelSig_1_DSM_DEC_PM_ACT_CFG" address="0x400043AA" bitWidth="8" desc="Decimator Active mode Power Register">
      <field name="en_dsm_channel" from="4" to="4" access="RW" resetVal="" desc="Enable delta-sigma modulator ADC channel. Note: set the appropriate enables in the analog interface prior to setting this global enable for the channel.">
        <value name="Disable_DSM_Channel" value="0" desc="Disable power to DSM channel." />
        <value name="Enable_DSM_Channel" value="1" desc="Enable power to DSM channel." />
      </field>
      <field name="en_dec" from="0" to="0" access="RW" resetVal="" desc="Enable decimator(s). Populated subsystems are counted from the LSB.">
        <value name="DIS_DEC" value="0" desc="Disable power to Decimator." />
        <value name="EN_DEC" value="1" desc="Enable power to Decimator." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_DEC_PM_STBY_CFG" address="0x400043BA" bitWidth="8" desc="Decimator Alternate Active mode Power Register">
      <field name="en_dsm_channel" from="4" to="4" access="RW" resetVal="" desc="Enable delta-sigma modulator ADC channel. Note: set the appropriate enables in the analog interface prior to setting this global enable for the channel.">
        <value name="Disable_DSM_Channel" value="0" desc="Disable power to DSM channel." />
        <value name="Enable_DSM_Channel" value="1" desc="Enable power to DSM channel during Standby power mode." />
      </field>
      <field name="en_dec" from="0" to="0" access="RW" resetVal="" desc="Enable decimator(s). Populated subsystems are counted from the LSB.">
        <value name="DIS_DEC" value="0" desc="Disable power to Decimator." />
        <value name="EN_DEC" value="1" desc="Enable power to Decimator during Standby power mode." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DEC_CR" address="0x40004E00" bitWidth="8" desc="Decimator Control Register">
      <field name="sta_en" from="7" to="7" access="RW" resetVal="" desc="Controls saturation logic in the Post Processing filter. When enabled, the resulting outputs of the Post Processing filter are held to the most positive or negative values, rather then wrapping around. Conversion results are unpredictable if this bit is changed while the Post Processing filter is running. This bit is ignored if FIR_EN, OCOR_EN and GCOR_EN are all 0.">
        <value name="SAT_DIS" value="0" desc="No saturation control." />
        <value name="SAT_EN" value="1" desc="Saturation Control Enabled." />
      </field>
      <field name="fir_en" from="6" to="6" access="RW" resetVal="" desc="Controls whether or not Post Processing filter implements a FIR filter. If this bit is set it enables the Post Processing filter. Conversion results are unpredictable if this bit is changed while the filter is running. The decimation period of this filter is controlled by the DR2 bits in register DR2 and DR2H.">
        <value name="FIR_DIS" value="0" desc="FIR filter function Disabled." />
        <value name="FIR_EN" value="1" desc="FIR filter function is on." />
      </field>
      <field name="ocor_en" from="5" to="5" access="RW" resetVal="" desc="This bit controls the offset correction feature of the Post Processing filter. If this bit is set it enables the Post Processing filter. The offset value is programmed in the OCOR bits of registers OCOR, OCORM and OCORH. Conversion results are unpredictable if this bit is changed while the filter is running.">
        <value name="OCOR_DIS" value="0" desc="No offset correction." />
        <value name="OCOR_EN" value="1" desc="Offset correction enabled." />
      </field>
      <field name="gcor_en" from="4" to="4" access="RW" resetVal="" desc="This bit controls the gain correction feature of the Post Processing filter. If this bit is set it enables the Post Processing filter. The gain coefficient is programmed in the GCOR bits of registers GCOR and GCORH. Which bits in this 16-bit field that are valid is set in GVAL. Conversion results are unpredictable if this bit is changed while the filter is running. When this feature is enabled, the DR1 register field must be set to a value higher than 32 (worst case) for proper operation.">
        <value name="GCOR_DIS" value="0" desc="Default: no gain correction." />
        <value name="GCOR_EN" value="1" desc="Gain correction enabled." />
      </field>
      <field name="conv_mode" from="3" to="2" access="RW" resetVal="" desc="The value in these two bits controls the sampling mode the Decimator runs in. ">
        <value name="SINGLE_SAMPLE" value="0" desc="Single Sample Mode." />
        <value name="FAST_FILTER" value="1" desc="Fast Filter Mode." />
        <value name="CONTINUOUS" value="10" desc="Continuous Mode." />
        <value name="FAST_FIR" value="11" desc="Fast FIR." />
      </field>
      <field name="xstart_en" from="1" to="1" access="RW" resetVal="" desc="Controls whether DSI signal ext_start is active. If XSTART_EN is high, it allows the ext_start input to start a conversion just as START_CONV does. Regardless of the state of this bit, writing to START_CONV will start a conversion.">
        <value name="XSTART_DIS" value="0" desc="Default: DSI signal ext_start is disabled." />
        <value name="XSTART_EN" value="1" desc="Enable the DSI input signal ext_start to start a conversion." />
      </field>
      <field name="start_conv" from="0" to="0" access="RW" resetVal="" desc="A write of 1 to this bit starts a conversion (regardless of the state of XSTART_EN) according to the CONV_MODE set in bits 2, 3. If read, a 1 indicates the filter is running when not in Single Sample mode. If a 0 is read the block is in the standby state when not in Single Sample mode. When in Single Sample more this bit is cleared shortly after it is written and does not reflect the running state of the Decimator. ">
        <value name="DEC_STOP" value="0" desc="Kill current conversion (if running) and enter Standby state (SW reset)." />
        <value name="DEC_START" value="1" desc="Initiate a conversion." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DEC_SR" address="0x40004E01" bitWidth="8" desc="Decimator Status Register">
      <field name="coreclk_disable" from="5" to="5" access="RW" resetVal="" desc="This bit when set high disables (gates off) the clock to the entire core of the block (adc_clk). This includes all FFs except those used for the AHB interface and CSRs. When disabled (set high) the AHB interface to the CSR is still fully functional. This bit is ANDed with the primary input signal cic_clk_en to control the clock gate. cic_clk_en must be high and CoreCLK_Disable must be low for the clock to run.">
        <value name="CORECLK_DISABLE_LOW" value="0" desc="Core Clock is Enabled." />
        <value name="CORECLK_DISABLE_HIGH" value="1" desc="Core Clock is Disabled." />
      </field>
      <field name="intr_pulse" from="4" to="4" access="RW" resetVal="" desc="This read/write bit selects if cic_intr is pulse or level sensed. If level, a sample completion sets cic_intr high where it remains until bit 2 is written, a soft-reset if performed or if OUTSAMP/M/H is read. If pulse, a single cycle (pclk) strobe is generated on cic_intr to be used as an edge sensed interrupt or a DMAREQ. Regardless of which is selected, the interrupt output is still subject to masking by bit 1.">
        <value name="INTR_LEVEL" value="0" desc="Selects a level interrupt on cic_intr." />
        <value name="INTR_PULSE" value="1" desc="Selects a pulse interrupt on cic_intr." />
      </field>
      <field name="out_align" from="3" to="3" access="RW" resetVal="" desc="This bit when set high causes a read of OUTSAMP to produce the contents of OUTSAMPM and OUTSAMPM to produce the contents of OUTSAMPH. Effectively, this is an 8-bit right shift of the result. Note that the setting of this bit does not alter the content of the OUTSAMP registers. Setting this bit simply realigns the byte lanes when the register is read. If this bit is set low, the OUTSAMP registers are read normally. ">
        <value name="OUT_ALIGN_LOW" value="0" desc="No affect on SAMP Registers." />
        <value name="OUT_ALIGN_HIGH" value="1" desc="Shifts SAMP registers right by 8-bits." />
      </field>
      <field name="intr_clr" from="2" to="2" access="W" resetVal="" desc="INTR_CLR is a write-only bit that clears bit0 and cic_intr. A read always produces a 0.">
        <value name="INTR_NOP" value="0" desc="No affect." />
        <value name="INTR_CLEAR" value="1" desc="Clears CONV_DONE and the interrupt on cic_intr (if enabled)." />
      </field>
      <field name="intr_mask" from="1" to="1" access="RW" resetVal="" desc="INTR_MASK is a RD/WR bit that controls the generation of the conversion completion interrupt. A read produces that last value written to this bit. This bit functions as a mask regardless of the value of bit 4 (INTR PULSE).">
        <value name="INTR_ENABLED" value="0" desc="Allows CONV_DONE to generate an interrupt." />
        <value name="INTR_MASKED" value="1" desc="Masks the interrupt generation on cic_intr." />
      </field>
      <field name="conv_done" from="0" to="0" access="R" resetVal="" desc="CONV_DONE is a read-only bit indicating that the most recently started conversion has completed if it has been cleared since the last sample read. This same bit is the interrupt signal cic_intr when bit 4 is low, if not masked by bit 1. This bit is intended to provide a polling mechanism should this be preferred to receiving interrupts. It is cleared by writing a 1 to bit 2, a soft-reset or a read of register OUTSAMP, OUTSAMPM or OUTSAMPH (regardless of Coherency settings).">
        <value name="CONV_NOTCOMP" value="0" desc="Most recently started conversion completed." />
        <value name="CONV_COMP" value="1" desc="Conversion not completed since last clear." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DEC_SHIFT1" address="0x40004E02" bitWidth="8" desc="Decimator Shift Register">
      <field name="shift1" from="4" to="0" access="RW" resetVal="" desc="Value for left shift amount of modulator input data. 0 = no shift, 1 = left shift by 1 bit, .... up to the max supported 31." />
    </register>
    <register name="ADC_DelSig_1_DEC_SHIFT2" address="0x40004E03" bitWidth="8" desc="Decimator Shift Register">
      <field name="shift2" from="3" to="0" access="RW" resetVal="" desc="Value for the amount of right shift for the output of the CIC filter prior to entering the Post Processor. Functional values range from 0 to 15, 0 = no shift." />
    </register>
    <register name="ADC_DelSig_1_DEC_DR2" address="0x40004E04" bitWidth="8" desc="Decimator Decimation Rate (2) Register">
      <field name="dr2_low" from="7" to="0" access="RW" resetVal="" desc="FIR Filter decimation ratio bits [7:0] (of [9:0])." />
    </register>
    <register name="ADC_DelSig_1_DEC_DR2H" address="0x40004E05" bitWidth="8" desc="Decimator Decimation Rate and Overflow Correction Register">
      <field name="of_width" from="7" to="3" access="RW" resetVal="" desc="Occupying the top 5 bits of this register is the Overflow Correction Bit-Width field (it is unrelated to the DR2). This field both enables and sets the bit width of the Overflow Correction logic in the CIC core." />
      <field name="dr2_high" from="1" to="0" access="RW" resetVal="" desc="FIR Filter decimation ratio bits [9:8] (of [9:0]). See description in DR2 register." />
    </register>
    <register name="ADC_DelSig_1_DEC_DR1" address="0x40004E06" bitWidth="8" desc="Decimator Decimation Rate (1) Register">
      <field name="dr1" from="7" to="0" access="RW" resetVal="" desc="CIC Filter decimation rate." />
    </register>
    <register name="ADC_DelSig_1_DEC_OCOR" address="0x40004E08" bitWidth="8" desc="Decimator Offset Correction Coefficient (Low Byte) Register">
      <field name="ocor_low" from="7" to="0" access="RW" resetVal="" desc="Offset correction coefficient bits [7:0] (of [23:0])." />
    </register>
    <register name="ADC_DelSig_1_DEC_OCORM" address="0x40004E09" bitWidth="8" desc="Decimator Offset Correction Coefficient (Middle Byte) Register">
      <field name="ocor_mid" from="7" to="0" access="RW" resetVal="" desc="Offset correction coefficient bits [15:8] (of [23:0])." />
    </register>
    <register name="ADC_DelSig_1_DEC_OCORH" address="0x40004E0A" bitWidth="8" desc="Decimator Offset Correction Coefficient (High Byte) Register">
      <field name="ocor_high" from="7" to="0" access="RW" resetVal="" desc="Offset correction coefficient bits [23:16] (of [23:0])." />
    </register>
    <register name="ADC_DelSig_1_DEC_GCOR" address="0x40004E0C" bitWidth="8" desc="Decimator Gain Correction Coefficient (Low Byte) Register">
      <field name="gcor_low" from="7" to="0" access="RW" resetVal="" desc="Gain correction coefficient bits [7:0] (of [15:0])." />
    </register>
    <register name="ADC_DelSig_1_DEC_GCORH" address="0x40004E0D" bitWidth="8" desc="Decimator Gain Correction Coefficient (High Byte) Register">
      <field name="gcor_high" from="7" to="0" access="RW" resetVal="" desc="Gain correction coefficient bits [15:8] (of [15:0])." />
    </register>
    <register name="ADC_DelSig_1_DEC_GVAL" address="0x40004E0E" bitWidth="8" desc="Decimator Gain Correction Size Register">
      <field name="gval" from="3" to="0" access="RW" resetVal="" desc="Number of valid bits minus one in Gain Coefficient registers GCORH and GCOR." />
    </register>
    <register name="ADC_DelSig_1_DEC_OUTSAMP" address="0x40004E10" bitWidth="8" desc="Decimator Output Data Sample (Low Byte) Register">
      <field name="samp_low" from="7" to="0" access="R" resetVal="" desc="Low order byte of the filter conversion result, bits [7:0] (of [23:0]) --- Or if the out_align bit is set it contains bits [15:8] (of [23:0])." />
    </register>
    <register name="ADC_DelSig_1_DEC_OUTSAMPM" address="0x40004E11" bitWidth="8" desc="Decimator Output Data Sample (Middle Byte) Register">
      <field name="samp_mid" from="7" to="0" access="R" resetVal="" desc="Middle order byte of the filter conversion result, bits [15:8] (of [23:0]) --- Or if the out_align bit is set it contains bits [23:16] (of [23:0])." />
    </register>
    <register name="ADC_DelSig_1_DEC_OUTSAMPH" address="0x40004E12" bitWidth="8" desc="Decimator Output Data Sample (High Byte) Register">
      <field name="samp_high" from="7" to="0" access="R" resetVal="" desc="High order byte of the filter conversion result, bits [23:16] (of [23:0])." />
    </register>
    <register name="ADC_DelSig_1_DEC_COHER" address="0x40004E14" bitWidth="8" desc="Decimator Coherency Register">
      <field name="gcor_key" from="5" to="4" access="RW" resetVal="" desc="Sets the Key Coherency Byte of the GCOR/GCORH/GVAL field.">
        <value name="GCOR_KEY_OFF" value="0" desc="Gain Coefficient Coherency checking off." />
        <value name="GCOR_KEY_LOW" value="1" desc="Key Byte is low byte (GCOR)." />
        <value name="GCOR_KEY_MID" value="10" desc="Key Byte is middle byte (GCORH)." />
        <value name="GCOR_KEY_HIGH" value="11" desc="Key Byte is high byte (GVAL)." />
      </field>
      <field name="ocor_key" from="3" to="2" access="RW" resetVal="" desc="Sets the Key Coherency Byte of the OCOR/OCORM/OCORH field.">
        <value name="OCOR_KEY_OFF" value="0" desc="Offset Coefficient Coherency checking off." />
        <value name="OCOR_KEY_LOW" value="1" desc="Key Byte is low byte (OCOR)." />
        <value name="OCOR_KEY_MID" value="10" desc="Key Byte is middle byte (OCORM)." />
        <value name="OCOR_KEY_HIGH" value="11" desc="Key Byte is high byte (OCORH)." />
      </field>
      <field name="samp_key" from="1" to="0" access="RW" resetVal="" desc="Sets the Key Coherency Byte of the OUTSAMP/OUTSAMPM/OUTSAMPH field.">
        <value name="SAMP_KEY_OFF" value="0" desc="Output Sample Coherency checking off." />
        <value name="SAMP_KEY_LOW" value="1" desc="Key Byte is low byte (OUTSAMP)." />
        <value name="SAMP_KEY_MID" value="10" desc="Key Byte is middle byte (OUTSAMPM)." />
        <value name="SAMP_KEY_HIGH" value="11" desc="Key Byte is high byte (OUTSAMPH)." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR0" address="0x40005880" bitWidth="8" desc="Delta Sigma Modulator Control Register 0">
      <field name="nonov" from="3" to="2" access="RW" resetVal="" desc="Non overlap delay of clock phases.">
        <value name="NONOV_LOW" value="0" desc="low (1.57ns, typ)." />
        <value name="NONOV_MEDIUM" value="1" desc="medium (3.54ns, typ)." />
        <value name="NONOV_HIGH" value="10" desc="high (6.47ns, typ)." />
        <value name="NONOV_VERYHIGH" value="11" desc="very high (9.91ns, typ)." />
      </field>
      <field name="qlev" from="1" to="0" access="RW" resetVal="" desc="Quantization Level choice for modulator.">
        <value name="QLEV_2" value="0" desc="2 level quantization." />
        <value name="QLEV_3" value="1" desc="3 level quantization." />
        <value name="QLEV_9" value="10" desc="9 level quantization." />
        <value name="QLEV_9_ALSO" value="11" desc="9 level quantization." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR1" address="0x40005881" bitWidth="8" desc="Delta Sigma Modulator Control Register 1">
      <field name="dpmode" from="6" to="6" access="RW" resetVal="" desc="Datapath mode.">
        <value name="DPMODE_NORMAL" value="0" desc="normal." />
        <value name="DPMODE_LOWOFFSET" value="1" desc="low offset." />
      </field>
      <field name="oden" from="5" to="5" access="RW" resetVal="" desc="Overload detect scheme enable." />
      <field name="odet_th" from="4" to="0" access="RW" resetVal="" desc="Overload detection threshold. If the number of continuous 1s or 0s coming out of quantizer exceeds this number overload detection flag is set." />
    </register>
    <register name="ADC_DelSig_1_DSM_CR2" address="0x40005882" bitWidth="8" desc="Delta Sigma Modulator Control Register 2">
      <field name="mx_reset" from="7" to="7" access="RW" resetVal="" desc="select DSM reset source.">
        <value name="MXSELRESET_0" value="0" desc="Select Decimator for reset source." />
        <value name="MXSELRESET_1" value="1" desc="Select UDB for reset source." />
      </field>
      <field name="reset3_en" from="6" to="6" access="RW" resetVal="" desc="allow third stage integrating capacitance to be reset.">
        <value name="RESET3_EN_DISABLE" value="0" desc="third stage integrating capacitance cannot be reset (use only for debug purposes)." />
        <value name="RESET3_EN_ENABLE" value="1" desc="third stage integrating capacitance can be reset." />
      </field>
      <field name="reset2_en" from="5" to="5" access="RW" resetVal="" desc="allow second stage integrating capacitance to be reset.">
        <value name="RESET2_EN_DISABLE" value="0" desc="second stage integrating capacitance cannot be reset (use when in overload, to allow for second order operation, assuming the reset1_en bit is also cleared." />
        <value name="RESET2_EN_ENABLE" value="1" desc="second stage integrating capacitance can be reset." />
      </field>
      <field name="reset1_en" from="4" to="4" access="RW" resetVal="" desc="Allow first stage integrating capacitance to be reset.">
        <value name="RESET1_EN_DISABLE" value="0" desc="First stage integrating capacitance cannot be reset (use when in overload, to allow for first order operation)." />
        <value name="RESET1_EN_ENABLE" value="1" desc="First stage integrating capacitance can be reset." />
      </field>
      <field name="mod_chop_en" from="3" to="3" access="RW" resetVal="" desc="Enable Modulator Chopping.">
        <value name="MOD_CHOP_DIS" value="0" desc="Disable modulator chopping." />
        <value name="MOD_CHOP_EN" value="1" desc="Enable modulator chopping." />
      </field>
      <field name="fchop" from="2" to="0" access="RW" resetVal="" desc="Chopping Frequency Selection. The Fclock is samply frequency clock.">
        <value name="FCHOP_DIV2" value="000" desc="Fclock/2." />
        <value name="FCHOP_DIV4" value="001" desc="Fclock/4." />
        <value name="FCHOP_DIV8" value="010" desc="Fclock/8." />
        <value name="FCHOP_DIV16" value="011" desc="Fclock/16." />
        <value name="FCHOP_DIV32" value="100" desc="Fclock/32." />
        <value name="FCHOP_DIV64" value="101" desc="Fclock/64." />
        <value name="FCHOP_DIV128" value="110" desc="Fclock/128." />
        <value name="FCHOP_DIV256" value="111" desc="Fclock/256." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR3" address="0x40005883" bitWidth="8" desc="Delta Sigma Modulator Control Register 3">
      <field name="sign" from="7" to="7" access="RW" resetVal="" desc="Invert sign of input.">
        <value name="SIGN_NONINVERT" value="0" desc="keep original polarity for the input." />
        <value name="SIGN_INVERT" value="1" desc="Invert sign of input (use when trying to chop once and then average the offset value out)." />
      </field>
      <field name="mx_dout" from="5" to="5" access="RW" resetVal="" desc="Select DSM dout routed to UDB.">
        <value name="MX_DOUT_8BIT" value="0" desc="Select reg OUT0=dout[7:0] (synced; w/o post processing)." />
        <value name="MX_DOUT_2SCOMP" value="1" desc="Select reg OUT1={2'b0,ovdcause,ovdflag,dout2scomp} (synced; overload cause, overload flag, dout 2s complement." />
      </field>
      <field name="modbitin_en" from="4" to="4" access="RW" resetVal="" desc="modbitin enable.">
        <value name="MODBITIN_EN_DISABLE" value="0" desc="Do not allow modbit input to be mixed with modulator input." />
        <value name="MODBITIN_EN_ENABLE" value="1" desc="Allow modbit input to be mixed with modulator input." />
      </field>
      <field name="mx_modbitin" from="3" to="0" access="RW" resetVal="" desc="Select modbitin input.">
        <value name="MX_MODBITIN_LUT0" value="0000" desc="lut0_out." />
        <value name="MX_MODBITIN_LUT1" value="0001" desc="lut1_out." />
        <value name="MX_MODBITIN_LUT2" value="0010" desc="lut2_out." />
        <value name="MX_MODBITIN_LUT3" value="0011" desc="lut3_out." />
        <value name="MX_MODBITIN_LUT4" value="0100" desc="lut4_out (doesn't exist on Leopard, tied to 0)." />
        <value name="MX_MODBITIN_LUT5" value="0101" desc="lut5_out (doesn't exist on Leopard, tied to 0)." />
        <value name="MX_MODBITIN_LUT6" value="0110" desc="lut6_out (doesn't exist on Leopard, tied to 0)." />
        <value name="MX_MODBITIN_LUT7" value="0111" desc="lut7_out (doesn't exist on Leopard, tied to 0)." />
        <value name="MX_MODBITIN_UDB" value="1000" desc="UDB." />
        <value name="MX_MODBITIN_CONST1" value="1001" desc="constant 1." />
        <value name="MX_MODBITIN_CONST0" value="1010" desc="constant 0." />
        <value name="MX_MODBITIN_0xB_RSVD" value="1011" desc="Reserved." />
        <value name="MX_MODBITIN_0xC_RSVD" value="1100" desc="Reserved." />
        <value name="MX_MODBITIN_0xD_RSVD" value="1101" desc="Reserved." />
        <value name="MX_MODBITIN_0xE_RSVD" value="1110" desc="Reserved." />
        <value name="MX_MODBITIN_0xF_RSVD" value="1111" desc="Reserved." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR4" address="0x40005884" bitWidth="8" desc="Delta Sigma Modulator Control Register 4">
      <field name="fcap1_en" from="7" to="7" access="RW" resetVal="" desc="Enable/Disable Capacitance path meant for DFT (Design for Testability) of the first integrator's integrating capacitance path.">
        <value name="FCAP1_EN_DISABLE" value="0" desc="Disable the DFT 100fF capacitance path." />
        <value name="FCAP1_EN_ENABLE" value="1" desc="Enable the DFT 100fF capacitance path." />
      </field>
      <field name="fcap1" from="6" to="0" access="RW" resetVal="" desc="binary weighted first stage integrating capacitance.">
        <value name="FCAP1_MIN" value="0000000" desc="0 fF." />
        <value name="FCHOP_MAX" value="1111111" desc="Max Value = 12.7 pF." />
        <value name="FCAP1_BIT0" value="0000001" desc="fcap[0] set -&gt; +100 fF." />
        <value name="FCAP1_BIT1" value="0000010" desc="fcap[1] set -&gt; +200 fF." />
        <value name="FCAP1_BIT2" value="0000100" desc="fcap[2] set -&gt; +400 fF." />
        <value name="FCAP1_BIT3" value="0001000" desc="fcap[3] set -&gt; +800 fF." />
        <value name="FCAP1_BIT4" value="0010000" desc="fcap[4] set -&gt; +1600 fF." />
        <value name="FCAP1_BIT5" value="0100000" desc="fcap[5] set -&gt; +3200 fF." />
        <value name="FCAP1_BIT6" value="1000000" desc="fcap[6] set -&gt; +6400 fF." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR5" address="0x40005885" bitWidth="8" desc="Delta Sigma Modulator Control Register 5">
      <field name="ipcap1_en" from="7" to="7" access="RW" resetVal="" desc="Enable/Disable Capacitance path meant for DFT (Design for Testability) of the first integrator's input sampling path.">
        <value name="IPCAP1_EN_DISABLE" value="0" desc="Disable the DFT 100fF capacitance path." />
        <value name="IPCAP1_EN_ENABLE" value="1" desc="Enable the DFT 100fF capacitance path." />
      </field>
      <field name="ipcap1" from="6" to="0" access="RW" resetVal="" desc="Binary weighted first stage integrating capacitance.">
        <value name="IPCAP1_MIN" value="0000000" desc="0 fF." />
        <value name="IPCHOP_MAX" value="1111111" desc="Max Value = 12.7 pF." />
        <value name="IPCAP1_BIT0" value="0000001" desc="ipcap[0] set -&gt; +100 fF." />
        <value name="IPCAP1_BIT1" value="0000010" desc="ipcap[1] set -&gt; +200 fF." />
        <value name="IPCAP1_BIT2" value="0000100" desc="ipcap[2] set -&gt; +400 fF." />
        <value name="IPCAP1_BIT3" value="0001000" desc="ipcap[3] set -&gt; +800 fF." />
        <value name="IPCAP1_BIT4" value="0010000" desc="ipcap[4] set -&gt; +1600 fF." />
        <value name="IPCAP1_BIT5" value="0100000" desc="ipcap[5] set -&gt; +3200 fF." />
        <value name="IPCAP1_BIT6" value="1000000" desc="ipcap[6] set -&gt; +6400 fF." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR6" address="0x40005886" bitWidth="8" desc="Delta Sigma Modulator Control Register 6">
      <field name="daccap_en" from="6" to="6" access="RW" resetVal="" desc="Enable/Disable Capacitance path meant for DFT (Design for Testability) of the DAC Reference sampling path.">
        <value name="DACCAP_EN_DISABLE" value="0" desc="Disable the DFT 12fF capacitance path." />
        <value name="DACCAP_EN_ENABLE" value="1" desc="Enable the DFT 12fF capacitance path." />
      </field>
      <field name="daccap" from="5" to="0" access="RW" resetVal="" desc="Binary weighted first stage DAC capacitance.">
        <value name="DACCAP_BIT0" value="000001" desc="daccap[0] set -&gt; add 12*8= +96 fF." />
        <value name="DACCAP_BIT1" value="000010" desc="daccap[1] set -&gt; add 24*8= +192 fF." />
        <value name="DACCAP_BIT2" value="000100" desc="daccap[2] set -&gt; add 50*8= +400 fF." />
        <value name="DACCAP_BIT3" value="001000" desc="daccap[3] set -&gt; add 100*8= +800 fF." />
        <value name="DACCAP_BIT4" value="010000" desc="daccap[4] set -&gt; add 200*8= +1600 fF." />
        <value name="DACCAP_BIT5" value="100000" desc="daccap[5] set -&gt; add 400*8= +3200 fF." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR7" address="0x40005887" bitWidth="8" desc="Delta Sigma Modulator Control Register 7">
      <field name="fcap2_en" from="7" to="7" access="RW" resetVal="" desc="Enable/Disable additional 50fF capacitance path in the second integrators integrating capacitance path.">
        <value name="FCAP2_EN_DISABLE" value="0" desc="Disable the additional 50fF capacitance path." />
        <value name="FCAP2_EN_ENABLE" value="1" desc="Enable the additional 50fF capacitance path." />
      </field>
      <field name="fcap3_en" from="6" to="6" access="RW" resetVal="" desc="Enable/Disable additional capacitance path in the third integrator's integrating capacitance path.">
        <value name="FCAP3_EN_DISABLE" value="0" desc="Disable the additional 100fF capacitance path." />
        <value name="FCAP3_EN_ENABLE" value="1" desc="Enable the additional 100fF capacitance path." />
      </field>
      <field name="ipcap1offset" from="5" to="5" access="RW" resetVal="" desc="Offset capacitance for the input sampling capacitance in the first stage integrator.">
        <value name="IPCAP1OFFSET_0" value="0" desc="Don't add offset capacitance." />
        <value name="IPCAP1OFFSET_1" value="1" desc="Add offset capacitance of 4.8 pF." />
      </field>
      <field name="fcap1offset" from="4" to="4" access="RW" resetVal="" desc="Offset Capacitance for the integrating capacitance in the first stage integrator.">
        <value name="FCAP1OFFSET_0" value="0" desc="Don't add offset capacitance." />
        <value name="FCAP1OFFSET_1" value="1" desc="Add offset capacitance of 3.4 pF." />
      </field>
      <field name="rescap_en" from="3" to="3" access="RW" resetVal="" desc="Reserved. The resonator loop feature has been disabled in the design; programming these bits does not produce any change in the ADC outcome." />
      <field name="rescap" from="2" to="0" access="RW" resetVal="" desc="Reserved. The resonator loop feature has been disabled in the design; programming these bits does not produce any change in the ADC outcome." />
    </register>
    <register name="ADC_DelSig_1_DSM_CR8" address="0x40005888" bitWidth="8" desc="Delta Sigma Modulator Control Register 8">
      <field name="ipcap2_en" from="7" to="7" access="RW" resetVal="" desc="Enable/Disable additional 50fF capacitance path in the second integrator's input sampling path.">
        <value name="IPCAP2_EN_DISABLE" value="0" desc="Disable the additional 50fF capacitance path." />
        <value name="IPCAP2_EN_ENABLE" value="1" desc="Enable the additional 50fF capacitance path." />
      </field>
      <field name="ipcap2" from="6" to="4" access="RW" resetVal="" desc="The second integrator's input sampling capacitance (0-350fF, 50fF step).">
        <value name="IPCAP2_0FEMPTO" value="000" desc="0fF." />
        <value name="IPCAP2_50FEMPTO" value="001" desc="50fF." />
        <value name="IPCAP2_100FEMPTO" value="010" desc="100fF." />
        <value name="IPCAP2_150FEMPTO" value="011" desc="150fF." />
        <value name="IPCAP2_200FEMPTO" value="100" desc="200fF." />
        <value name="IPCAP2_250FEMPTO" value="101" desc="250fF." />
        <value name="IPCAP2_300FEMPTO" value="110" desc="300fF." />
        <value name="IPCAP2_350FEMPTO" value="111" desc="350fF." />
      </field>
      <field name="fcap2" from="3" to="0" access="RW" resetVal="" desc="The second stage integrating capacitance (0-750fF, 50fF step).">
        <value name="FCAP2_0FEMPTO" value="0000" desc="0fF." />
        <value name="FCAP2_50FEMPTO" value="0001" desc="50fF." />
        <value name="FCAP2_100FEMPTO" value="0010" desc="100fF." />
        <value name="FCAP2_150FEMPTO" value="0011" desc="150fF." />
        <value name="FCAP2_200FEMPTO" value="0100" desc="200fF." />
        <value name="FCAP2_250FEMPTO" value="0101" desc="250fF." />
        <value name="FCAP2_300FEMPTO" value="0110" desc="300fF." />
        <value name="FCAP2_350FEMPTO" value="0111" desc="350fF." />
        <value name="FCAP2_400FEMPTO" value="1000" desc="400fF." />
        <value name="FCAP2_450FEMPTO" value="1001" desc="450fF." />
        <value name="FCAP2_500FEMPTO" value="1010" desc="500fF." />
        <value name="FCAP2_550FEMPTO" value="1011" desc="550fF." />
        <value name="FCAP2_600FEMPTO" value="1100" desc="600fF." />
        <value name="FCAP2_650FEMPTO" value="1101" desc="650fF." />
        <value name="FCAP2_700FEMPTO" value="1110" desc="700fF." />
        <value name="FCAP2_750FEMPTO" value="1111" desc="750fF." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR9" address="0x40005889" bitWidth="8" desc="Delta Sigma Modulator Control Register 9">
      <field name="ipcap3_en" from="7" to="7" access="RW" resetVal="" desc="Enable/Disable additional 50fF capacitance path in the second integrator's input sampling path.">
        <value name="IPCAP3_EN_DISABLE" value="0" desc="Disable the additional 50fF capacitance path." />
        <value name="IPCAP3_EN_ENABLE" value="1" desc="Enable the additional 50fF capacitance path." />
      </field>
      <field name="ipcap3" from="6" to="4" access="RW" resetVal="" desc="The third integrator's input sampling capacitance (0-350fF in 50fF step).">
        <value name="IPCAP3_0FEMPTO" value="000" desc="0fF." />
        <value name="IPCAP3_50FEMPTO" value="001" desc="50fF." />
        <value name="IPCAP3_100FEMPTO" value="010" desc="100fF." />
        <value name="IPCAP3_150FEMPTO" value="011" desc="150fF." />
        <value name="IPCAP3_200FEMPTO" value="100" desc="200fF." />
        <value name="IPCAP3_250FEMPTO" value="101" desc="250fF." />
        <value name="IPCAP3_300FEMPTO" value="110" desc="300fF." />
        <value name="IPCAP3_350FEMPTO" value="111" desc="350fF." />
      </field>
      <field name="fcap3" from="3" to="0" access="RW" resetVal="" desc="The third stage integrating capacitance (0-1500fF, 100fF step).">
        <value name="FCAP3_0FEMPTO" value="0000" desc="0fF." />
        <value name="FCAP3_100FEMPTO" value="0001" desc="100fF." />
        <value name="FCAP3_200FEMPTO" value="0010" desc="200fF." />
        <value name="FCAP3_300FEMPTO" value="0011" desc="300fF." />
        <value name="FCAP3_400FEMPTO" value="0100" desc="400fF." />
        <value name="FCAP3_500FEMPTO" value="0101" desc="500fF." />
        <value name="FCAP3_600FEMPTO" value="0110" desc="600fF." />
        <value name="FCAP3_700FEMPTO" value="0111" desc="700fF." />
        <value name="FCAP3_800FEMPTO" value="1000" desc="800fF." />
        <value name="FCAP3_900FEMPTO" value="1001" desc="900fF." />
        <value name="FCAP3_1000FEMPTO" value="1010" desc="1000fF." />
        <value name="FCAP3_1100FEMPTO" value="1011" desc="1100fF." />
        <value name="FCAP3_1200FEMPTO" value="1100" desc="1200fF." />
        <value name="FCAP3_1300FEMPTO" value="1101" desc="1300fF." />
        <value name="FCAP3_1400FEMPTO" value="1110" desc="1400fF." />
        <value name="FCAP3_1500FEMPTO" value="1111" desc="1500fF." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR10" address="0x4000588A" bitWidth="8" desc="Delta Sigma Modulator Control Register 10">
      <field name="sumcap1_en" from="7" to="7" access="RW" resetVal="" desc="Enabling/Disabling the the additional 50fF capacitance path that lies between first integrator output and summer input (feed-forward) path.">
        <value name="SUMCAP1_EN_DISABLE" value="0" desc="Disable the additional 50fF capacitance path." />
        <value name="SUMCAP1_EN_ENABLE" value="1" desc="Enable the additional 50fF capacitance path." />
      </field>
      <field name="sumcap1" from="6" to="4" access="RW" resetVal="" desc="The summer capacitance that lies on the feed-forward path from the first integrator output (0fF to 350fF in 50fF step).">
        <value name="SUMCAP1_0FEMPTO" value="000" desc="0fF." />
        <value name="SUMCAP1_50FEMPTO" value="001" desc="50fF." />
        <value name="SUMCAP1_100FEMPTO" value="010" desc="100fF." />
        <value name="SUMCAP1_150FEMPTO" value="011" desc="150fF." />
        <value name="SUMCAP1_200FEMPTO" value="100" desc="200fF." />
        <value name="SUMCAP1_250FEMPTO" value="101" desc="250fF." />
        <value name="SUMCAP1_300FEMPTO" value="110" desc="300fF." />
        <value name="SUMCAP1_350FEMPTO" value="111" desc="350fF." />
      </field>
      <field name="sumcap2_en" from="3" to="3" access="RW" resetVal="" desc="Enabling/Disabling the additional 50fF capacitance path that lies between the second integrator output and summer input (feed-forward) path.">
        <value name="SUMCAP2_EN_DISABLE" value="0" desc="Disable the additional 50fF capacitance path." />
        <value name="SUMCAP2_EN_ENABLE" value="1" desc="Enable the additional 50fF capacitance path." />
      </field>
      <field name="sumcap2" from="2" to="0" access="RW" resetVal="" desc="The summer capacitance that lies on the feed-forward path from the second integrator output (0fF to 350fF in 50fF step.">
        <value name="SUMCAP2_0FEMPTO" value="000" desc="0fF." />
        <value name="SUMCAP2_50FEMPTO" value="001" desc="50fF." />
        <value name="SUMCAP2_100FEMPTO" value="010" desc="100fF." />
        <value name="SUMCAP2_150FEMPTO" value="011" desc="150fF." />
        <value name="SUMCAP2_200FEMPTO" value="100" desc="200fF." />
        <value name="SUMCAP2_250FEMPTO" value="101" desc="250fF." />
        <value name="SUMCAP2_300FEMPTO" value="110" desc="300fF." />
        <value name="SUMCAP2_350FEMPTO" value="111" desc="350fF." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR11" address="0x4000588B" bitWidth="8" desc="Delta Sigma Modulator Control Register 11">
      <field name="sumcap3_en" from="7" to="7" access="RW" resetVal="" desc="Enabling/Disabling the additional 50fF path that lies between the third integrator output and summer input (feed-forward) path.">
        <value name="SUMCAP3_EN_DISABLE" value="0" desc="Disable the additional 50fF capacitance path." />
        <value name="SUMCAP3_EN_ENABLE" value="1" desc="Enable the additional 50fF capacitance path." />
      </field>
      <field name="sumcap3" from="6" to="4" access="RW" resetVal="" desc="The summer capacitance that lies on the feed-forward path from the third integrator output (0fF to 350fF in 50fF step.">
        <value name="SUMCAP3_0FEMPTO" value="000" desc="0fF." />
        <value name="SUMCAP3_50FEMPTO" value="001" desc="50fF." />
        <value name="SUMCAP3_100FEMPTO" value="010" desc="100fF." />
        <value name="SUMCAP3_150FEMPTO" value="011" desc="150fF." />
        <value name="SUMCAP3_200FEMPTO" value="100" desc="200fF." />
        <value name="SUMCAP3_250FEMPTO" value="101" desc="250fF." />
        <value name="SUMCAP3_300FEMPTO" value="110" desc="300fF." />
        <value name="SUMCAP3_350FEMPTO" value="111" desc="350fF." />
      </field>
      <field name="sumcapfb" from="3" to="0" access="RW" resetVal="" desc="The summer feedback capacitance (0fF to 750F in 50fF step).">
        <value name="SUMCAPFB_0FEMPTO" value="0000" desc="0fF." />
        <value name="SUMCAPFB_50FEMPTO" value="0001" desc="50fF." />
        <value name="SUMCAPFB_100FEMPTO" value="0010" desc="100fF." />
        <value name="SUMCAPFB_150FEMPTO" value="0011" desc="150fF." />
        <value name="SUMCAPFB_200FEMPTO" value="0100" desc="200fF." />
        <value name="SUMCAPFB_250FEMPTO" value="0101" desc="250fF." />
        <value name="SUMCAPFB_300FEMPTO" value="0110" desc="300fF." />
        <value name="SUMCAPFB_350FEMPTO" value="0111" desc="350fF." />
        <value name="SUMCAPFB_400FEMPTO" value="1000" desc="400fF." />
        <value name="SUMCAPFB_450FEMPTO" value="1001" desc="450fF." />
        <value name="SUMCAPFB_500FEMPTO" value="1010" desc="500fF." />
        <value name="SUMCAPFB_550FEMPTO" value="1011" desc="550fF." />
        <value name="SUMCAPFB_600FEMPTO" value="1100" desc="600fF." />
        <value name="SUMCAPFB_650FEMPTO" value="1101" desc="650fF." />
        <value name="SUMCAPFB_700FEMPTO" value="1110" desc="700fF." />
        <value name="SUMCAPFB_750FEMPTO" value="1111" desc="750fF." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR12" address="0x4000588C" bitWidth="8" desc="Delta Sigma Modulator Control Register 12">
      <field name="sumcapfb_en" from="6" to="6" access="RW" resetVal="" desc="Enabling/Disabling the DFT path that lies on the feedback path of the active summer.">
        <value name="SUMCAPFB_EN_DISABLE" value="0" desc="Disable the DFT 50fF capacitance path." />
        <value name="SUMCAPFB_EN_ENABLE" value="1" desc="Enable the DFT 50fF capacitance path." />
      </field>
      <field name="sumcapin_en" from="5" to="5" access="RW" resetVal="" desc="Enabling/Disabling the DFT path that lies between input of the sigma delta modulator and the summer input..">
        <value name="SUMCAPIN_EN_DISABLE" value="0" desc="Disable the DFT 50fF capacitance path." />
        <value name="SUMCAPIN_EN_ENABLE" value="1" desc="Enable the DFT 50fF capacitance path." />
      </field>
      <field name="sumcapin" from="4" to="0" access="RW" resetVal="" desc="The summer capacitance that lies on the path where the input signal is summed (50fF to 1.6pF in 50fF step).">
        <value name="SUMCAPIN_0FEMPTO" value="00000" desc="0fF." />
        <value name="SUMCAPIN_50FEMPTO" value="00001" desc="50fF." />
        <value name="SUMCAPIN_100FEMPTO" value="00010" desc="100fF." />
        <value name="SUMCAPIN_150FEMPTO" value="00011" desc="150fF." />
        <value name="SUMCAPIN_200FEMPTO" value="00100" desc="200fF." />
        <value name="SUMCAPIN_250FEMPTO" value="00101" desc="250fF." />
        <value name="SUMCAPIN_300FEMPTO" value="00110" desc="300fF." />
        <value name="SUMCAPIN_350FEMPTO" value="00111" desc="350fF." />
        <value name="SUMCAPIN_400FEMPTO" value="01000" desc="400fF." />
        <value name="SUMCAPIN_450FEMPTO" value="01001" desc="450fF." />
        <value name="SUMCAPIN_500FEMPTO" value="01010" desc="500fF." />
        <value name="SUMCAPIN_550FEMPTO" value="01011" desc="550fF." />
        <value name="SUMCAPIN_600FEMPTO" value="01100" desc="600fF." />
        <value name="SUMCAPIN_650FEMPTO" value="01101" desc="650fF." />
        <value name="SUMCAPIN_700FEMPTO" value="01110" desc="700fF." />
        <value name="SUMCAPIN_750FEMPTO" value="01111" desc="750fF." />
        <value name="SUMCAPIN_800FEMPTO" value="10000" desc="800fF." />
        <value name="SUMCAPIN_850FEMPTO" value="10001" desc="850fF." />
        <value name="SUMCAPIN_900FEMPTO" value="10010" desc="900fF." />
        <value name="SUMCAPIN_950FEMPTO" value="10011" desc="950fF." />
        <value name="SUMCAPIN_1000FEMPTO" value="10100" desc="1000fF." />
        <value name="SUMCAPIN_1050FEMPTO" value="10101" desc="1050fF." />
        <value name="SUMCAPIN_1100FEMPTO" value="10110" desc="1100fF." />
        <value name="SUMCAPIN_1150FEMPTO" value="10111" desc="1150fF." />
        <value name="SUMCAPIN_1200FEMPTO" value="11000" desc="1200fF." />
        <value name="SUMCAPIN_1250FEMPTO" value="11001" desc="1250fF." />
        <value name="SUMCAPIN_1300FEMPTO" value="11010" desc="1300fF." />
        <value name="SUMCAPIN_1350FEMPTO" value="11011" desc="1350fF." />
        <value name="SUMCAPIN_1400FEMPTO" value="11100" desc="1400fF." />
        <value name="SUMCAPIN_1450FEMPTO" value="11101" desc="1450fF." />
        <value name="SUMCAPIN_1500FEMPTO" value="11110" desc="1500fF." />
        <value name="SUMCAPIN_1550FEMPTO" value="11111" desc="1550fF." />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR13" address="0x4000588D" bitWidth="8" desc="Delta Sigma Modulator Control Register 13" />
    <register name="ADC_DelSig_1_DSM_CR14" address="0x4000588E" bitWidth="8" desc="Delta Sigma Modulator Control Register 14">
      <field name="opamp1_bw" from="7" to="4" access="RW" resetVal="" desc="First Stage Opamp Bandwidth Control (Risk Mitigation not for User control). Table gives value for Modulator input bw[3:0].">
        <value name="OPAMP1_BW_0x0" value="0000" desc="(default)" />
        <value name="OPAMP1_BW_0x1" value="0001" desc="(used with 1.5X power)" />
        <value name="OPAMP1_BW_0x2" value="0010" desc="reserved" />
        <value name="OPAMP1_BW_0x3" value="0011" desc="(used with 2X power)" />
        <value name="OPAMP1_BW_0x4" value="0100" desc="reserved" />
        <value name="OPAMP1_BW_0x5" value="0101" desc="reserved" />
        <value name="OPAMP1_BW_0x6" value="0110" desc="reserved" />
        <value name="OPAMP1_BW_0x7" value="0111" desc="(used with 2.5X power)" />
        <value name="OPAMP1_BW_0x8" value="1000" desc="(higher BW, 1.25X power)" />
        <value name="OPAMP1_BW_0x9" value="1001" desc="(lower noise)" />
        <value name="OPAMP1_BW_0xA" value="1010" desc="reserved" />
        <value name="OPAMP1_BW_0xB" value="1011" desc="reserved" />
        <value name="OPAMP1_BW_0xC" value="1100" desc="reserved" />
        <value name="OPAMP1_BW_0xD" value="1101" desc="reserved" />
        <value name="OPAMP1_BW_0xE" value="1110" desc="reserved" />
        <value name="OPAMP1_BW_0xF" value="1111" desc="reserved" />
      </field>
      <field name="power1" from="2" to="0" access="RW" resetVal="" desc="First Stage Opamp Power level control.">
        <value name="POWER1_0" value="000" desc="Low (44uA)" />
        <value name="POWER1_1" value="001" desc="Medium (123uA)" />
        <value name="POWER1_2" value="010" desc="High (492uA)" />
        <value name="POWER1_3" value="011" desc="1.5X (750uA)" />
        <value name="POWER1_4" value="100" desc="2X (1mA)" />
        <value name="POWER1_5" value="101" desc="C/2 @ 3MSPS (277uA)" />
        <value name="POWER1_6" value="110" desc="C/4 @ 3MSPS (185uA)" />
        <value name="POWER1_7" value="111" desc="2.5X (1.5mA)" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR15" address="0x4000588F" bitWidth="8" desc="Delta Sigma Modulator Control Register 15">
      <field name="power_comp" from="5" to="4" access="RW" resetVal="" desc="The power control for the quantizer block.">
        <value name="POWER_COMP_VERYLOW" value="00" desc="very low (2.2uA)" />
        <value name="POWER_COMP_NORMAL" value="01" desc="Normal (8.6uA)" />
        <value name="POWER_COMP_6MHZ" value="10" desc="6MHz (17uA)" />
        <value name="POWER_COMP_12MHZ" value="11" desc="12MHz (35uA)" />
      </field>
      <field name="power2_3" from="2" to="0" access="RW" resetVal="" desc="The power control for the second and third integrator stages.">
        <value name="POWER2_3_LOW" value="000" desc="LOW (4uA)" />
        <value name="POWER2_3_MEDIUM" value="001" desc="MEDIUM (17uA)" />
        <value name="POWER2_3_HIGH" value="010" desc="HIGH (68uA)" />
        <value name="POWER2_3_1P5X" value="011" desc="1.5X (100uA)" />
        <value name="POWER2_3_2X" value="100" desc="2X (135uA)" />
        <value name="POWER2_3_HIGH_5" value="101" desc="HIGH (68uA)" />
        <value name="POWER2_3_HIGH_6" value="110" desc="HIGH (68uA)" />
        <value name="POWER2_3_HIGH_7" value="111" desc="HIGH (68uA)" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR16" address="0x40005890" bitWidth="8" desc="Delta Sigma Modulator Control Register 16">
      <field name="power_sum" from="6" to="4" access="RW" resetVal="" desc="The power control for the summer block.">
        <value name="POWER_SUM_LOW" value="000" desc="LOW (4uA)" />
        <value name="POWER_SUM_MEDIUM" value="001" desc="MEDIUM (17uA)" />
        <value name="POWER_SUM_HIGH" value="010" desc="HIGH (68uA)" />
        <value name="POWER_SUM_1P5X" value="011" desc="1.5X (100uA)" />
        <value name="POWER_SUM_2X" value="100" desc="2X (135uA)" />
        <value name="POWER_SUM_HIGH_5" value="101" desc="HIGH (68uA)" />
        <value name="POWER_SUM_HIGH_6" value="110" desc="HIGH (68uA)" />
        <value name="POWER_SUM_HIGH_7" value="111" desc="HIGH (68uA)" />
      </field>
      <field name="en_cp" from="3" to="3" access="RW" resetVal="" desc="     Enable charge pump.">
        <value name="CP_DISABLE" value="0" desc="Disable charge pump" />
        <value name="CP_ENABLE" value="1" desc="Enable charge pump" />
      </field>
      <field name="cp_pwrctl" from="2" to="0" access="RW" resetVal="" desc="Charge Pump Power Control Modes.">
        <value name="CP_PWRCTL_TURBO" value="000" desc="Charge pump operating in Turbo Power (560uA) mode" />
        <value name="CP_PWRCTL_2X" value="001" desc="Charge pump operating in 6MHz (300uA) mode" />
        <value name="CP_PWRCTL_HIGH" value="010" desc="Charge pump operating in High power (170uA) mode" />
        <value name="CP_PWRCTL_MEDIUM" value="011" desc="Charge pump operating in Medium power (70uA) mode" />
        <value name="CP_PWRCTL_LOW" value="100" desc="Charge pump operating in Low Power (30uA) mode" />
        <value name="CP_PWRCTL_5" value="101" desc="Reserved" />
        <value name="CP_PWRCTL_6" value="110" desc="Reserved" />
        <value name="CP_PWRCTL_7" value="111" desc="Reserved" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CR17" address="0x40005891" bitWidth="8" desc="Delta Sigma Modulator Control Register 17">
      <field name="pwr_ctrl_vref_inn" from="7" to="6" access="RW" resetVal="" desc="Power control modes for REFBUF1 (the reference buffer that connects ADC reference to the negative input MUX of the channel).">
        <value name="PWR_CTRL_VREF_INN_LOW" value="00" desc="VREF Buffer (Input mux path) is operating in Low Power (26uA) mode" />
        <value name="PWR_CTRL_VREF_INN_MEDIUM" value="01" desc="VREF Buffer (Input mux path) is operating in Medium Power (32uA) mode" />
        <value name="PWR_CTRL_VREF_INN_HIGH" value="10" desc="VREF Buffer (Input mux path) is operating in High Power (118uA) mode" />
        <value name="PWR_CTRL_VREF_INN_TURBO" value="11" desc="VREF Buffer (Input mux path) is operating in Turbo Power (232uA) mode" />
      </field>
      <field name="pwr_ctrl_vcm" from="5" to="4" access="RW" resetVal="" desc="Power Control for the Voltage Common Mode Buffer for the Sigma Delta ADC.">
        <value name="PWR_CTRL_VCM_0" value="00" desc="VCM Buffer is operating in Low Power (18 uA) mode" />
        <value name="PWR_CTRL_VCM_1" value="01" desc="VCM Buffer is operating in Medium Power (28 uA) mode" />
        <value name="PWR_CTRL_VCM_2" value="10" desc="VCM Buffer is operating in High Power (55 uA) mode" />
        <value name="PWR_CTRL_VCM_3" value="11" desc="VCM Buffer is operating in Turbo Power (114 uA) mode" />
      </field>
      <field name="pwr_ctrl_vref" from="3" to="2" access="RW" resetVal="" desc="Power Control for the Voltage Reference Buffer for the Sigma Delta ADC.">
        <value name="PWR_CTRL_VREF_0" value="00" desc="VREF Buffer is operating in Low Power (26 uA) mode" />
        <value name="PWR_CTRL_VREF_1" value="01" desc="VREF Buffer is operating in Medium Power (32 uA) mode" />
        <value name="PWR_CTRL_VREF_2" value="10" desc="VREF Buffer is operating in High Power (118 uA) mode" />
        <value name="PWR_CTRL_VREF_3" value="11" desc="VREF Buffer is operating in Turbo Power (232 uA) mode" />
      </field>
      <field name="en_buf_vcm" from="1" to="1" access="RW" resetVal="" desc="Enable/Disable control for ADC (Internal)Reference Buffer.">
        <value name="EN_BUF_VCM_0" value="0" desc="The ADC Output common mode (VCM) voltage buffer is powered down" />
        <value name="EN_BUF_VCM_1" value="1" desc="The ADC Output common mode (VCM) voltage buffer is NOT powered down" />
      </field>
      <field name="en_buf_vref" from="0" to="0" access="RW" resetVal="" desc="Enable/Disable control for ADC (Internal)Reference Buffer.">
        <value name="EN_BUF_VREF_0" value="00" desc="The Internal Reference Voltage Buffer is powered down" />
        <value name="EN_BUF_VREF_1" value="01" desc="The Internal Reference Voltage Buffer is NOT powered down" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_REF0" address="0x40005892" bitWidth="8" desc="Delta Sigma Modulator Reference Register 0">
      <field name="vcmsel" from="7" to="6" access="RW" resetVal="" desc="Output common mode selection for modulator">
        <value name="VCMSEL_0" value="0" desc="No selection is made for VCM" />
        <value name="VCMSEL_1" value="1" desc="0.8V from bandgap trim buffer is being selected as VCM (output common mode) for the DSM opamps" />
        <value name="VCMSEL_2" value="0" desc="0.7V from bandgap trim buffer is being selected as VCM (output common mode)" />
        <value name="VCMSEL_3" value="1" desc="Vssd being selected as VCM (output common mode) for the DSM opamps" />
      </field>
      <field name="vcm_res_div_en" from="5" to="5" access="RW" resetVal="" desc="If enabled it allows the resistor divided value of (Vpwra/2) to a selectable voltage for the VCM Mux">
        <value name="VCM_RES_DIV_DISABLE" value="0" desc="VCM resistor divider disabled" />
        <value name="VCM_RES_DIV_ENABLE" value="1" desc="VCM resistor divider enabled" />
      </field>
      <field name="vref_res_div_en" from="4" to="4" access="RW" resetVal="" desc="If enabled it allows the resistor divided value of (Vda/4) to a selectable voltage for the RefMux">
        <value name="VREF_RES_DIV_DISABLE" value="0" desc="VREF resistor divider disabled" />
        <value name="VREF_RES_DIV_ENABLE" value="1" desc="VREF resistor divider enabled" />
      </field>
      <field name="en_buf_vref_inn" from="3" to="3" access="RW" resetVal="" desc="Enable/Disable control for ADC (internal) REFBUF1 Buffer; This buffers the ADC reference before being sent to INN Mux." />
      <field name="refmux" from="2" to="0" access="RW" resetVal="" desc="Mux control that allows for selecting one among the various available internal reference values">
        <value name="REFMUX_0" value="000" desc="No Selection made for VCM" />
        <value name="REFMUX_1" value="001" desc="VDAC0 output is the reference for the DSM" />
        <value name="REFMUX_2" value="010" desc="Vda/4 is selected as the reference for the DSM (Vda is the external voltage supply)" />
        <value name="REFMUX_3" value="011" desc="Vda/3 is selected as the reference for the DSM (Vda is the external voltage supply)" />
        <value name="REFMUX_4" value="100" desc="internal precision bandgap reference of 1.024 (typ) is selected as the DSM reference" />
        <value name="REFMUX_5" value="101" desc="internal precision bandgap reference of 1.2V (typ) is selected as the DSM reference" />
        <value name="REFMUX_6" value="110" desc="N/A" />
        <value name="REFMUX_7" value="111" desc="N/A" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_REF1" address="0x40005893" bitWidth="8" desc="Delta Sigma Modulator Reference Register 1">
      <field name="dac_gnd_sel" from="0" to="0" access="RW" resetVal="" desc="Selects DSM Reference DAC Capacitor Ground.">
        <value name="DSM_DAC_GND_SEL_INT" value="0" desc="select DSM internal vssa" />
        <value name="DSM_DAC_GND_SEL_EXT" value="1" desc="select external ground (AGL6)" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_REF2" address="0x40005894" bitWidth="8" desc="Delta Sigma Modulator Reference Register 2">
      <field name="s7_en" from="7" to="7" access="RW" resetVal="" desc="If Set, closes the S7 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
      <field name="s6_en" from="6" to="6" access="RW" resetVal="" desc="If Set, closes the S6 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
      <field name="s5_en" from="5" to="5" access="RW" resetVal="" desc="If Set, closes the S5 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
      <field name="s4_en" from="4" to="4" access="RW" resetVal="" desc="If Set, closes the S4 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
      <field name="s3_en" from="3" to="3" access="RW" resetVal="" desc="If Set, closes the S3 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
      <field name="s2_en" from="2" to="2" access="RW" resetVal="" desc="If Set, closes the S2 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
      <field name="s1_en" from="1" to="1" access="RW" resetVal="" desc="If Set, closes the S1 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
      <field name="s0_en" from="0" to="0" access="RW" resetVal="" desc="If Set, closes the S0 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
    </register>
    <register name="ADC_DelSig_1_DSM_REF3" address="0x40005895" bitWidth="8" desc="Delta Sigma Modulator Reference Register 3">
      <field name="s13_en" from="5" to="5" access="RW" resetVal="" desc="If Set, closes the S13 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
      <field name="s12_en" from="4" to="4" access="RW" resetVal="" desc="If Set, closes the S12 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
      <field name="s11_en" from="3" to="3" access="RW" resetVal="" desc="If Set, closes the S11 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
      <field name="s10_en" from="2" to="2" access="RW" resetVal="" desc="If Set, closes the S10 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
      <field name="s9_en" from="1" to="1" access="RW" resetVal="" desc="If Set, closes the S9 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
      <field name="s8_en" from="0" to="0" access="RW" resetVal="" desc="If Set, closes the S8 switch in figure Sigma Delta Channel Analog Reference Selection in the DSM chapter; See sub-section Analog Reference Options for the Sigma Delta Channel." />
    </register>
    <register name="ADC_DelSig_1_DSM_DEM0" address="0x40005896" bitWidth="8" desc="Delta Sigma Modulator Dynamic Element Matching Register 0">
      <field name="demtest_src" from="4" to="4" access="RW" resetVal="" desc="Select demtest source.">
        <value name="DEMTEST_SRC_REG" value="0" desc="ANAIF register source selected - DSM#_DEM1.demtest[7:0]." />
        <value name="DEMTEST_SRC_UDB" value="1" desc="UDB array source selected - dsi_anaif_dft[7:0]." />
      </field>
      <field name="adc_test_en" from="3" to="3" access="RW" resetVal="" desc="Enable/Disable All test modes in Sigma Delta Channel.">
        <value name="ADC_TEST_EN_0" value="0" desc="Disable all test modes for the sigma delta channel." />
        <value name="ADC_TEST_EN_1" value="1" desc="Enable all test modes for the sigma delta channel." />
      </field>
      <field name="en_dem" from="2" to="2" access="RW" resetVal="" desc="Enable DEM.">
        <value name="EN_DEM_DISABLE" value="0" desc="Disable DEM" />
        <value name="EN_DEM_ENABLE" value="1" desc="Enable DEM" />
      </field>
      <field name="en_scrambler1" from="1" to="1" access="RW" resetVal="" desc="Enable Scrambler 1.">
        <value name="EN_SCRAMBLER1_DISABLE" value="0" desc="Disable Scrambler 1" />
        <value name="EN_SCRAMBLER1_ENABLE" value="1" desc="Enable Scrambler 1" />
      </field>
      <field name="en_scrambler0" from="0" to="0" access="RW" resetVal="" desc="Enable Scrambler 0.">
        <value name="EN_SCRAMBLER0_DISABLE" value="0" desc="Disable Scrambler 0" />
        <value name="EN_SCRAMBLER0_ENABLE" value="1" desc="Enable Scrambler 0" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_DEM1" address="0x40005897" bitWidth="8" desc="Delta Sigma Modulator Dynamic Element Matching Register 1">
      <field name="demtest" from="7" to="0" access="RW" resetVal="" desc="Register control for the DAC unit elements inside the first integrator. This can be used when bit DSM.DEM0[3], adc_test_en, is set. If the adc_test_en is not set the the control logic inside the modulator determines how the DAC unit elements are controlled. This is meant for static testing purposes." />
    </register>
    <register name="ADC_DelSig_1_DSM_TST0" address="0x40005898" bitWidth="8" desc="Delta Sigma Modulator Test Register 0">
      <field name="dig_test_sel" from="6" to="4" access="RW" resetVal="" desc="To test various digital outputs to digital muxes (for DFT).">
        <value name="DIG_TEST_SEL_0" value="000" desc="test_dig_out = vhi" />
        <value name="DIG_TEST_SEL_1" value="001" desc="test_dig_out = hi" />
        <value name="DIG_TEST_SEL_2" value="010" desc="test_dig_out = med" />
        <value name="DIG_TEST_SEL_3" value="011" desc="test_dig_out = low" />
        <value name="DIG_TEST_SEL_4" value="100" desc="test_dig_out = sign" />
        <value name="DIG_TEST_SEL_5" value="101" desc="test_dig_out = reset_ov" />
        <value name="DIG_TEST_SEL_6" value="110" desc="test_dig_out = TESTMODE and Phi1 (sampling clock phase)" />
        <value name="DIG_TEST_SEL_7" value="111" desc="test_dig_out = TESTMODE and fchclk (chopping clock)" />
      </field>
      <field name="refsel_ctrl" from="3" to="0" access="RW" resetVal="" desc="This is the 4-bit encoded value which selects one among the 15 important DFT observable points inside the DSM. 4'h0 (0000) through 4'ha (1010) selects between various tap points in the quantizer resistor ladder. 4'hb (1011) through 4'he (1110) selects special points inside the DSM.">
        <value name="REFSEL_CTRL_0" value="0000" desc="(9/32)*Vref" />
        <value name="REFSEL_CTRL_1" value="0001" desc="(11/32)*Vref" />
        <value name="REFSEL_CTRL_2" value="0010" desc="(12/32)*Vref" />
        <value name="REFSEL_CTRL_3" value="0011" desc="(13/32)*Vref" />
        <value name="REFSEL_CTRL_4" value="0100" desc="(15/32)*Vref" />
        <value name="REFSEL_CTRL_5" value="0101" desc="(16/32)*Vref" />
        <value name="REFSEL_CTRL_6" value="0110" desc="(17/32)*Vref" />
        <value name="REFSEL_CTRL_7" value="0111" desc="(19/32)*Vref" />
        <value name="REFSEL_CTRL_8" value="1000" desc="(20/32)*Vref" />
        <value name="REFSEL_CTRL_9" value="1001" desc="(21/32)*Vref" />
        <value name="REFSEL_CTRL_10" value="1010" desc="(23/32)*Vref" />
        <value name="REFSEL_CTRL_11" value="1011" desc="Selects VICM (Input Common Mode) applied to DSM to be available at Ref_out DFT point" />
        <value name="REFSEL_CTRL_12" value="1100" desc="Selects Vb0 (2nd and 3rd integrator Opamp Bias Voltage) inside the DSM to Ref_out DFT point" />
        <value name="REFSEL_CTRL_13" value="1101" desc="Selects VRCM (Half of applied Reference) inside the DSM to Ref_out DFT point" />
        <value name="REFSEL_CTRL_14" value="1110" desc="Selects vbias0_int, an internal bias point from inside the DSM to Ref_out DFT point" />
        <value name="REFSEL_CTRL_15" value="1111" desc="Not a valid selection" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_TST1" address="0x40005899" bitWidth="8" desc="Delta Sigma Modulator Test Register 1" />
    <register name="ADC_DelSig_1_DSM_BUF0" address="0x4000589A" bitWidth="8" desc="Delta Sigma Modulator Buffer Register 0">
      <field name="rail_rail_en" from="2" to="2" access="RW" resetVal="" desc="Selects Rail-to-Rail Mode.">
        <value name="RAIL_RAIL_EN_DISABLE" value="0" desc="Level shifted mode" />
        <value name="RAIL_RAIL_EN_ENABLE" value="1" desc="Rail-to-Rail mode" />
      </field>
      <field name="bypass_p" from="1" to="1" access="RW" resetVal="" desc="Remove positive half of the buffer from signal path.">
        <value name="BYPASS_P_0" value="0" desc="The buffer in the positive half remains on the signal path (Refer Fig 33-2)" />
        <value name="BYPASS_P_1" value="1" desc="bypass the buffer on the positive half of the signal path (Refer Fig 33-2)" />
      </field>
      <field name="enable_p" from="0" to="0" access="RW" resetVal="" desc="Buffer Positive Half Enable.">
        <value name="ENABLE_P_0" value="0" desc="power down buffer in positive half" />
        <value name="ENABLE_P_1" value="1" desc="enable positive half of buffer" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_BUF1" address="0x4000589B" bitWidth="8" desc="Delta Sigma Modulator Buffer Register 1">
      <field name="gain" from="3" to="2" access="RW" resetVal="" desc="Gain settings of 1,2,4,8 are supported.">
        <value name="GAIN_1X" value="00" desc="1x" />
        <value name="GAIN_2X" value="01" desc="2x" />
        <value name="GAIN_4X" value="10" desc="4x" />
        <value name="GAIN_8X" value="11" desc="8x" />
      </field>
      <field name="bypass_n" from="1" to="1" access="RW" resetVal="" desc="Remove negative half of the buffer from signal path.">
        <value name="BYPASS_N_0" value="0" desc="The buffer in the negative half remains on the signal path (Refer Fig 33-2)" />
        <value name="BYPASS_N_1" value="1" desc="bypass the buffer on the negative half of the signal path (Refer Fig 33-2)" />
      </field>
      <field name="enable_n" from="0" to="0" access="RW" resetVal="" desc="Buffer Negative Half Enable.">
        <value name="ENABLE_N_0" value="0" desc="power down buffer in negative half" />
        <value name="ENABLE_N_1" value="1" desc="enable negat half of buffer" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_BUF2" address="0x4000589C" bitWidth="8" desc="Delta Sigma Modulator Buffer Register 2">
      <field name="add_extra_rc" from="1" to="1" access="RW" resetVal="" desc="If enabled an additional RC is included at the output of the buffer differentially, to lower noise at the expense of settling else normal settling. See s8hizbuf BROS for more information." />
      <field name="lowpower_en" from="0" to="0" access="RW" resetVal="" desc="Enables the lower power mode of operation. The normal power mode implies 600uA typical current consumption per opamp in the buffer. See s8hizbuf BROS for more information.">
        <value name="LOWPOWER_EN_NORMAL" value="0" desc="Input buffer operated in normal power mode" />
        <value name="LOWPOWER_EN_LOW" value="1" desc="Input buffer operated in low (1/4th of normal power) power mode" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_BUF3" address="0x4000589D" bitWidth="8" desc="Delta Sigma Modulator Buffer Register 3">
      <field name="buf_chop_en" from="3" to="3" access="RW" resetVal="" desc="Enable/ Disable Chopping of the input buffer (TYPE A or B as selected in DSM_BUF0 register).">
        <value name="BUF_CHOP_EN_0" value="0" desc="Disable Chopping of the input buffer" />
        <value name="BUF_CHOP_EN_1" value="1" desc="Enable Chopping of the input buffer" />
      </field>
      <field name="buf_fchop" from="2" to="0" access="RW" resetVal="" desc="Input Buffer Chopping frequency control.">
        <value name="BUF_FCHOP_0" value="000" desc="chopping frequency is fs/2" />
        <value name="BUF_FCHOP_1" value="001" desc="chopping frequency is fs/4" />
        <value name="BUF_FCHOP_2" value="010" desc="chopping frequency is fs/8" />
        <value name="BUF_FCHOP_3" value="011" desc="chopping frequency is fs/16" />
        <value name="BUF_FCHOP_4" value="100" desc="chopping frequency is fs/32" />
        <value name="BUF_FCHOP_5" value="101" desc="chopping frequency is fs/64" />
        <value name="BUF_FCHOP_6" value="110" desc="chopping frequency is fs/128" />
        <value name="BUF_FCHOP_7" value="111" desc="chopping frequency is fs/256" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_MISC" address="0x4000589E" bitWidth="8" desc="Delta Sigma Modulator Miscallaneous Register">
      <field name="swvn_src" from="3" to="3" access="RW" resetVal="" desc="negative input routing control source.">
        <value name="DSM_SWVN_SRC_REG" value="0" desc="ANAIF DSM routing registers" />
        <value name="DSM_SWVN_SRC_UDB" value="1" desc="UDB" />
      </field>
      <field name="swvp_src" from="2" to="2" access="RW" resetVal="" desc="positive input routing control source.">
        <value name="DSM_SWVP_SRC_REG" value="0" desc="ANAIF DSM routing registers" />
        <value name="DSM_SWVP_SRC_UDB" value="1" desc="UDB" />
      </field>
      <field name="sel_iclk_cp" from="0" to="0" access="RW" resetVal="" desc="Select Charge Pump Internal Clock.">
        <value name="SEL_ICLK_CP_EXTERNAL" value="0" desc="External (DSI) Charge Pump Clock selected" />
        <value name="SEL_ICLK_CP_INTERNAL" value="1" desc="Internal Charge Pump Clock selected" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_CLK" address="0x40005B07" bitWidth="8" desc="Delta Sigma Modulator Clock Selection Register">
      <field name="bypass_sync" from="4" to="4" access="RW" resetVal="" desc="Bypass Synchronization">
        <value name="BYPASS_SYNC_0" value="0" desc="Synchronization not bypassed (Synchronization enabled)" />
        <value name="BYPASS_SYNC_1" value="1" desc="Synchronization bypassed (Synchronization disabled)" />
      </field>
      <field name="clk_en" from="3" to="3" access="RW" resetVal="" desc="Clock gating control">
        <value name="CLK_EN_0" value="0" desc="disable clock" />
        <value name="CLK_EN_1" value="1" desc="enable clock" />
      </field>
      <field name="mx_clk" from="2" to="0" access="RW" resetVal="" desc="Clock Selection">
        <value name="MX_CLK_0" value="000" desc="Select clk_a0 and clk_a0_dig" />
        <value name="MX_CLK_1" value="001" desc="Select clk_a1 and clk_a1_dig" />
        <value name="MX_CLK_2" value="010" desc="Select clk_a2 and clk_a2_dig" />
        <value name="MX_CLK_3" value="011" desc="Select clk_a3 and clk_a3_dig" />
        <value name="MX_CLK_4" value="100" desc="Select UDB generated clock" />
        <value name="MX_CLK_5" value="101" desc="Reserved" />
        <value name="MX_CLK_6" value="110" desc="Reserved" />
        <value name="MX_CLK_7" value="111" desc="Reserved" />
      </field>
    </register>
    <register name="ADC_DelSig_1_DSM_OUT0" address="0x40005B88" bitWidth="8" desc="Delta Sigma Modulator Output Register 0">
      <field name="dout" from="7" to="0" access="RW" resetVal="" desc="DSM output." />
    </register>
    <register name="ADC_DelSig_1_DSM_OUT1" address="0x40005B89" bitWidth="8" desc="Delta Sigma Modulator Output Register 1">
      <field name="ovdcause" from="5" to="5" access="RW" resetVal="" desc="Overload Cause">
        <value name="OVDCAUSE_0" value="0" desc="0s overload" />
        <value name="OVDCAUSE_1" value="1" desc="1s overload" />
      </field>
      <field name="ovdflag" from="4" to="4" access="RW" resetVal="" desc="Overload detected" />
      <field name="dout2scomp" from="3" to="0" access="RW" resetVal="" desc="DSM Output Register 1">
        <value name="DSM_DOUT2SCOMP_0" value="0000" desc="NA (qlev=00); 0 (qlev=01); 0 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_1" value="0001" desc="+1 (qlev=00); +1 (qlev=01); +1 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_2" value="0010" desc="NA (qlev=00); NA (qlev=01); +2 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_3" value="0011" desc="NA (qlev=00); NA (qlev=01); +3 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_4" value="0100" desc="NA (qlev=00); NA (qlev=01); +4 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_5" value="0101" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_6" value="0110" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_7" value="0111" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_8" value="1000" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_9" value="1001" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_10" value="1010" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_11" value="1011" desc="NA (qlev=00); NA (qlev=01); NA (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_12" value="1100" desc="NA (qlev=00); NA (qlev=01); -4 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_13" value="1101" desc="NA (qlev=00); NA (qlev=01); -3 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_14" value="1110" desc="NA (qlev=00); NA (qlev=01); -2 (qlev=10)" />
        <value name="DSM_DOUT2SCOMP_15" value="1111" desc="-1 (qlev=00); -1 (qlev=01); -1 (qlev=10)" />
      </field>
    </register>
  </block>
  <block name="ADC_SAR_2" BASE="0x0" SIZE="0x0" desc="SAR ADC" visible="true">
    <block name="ZeroTerminal_7" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_6" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Clock_VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_8" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_5" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_4" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ADC_SAR" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="vRef_Vdda_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_noconnect_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="or_internalClock" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="noconnect_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_4" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="noconnect" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_constant_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_virtualmux_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="IRQ" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="SAR_TR0" address="0x40004616" bitWidth="8" desc="SAR trim register" />
    <register name="SAR_CSR0" address="0x40005908" bitWidth="8" desc="SAR status and control register 0" />
    <register name="SAR_CSR1" address="0x40005909" bitWidth="8" desc="SAR status and control register 1" />
    <register name="SAR_CSR2" address="0x4000590A" bitWidth="8" desc="SAR status and control register 2" />
    <register name="SAR_CSR3" address="0x4000590B" bitWidth="8" desc="SAR status and control register 3" />
    <register name="SAR_CSR4" address="0x4000590C" bitWidth="8" desc="SAR status and control register 4" />
    <register name="SAR_CSR5" address="0x4000590D" bitWidth="8" desc="SAR status and control register 5" />
    <register name="SAR_CSR6" address="0x4000590E" bitWidth="8" desc="SAR status and control register 6" />
    <register name="SAR_SW0" address="0x40005B28" bitWidth="8" desc="SAR Analog Routing Register 0" />
    <register name="SAR_SW2" address="0x40005B2A" bitWidth="8" desc="SAR Analog Routing Register 2" />
    <register name="SAR_SW3" address="0x40005B2B" bitWidth="8" desc="SAR Analog Routing Register 3" />
    <register name="SAR_SW4" address="0x40005B2C" bitWidth="8" desc="SAR Analog Routing Register 4" />
    <register name="SAR_SW6" address="0x40005B2E" bitWidth="8" desc="SAR Analog Routing Register 6" />
    <register name="SAR_CLK" address="0x40005B2F" bitWidth="8" desc="SAR Clock Selection Register" />
    <register name="SAR_WRK" address="0x40005BA2" bitWidth="16" desc="SAR working register" />
  </block>
  <block name="DieTemp_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="AOP_OUT" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="Opamp_1" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="ABuf" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="abuf_negInput_mux" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="PM_ACT_CFG4" address="0x400043A4" bitWidth="8" desc="Active Power Mode Configuration Register 4">
      <field name="EN_OPAMP" from="3" to="0" access="RW" resetVal="" desc="Enables subsystems during active power mode">
        <value name="Blk 0" value="0000" desc="Enables analog linear output buffer for Opamp block 0" />
        <value name="Blk 1" value="0010" desc="Enables analog linear output buffer for Opamp block 1" />
        <value name="Blk 2" value="0100" desc="Enables analog linear output buffer for Opamp block 2" />
        <value name="Blk 3" value="1000" desc="Enables analog linear output buffer for Opamp block 3" />
      </field>
    </register>
    <register name="PM_STBY_CFG4" address="0x400043B4" bitWidth="8" desc="Standby Power Mode Configuration Register 4">
      <field name="EN_OPAMP" from="3" to="0" access="RW" resetVal="" desc="Enables subsystems during standby power mode">
        <value name="Blk 0" value="0000" desc="Enables analog linear output buffer for Opamp block 0" />
        <value name="Blk 1" value="0010" desc="Enables analog linear output buffer for Opamp block 1" />
        <value name="Blk 2" value="0100" desc="Enables analog linear output buffer for Opamp block 2" />
        <value name="Blk 3" value="1000" desc="Enables analog linear output buffer for Opamp block 3" />
      </field>
    </register>
    <register name="OPAMP__TR0" address="0x40004622" bitWidth="8" desc="Analog Output Buffer Trim Register 0">
      <field name="offset_trim" from="4" to="0" access="RW" resetVal="" desc="Offset Trim: 420uV typical step size; +/- 6.8mV offset trimmable range" />
    </register>
    <register name="OPAMP__TR1" address="0x40004623" bitWidth="8" desc="Analog Output Buffer Trim Register 1">
      <field name="RSVD" from="7" to="0" access="RW" resetVal="" desc="RSVD" />
    </register>
    <register name="OPAMP__CR" address="0x4000585A" bitWidth="8" desc="Analog Output Buffer Configuration Register">
      <field name="pwr_mode" from="1" to="0" access="RW" resetVal="" desc="Power Mode">
        <value name="Default Fast" value="00" desc="Default Power mode Fast" />
        <value name="Slow" value="01" desc="Power Mode Slow" />
        <value name="Medium" value="10" desc="Power Mode Medium" />
        <value name="Fast" value="11" desc="Power Mode Fast" />
      </field>
    </register>
    <register name="OPAMP__MX" address="0x40005B42" bitWidth="8" desc="Analog Buffer Input Selection Register">
      <field name="MX_VP_ENUM" from="3" to="0" access="RW" resetVal="" desc="MUX select VP (Positive terminal input)">
        <value name="OPAMP0_MX_VP_DEFAULT" value="0000" desc="Default - Not Connected (NC)" />
        <value name="OPAMP0_MX_VP_AG4" value="0001" desc="MUX Selection AGL(4)" />
        <value name="OPAMP0_MX_VP_AG5" value="0010" desc="MUX Selection AGL(5)" />
        <value name="OPAMP0_MX_VP_AG6" value="0011" desc="MUX Selection AGL(6)" />
        <value name="OPAMP0_MX_VP_AG7" value="0100" desc="MUX Selection AGL(7)" />
        <value name="OPAMP0_MX_VP_ABUS0" value="0101" desc="MUX Selection ABUSL(0)" />
        <value name="OPAMP0_MX_VP_ABUS1" value="0110" desc="MUX Selection ABUSL(1)" />
        <value name="OPAMP0_MX_VP_ABUS2" value="0111" desc="MUX Selection ABUSL(2)" />
        <value name="OPAMP0_MX_VP_ABUS3" value="1000" desc="MUX Selection ABUSL(3)" />
        <value name="OPAMP0_MX_VP_VREF" value="1001" desc="MUX Selection: OPAMP Voltage Reference" />
        <value name="OPAMP0_MX_VP_H_0xA" value="1010" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xB" value="1011" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xC" value="1100" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xD" value="1101" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xE" value="1110" desc="Reserved (NC)" />
        <value name="OPAMP0_MX_VP_H_0xF" value="1111" desc="Reserved (NC)" />
      </field>
      <field name="MX_VN_ENUM" from="5" to="4" access="RW" resetVal="" desc="MUX select VN (Negative terminal input)">
        <value name="OPAMP0_MX_VN_DEFAULT" value="00" desc="Default - Not Connected (NC)" />
        <value name="OPAMP0_MX_VN_AG4" value="01" desc="MUX Selection AGL(4)" />
        <value name="OPAMP0_MX_VN_AG6" value="10" desc="MUX Selection AGL(6)" />
        <value name="OPAMP0_MX_VN_0x3" value="11" desc="Reserved (NC)" />
      </field>
    </register>
    <register name="OPAMP__SW" address="0x40005B43" bitWidth="8" desc="Analog Buffer Routing Switch Register">
      <field name="swfol" from="0" to="0" access="RW" resetVal="" desc="Switch Enable Follow" />
      <field name="swinn" from="1" to="1" access="RW" resetVal="" desc="Switch Enable Negative Input" />
      <field name="swinp" from="2" to="2" access="RW" resetVal="" desc="Switch Enable Positive Input" />
    </register>
  </block>
  <block name="CS1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="i2cclk" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EXP5" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EXP4" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EXP3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="CLUTCH" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="I2C_1" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="or_udb" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="or_ff" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_scl_in" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_timeout_clock" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="or_udb_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Bufoe_sda" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_sda_in" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Bufoe_scl" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="I2C_IRQ" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_interrupt" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_clock" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_sda_out" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="OneTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="bI2C_UDB" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Vmux_scl_out" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="I2C_1_DATA" address="0x40006404" bitWidth="8" desc="I2C Data Register">
      <field name="data" from="7" to="0" access="RW" resetVal="" desc="Read received data or write data to transmit." />
    </register>
    <register name="I2C_1_CSR" address="0x40006467" bitWidth="8" desc="I2C Status Register">
      <field name="lost_arb" from="6" to="6" access="R" resetVal="" desc="If set, indicates arbitration was lost (multi-master and multi-master-slave modes)." />
      <field name="stop_status" from="5" to="5" access="R" resetVal="" desc="If set, indicates a Stop condition was detected on the bus." />
      <field name="bus_busy" from="4" to="4" access="R" resetVal="" desc="If set, indicates the bus is busy. Data is currently being transmitted or received." />
      <field name="address" from="3" to="3" access="R" resetVal="" desc="Address detection. If set, indicates that an address byte was sent." />
      <field name="master_mode" from="2" to="2" access="R" resetVal="" desc="Indicates that a valid Start condition was generated and a hardware device is operating as bus master." />
      <field name="lrb" from="1" to="1" access="R" resetVal="" desc="Last Received Bit. Indicates the state of the last received bit, which is the ACK/NAK received for the last byte transmitted. Cleared = ACK and set = NAK." />
      <field name="byte_complete" from="0" to="0" access="R" resetVal="" desc="Transmit or receive status since the last read of this register. In Transmit mode this bit indicates that eight bits of data plus ACK/NAK have been transmitted since the last read. In Receive mode this bit indicates that eight bits of data have been received since the last read of this register." />
    </register>
    <register name="I2C_1_CFG" address="0x40006477" bitWidth="8" desc="I2C Configuration Register">
      <field name="start_gen" from="7" to="7" access="RW" resetVal="" desc="Set to 1 to generate a Start condition on the bus. This bit must be cleared by firmware before initiating the next transaction." />
      <field name="stop_gen" from="6" to="6" access="RW" resetVal="" desc="Set to 1 to generate a Stop condition on the bus. This bit must be cleared by firmware before initiating the next transaction." />
      <field name="restart_gen" from="5" to="5" access="RW" resetVal="" desc="Set to 1 to generate a Restart condition on the bus. This bit must be cleared by firmware after a Restart condition is generated." />
      <field name="nack" from="4" to="4" access="RW" resetVal="" desc="Set to 1 to NAK the next read byte. Clear to ACK next read byte. This bit must be cleared by firmware between bytes." />
      <field name="transmit" from="2" to="2" access="RW" resetVal="" desc="Set to 1 to set the current mode to transmit or clear to 0 to receive a byte of data. This bit must be cleared by firmware before starting the next transmit or receive transaction." />
      <field name="master_en" from="1" to="1" access="RW" resetVal="" desc="Set to 1 to enable the master functionality." />
    </register>
    <register name="I2C_1_INT_MASK" address="0x40006487" bitWidth="8" desc="I2C Interrupt Enable Mask">
      <field name="lost_arb" from="6" to="6" access="RW" resetVal="" desc="Enables interrupt from the corresponding bit in status register." />
      <field name="stop_status" from="5" to="5" access="RW" resetVal="" desc="Enables interrupt from the corresponding bit in status register." />
      <field name="bus_busy" from="4" to="4" access="RW" resetVal="" desc="Enables interrupt from the corresponding bit in status register." />
      <field name="address" from="3" to="3" access="RW" resetVal="" desc="Enables interrupt from the corresponding bit in status register." />
      <field name="master_mode" from="2" to="2" access="RW" resetVal="" desc="Enables interrupt from the corresponding bit in status register." />
      <field name="lrb" from="1" to="1" access="RW" resetVal="" desc="Enables interrupt from the corresponding bit in status register." />
      <field name="byte_complete" from="0" to="0" access="RW" resetVal="" desc="Enables interrupt from the corresponding bit in status register." />
    </register>
  </block>
  <block name="SCL_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="SDA_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="LUT_4Q_PWM" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="AOP_IN" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="R_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="R_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="MUXO" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="Q1_A" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="QuadDec_1" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="and_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="and_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="not_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="and_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="isr" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="not_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="QuadDec_1_Cnt16" BASE="0x0" SIZE="0x0" desc="" visible="true">
      <block name="VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
      <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
      <block name="TC_vm" BASE="0x0" SIZE="0x0" desc="" visible="true" />
      <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
      <block name="vmEnableMode" BASE="0x0" SIZE="0x0" desc="" visible="true" />
      <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
      <block name="CounterUDB" BASE="0x0" SIZE="0x0" desc="" visible="true" />
      <block name="int_vm" BASE="0x0" SIZE="0x0" desc="" visible="true" />
      <register name="QuadDec_1_Cnt16_COUNTER" address="0x40006400" bitWidth="16" desc="UDB.A0 - Current Counter Value" />
      <register name="QuadDec_1_Cnt16_PERIOD" address="0x40006420" bitWidth="16" desc="UDB.D0 - Assigned Period" />
      <register name="QuadDec_1_Cnt16_COMPARE" address="0x40006430" bitWidth="16" desc="UDB.D1 - Assigned Compare Value" />
      <register name="QuadDec_1_Cnt16_Control_Reg" address="0x40006471" bitWidth="8" desc="UDB Control Register - Assigned Control Register Value">
        <field name="CTRL_ENABLE" from="7" to="7" access="RW" resetVal="" desc="Enable Counter" />
        <field name="CTRL_CAPMODE" from="4" to="3" access="RW" resetVal="" desc="Capture mode" />
        <field name="CTRL_CMPMODE" from="2" to="0" access="RW" resetVal="" desc="Compare mode" />
      </register>
      <register name="QuadDec_1_Cnt16_STATUS_MASK" address="0x40006482" bitWidth="8" desc="UDB Status bits Interrupt Mask Enable Register">
        <field name="COUNTER_STS_CMP" from="0" to="0" access="RW" resetVal="" desc="Compare output status" />
        <field name="COUNTER_STS_A0ZERO" from="1" to="1" access="RW" resetVal="" desc="A0 Zero ouput status" />
        <field name="COUNTER_STS_OVERFLOW" from="2" to="2" access="RW" resetVal="" desc="Overflow status " />
        <field name="COUNTER_STS_UNDERFLOW" from="3" to="3" access="RW" resetVal="" desc="Underflow status " />
        <field name="COUNTER_STS_CAPTURE" from="4" to="4" access="RW" resetVal="" desc="Capture Status" />
        <field name="COUNTER_STS_FIFO_FULL" from="5" to="5" access="RW" resetVal="" desc="FIFO Full Status " />
        <field name="COUNTER_STS_FIFO_NEMPTY" from="6" to="6" access="RW" resetVal="" desc="FIFO Not Empty Status " />
      </register>
      <register name="QuadDec_1_Cnt16_STATUS_AUX_CTRL" address="0x40006492" bitWidth="8" desc="UDB Auxilliary Control Register">
        <field name="FIFO0_CLR" from="0" to="0" access="RW" resetVal="" desc="FIFO0 clear">
          <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
          <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
        </field>
        <field name="FIFO1_CLR" from="1" to="1" access="RW" resetVal="" desc="FIFO1 clear">
          <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
          <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
        </field>
        <field name="FIFO0_LVL" from="2" to="2" access="RW" resetVal="" desc="FIFO level">
          <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
          <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
        </field>
        <field name="FIFO1_LVL" from="3" to="3" access="RW" resetVal="" desc="FIFO level">
          <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
          <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
        </field>
        <field name="INT_EN" from="4" to="4" access="RW" resetVal="" desc="">
          <value name="E_INT_EN0" value="0" desc="Interrupt disabled" />
          <value name="E_INT_EN1" value="1" desc="Interrupt enabled" />
        </field>
        <field name="CNT_START" from="5" to="5" access="RW" resetVal="" desc="FIFO0 clear">
          <value name="E_CNT_START0" value="0" desc="Disable counter" />
          <value name="E_CNT_START1" value="1" desc="Enable counter" />
        </field>
      </register>
    </block>
    <block name="bQuadDec" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="QuadDec_1_Cnt16_COUNTER" address="0x40006400" bitWidth="16" desc="Counter value" />
    <register name="QuadDec_1_STATUS_REG" address="0x40006460" bitWidth="8" desc="Quadrature Decoder Status Register">
      <field name="OVERFLOW" from="0" to="0" access="R" resetVal="" desc="Counter overflow" />
      <field name="UNDERFLOW" from="1" to="1" access="R" resetVal="" desc="Counter underflow" />
      <field name="RESET" from="2" to="2" access="R" resetVal="" desc="Counter Reset due index" />
      <field name="INVALID_IN" from="3" to="3" access="R" resetVal="" desc="Invalid state transition on the A and B inputs" />
    </register>
  </block>
  <block name="USBUART_1" BASE="0x0" SIZE="0x0" desc="USBFS" visible="true">
    <block name="ZeroTerminal_5" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_6" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_5" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_6" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_7" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_8" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_7" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ep_0" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_4" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_4" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="bus_reset" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Dm" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="sof_int" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="dp_int" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Dp" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ep_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ord_int" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="USB" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="arb_int" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_8" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ep_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ep_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="VirtualMux_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="Clock_vbus" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="USBUART_1_PM_USB_CR0" address="0x40004394" bitWidth="8" desc="USB Power Mode Control Register 0">
      <field name="fsusbio_ref_en" from="0" to="0" access="RW" resetVal="" desc="" />
      <field name="fsusbio_pd_n" from="1" to="1" access="RW" resetVal="" desc="" />
      <field name="fsusbio_pd_pullup_n" from="2" to="2" access="RW" resetVal="" desc="" />
    </register>
    <register name="USBUART_1_PM_ACT_CFG" address="0x400043A5" bitWidth="8" desc="Active Power Mode Configuration Register" />
    <register name="USBUART_1_PM_STBY_CFG" address="0x400043B5" bitWidth="8" desc="Standby Power Mode Configuration Register" />
    <register name="USBUART_1_PRT.PS" address="0x400051F1" bitWidth="8" desc="Port Pin State Register">
      <field name="PinState_DP" from="6" to="6" access="R" resetVal="" desc="" />
      <field name="PinState_DM" from="7" to="7" access="R" resetVal="" desc="" />
    </register>
    <register name="USBUART_1_PRT_DM0" address="0x400051F2" bitWidth="8" desc="Port Drive Mode Register">
      <field name="DriveMode_DP" from="6" to="6" access="RW" resetVal="" desc="" />
      <field name="DriveMode_DM" from="7" to="7" access="RW" resetVal="" desc="" />
    </register>
    <register name="USBUART_1_PRT_DM1" address="0x400051F3" bitWidth="8" desc="Port Drive Mode Register">
      <field name="PullUp_en_DP" from="6" to="6" access="RW" resetVal="" desc="" />
      <field name="PullUp_en_DM" from="7" to="7" access="RW" resetVal="" desc="" />
    </register>
    <register name="USBUART_1_PRT.INP_DIS" address="0x400051F8" bitWidth="8" desc="Input buffer disable override">
      <field name="seinput_dis_dp" from="6" to="6" access="RW" resetVal="" desc="" />
      <field name="seinput_dis_dm" from="7" to="7" access="RW" resetVal="" desc="" />
    </register>
    <register name="USBUART_1_EP0_DR0" address="0x40006000" bitWidth="8" desc="bmRequestType" />
    <register name="USBUART_1_EP0_DR1" address="0x40006001" bitWidth="8" desc="bRequest" />
    <register name="USBUART_1_EP0_DR2" address="0x40006002" bitWidth="8" desc="wValueLo" />
    <register name="USBUART_1_EP0_DR3" address="0x40006003" bitWidth="8" desc="wValueHi" />
    <register name="USBUART_1_EP0_DR4" address="0x40006004" bitWidth="8" desc="wIndexLo" />
    <register name="USBUART_1_EP0_DR5" address="0x40006005" bitWidth="8" desc="wIndexHi" />
    <register name="USBUART_1_EP0_DR6" address="0x40006006" bitWidth="8" desc="lengthLo" />
    <register name="USBUART_1_EP0_DR7" address="0x40006007" bitWidth="8" desc="lengthHi" />
    <register name="USBUART_1_CR0" address="0x40006008" bitWidth="8" desc="USB Control Register 0">
      <field name="device_address" from="6" to="0" access="R" resetVal="" desc="" />
      <field name="usb_enable" from="7" to="7" access="RW" resetVal="" desc="" />
    </register>
    <register name="USBUART_1_CR1" address="0x40006009" bitWidth="8" desc="USB Control Register 1">
      <field name="reg_enable" from="0" to="0" access="RW" resetVal="" desc="" />
      <field name="enable_lock" from="1" to="1" access="RW" resetVal="" desc="" />
      <field name="bus_activity" from="2" to="2" access="RW" resetVal="" desc="" />
      <field name="trim_offset_msb" from="3" to="3" access="RW" resetVal="" desc="" />
    </register>
    <register name="USBUART_1_SIE_EP1_CR0" address="0x4000600E" bitWidth="8" desc="The Endpoint1 Control Register" />
    <register name="USBUART_1_USBIO_CR0" address="0x40006010" bitWidth="8" desc="USBIO Control Register 0">
      <field name="rd" from="0" to="0" access="R" resetVal="" desc="" />
      <field name="td" from="5" to="5" access="RW" resetVal="" desc="" />
      <field name="tse0" from="6" to="6" access="RW" resetVal="" desc="" />
      <field name="ten" from="7" to="7" access="RW" resetVal="" desc="" />
    </register>
    <register name="USBUART_1_USBIO_CR1" address="0x40006012" bitWidth="8" desc="USBIO Control Register 1">
      <field name="dmo" from="0" to="0" access="R" resetVal="" desc="" />
      <field name="dpo" from="1" to="1" access="R" resetVal="" desc="" />
      <field name="usbpuen" from="2" to="2" access="RW" resetVal="" desc="" />
      <field name="iomode" from="5" to="5" access="RW" resetVal="" desc="" />
    </register>
    <register name="USBUART_1_SIE_EP2_CR0" address="0x4000601E" bitWidth="8" desc="The Endpoint2 Control Register" />
    <register name="USBUART_1_SIE_EP3_CR0" address="0x4000602E" bitWidth="8" desc="The Endpoint3 Control Register" />
    <register name="USBUART_1_SIE_EP4_CR0" address="0x4000603E" bitWidth="8" desc="The Endpoint4 Control Register" />
    <register name="USBUART_1_SIE_EP5_CR0" address="0x4000604E" bitWidth="8" desc="The Endpoint5 Control Register" />
    <register name="USBUART_1_SIE_EP6_CR0" address="0x4000605E" bitWidth="8" desc="The Endpoint6 Control Register" />
    <register name="USBUART_1_SIE_EP7_CR0" address="0x4000606E" bitWidth="8" desc="The Endpoint7 Control Register" />
    <register name="USBUART_1_SIE_EP8_CR0" address="0x4000607E" bitWidth="8" desc="The Endpoint8 Control Register" />
    <register name="USBUART_1_BUF_SIZE" address="0x4000608C" bitWidth="8" desc="Dedicated Endpoint Buffer Size Register" />
    <register name="USBUART_1_EP_ACTIVE" address="0x4000608E" bitWidth="8" desc="Endpoint Active Indication Register" />
    <register name="USBUART_1_EP_TYPE" address="0x4000608F" bitWidth="8" desc="Endpoint Type (IN/OUT) Indication" />
    <register name="USBUART_1_USB_CLK_EN" address="0x4000609D" bitWidth="8" desc="USB Block Clock Enable Register" />
  </block>
  <block name="REF" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="DMA_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="isr_ds" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="DMA_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="isr_dma" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="VDAC8_1" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="viDAC8" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="cy_analog_noconnect_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="VDAC8_PM_ACT_CFG" address="0x400043A8" bitWidth="8" desc="Active Power Mode Configuration Register 8">
      <field name="en_dac" from="4" to="0" access="RW" resetVal="" desc="Enable DAC block(s). Populated subsystems are counted from the LSB" />
    </register>
    <register name="VDAC8_PM_STBY_CFG" address="0x400043B8" bitWidth="8" desc="Standby Power Mode Configuration Register 8">
      <field name="en_dac" from="4" to="0" access="RW" resetVal="" desc="Enable DAC block(s). Populated subsystems are counted from the LSB" />
    </register>
    <register name="VDAC8_TR" address="0x4000460B" bitWidth="8" desc="VDAC8_TR">
      <field name="tr" from="7" to="0" access="RW" resetVal="" desc="8 Calibration bits" />
    </register>
    <register name="VDAC8_CR0" address="0x4000582C" bitWidth="8" desc="DAC Block Control Register 0">
      <field name="mode" from="4" to="4" access="R" resetVal="" desc="Mode Bit">
        <value name="DAC_MODE_V" value="0" desc="voltage DAC" />
        <value name="DAC_MODE_I" value="1" desc="current DAC" />
      </field>
      <field name="range" from="3" to="2" access="RW" resetVal="" desc="Ranges for mode=0 (VDAC) and mode=1 (IDAC)">
        <value name="DAC_RANGE_0" value="00" desc="x0=0V to 4*vref (1.024V); 0 to 31.875uA" />
        <value name="DAC_RANGE_1" value="01" desc="x1=0V to 16*vref (4.096V); 0 to 255uA" />
        <value name="DAC_RANGE_2" value="10" desc="x0=0V to 4*vref (1.024V); 0 to 2.040mA" />
        <value name="DAC_RANGE_3" value="11" desc="x1=0V to 16*vref (4.096V); not used" />
      </field>
      <field name="hs" from="1" to="1" access="RW" resetVal="" desc="High Speed Bit">
        <value name="DAC_HS_LOWPOWER" value="0" desc="regular (low power)" />
        <value name="DAC_HS_HIGHSPEED" value="1" desc="high speed (higher power)" />
      </field>
    </register>
    <register name="VDAC8_CR1" address="0x4000582D" bitWidth="8" desc="DAC Block Control Register 1">
      <field name="mx_data" from="5" to="5" access="RW" resetVal="" desc="Select DATA source">
        <value name="MX_DATA_REG" value="0" desc="Select register source (DACxn_D)" />
        <value name="MX_DATA_UDB" value="1" desc="Select UDB source" />
      </field>
      <field name="mx_idir" from="3" to="3" access="RW" resetVal="" desc="Mux selection for DAC current direction control">
        <value name="MX_IDIR_REG" value="0" desc="Register source idirbit selected" />
        <value name="MX_IDIR_UDB" value="1" desc="UDB ictrl selected" />
      </field>
      <field name="mx_ioff" from="1" to="1" access="RW" resetVal="" desc="Mux selection for DAC current off control">
        <value name="MX_IOFF_REG" value="0" desc="Register source ioffbit selected" />
        <value name="MX_IOFF_UDB" value="1" desc="UDB ictrl selected" />
      </field>
      <field name="reset_udb_en" from="4" to="4" access="RW" resetVal="" desc="DAC reset enable">
        <value name="RESET_UDB_EN_DISABLE" value="0" desc="Disable DAC Reset Source from UDB (System reset always resets)" />
        <value name="RESET_UDB_EN_ENABLE" value="1" desc="Enable DAC Reset Source from UDB" />
      </field>
    </register>
    <register name="VDAC8_SW0" address="0x40005A98" bitWidth="8" desc="DAC Analog Routing Register 0">
      <field name="v_ag1" from="1" to="1" access="RW" resetVal="" desc="Connect voltage output to analog global of same side">
        <value name="AG_NC" value="0" desc="not connected" />
        <value name="AG_CONNECTED" value="1" desc="Connect to Analog Global" />
      </field>
      <field name="v_ag0" from="0" to="0" access="RW" resetVal="" desc="Connect voltage output to analog global of same side">
        <value name="AG_NC" value="0" desc="not connected" />
        <value name="AG_CONNECTED" value="1" desc="Connect to Analog Global" />
      </field>
    </register>
    <register name="VDAC8_SW2" address="0x40005A9A" bitWidth="8" desc="DAC Analog Routing Register 2">
      <field name="v_abus3" from="3" to="3" access="RW" resetVal="" desc="Connect voltage output to analog (local) bus of the same side ">
        <value name="ABUS_NC" value="0" desc="not connected" />
        <value name="ABUS_CONNECTED" value="1" desc="Connect to Analog (local) Bus" />
      </field>
      <field name="v_abus1" from="1" to="1" access="RW" resetVal="" desc="Connect voltage output to analog (local) bus of the same side ">
        <value name="ABUS_NC" value="0" desc="not connected" />
        <value name="ABUS_CONNECTED" value="1" desc="Connect to Analog (local) Bus" />
      </field>
    </register>
    <register name="VDAC8_SW3" address="0x40005A9B" bitWidth="8" desc="DAC Analog Routing Register 3">
      <field name="iout" from="7" to="7" access="RW" resetVal="" desc="Connect current output to pad">
        <value name="IOUT_NC" value="0" desc="not connected" />
        <value name="IOUT_CONNECT" value="1" desc="Connect to pad" />
      </field>
      <field name="i_amx" from="4" to="4" access="RW" resetVal="" desc="Connect current output to Analog Mux Bus">
        <value name="AMX_NC" value="0" desc="not connected" />
        <value name="AMX_CONNECTED" value="1" desc="Connect to AMUXBUS" />
      </field>
      <field name="v_amx" from="0" to="0" access="RW" resetVal="" desc="Connect voltage output to Analog Mux Bus">
        <value name="AMX_NC" value="0" desc="not connected" />
        <value name="AMX_CONNECTED" value="1" desc="Connect to AMUXBUS" />
      </field>
    </register>
    <register name="VDAC8_SW4" address="0x40005A9C" bitWidth="8" desc="DAC Analog Routing Register 4">
      <field name="i_ag1" from="1" to="1" access="RW" resetVal="" desc="Connect current output to analog global of same side">
        <value name="AG_NC" value="0" desc="not connected" />
        <value name="AG_CONNECTED" value="1" desc="Connect to Analog Global" />
      </field>
      <field name="i_ag0" from="0" to="0" access="RW" resetVal="" desc="Connect current output to analog global of same side">
        <value name="AG_NC" value="0" desc="not connected" />
        <value name="AG_CONNECTED" value="1" desc="Connect to Analog Global" />
      </field>
    </register>
    <register name="VDAC8_STROBE" address="0x40005A9F" bitWidth="8" desc="DAC Strobe Register">
      <field name="mx_strobe" from="2" to="0" access="RW" resetVal="" desc="Strobe source selection">
        <value name="MX_STROBE_BUSWRITE" value="000" desc="Select bus write strobe source (Enable gater regardless of strobe_en setting)" />
        <value name="MX_STROBE_UDB_SRC" value="001" desc="Select UDB strobe source" />
        <value name="MX_STROBE_NC_2" value="010" desc="NC" />
        <value name="MX_STROBE_NC_3" value="011" desc="NC" />
        <value name="MX_STROBE_CLK_A0_DIG" value="100" desc="Select clk_a0_dig" />
        <value name="MX_STROBE_CLK_A1_DIG" value="101" desc="Select clk_a1_dig" />
        <value name="MX_STROBE_CLK_A2_DIG" value="110" desc="Select clk_a2_dig" />
        <value name="MX_STROBE_CLK_A3_DIG" value="111" desc="Select clk_a3_dig" />
      </field>
      <field name="strobe_en" from="3" to="3" access="RW" resetVal="" desc="Strobe gating control (See mx_strobe==3'h0)">
        <value name="STROBE_EN_0" value="0" desc="disable strobe" />
        <value name="STROBE_EN_1" value="1" desc="enable strobe" />
      </field>
    </register>
    <register name="VDAC8_DATA" address="0x40005B83" bitWidth="8" desc="DAC Data Register">
      <field name="data" from="7" to="0" access="RW" resetVal="" desc="8 DAC Data bits" />
    </register>
  </block>
  <block name="cy_constant_4" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="EXP1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="Q1_B" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="Clock_2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="PWM_1" BASE="0x0" SIZE="0x0" desc="" visible="true">
    <block name="vmIRQ" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="vmCompare" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="PWMUDB" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="vmTC" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="ZeroTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="FFKillMux" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <block name="OneTerminal_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
    <register name="PWM_1_DeadBand_Counter" address="0x40006509" bitWidth="8" desc="UDB DeadBand - DeadBand Counter Value" />
    <register name="PWM_1_DeadBand_Count" address="0x40006529" bitWidth="8" desc="UDB DeadBand - Assigned DeadBand Count Value" />
    <register name="PWM_1_COMPARE_1" address="0x4000652A" bitWidth="16" desc="UDB.D0 - Assigned Compare1 Value" />
    <register name="PWM_1_COMPARE_2" address="0x4000653A" bitWidth="16" desc="UDB.D1 - Assigned Compare2 Value" />
    <register name="PWM_1_Control_Reg" address="0x40006579" bitWidth="8" desc="UDB Control Register - Assigned Control Register Value">
      <field name="CTRL_ENABLE" from="7" to="7" access="RW" resetVal="" desc="Enable the PWM" />
      <field name="CTRL_CMPMODE2" from="5" to="3" access="RW" resetVal="" desc="Compare mode 2" />
      <field name="CTRL_CMPMODE1" from="2" to="0" access="RW" resetVal="" desc="Compare mode 1" />
    </register>
    <register name="PWM_1_STATUS_MASK" address="0x4000658B" bitWidth="8" desc="UDB Status bits Interrupt Mask Enable Register">
      <field name="PWM_STS_CMP1" from="0" to="0" access="R" resetVal="" desc="Enables the Interrupt on Compare 1" />
      <field name="PWM_STS_CMP2" from="1" to="1" access="R" resetVal="" desc="Enables the Interrupt on Compare 2" />
      <field name="PWM_STS_TC" from="2" to="2" access="R" resetVal="" desc="Enables the Interrupt on Terminal Count" />
      <field name="PWM_STS_FIFO_FULL" from="3" to="3" access="R" resetVal="" desc="FIFO Full Status Mask " />
      <field name="PWM_STS_KILL" from="5" to="5" access="R" resetVal="" desc="Enables the Interrupt on Kill" />
    </register>
    <register name="PWM_1_STATUS_AUX_CTRLDP0" address="0x4000659A" bitWidth="8" desc="UDB Auxilliary Control Register">
      <field name="FIFO0_CLR" from="0" to="0" access="RW" resetVal="" desc="FIFO0 clear">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO1_CLR" from="1" to="1" access="RW" resetVal="" desc="FIFO1 clear">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO0_LVL" from="2" to="2" access="RW" resetVal="" desc="FIFO level">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="FIFO1_LVL" from="3" to="3" access="RW" resetVal="" desc="FIFO level">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="INT_EN" from="4" to="4" access="RW" resetVal="" desc="">
        <value name="E_INT_EN0" value="0" desc="Interrupt disabled" />
        <value name="E_INT_EN1" value="1" desc="Interrupt enabled" />
      </field>
      <field name="CNT_START" from="5" to="5" access="RW" resetVal="" desc="FIFO0 clear">
        <value name="E_CNT_START0" value="0" desc="Disable counter" />
        <value name="E_CNT_START1" value="1" desc="Enable counter" />
      </field>
    </register>
    <register name="PWM_1_STATUS_AUX_CTRLDP1" address="0x4000659B" bitWidth="8" desc="UDB Auxilliary Control Register">
      <field name="FIFO0_CLR" from="0" to="0" access="RW" resetVal="" desc="FIFO0 clear">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO1_CLR" from="1" to="1" access="RW" resetVal="" desc="FIFO1 clear">
        <value name="E_FIFO_CLR_0" value="0" desc="Normal FIFO operation" />
        <value name="E_FIFO_CLR_1" value="1" desc="Clear FIFO state" />
      </field>
      <field name="FIFO0_LVL" from="2" to="2" access="RW" resetVal="" desc="FIFO level">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="FIFO1_LVL" from="3" to="3" access="RW" resetVal="" desc="FIFO level">
        <value name="E_FIFO_LVL_0" value="0" desc="FIFO LVL: input mode: FIFO not full; output mode: FIFO not empty" />
        <value name="E_FIFO_LVL_1" value="1" desc="FIFO LVL: input mode: FIFO at least 1/2 empty; output mode: FIFO at least 1/2 full" />
      </field>
      <field name="INT_EN" from="4" to="4" access="RW" resetVal="" desc="">
        <value name="E_INT_EN0" value="0" desc="Interrupt disabled" />
        <value name="E_INT_EN1" value="1" desc="Interrupt enabled" />
      </field>
      <field name="CNT_START" from="5" to="5" access="RW" resetVal="" desc="FIFO0 clear">
        <value name="E_CNT_START0" value="0" desc="Disable counter" />
        <value name="E_CNT_START1" value="1" desc="Enable counter" />
      </field>
    </register>
  </block>
  <block name="PWML1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="PWMH2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="PWML3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="PWMH3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="PWML2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="PWMH1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="H2" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="H1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="Clock_1" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="H3" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="LED_B" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="LED_G" BASE="0x0" SIZE="0x0" desc="" visible="true" />
  <block name="LED_R" BASE="0x0" SIZE="0x0" desc="" visible="true" />
</blockRegMap>