Analysis & Synthesis report for LED_ON
Thu Sep 15 19:33:52 2022
Quartus Prime Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state
 11. Registers Protected by Synthesis
 12. User-Specified and Inferred Latches
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 19. Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 20. Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram
 21. Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll
 22. Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3
 23. Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 24. Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 25. Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 26. Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 27. Parameter Settings for User Entity Instance: clockM:fS1
 28. Parameter Settings for User Entity Instance: clockM:fS1_25MHZ
 29. Parameter Settings for User Entity Instance: Sirene:fs1_buzzer
 30. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core
 31. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal
 32. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm
 33. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer
 34. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer
 35. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component
 36. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst
 37. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder
 38. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance
 39. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller
 40. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 41. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 42. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001
 43. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 44. Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 45. Parameter Settings for Inferred Entity Instance: Sirene:fs1_buzzer|lpm_mult:Mult0
 46. Parameter Settings for Inferred Entity Instance: VGA_display:FS4|lpm_mult:Mult14
 47. Parameter Settings for Inferred Entity Instance: VGA_display:FS4|lpm_mult:Mult5
 48. Parameter Settings for Inferred Entity Instance: VGA_display:FS4|lpm_mult:Mult3
 49. Parameter Settings for Inferred Entity Instance: VGA_display:FS4|lpm_mult:Mult1
 50. Parameter Settings for Inferred Entity Instance: VGA_display:FS4|lpm_mult:Mult4
 51. Parameter Settings for Inferred Entity Instance: VGA_display:FS4|lpm_mult:Mult7
 52. Parameter Settings for Inferred Entity Instance: Sirene:fs1_buzzer|lpm_mult:Mult1
 53. Parameter Settings for Inferred Entity Instance: EtatFeu:fs2|lpm_divide:Mod0
 54. Parameter Settings for Inferred Entity Instance: EtatFeu:fs2|lpm_divide:Div0
 55. Parameter Settings for Inferred Entity Instance: changementValeur:change|lpm_divide:Mod0
 56. Parameter Settings for Inferred Entity Instance: changementValeur:change|lpm_divide:Div1
 57. Parameter Settings for Inferred Entity Instance: top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0
 58. Parameter Settings for Inferred Entity Instance: top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div0
 59. Parameter Settings for Inferred Entity Instance: top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2
 60. Parameter Settings for Inferred Entity Instance: changementValeur:change|lpm_mult:Mult0
 61. Parameter Settings for Inferred Entity Instance: changementValeur:change|lpm_divide:Div0
 62. Parameter Settings for Inferred Entity Instance: top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div1
 63. scfifo Parameter Settings by Entity Instance
 64. lpm_mult Parameter Settings by Entity Instance
 65. Port Connectivity Checks: "VGA_display:FS4|VGA:VGA_Sub"
 66. Port Connectivity Checks: "afficheur:fs3_affichage_unite_feu1"
 67. Port Connectivity Checks: "afficheur:fs3_affichage_dizaine_feu1"
 68. Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001"
 69. Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 70. Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller"
 71. Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1"
 72. Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll"
 73. Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo"
 74. Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal"
 75. Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0"
 76. Port Connectivity Checks: "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv"
 77. Port Connectivity Checks: "max_value:fs2_value|afficheur:fState2"
 78. Port Connectivity Checks: "max_value:fs2_value|afficheur:fState"
 79. Post-Synthesis Netlist Statistics for Top Partition
 80. Elapsed Time Per Partition
 81. Analysis & Synthesis Messages
 82. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Sep 15 19:33:52 2022       ;
; Quartus Prime Version              ; 21.1.1 Build 850 06/23/2022 SJ Lite Edition ;
; Revision Name                      ; LED_ON                                      ;
; Top-level Entity Name              ; LED_ON                                      ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 6,302                                       ;
;     Total combinational functions  ; 6,258                                       ;
;     Dedicated logic registers      ; 362                                         ;
; Total registers                    ; 362                                         ;
; Total pins                         ; 93                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 22                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; LED_ON             ; LED_ON             ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path                                                                                 ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                     ; Library   ;
+------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+-----------+
; adc_sample_to_BCD.vhd                                                                                            ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd                                               ;           ;
; LED_ON.vhd                                                                                                       ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd                                                          ;           ;
; afficheur.vhd                                                                                                    ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd                                                       ;           ;
; clock.vhd                                                                                                        ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/clock.vhd                                                           ;           ;
; clock_afficheur.vhd                                                                                              ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/clock_afficheur.vhd                                                 ;           ;
; EtatFeu.vhd                                                                                                      ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd                                                         ;           ;
; max_value.vhd                                                                                                    ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd                                                       ;           ;
; AffichageTemps.vhd                                                                                               ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd                                                  ;           ;
; VGA.vhd                                                                                                          ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA.vhd                                                             ;           ;
; RegisterLED.vhd                                                                                                  ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/RegisterLED.vhd                                                     ;           ;
; Button.vhd                                                                                                       ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Button.vhd                                                          ;           ;
; VGA_display.vhd                                                                                                  ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd                                                     ;           ;
; Sirene.vhd                                                                                                       ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd                                                          ;           ;
; ADC.vhd                                                                                                          ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd                                                             ;           ;
; ChangementValeur.vhd                                                                                             ; yes             ; User VHDL File               ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd                                                ;           ;
; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/hello_adc.v                                         ; yes             ; Auto-Found Verilog HDL File  ; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/hello_adc.v                                         ; hello_adc ;
; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/altera_modular_adc_control.v             ; yes             ; Auto-Found Verilog HDL File  ; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/altera_modular_adc_control.v             ; hello_adc ;
; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v   ; yes             ; Auto-Found Verilog HDL File  ; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v   ; hello_adc ;
; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v         ; yes             ; Auto-Found Verilog HDL File  ; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v         ; hello_adc ;
; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/altera_reset_controller.v                ; yes             ; Auto-Found Verilog HDL File  ; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/altera_reset_controller.v                ; hello_adc ;
; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/altera_reset_synchronizer.v              ; yes             ; Auto-Found Verilog HDL File  ; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/altera_reset_synchronizer.v              ; hello_adc ;
; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v          ; yes             ; Auto-Found Verilog HDL File  ; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v          ; hello_adc ;
; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; yes             ; Auto-Found Verilog HDL File  ; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v ; hello_adc ;
; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; yes             ; Auto-Found Verilog HDL File  ; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v       ; hello_adc ;
; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v             ; yes             ; Auto-Found Verilog HDL File  ; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v             ; hello_adc ;
; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/hello_adc_altpll.v                       ; yes             ; Auto-Found Verilog HDL File  ; c:/users/arthur/documents_2/github/vhdl-ing2/db/ip/hello_adc/submodules/hello_adc_altpll.v                       ; hello_adc ;
; altera_std_synchronizer.v                                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                 ;           ;
; scfifo.tdf                                                                                                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf                                                ;           ;
; a_regfifo.inc                                                                                                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_regfifo.inc                                             ;           ;
; a_dpfifo.inc                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_dpfifo.inc                                              ;           ;
; a_i2fifo.inc                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_i2fifo.inc                                              ;           ;
; a_fffifo.inc                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_fffifo.inc                                              ;           ;
; a_f2fifo.inc                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_f2fifo.inc                                              ;           ;
; aglobal211.inc                                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                            ;           ;
; db/scfifo_ds61.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf                                                  ;           ;
; db/a_dpfifo_3o41.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf                                                ;           ;
; db/a_fefifo_c6e.tdf                                                                                              ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_fefifo_c6e.tdf                                                 ;           ;
; db/cntr_337.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/cntr_337.tdf                                                     ;           ;
; db/altsyncram_rqn1.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf                                              ;           ;
; db/cntr_n2b.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/cntr_n2b.tdf                                                     ;           ;
; lpm_mult.tdf                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf                                              ;           ;
; lpm_add_sub.inc                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                           ;           ;
; multcore.inc                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc                                              ;           ;
; bypassff.inc                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc                                              ;           ;
; altshift.inc                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc                                              ;           ;
; db/mult_gks.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_gks.tdf                                                     ;           ;
; db/mult_fgs.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_fgs.tdf                                                     ;           ;
; db/mult_bgs.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_bgs.tdf                                                     ;           ;
; multcore.tdf                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf                                              ;           ;
; csa_add.inc                                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/csa_add.inc                                               ;           ;
; mpar_add.inc                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.inc                                              ;           ;
; muleabz.inc                                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muleabz.inc                                               ;           ;
; mul_lfrg.inc                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_lfrg.inc                                              ;           ;
; mul_boothc.inc                                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_boothc.inc                                            ;           ;
; alt_ded_mult.inc                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                          ;           ;
; alt_ded_mult_y.inc                                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                        ;           ;
; dffpipe.inc                                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffpipe.inc                                               ;           ;
; mpar_add.tdf                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf                                              ;           ;
; lpm_add_sub.tdf                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                           ;           ;
; addcore.inc                                                                                                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/addcore.inc                                               ;           ;
; look_add.inc                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/look_add.inc                                              ;           ;
; alt_stratix_add_sub.inc                                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                   ;           ;
; db/add_sub_7kg.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_7kg.tdf                                                  ;           ;
; db/add_sub_5vg.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_5vg.tdf                                                  ;           ;
; altshift.tdf                                                                                                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.tdf                                              ;           ;
; db/mult_iks.tdf                                                                                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_iks.tdf                                                     ;           ;
; lpm_divide.tdf                                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_divide.tdf                                            ;           ;
; abs_divider.inc                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/abs_divider.inc                                           ;           ;
; sign_div_unsign.inc                                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                       ;           ;
; db/lpm_divide_25o.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_25o.tdf                                               ;           ;
; db/abs_divider_4dg.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/abs_divider_4dg.tdf                                              ;           ;
; db/alt_u_div_ske.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_ske.tdf                                                ;           ;
; db/add_sub_t3c.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_t3c.tdf                                                  ;           ;
; db/add_sub_u3c.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_u3c.tdf                                                  ;           ;
; db/lpm_abs_8b9.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_abs_8b9.tdf                                                  ;           ;
; db/lpm_divide_fbo.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_fbo.tdf                                               ;           ;
; db/abs_divider_kbg.tdf                                                                                           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/abs_divider_kbg.tdf                                              ;           ;
; db/alt_u_div_she.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_she.tdf                                                ;           ;
; db/lpm_abs_o99.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_abs_o99.tdf                                                  ;           ;
; db/add_sub_frg.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_frg.tdf                                                  ;           ;
; db/add_sub_arg.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_arg.tdf                                                  ;           ;
; db/lpm_divide_cvl.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_cvl.tdf                                               ;           ;
; db/sign_div_unsign_enh.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/sign_div_unsign_enh.tdf                                          ;           ;
; db/alt_u_div_6le.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_6le.tdf                                                ;           ;
; db/lpm_divide_otl.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_otl.tdf                                               ;           ;
; db/sign_div_unsign_qlh.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/sign_div_unsign_qlh.tdf                                          ;           ;
; db/alt_u_div_uhe.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf                                                ;           ;
; db/add_sub_irg.tdf                                                                                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_irg.tdf                                                  ;           ;
; db/lpm_divide_8vl.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_8vl.tdf                                               ;           ;
; db/sign_div_unsign_anh.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/sign_div_unsign_anh.tdf                                          ;           ;
; db/alt_u_div_uke.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uke.tdf                                                ;           ;
; db/lpm_divide_2vl.tdf                                                                                            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_2vl.tdf                                               ;           ;
; db/sign_div_unsign_4nh.tdf                                                                                       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/sign_div_unsign_4nh.tdf                                          ;           ;
; db/alt_u_div_ike.tdf                                                                                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_ike.tdf                                                ;           ;
+------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------+-----------+


+----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                          ;
+---------------------------------------------+------------------------+
; Resource                                    ; Usage                  ;
+---------------------------------------------+------------------------+
; Estimated Total logic elements              ; 6,302                  ;
;                                             ;                        ;
; Total combinational functions               ; 6258                   ;
; Logic element usage by number of LUT inputs ;                        ;
;     -- 4 input functions                    ; 2208                   ;
;     -- 3 input functions                    ; 1912                   ;
;     -- <=2 input functions                  ; 2138                   ;
;                                             ;                        ;
; Logic elements by mode                      ;                        ;
;     -- normal mode                          ; 4359                   ;
;     -- arithmetic mode                      ; 1899                   ;
;                                             ;                        ;
; Total registers                             ; 362                    ;
;     -- Dedicated logic registers            ; 362                    ;
;     -- I/O registers                        ; 0                      ;
;                                             ;                        ;
; I/O pins                                    ; 93                     ;
;                                             ;                        ;
; Embedded Multiplier 9-bit elements          ; 22                     ;
;                                             ;                        ;
; Total PLLs                                  ; 1                      ;
;     -- PLLs                                 ; 1                      ;
;                                             ;                        ;
; Maximum fan-out node                        ; EtatFeu:fs2|count2[31] ;
; Maximum fan-out                             ; 169                    ;
; Total fan-out                               ; 20008                  ;
; Average fan-out                             ; 2.91                   ;
+---------------------------------------------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                         ; Entity Name                            ; Library Name ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |LED_ON                                                                      ; 6258 (2)            ; 362 (1)                   ; 0           ; 0          ; 22           ; 0       ; 11        ; 93   ; 0            ; 0          ; |LED_ON                                                                                                                                                                                                                                     ; LED_ON                                 ; work         ;
;    |AffichageTemps:fs3_Temps|                                                ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|AffichageTemps:fs3_Temps                                                                                                                                                                                                            ; AffichageTemps                         ; work         ;
;    |EtatFeu:fs2|                                                             ; 2158 (130)          ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2                                                                                                                                                                                                                         ; EtatFeu                                ; work         ;
;       |lpm_divide:Div0|                                                      ; 484 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Div0                                                                                                                                                                                                         ; lpm_divide                             ; work         ;
;          |lpm_divide_fbo:auto_generated|                                     ; 484 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Div0|lpm_divide_fbo:auto_generated                                                                                                                                                                           ; lpm_divide_fbo                         ; work         ;
;             |abs_divider_kbg:divider|                                        ; 484 (8)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Div0|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider                                                                                                                                                   ; abs_divider_kbg                        ; work         ;
;                |alt_u_div_she:divider|                                       ; 449 (449)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Div0|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider                                                                                                                             ; alt_u_div_she                          ; work         ;
;                |lpm_abs_8b9:my_abs_num|                                      ; 27 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Div0|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|lpm_abs_8b9:my_abs_num                                                                                                                            ; lpm_abs_8b9                            ; work         ;
;       |lpm_divide:Mod0|                                                      ; 1544 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Mod0                                                                                                                                                                                                         ; lpm_divide                             ; work         ;
;          |lpm_divide_25o:auto_generated|                                     ; 1544 (0)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Mod0|lpm_divide_25o:auto_generated                                                                                                                                                                           ; lpm_divide_25o                         ; work         ;
;             |abs_divider_4dg:divider|                                        ; 1544 (9)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                                                                                                                                                   ; abs_divider_4dg                        ; work         ;
;                |alt_u_div_ske:divider|                                       ; 1510 (1510)         ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider                                                                                                                             ; alt_u_div_ske                          ; work         ;
;                |lpm_abs_8b9:my_abs_num|                                      ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|EtatFeu:fs2|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|lpm_abs_8b9:my_abs_num                                                                                                                            ; lpm_abs_8b9                            ; work         ;
;    |RegisterLED:FSLED1|                                                      ; 83 (83)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|RegisterLED:FSLED1                                                                                                                                                                                                                  ; RegisterLED                            ; work         ;
;    |RegisterLED:FSLED2|                                                      ; 83 (83)             ; 37 (37)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|RegisterLED:FSLED2                                                                                                                                                                                                                  ; RegisterLED                            ; work         ;
;    |Sirene:fs1_buzzer|                                                       ; 253 (197)           ; 65 (65)                   ; 0           ; 0          ; 12           ; 0       ; 6         ; 0    ; 0            ; 0          ; |LED_ON|Sirene:fs1_buzzer                                                                                                                                                                                                                   ; Sirene                                 ; work         ;
;       |lpm_mult:Mult0|                                                       ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |LED_ON|Sirene:fs1_buzzer|lpm_mult:Mult0                                                                                                                                                                                                    ; lpm_mult                               ; work         ;
;          |mult_gks:auto_generated|                                           ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |LED_ON|Sirene:fs1_buzzer|lpm_mult:Mult0|mult_gks:auto_generated                                                                                                                                                                            ; mult_gks                               ; work         ;
;       |lpm_mult:Mult1|                                                       ; 28 (0)              ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |LED_ON|Sirene:fs1_buzzer|lpm_mult:Mult1                                                                                                                                                                                                    ; lpm_mult                               ; work         ;
;          |mult_iks:auto_generated|                                           ; 28 (28)             ; 0 (0)                     ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |LED_ON|Sirene:fs1_buzzer|lpm_mult:Mult1|mult_iks:auto_generated                                                                                                                                                                            ; mult_iks                               ; work         ;
;    |VGA_display:FS4|                                                         ; 1485 (1370)         ; 56 (1)                    ; 0           ; 0          ; 10           ; 0       ; 5         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4                                                                                                                                                                                                                     ; VGA_display                            ; work         ;
;       |VGA:VGA_Sub|                                                          ; 86 (86)             ; 55 (55)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|VGA:VGA_Sub                                                                                                                                                                                                         ; VGA                                    ; work         ;
;       |lpm_mult:Mult14|                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult14                                                                                                                                                                                                     ; lpm_mult                               ; work         ;
;          |mult_fgs:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult14|mult_fgs:auto_generated                                                                                                                                                                             ; mult_fgs                               ; work         ;
;       |lpm_mult:Mult1|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult1                                                                                                                                                                                                      ; lpm_mult                               ; work         ;
;          |mult_bgs:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult1|mult_bgs:auto_generated                                                                                                                                                                              ; mult_bgs                               ; work         ;
;       |lpm_mult:Mult3|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult3                                                                                                                                                                                                      ; lpm_mult                               ; work         ;
;          |mult_bgs:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult3|mult_bgs:auto_generated                                                                                                                                                                              ; mult_bgs                               ; work         ;
;       |lpm_mult:Mult4|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult4                                                                                                                                                                                                      ; lpm_mult                               ; work         ;
;          |mult_fgs:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult4|mult_fgs:auto_generated                                                                                                                                                                              ; mult_fgs                               ; work         ;
;       |lpm_mult:Mult5|                                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult5                                                                                                                                                                                                      ; lpm_mult                               ; work         ;
;          |mult_bgs:auto_generated|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult5|mult_bgs:auto_generated                                                                                                                                                                              ; mult_bgs                               ; work         ;
;       |lpm_mult:Mult7|                                                       ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult7                                                                                                                                                                                                      ; lpm_mult                               ; work         ;
;          |multcore:mult_core|                                                ; 29 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult7|multcore:mult_core                                                                                                                                                                                   ; multcore                               ; work         ;
;             |mpar_add:padder|                                                ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder                                                                                                                                                                   ; mpar_add                               ; work         ;
;                |lpm_add_sub:adder[0]|                                        ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                              ; lpm_add_sub                            ; work         ;
;                   |add_sub_7kg:auto_generated|                               ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_7kg:auto_generated                                                                                                                   ; add_sub_7kg                            ; work         ;
;                |mpar_add:sub_par_add|                                        ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                              ; mpar_add                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                     ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                         ; lpm_add_sub                            ; work         ;
;                      |add_sub_5vg:auto_generated|                            ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|VGA_display:FS4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5vg:auto_generated                                                                                              ; add_sub_5vg                            ; work         ;
;    |afficheur:fs3_affichage_dizaine_feu1|                                    ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|afficheur:fs3_affichage_dizaine_feu1                                                                                                                                                                                                ; afficheur                              ; work         ;
;    |afficheur:fs3_affichage_dizaine_feu2|                                    ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|afficheur:fs3_affichage_dizaine_feu2                                                                                                                                                                                                ; afficheur                              ; work         ;
;    |afficheur:fs3_affichage_unite_feu1|                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|afficheur:fs3_affichage_unite_feu1                                                                                                                                                                                                  ; afficheur                              ; work         ;
;    |afficheur:fs3_affichage_unite_feu2|                                      ; 33 (33)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|afficheur:fs3_affichage_unite_feu2                                                                                                                                                                                                  ; afficheur                              ; work         ;
;    |changementValeur:change|                                                 ; 1104 (75)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change                                                                                                                                                                                                             ; changementValeur                       ; work         ;
;       |lpm_divide:Div0|                                                      ; 363 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_divide:Div0                                                                                                                                                                                             ; lpm_divide                             ; work         ;
;          |lpm_divide_8vl:auto_generated|                                     ; 363 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_divide:Div0|lpm_divide_8vl:auto_generated                                                                                                                                                               ; lpm_divide_8vl                         ; work         ;
;             |sign_div_unsign_anh:divider|                                    ; 363 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_divide:Div0|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider                                                                                                                                   ; sign_div_unsign_anh                    ; work         ;
;                |alt_u_div_uke:divider|                                       ; 363 (363)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_divide:Div0|lpm_divide_8vl:auto_generated|sign_div_unsign_anh:divider|alt_u_div_uke:divider                                                                                                             ; alt_u_div_uke                          ; work         ;
;       |lpm_divide:Div1|                                                      ; 101 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_divide:Div1                                                                                                                                                                                             ; lpm_divide                             ; work         ;
;          |lpm_divide_fbo:auto_generated|                                     ; 101 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_divide:Div1|lpm_divide_fbo:auto_generated                                                                                                                                                               ; lpm_divide_fbo                         ; work         ;
;             |abs_divider_kbg:divider|                                        ; 101 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_divide:Div1|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider                                                                                                                                       ; abs_divider_kbg                        ; work         ;
;                |alt_u_div_she:divider|                                       ; 101 (101)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_divide:Div1|lpm_divide_fbo:auto_generated|abs_divider_kbg:divider|alt_u_div_she:divider                                                                                                                 ; alt_u_div_she                          ; work         ;
;       |lpm_divide:Mod0|                                                      ; 526 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_divide:Mod0                                                                                                                                                                                             ; lpm_divide                             ; work         ;
;          |lpm_divide_25o:auto_generated|                                     ; 526 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_divide:Mod0|lpm_divide_25o:auto_generated                                                                                                                                                               ; lpm_divide_25o                         ; work         ;
;             |abs_divider_4dg:divider|                                        ; 526 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider                                                                                                                                       ; abs_divider_4dg                        ; work         ;
;                |alt_u_div_ske:divider|                                       ; 526 (526)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_divide:Mod0|lpm_divide_25o:auto_generated|abs_divider_4dg:divider|alt_u_div_ske:divider                                                                                                                 ; alt_u_div_ske                          ; work         ;
;       |lpm_mult:Mult0|                                                       ; 39 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_mult:Mult0                                                                                                                                                                                              ; lpm_mult                               ; work         ;
;          |multcore:mult_core|                                                ; 39 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                           ; multcore                               ; work         ;
;             |mpar_add:padder|                                                ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                           ; mpar_add                               ; work         ;
;                |lpm_add_sub:adder[0]|                                        ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                      ; lpm_add_sub                            ; work         ;
;                   |add_sub_irg:auto_generated|                               ; 19 (19)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|changementValeur:change|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_irg:auto_generated                                                                                                           ; add_sub_irg                            ; work         ;
;    |clockM:fS1_25MHZ|                                                        ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|clockM:fS1_25MHZ                                                                                                                                                                                                                    ; clockM                                 ; work         ;
;    |clockM:fS1|                                                              ; 46 (46)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|clockM:fS1                                                                                                                                                                                                                          ; clockM                                 ; work         ;
;    |max_value:fs2_value|                                                     ; 193 (185)           ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|max_value:fs2_value                                                                                                                                                                                                                 ; max_value                              ; work         ;
;       |afficheur:fState|                                                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|max_value:fs2_value|afficheur:fState                                                                                                                                                                                                ; afficheur                              ; work         ;
;    |top_level_ADC:test_ACD|                                                  ; 752 (1)             ; 73 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD                                                                                                                                                                                                              ; top_level_ADC                          ; work         ;
;       |adc_sample_to_BCD:adc_sample_to_BCD_conv|                             ; 701 (3)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv                                                                                                                                                                     ; adc_sample_to_BCD                      ; work         ;
;          |lpm_divide:Div0|                                                   ; 398 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div0                                                                                                                                                     ; lpm_divide                             ; work         ;
;             |lpm_divide_cvl:auto_generated|                                  ; 398 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div0|lpm_divide_cvl:auto_generated                                                                                                                       ; lpm_divide_cvl                         ; work         ;
;                |sign_div_unsign_enh:divider|                                 ; 398 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div0|lpm_divide_cvl:auto_generated|sign_div_unsign_enh:divider                                                                                           ; sign_div_unsign_enh                    ; work         ;
;                   |alt_u_div_6le:divider|                                    ; 398 (398)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div0|lpm_divide_cvl:auto_generated|sign_div_unsign_enh:divider|alt_u_div_6le:divider                                                                     ; alt_u_div_6le                          ; work         ;
;          |lpm_divide:Div1|                                                   ; 93 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div1                                                                                                                                                     ; lpm_divide                             ; work         ;
;             |lpm_divide_2vl:auto_generated|                                  ; 93 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div1|lpm_divide_2vl:auto_generated                                                                                                                       ; lpm_divide_2vl                         ; work         ;
;                |sign_div_unsign_4nh:divider|                                 ; 93 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div1|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider                                                                                           ; sign_div_unsign_4nh                    ; work         ;
;                   |alt_u_div_ike:divider|                                    ; 93 (93)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div1|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider                                                                     ; alt_u_div_ike                          ; work         ;
;          |lpm_divide:Div2|                                                   ; 141 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2                                                                                                                                                     ; lpm_divide                             ; work         ;
;             |lpm_divide_otl:auto_generated|                                  ; 141 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2|lpm_divide_otl:auto_generated                                                                                                                       ; lpm_divide_otl                         ; work         ;
;                |sign_div_unsign_qlh:divider|                                 ; 141 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider                                                                                           ; sign_div_unsign_qlh                    ; work         ;
;                   |alt_u_div_uhe:divider|                                    ; 141 (141)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider                                                                     ; alt_u_div_uhe                          ; work         ;
;          |lpm_mult:Mult0|                                                    ; 66 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0                                                                                                                                                      ; lpm_mult                               ; work         ;
;             |multcore:mult_core|                                             ; 66 (27)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core                                                                                                                                   ; multcore                               ; work         ;
;                |mpar_add:padder|                                             ; 39 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                   ; mpar_add                               ; work         ;
;                   |lpm_add_sub:adder[0]|                                     ; 13 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                              ; lpm_add_sub                            ; work         ;
;                      |add_sub_frg:auto_generated|                            ; 13 (13)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_frg:auto_generated                                                                   ; add_sub_frg                            ; work         ;
;                   |lpm_add_sub:adder[1]|                                     ; 11 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                              ; lpm_add_sub                            ; work         ;
;                      |add_sub_frg:auto_generated|                            ; 11 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_frg:auto_generated                                                                   ; add_sub_frg                            ; work         ;
;                   |mpar_add:sub_par_add|                                     ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                              ; mpar_add                               ; work         ;
;                      |lpm_add_sub:adder[0]|                                  ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                         ; lpm_add_sub                            ; work         ;
;                         |add_sub_arg:auto_generated|                         ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_arg:auto_generated                                              ; add_sub_arg                            ; work         ;
;       |hello_adc:qsys_u0|                                                    ; 50 (0)              ; 60 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0                                                                                                                                                                                            ; hello_adc                              ; hello_adc    ;
;          |altera_reset_controller:rst_controller|                            ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller                                                                                                                                                     ; altera_reset_controller                ; hello_adc    ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                     ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                          ; altera_reset_synchronizer              ; hello_adc    ;
;          |hello_adc_adc_control_core:adc_control_core|                       ; 50 (0)              ; 57 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core                                                                                                                                                ; hello_adc_adc_control_core             ; hello_adc    ;
;             |altera_modular_adc_control:control_internal|                    ; 50 (0)              ; 57 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal                                                                                                    ; altera_modular_adc_control             ; hello_adc    ;
;                |altera_modular_adc_control_fsm:u_control_fsm|                ; 48 (48)             ; 57 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm                                                       ; altera_modular_adc_control_fsm         ; hello_adc    ;
;                   |altera_std_synchronizer:u_clk_dft_synchronizer|           ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer        ; altera_std_synchronizer                ; work         ;
;                   |altera_std_synchronizer:u_eoc_synchronizer|               ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer            ; altera_std_synchronizer                ; work         ;
;                |fiftyfivenm_adcblock_top_wrapper:adc_inst|                   ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst                                                          ; fiftyfivenm_adcblock_top_wrapper       ; hello_adc    ;
;                   |chsel_code_converter_sw_to_hw:decoder|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder                    ; chsel_code_converter_sw_to_hw          ; hello_adc    ;
;                   |fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ; fiftyfivenm_adcblock_primitive_wrapper ; hello_adc    ;
;          |hello_adc_altpll:altpll|                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll                                                                                                                                                                    ; hello_adc_altpll                       ; hello_adc    ;
;             |hello_adc_altpll_altpll_5b92:sd1|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1                                                                                                                                   ; hello_adc_altpll_altpll_5b92           ; hello_adc    ;
+------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 11          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 22          ;
; Signed Embedded Multipliers           ; 5           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 4           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                          ; IP Include File                                             ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+
; N/A    ; Qsys                       ; 21.1    ; N/A          ; N/A          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0                                                                                         ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/hello_adc.qsys ;
; Altera ; altera_modular_adc         ; 21.1    ; N/A          ; N/A          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core                                             ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/hello_adc.qsys ;
; Altera ; altera_modular_adc_control ; 21.1    ; N/A          ; N/A          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/hello_adc.qsys ;
; Altera ; altpll                     ; 21.1    ; N/A          ; N/A          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll                                                                 ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/hello_adc.qsys ;
; Altera ; altera_reset_controller    ; 21.1    ; N/A          ; N/A          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller                                                  ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/hello_adc.qsys ;
; Altera ; altera_reset_controller    ; 21.1    ; N/A          ; N/A          ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001                                              ; C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/hello_adc.qsys ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state                                                                                                                                                                                                                                                                                                   ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; Name                      ; ctrl_state.SYNC1 ; ctrl_state.AVRG_CNT ; ctrl_state.PUTRESP_PEND ; ctrl_state.WAIT_PEND_DLY1 ; ctrl_state.WAIT_PEND ; ctrl_state.PUTRESP_DLY3 ; ctrl_state.PUTRESP_DLY2 ; ctrl_state.PUTRESP_DLY1 ; ctrl_state.PUTRESP ; ctrl_state.CONV_DLY1 ; ctrl_state.CONV ; ctrl_state.PRE_CONV ; ctrl_state.GETCMD_W ; ctrl_state.GETCMD ; ctrl_state.WAIT ; ctrl_state.PWRUP_SOC ; ctrl_state.PWRUP_CH ; ctrl_state.PWRDWN_DONE ; ctrl_state.PWRDWN_TSEN ; ctrl_state.PWRDWN ; ctrl_state.IDLE ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+
; ctrl_state.IDLE           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 0               ;
; ctrl_state.PWRDWN         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 1                 ; 1               ;
; ctrl_state.PWRDWN_TSEN    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 1                      ; 0                 ; 1               ;
; ctrl_state.PWRDWN_DONE    ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 1                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_CH       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 1                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PWRUP_SOC      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 1                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 1               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD         ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 1                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.GETCMD_W       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 1                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PRE_CONV       ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 1                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV           ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 1               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.CONV_DLY1      ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 1                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP        ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 1                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY1   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 1                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY2   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 1                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_DLY3   ; 0                ; 0                   ; 0                       ; 0                         ; 0                    ; 1                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND      ; 0                ; 0                   ; 0                       ; 0                         ; 1                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.WAIT_PEND_DLY1 ; 0                ; 0                   ; 0                       ; 1                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.PUTRESP_PEND   ; 0                ; 0                   ; 1                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.AVRG_CNT       ; 0                ; 1                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
; ctrl_state.SYNC1          ; 1                ; 0                   ; 0                       ; 0                         ; 0                    ; 0                       ; 0                       ; 0                       ; 0                  ; 0                    ; 0               ; 0                   ; 0                   ; 0                 ; 0               ; 0                    ; 0                   ; 0                      ; 0                      ; 0                 ; 1               ;
+---------------------------+------------------+---------------------+-------------------------+---------------------------+----------------------+-------------------------+-------------------------+-------------------------+--------------------+----------------------+-----------------+---------------------+---------------------+-------------------+-----------------+----------------------+---------------------+------------------------+------------------------+-------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                    ; yes                                                              ; yes                                        ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                    ; yes                                                              ; yes                                        ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 6                                                                                                                                                                                             ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                             ;
+------------------------------------------------------+-------------------------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal                             ; Free of Timing Hazards ;
+------------------------------------------------------+-------------------------------------------------+------------------------+
; max_value:fs2_value|TAB_LED1[1]                      ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|TAB_LED1[2]                      ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|TAB_LED1[3]                      ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|TAB_LED1[4]                      ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|TAB_LED1[5]                      ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|TAB_LED2[1]                      ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|TAB_LED2[2]                      ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|TAB_LED2[3]                      ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|TAB_LED2[4]                      ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|TAB_LED2[5]                      ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|selecBuzzer[0]                   ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|selecBuzzer[1]                   ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|maxV[1]                          ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|maxV[2]                          ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|maxV[9]                          ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|maxV[8]                          ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|maxV[7]                          ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|maxV[6]                          ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|maxV[5]                          ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|maxV[4]                          ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|maxV[3]                          ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; max_value:fs2_value|maxV[0]                          ; max_value:fs2_value|maxV[31]                    ; yes                    ;
; AffichageTemps:fs3_Temps|enable1                     ; GND                                             ; yes                    ;
; EtatFeu:fs2|unite[0]                                 ; blocka                                          ; yes                    ;
; EtatFeu:fs2|unite[1]                                 ; blocka                                          ; yes                    ;
; EtatFeu:fs2|unite[2]                                 ; blocka                                          ; yes                    ;
; EtatFeu:fs2|unite[3]                                 ; blocka                                          ; yes                    ;
; EtatFeu:fs2|dizaine[1]                               ; blocka                                          ; yes                    ;
; EtatFeu:fs2|dizaine[2]                               ; blocka                                          ; yes                    ;
; EtatFeu:fs2|dizaine[3]                               ; blocka                                          ; yes                    ;
; EtatFeu:fs2|dizaine[0]                               ; blocka                                          ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[0]        ; afficheur:fs3_affichage_unite_feu2|resultS[6]   ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[1]        ; afficheur:fs3_affichage_unite_feu2|resultS[6]   ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[2]        ; afficheur:fs3_affichage_unite_feu2|resultS[6]   ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[3]        ; afficheur:fs3_affichage_unite_feu2|resultS[6]   ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[4]        ; afficheur:fs3_affichage_unite_feu2|resultS[6]   ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[5]        ; afficheur:fs3_affichage_unite_feu2|resultS[6]   ; yes                    ;
; afficheur:fs3_affichage_unite_feu2|resultS[6]        ; afficheur:fs3_affichage_unite_feu2|resultS[6]   ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[0]      ; afficheur:fs3_affichage_dizaine_feu2|resultS[6] ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[1]      ; afficheur:fs3_affichage_dizaine_feu2|resultS[6] ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[2]      ; afficheur:fs3_affichage_dizaine_feu2|resultS[6] ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[3]      ; afficheur:fs3_affichage_dizaine_feu2|resultS[6] ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[4]      ; afficheur:fs3_affichage_dizaine_feu2|resultS[6] ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[5]      ; afficheur:fs3_affichage_dizaine_feu2|resultS[6] ; yes                    ;
; afficheur:fs3_affichage_dizaine_feu2|resultS[6]      ; afficheur:fs3_affichage_dizaine_feu2|resultS[6] ; yes                    ;
; max_value:fs2_value|temp[2]                          ; max_value:fs2_value|temp[3]                     ; yes                    ;
; max_value:fs2_value|temp[3]                          ; max_value:fs2_value|temp[3]                     ; yes                    ;
; max_value:fs2_value|temp[1]                          ; max_value:fs2_value|temp[3]                     ; yes                    ;
; changementValeur:change|out4[1]                      ; changementValeur:change|out4[31]                ; yes                    ;
; changementValeur:change|out3[1]                      ; changementValeur:change|out3[31]                ; yes                    ;
; changementValeur:change|out2[1]                      ; changementValeur:change|out2[31]                ; yes                    ;
; changementValeur:change|out1[1]                      ; changementValeur:change|out1[31]                ; yes                    ;
; changementValeur:change|out4[2]                      ; changementValeur:change|out4[31]                ; yes                    ;
; changementValeur:change|out3[2]                      ; changementValeur:change|out3[31]                ; yes                    ;
; changementValeur:change|out2[2]                      ; changementValeur:change|out2[31]                ; yes                    ;
; changementValeur:change|out1[2]                      ; changementValeur:change|out1[31]                ; yes                    ;
; changementValeur:change|out4[9]                      ; changementValeur:change|out4[31]                ; yes                    ;
; changementValeur:change|out3[9]                      ; changementValeur:change|out3[31]                ; yes                    ;
; changementValeur:change|out2[9]                      ; changementValeur:change|out2[31]                ; yes                    ;
; changementValeur:change|out1[9]                      ; changementValeur:change|out1[31]                ; yes                    ;
; changementValeur:change|out4[8]                      ; changementValeur:change|out4[31]                ; yes                    ;
; changementValeur:change|out3[8]                      ; changementValeur:change|out3[31]                ; yes                    ;
; changementValeur:change|out2[8]                      ; changementValeur:change|out2[31]                ; yes                    ;
; changementValeur:change|out1[8]                      ; changementValeur:change|out1[31]                ; yes                    ;
; changementValeur:change|out4[7]                      ; changementValeur:change|out4[31]                ; yes                    ;
; changementValeur:change|out3[7]                      ; changementValeur:change|out3[31]                ; yes                    ;
; changementValeur:change|out2[7]                      ; changementValeur:change|out2[31]                ; yes                    ;
; changementValeur:change|out1[7]                      ; changementValeur:change|out1[31]                ; yes                    ;
; changementValeur:change|out4[6]                      ; changementValeur:change|out4[31]                ; yes                    ;
; changementValeur:change|out3[6]                      ; changementValeur:change|out3[31]                ; yes                    ;
; changementValeur:change|out2[6]                      ; changementValeur:change|out2[31]                ; yes                    ;
; changementValeur:change|out1[6]                      ; changementValeur:change|out1[31]                ; yes                    ;
; changementValeur:change|out4[5]                      ; changementValeur:change|out4[31]                ; yes                    ;
; changementValeur:change|out3[5]                      ; changementValeur:change|out3[31]                ; yes                    ;
; changementValeur:change|out2[5]                      ; changementValeur:change|out2[31]                ; yes                    ;
; changementValeur:change|out1[5]                      ; changementValeur:change|out1[31]                ; yes                    ;
; changementValeur:change|out4[4]                      ; changementValeur:change|out4[31]                ; yes                    ;
; changementValeur:change|out3[4]                      ; changementValeur:change|out3[31]                ; yes                    ;
; changementValeur:change|out2[4]                      ; changementValeur:change|out2[31]                ; yes                    ;
; changementValeur:change|out1[4]                      ; changementValeur:change|out1[31]                ; yes                    ;
; changementValeur:change|out4[3]                      ; changementValeur:change|out4[31]                ; yes                    ;
; changementValeur:change|out3[3]                      ; changementValeur:change|out3[31]                ; yes                    ;
; changementValeur:change|out2[3]                      ; changementValeur:change|out2[31]                ; yes                    ;
; changementValeur:change|out1[3]                      ; changementValeur:change|out1[31]                ; yes                    ;
; changementValeur:change|out4[0]                      ; changementValeur:change|out4[31]                ; yes                    ;
; changementValeur:change|out3[0]                      ; changementValeur:change|out3[31]                ; yes                    ;
; changementValeur:change|out2[0]                      ; changementValeur:change|out2[31]                ; yes                    ;
; changementValeur:change|out1[0]                      ; changementValeur:change|out1[31]                ; yes                    ;
; AffichageTemps:fs3_Temps|enable2                     ; GND                                             ; yes                    ;
; changementValeur:change|unites[0]                    ; changementValeur:change|dizaine[0]              ; yes                    ;
; changementValeur:change|unites[1]                    ; changementValeur:change|dizaine[0]              ; yes                    ;
; changementValeur:change|unites[2]                    ; changementValeur:change|dizaine[0]              ; yes                    ;
; changementValeur:change|unites[3]                    ; changementValeur:change|dizaine[0]              ; yes                    ;
; changementValeur:change|dizaine[0]                   ; changementValeur:change|dizaine[0]              ; yes                    ;
; changementValeur:change|dizaine[1]                   ; changementValeur:change|dizaine[0]              ; yes                    ;
; changementValeur:change|dizaine[2]                   ; changementValeur:change|dizaine[0]              ; yes                    ;
; changementValeur:change|dizaine[3]                   ; changementValeur:change|dizaine[0]              ; yes                    ;
; changementValeur:change|temp[1]                      ; changementValeur:change|dizaine[0]              ; yes                    ;
; changementValeur:change|temp[2]                      ; changementValeur:change|dizaine[0]              ; yes                    ;
; changementValeur:change|temp[9]                      ; changementValeur:change|dizaine[0]              ; yes                    ;
; Number of user-specified and inferred latches = 107  ;                                                 ;                        ;
+------------------------------------------------------+-------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                              ; Reason for Removal                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; top_level_ADC:test_ACD|\adc_command:temp[1,2]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                        ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                        ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|prev_reset                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                        ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|pll_lock_sync                                                                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                        ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_sum[0..17]                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:wr_ptr|counter_reg_bit[0..5]                              ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count|counter_reg_bit[0..5]                        ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full                                     ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty                                ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[0..5] ; Lost fanout                                                                                                                                                                                                   ;
; RegisterLED:FSLED1|ENABLE                                                                                                                                                                                                                                                                                                                                                  ; Merged with RegisterLED:FSLED2|ENABLE                                                                                                                                                                         ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[2,3]                                                                                                                                                                                   ; Merged with top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]            ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|tsen                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                        ;
; Sirene:fs1_buzzer|switch                                                                                                                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_fetched                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                        ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.GETCMD_W                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.AVRG_CNT                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.SYNC1                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~4                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~5                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~6                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~7                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state~8                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                   ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP                                                                                                                                                                           ; Merged with top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|conv_dly1_s_flp     ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND                                                                                                                                                                         ; Merged with top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_DLY1                                                                                                                                                                      ; Merged with top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|cmd_ready           ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PRE_CONV                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                        ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.WAIT_PEND_DLY1                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                        ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|ctrl_state.PUTRESP_PEND                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                        ;
; clockM:fS1|num[0]                                                                                                                                                                                                                                                                                                                                                          ; Merged with clockM:fS1_25MHZ|num[0]                                                                                                                                                                           ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[4]                                                                                                                                                                                     ; Merged with top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1]            ;
; clockM:fS1_25MHZ|num[1]                                                                                                                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                        ;
; EtatFeu:fs2|temp2[3]~_emulated                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                   ;
; EtatFeu:fs2|temp2[2]~_emulated                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                   ;
; EtatFeu:fs2|temp2[1]~_emulated                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                   ;
; EtatFeu:fs2|temp2[0]~_emulated                                                                                                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                   ;
; EtatFeu:fs2|temp[2]~_emulated                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                   ;
; EtatFeu:fs2|temp[1]~_emulated                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                   ;
; EtatFeu:fs2|temp[0]~_emulated                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                   ;
; EtatFeu:fs2|temp[3]~_emulated                                                                                                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                   ;
; Total Number of Removed Registers = 80                                                                                                                                                                                                                                                                                                                                     ;                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|prev_cmd_is_ts ; Stuck at GND              ; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|avrg_cnt_done,                                                                                                                                                                             ;
;                                                                                                                                                                                              ; due to stuck port data_in ; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|frst_64_ptr_done,                                                                                                                                                                          ;
;                                                                                                                                                                                              ;                           ; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_full,                                  ;
;                                                                                                                                                                                              ;                           ; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|b_non_empty,                             ;
;                                                                                                                                                                                              ;                           ; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[5], ;
;                                                                                                                                                                                              ;                           ; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw|counter_reg_bit[4]  ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|prev_reset                                                                                                                  ; Stuck at GND              ; top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out,                                                                                                                                                                                                  ;
;                                                                                                                                                                                              ; due to stuck port data_in ; top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],                                                                                                                                                                                                   ;
;                                                                                                                                                                                              ;                           ; top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],                                                                                                                                                                                                   ;
;                                                                                                                                                                                              ;                           ; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1|pll_lock_sync                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 362   ;
; Number of registers using Synchronous Clear  ; 61    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 57    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 193   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                      ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; RegisterLED:FSLED1|counter[1]                                                                                                                                                          ; 5       ;
; RegisterLED:FSLED1|counter[2]                                                                                                                                                          ; 5       ;
; RegisterLED:FSLED1|counter[0]                                                                                                                                                          ; 5       ;
; RegisterLED:FSLED2|ENABLE                                                                                                                                                              ; 8       ;
; RegisterLED:FSLED2|counter[1]                                                                                                                                                          ; 5       ;
; RegisterLED:FSLED2|counter[2]                                                                                                                                                          ; 5       ;
; RegisterLED:FSLED2|counter[0]                                                                                                                                                          ; 5       ;
; EtatFeu:fs2|passage                                                                                                                                                                    ; 34      ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                     ; 57      ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                      ; 1       ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|usr_pwd  ; 2       ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|chsel[1] ; 4       ;
; top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                      ; 1       ;
; Total number of inverted registers = 13                                                                                                                                                ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |LED_ON|top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|int_timer[1] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LED_ON|Sirene:fs1_buzzer|temp2[5]                                                                                                                                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |LED_ON|max_value:fs2_value|counter[31]~reg0                                                                                                                                                       ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |LED_ON|Sirene:fs1_buzzer|temp[6]                                                                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |LED_ON|EtatFeu:fs2|count2[28]                                                                                                                                                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |LED_ON|EtatFeu:fs2|count2[21]                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |LED_ON|VGA_display:FS4|color                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |LED_ON|afficheur:fs3_affichage_dizaine_feu2|resultS[2]                                                                                                                                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |LED_ON|afficheur:fs3_affichage_unite_feu1|resultS                                                                                                                                                 ;
; 16:1               ; 2 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |LED_ON|afficheur:fs3_affichage_dizaine_feu1|resultS                                                                                                                                               ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; No         ; |LED_ON|afficheur:fs3_affichage_unite_feu2|resultS[6]                                                                                                                                              ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; No         ; |LED_ON|afficheur:fs3_affichage_dizaine_feu2|resultS[6]                                                                                                                                            ;
; 8:1                ; 24 bits   ; 120 LEs       ; 96 LEs               ; 24 LEs                 ; No         ; |LED_ON|max_value:fs2_value|maxV[21]                                                                                                                                                               ;
; 31:1               ; 2 bits    ; 40 LEs        ; 6 LEs                ; 34 LEs                 ; No         ; |LED_ON|VGA_display:FS4|color                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll ;
+----------------+-------+------+---------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                      ;
+----------------+-------+------+---------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                                              ;
+----------------+-------+------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                             ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                     ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockM:fS1 ;
+----------------+----------+-----------------------------+
; Parameter Name ; Value    ; Type                        ;
+----------------+----------+-----------------------------+
; max            ; 50000000 ; Signed Integer              ;
+----------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clockM:fS1_25MHZ ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; max            ; 2     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sirene:fs1_buzzer ;
+----------------+--------+--------------------------------------+
; Parameter Name ; Value  ; Type                                 ;
+----------------+--------+--------------------------------------+
; max            ; 113636 ; Signed Integer                       ;
; max2           ; 83333  ; Signed Integer                       ;
+----------------+--------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                      ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                      ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                      ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                      ;
; refsel                          ; 0     ; Signed Integer                                                                                                                      ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                      ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                      ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                      ;
; dual_adc_mode                   ; 0     ; Signed Integer                                                                                                                      ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                      ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                      ;
; simfilename_ch0                 ;       ; String                                                                                                                              ;
; simfilename_ch1                 ;       ; String                                                                                                                              ;
; simfilename_ch2                 ;       ; String                                                                                                                              ;
; simfilename_ch3                 ;       ; String                                                                                                                              ;
; simfilename_ch4                 ;       ; String                                                                                                                              ;
; simfilename_ch5                 ;       ; String                                                                                                                              ;
; simfilename_ch6                 ;       ; String                                                                                                                              ;
; simfilename_ch7                 ;       ; String                                                                                                                              ;
; simfilename_ch8                 ;       ; String                                                                                                                              ;
; simfilename_ch9                 ;       ; String                                                                                                                              ;
; simfilename_ch10                ;       ; String                                                                                                                              ;
; simfilename_ch11                ;       ; String                                                                                                                              ;
; simfilename_ch12                ;       ; String                                                                                                                              ;
; simfilename_ch13                ;       ; String                                                                                                                              ;
; simfilename_ch14                ;       ; String                                                                                                                              ;
; simfilename_ch15                ;       ; String                                                                                                                              ;
; simfilename_ch16                ;       ; String                                                                                                                              ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                                                                 ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; is_this_first_or_second_adc ; 1     ; Signed Integer                                                                                                                                                                       ;
; dual_adc_mode               ; 0     ; Signed Integer                                                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_eoc_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                                                                                                         ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                                                                                                               ;
; lpm_width               ; 12          ; Signed Integer                                                                                                                                                                                                                                               ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                                                                                                                               ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                                                                                                                               ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                                                                                                                                                                                      ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                                                                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                                                                                                      ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_ds61 ; Untyped                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                          ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                        ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                        ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                        ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                        ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                        ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                        ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                        ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                        ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                        ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                        ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                        ;
; simfilename_ch10                ;       ; String                                                                                                                                                                        ;
; simfilename_ch11                ;       ; String                                                                                                                                                                        ;
; simfilename_ch12                ;       ; String                                                                                                                                                                        ;
; simfilename_ch13                ;       ; String                                                                                                                                                                        ;
; simfilename_ch14                ;       ; String                                                                                                                                                                        ;
; simfilename_ch15                ;       ; String                                                                                                                                                                        ;
; simfilename_ch16                ;       ; String                                                                                                                                                                        ;
+---------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                              ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                      ;
+---------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value ; Type                                                                                                                                                                                                                                   ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clkdiv                          ; 2     ; Signed Integer                                                                                                                                                                                                                         ;
; tsclkdiv                        ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; tsclksel                        ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; prescalar                       ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; refsel                          ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; device_partname_fivechar_prefix ; 10M50 ; String                                                                                                                                                                                                                                 ;
; is_this_first_or_second_adc     ; 1     ; Signed Integer                                                                                                                                                                                                                         ;
; analog_input_pin_mask           ; 63    ; Signed Integer                                                                                                                                                                                                                         ;
; hard_pwd                        ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; enable_usr_sim                  ; 0     ; Signed Integer                                                                                                                                                                                                                         ;
; reference_voltage_sim           ; 49648 ; Signed Integer                                                                                                                                                                                                                         ;
; simfilename_ch0                 ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch1                 ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch2                 ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch3                 ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch4                 ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch5                 ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch6                 ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch7                 ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch8                 ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch9                 ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch10                ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch11                ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch12                ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch13                ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch14                ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch15                ;       ; String                                                                                                                                                                                                                                 ;
; simfilename_ch16                ;       ; String                                                                                                                                                                                                                                 ;
+---------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                  ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                        ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                        ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                        ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                        ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                        ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                        ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                        ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                        ;
+---------------------------+----------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                      ;
+---------------------------+----------+-------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                            ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                            ;
+---------------------------+----------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sirene:fs1_buzzer|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 32       ; Untyped               ;
; LPM_WIDTHB                                     ; 24       ; Untyped               ;
; LPM_WIDTHP                                     ; 56       ; Untyped               ;
; LPM_WIDTHR                                     ; 56       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_gks ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_display:FS4|lpm_mult:Mult14 ;
+------------------------------------------------+----------+----------------------+
; Parameter Name                                 ; Value    ; Type                 ;
+------------------------------------------------+----------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 11       ; Untyped              ;
; LPM_WIDTHB                                     ; 11       ; Untyped              ;
; LPM_WIDTHP                                     ; 22       ; Untyped              ;
; LPM_WIDTHR                                     ; 22       ; Untyped              ;
; LPM_WIDTHS                                     ; 1        ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped              ;
; LPM_PIPELINE                                   ; 0        ; Untyped              ;
; LATENCY                                        ; 0        ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped              ;
; USE_EAB                                        ; OFF      ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped              ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped              ;
+------------------------------------------------+----------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_display:FS4|lpm_mult:Mult5 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10       ; Untyped             ;
; LPM_WIDTHB                                     ; 10       ; Untyped             ;
; LPM_WIDTHP                                     ; 20       ; Untyped             ;
; LPM_WIDTHR                                     ; 20       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_bgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_display:FS4|lpm_mult:Mult3 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10       ; Untyped             ;
; LPM_WIDTHB                                     ; 10       ; Untyped             ;
; LPM_WIDTHP                                     ; 20       ; Untyped             ;
; LPM_WIDTHR                                     ; 20       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_bgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_display:FS4|lpm_mult:Mult1 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10       ; Untyped             ;
; LPM_WIDTHB                                     ; 10       ; Untyped             ;
; LPM_WIDTHP                                     ; 20       ; Untyped             ;
; LPM_WIDTHR                                     ; 20       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_bgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_display:FS4|lpm_mult:Mult4 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 11       ; Untyped             ;
; LPM_WIDTHB                                     ; 11       ; Untyped             ;
; LPM_WIDTHP                                     ; 22       ; Untyped             ;
; LPM_WIDTHR                                     ; 22       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_fgs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: VGA_display:FS4|lpm_mult:Mult7 ;
+------------------------------------------------+---------+----------------------+
; Parameter Name                                 ; Value   ; Type                 ;
+------------------------------------------------+---------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 10      ; Untyped              ;
; LPM_WIDTHB                                     ; 7       ; Untyped              ;
; LPM_WIDTHP                                     ; 17      ; Untyped              ;
; LPM_WIDTHR                                     ; 17      ; Untyped              ;
; LPM_WIDTHS                                     ; 1       ; Untyped              ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped              ;
; LPM_PIPELINE                                   ; 0       ; Untyped              ;
; LATENCY                                        ; 0       ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped              ;
; USE_EAB                                        ; OFF     ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped              ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped              ;
+------------------------------------------------+---------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sirene:fs1_buzzer|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 32       ; Untyped               ;
; LPM_WIDTHB                                     ; 25       ; Untyped               ;
; LPM_WIDTHP                                     ; 57       ; Untyped               ;
; LPM_WIDTHR                                     ; 57       ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_iks ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: EtatFeu:fs2|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                            ;
; LPM_WIDTHD             ; 32             ; Untyped                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: EtatFeu:fs2|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                            ;
; LPM_WIDTHD             ; 5              ; Untyped                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_fbo ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: changementValeur:change|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 32             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_25o ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: changementValeur:change|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                        ;
; LPM_WIDTHD             ; 5              ; Untyped                                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_fbo ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------------------------------------------+
; Parameter Name                                 ; Value    ; Type                                                                ;
+------------------------------------------------+----------+---------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                                                      ;
; LPM_WIDTHA                                     ; 13       ; Untyped                                                             ;
; LPM_WIDTHB                                     ; 12       ; Untyped                                                             ;
; LPM_WIDTHP                                     ; 25       ; Untyped                                                             ;
; LPM_WIDTHR                                     ; 25       ; Untyped                                                             ;
; LPM_WIDTHS                                     ; 1        ; Untyped                                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                                                             ;
; LPM_PIPELINE                                   ; 0        ; Untyped                                                             ;
; LATENCY                                        ; 0        ; Untyped                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                                                             ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                                                             ;
; USE_EAB                                        ; OFF      ; Untyped                                                             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                                                             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                                                             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                                                             ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                                                             ;
+------------------------------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 48             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 12             ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_cvl ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 7              ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_otl ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: changementValeur:change|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------+
; Parameter Name                                 ; Value    ; Type                        ;
+------------------------------------------------+----------+-----------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE              ;
; LPM_WIDTHA                                     ; 8        ; Untyped                     ;
; LPM_WIDTHB                                     ; 15       ; Untyped                     ;
; LPM_WIDTHP                                     ; 23       ; Untyped                     ;
; LPM_WIDTHR                                     ; 23       ; Untyped                     ;
; LPM_WIDTHS                                     ; 1        ; Untyped                     ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                     ;
; LPM_PIPELINE                                   ; 0        ; Untyped                     ;
; LATENCY                                        ; 0        ; Untyped                     ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                     ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                     ;
; USE_EAB                                        ; OFF      ; Untyped                     ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                     ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                     ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                     ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K         ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                     ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                     ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                     ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                     ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                     ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                     ;
+------------------------------------------------+----------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: changementValeur:change|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------+
; Parameter Name         ; Value          ; Type                                           ;
+------------------------+----------------+------------------------------------------------+
; LPM_WIDTHN             ; 24             ; Untyped                                        ;
; LPM_WIDTHD             ; 14             ; Untyped                                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                        ;
; LPM_PIPELINE           ; 0              ; Untyped                                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                        ;
; CBXI_PARAMETER         ; lpm_divide_8vl ; Untyped                                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                 ;
+------------------------+----------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                   ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 13             ; Untyped                                                                                ;
; LPM_WIDTHD             ; 10             ; Untyped                                                                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                ;
; CBXI_PARAMETER         ; lpm_divide_2vl ; Untyped                                                                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                         ;
+------------------------+----------------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                                                                                                         ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                                                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                                                                                                                       ;
; Entity Instance            ; top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                                                                                                            ;
;     -- lpm_width           ; 12                                                                                                                                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                                                                                                                                      ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                         ;
+---------------------------------------+--------------------------------------------------------------------------------+
; Name                                  ; Value                                                                          ;
+---------------------------------------+--------------------------------------------------------------------------------+
; Number of entity instances            ; 10                                                                             ;
; Entity Instance                       ; Sirene:fs1_buzzer|lpm_mult:Mult0                                               ;
;     -- LPM_WIDTHA                     ; 32                                                                             ;
;     -- LPM_WIDTHB                     ; 24                                                                             ;
;     -- LPM_WIDTHP                     ; 56                                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                            ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
; Entity Instance                       ; VGA_display:FS4|lpm_mult:Mult14                                                ;
;     -- LPM_WIDTHA                     ; 11                                                                             ;
;     -- LPM_WIDTHB                     ; 11                                                                             ;
;     -- LPM_WIDTHP                     ; 22                                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                             ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
; Entity Instance                       ; VGA_display:FS4|lpm_mult:Mult5                                                 ;
;     -- LPM_WIDTHA                     ; 10                                                                             ;
;     -- LPM_WIDTHB                     ; 10                                                                             ;
;     -- LPM_WIDTHP                     ; 20                                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                             ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
; Entity Instance                       ; VGA_display:FS4|lpm_mult:Mult3                                                 ;
;     -- LPM_WIDTHA                     ; 10                                                                             ;
;     -- LPM_WIDTHB                     ; 10                                                                             ;
;     -- LPM_WIDTHP                     ; 20                                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                             ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
; Entity Instance                       ; VGA_display:FS4|lpm_mult:Mult1                                                 ;
;     -- LPM_WIDTHA                     ; 10                                                                             ;
;     -- LPM_WIDTHB                     ; 10                                                                             ;
;     -- LPM_WIDTHP                     ; 20                                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                             ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
; Entity Instance                       ; VGA_display:FS4|lpm_mult:Mult4                                                 ;
;     -- LPM_WIDTHA                     ; 11                                                                             ;
;     -- LPM_WIDTHB                     ; 11                                                                             ;
;     -- LPM_WIDTHP                     ; 22                                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                             ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
; Entity Instance                       ; VGA_display:FS4|lpm_mult:Mult7                                                 ;
;     -- LPM_WIDTHA                     ; 10                                                                             ;
;     -- LPM_WIDTHB                     ; 7                                                                              ;
;     -- LPM_WIDTHP                     ; 17                                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                            ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
; Entity Instance                       ; Sirene:fs1_buzzer|lpm_mult:Mult1                                               ;
;     -- LPM_WIDTHA                     ; 32                                                                             ;
;     -- LPM_WIDTHB                     ; 25                                                                             ;
;     -- LPM_WIDTHP                     ; 57                                                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                            ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
; Entity Instance                       ; top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 13                                                                             ;
;     -- LPM_WIDTHB                     ; 12                                                                             ;
;     -- LPM_WIDTHP                     ; 25                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                            ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
; Entity Instance                       ; changementValeur:change|lpm_mult:Mult0                                         ;
;     -- LPM_WIDTHA                     ; 8                                                                              ;
;     -- LPM_WIDTHB                     ; 15                                                                             ;
;     -- LPM_WIDTHP                     ; 23                                                                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                             ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                                                            ;
;     -- USE_EAB                        ; OFF                                                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                             ;
+---------------------------------------+--------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "VGA_display:FS4|VGA:VGA_Sub" ;
+------------+-------+----------+-------------------------+
; Port       ; Type  ; Severity ; Details                 ;
+------------+-------+----------+-------------------------+
; rgb_in[12] ; Input ; Info     ; Stuck at GND            ;
; pixel      ; Input ; Info     ; Stuck at GND            ;
+------------+-------+----------+-------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "afficheur:fs3_affichage_unite_feu1" ;
+---------+-------+----------+-----------------------------------+
; Port    ; Type  ; Severity ; Details                           ;
+---------+-------+----------+-----------------------------------+
; valeur2 ; Input ; Info     ; Stuck at VCC                      ;
; stdby   ; Input ; Info     ; Stuck at GND                      ;
+---------+-------+----------+-----------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "afficheur:fs3_affichage_dizaine_feu1" ;
+---------+-------+----------+-------------------------------------+
; Port    ; Type  ; Severity ; Details                             ;
+---------+-------+----------+-------------------------------------+
; valeur2 ; Input ; Info     ; Stuck at VCC                        ;
; stdby   ; Input ; Info     ; Stuck at GND                        ;
+---------+-------+----------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                    ;
+----------------+--------+----------+----------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                     ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                               ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                      ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                 ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                ;
+----------------+--------+----------+------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                 ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                           ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                           ;
+----------------+--------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll" ;
+--------------------+--------+----------+-----------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                             ;
+--------------------+--------+----------+-----------------------------------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected                              ;
; write              ; Input  ; Info     ; Explicitly unconnected                              ;
; address            ; Input  ; Info     ; Explicitly unconnected                              ;
; readdata           ; Output ; Info     ; Explicitly unconnected                              ;
; writedata          ; Input  ; Info     ; Explicitly unconnected                              ;
; areset             ; Input  ; Info     ; Explicitly unconnected                              ;
; scandone           ; Output ; Info     ; Explicitly unconnected                              ;
; scandataout        ; Output ; Info     ; Explicitly unconnected                              ;
; c2                 ; Output ; Info     ; Explicitly unconnected                              ;
; c3                 ; Output ; Info     ; Explicitly unconnected                              ;
; c4                 ; Output ; Info     ; Explicitly unconnected                              ;
; phasedone          ; Output ; Info     ; Explicitly unconnected                              ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                                        ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                                        ;
; phasestep          ; Input  ; Info     ; Stuck at GND                                        ;
; scanclk            ; Input  ; Info     ; Stuck at GND                                        ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                                        ;
; scandata           ; Input  ; Info     ; Stuck at GND                                        ;
; configupdate       ; Input  ; Info     ; Stuck at GND                                        ;
+--------------------+--------+----------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                                                                         ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
; full  ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                                                          ;
+-------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal" ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                     ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; sync_valid ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; sync_ready ; Input  ; Info     ; Stuck at GND                                                                                                                ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_ADC:test_ACD|hello_adc:qsys_u0"                                                                              ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                    ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; adc_control_core_command_valid          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_command_channel[4..3]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; adc_control_core_command_startofpacket  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_command_endofpacket    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; adc_control_core_response_channel       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_control_core_response_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adc_control_core_response_endofpacket   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_reset_n                           ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv"                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; vol         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; thousandths ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "max_value:fs2_value|afficheur:fState2" ;
+---------+-------+----------+--------------------------------------+
; Port    ; Type  ; Severity ; Details                              ;
+---------+-------+----------+--------------------------------------+
; valeur  ; Input ; Info     ; Stuck at GND                         ;
; valeur2 ; Input ; Info     ; Stuck at VCC                         ;
; enable  ; Input ; Info     ; Stuck at VCC                         ;
; stdby   ; Input ; Info     ; Stuck at GND                         ;
+---------+-------+----------+--------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "max_value:fs2_value|afficheur:fState" ;
+-----------+-------+----------+-----------------------------------+
; Port      ; Type  ; Severity ; Details                           ;
+-----------+-------+----------+-----------------------------------+
; valeur[0] ; Input ; Info     ; Stuck at GND                      ;
; valeur2   ; Input ; Info     ; Stuck at VCC                      ;
; enable    ; Input ; Info     ; Stuck at VCC                      ;
; stdby     ; Input ; Info     ; Stuck at GND                      ;
+-----------+-------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 93                          ;
; cycloneiii_ff         ; 362                         ;
;     CLR               ; 37                          ;
;     ENA               ; 117                         ;
;     ENA CLR           ; 12                          ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 24                          ;
;     SCLR              ; 16                          ;
;     SCLR SLD          ; 5                           ;
;     plain             ; 111                         ;
; cycloneiii_io_obuf    ; 50                          ;
; cycloneiii_lcell_comb ; 6258                        ;
;     arith             ; 1899                        ;
;         1 data inputs ; 26                          ;
;         2 data inputs ; 425                         ;
;         3 data inputs ; 1448                        ;
;     normal            ; 4359                        ;
;         0 data inputs ; 123                         ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 1526                        ;
;         3 data inputs ; 464                         ;
;         4 data inputs ; 2208                        ;
; cycloneiii_mac_mult   ; 11                          ;
; cycloneiii_mac_out    ; 11                          ;
; cycloneiii_pll        ; 1                           ;
; fiftyfivenm_adcblock  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 124.60                      ;
; Average LUT depth     ; 53.76                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Thu Sep 15 19:33:05 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LED_ON -c LED_ON
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "hello_adc.qsys"
Info (12250): 2022.09.15.19:33:18 Progress: Loading VHDL-ING2/hello_adc.qsys
Info (12250): 2022.09.15.19:33:19 Progress: Reading input file
Info (12250): 2022.09.15.19:33:19 Progress: Adding adc_control_core [altera_modular_adc 18.1]
Warning (12251): Adc_control_core: Used altera_modular_adc 21.1 (instead of 18.1)
Info (12250): 2022.09.15.19:33:20 Progress: Parameterizing module adc_control_core
Info (12250): 2022.09.15.19:33:20 Progress: Adding altpll [altpll 18.1]
Warning (12251): Altpll: Used altpll 21.1 (instead of 18.1)
Info (12250): 2022.09.15.19:33:20 Progress: Parameterizing module altpll
Info (12250): 2022.09.15.19:33:21 Progress: Adding clk_50 [clock_source 18.1]
Warning (12251): Clk_50: Used clock_source 21.1 (instead of 18.1)
Info (12250): 2022.09.15.19:33:21 Progress: Parameterizing module clk_50
Info (12250): 2022.09.15.19:33:21 Progress: Adding clock_bridge [altera_clock_bridge 18.1]
Warning (12251): Clock_bridge: Used altera_clock_bridge 21.1 (instead of 18.1)
Info (12250): 2022.09.15.19:33:21 Progress: Parameterizing module clock_bridge
Info (12250): 2022.09.15.19:33:21 Progress: Building connections
Info (12250): 2022.09.15.19:33:21 Progress: Parameterizing connections
Info (12250): 2022.09.15.19:33:21 Progress: Validating
Info (12250): 2022.09.15.19:33:22 Progress: Done reading input file
Warning (12251): Hello_adc.altpll: altpll.areset_conduit must be exported, or connected to a matching conduit.
Warning (12251): Hello_adc.altpll: altpll.pll_slave must be connected to an Avalon-MM master
Info (12250): Hello_adc: Generating hello_adc "hello_adc" for QUARTUS_SYNTH
Info (12250): Adc_control_core: "hello_adc" instantiated altera_modular_adc "adc_control_core"
Info (12250): Altpll: "hello_adc" instantiated altpll "altpll"
Info (12250): Rst_controller: "hello_adc" instantiated altera_reset_controller "rst_controller"
Info (12250): Control_internal: "adc_control_core" instantiated altera_modular_adc_control "control_internal"
Info (12250): Hello_adc: Done "hello_adc" with 5 modules, 13 files
Info (12249): Finished elaborating Platform Designer system entity "hello_adc.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file adc_sample_to_bcd.vhd
    Info (12022): Found design unit 1: adc_sample_to_BCD-A File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 19
    Info (12023): Found entity 1: adc_sample_to_BCD File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file led_on.vhd
    Info (12022): Found design unit 1: LED_ON-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 24
    Info (12023): Found entity 1: LED_ON File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file afficheur.vhd
    Info (12022): Found design unit 1: afficheur-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 14
    Info (12023): Found entity 1: afficheur File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file clock.vhd
    Info (12022): Found design unit 1: clockM-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/clock.vhd Line: 15
    Info (12023): Found entity 1: clockM File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/clock.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file clock_afficheur.vhd
    Info (12022): Found design unit 1: clock_afficheur-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/clock_afficheur.vhd Line: 16
    Info (12023): Found entity 1: clock_afficheur File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/clock_afficheur.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file etatfeu.vhd
    Info (12022): Found design unit 1: EtatFeu-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 16
    Info (12023): Found entity 1: EtatFeu File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file max_value.vhd
    Info (12022): Found design unit 1: max_value-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 21
    Info (12023): Found entity 1: max_value File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file affichagetemps.vhd
    Info (12022): Found design unit 1: AffichageTemps-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 14
    Info (12023): Found entity 1: AffichageTemps File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-description File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA.vhd Line: 33
    Info (12023): Found entity 1: VGA File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file registerled.vhd
    Info (12022): Found design unit 1: registerLED-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/RegisterLED.vhd Line: 17
    Info (12023): Found entity 1: RegisterLED File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/RegisterLED.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file button.vhd
    Info (12022): Found design unit 1: debounce-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Button.vhd Line: 13
    Info (12023): Found entity 1: debounce File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Button.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vga_display.vhd
    Info (12022): Found design unit 1: VGA_DISPLAY-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 19
    Info (12023): Found entity 1: VGA_display File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sirene.vhd
    Info (12022): Found design unit 1: Sirene-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd Line: 18
    Info (12023): Found entity 1: Sirene File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adc.vhd
    Info (12022): Found design unit 1: top_level_ADC-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd Line: 13
    Info (12023): Found entity 1: top_level_ADC File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file changementvaleur.vhd
    Info (12022): Found design unit 1: changementValeur-structural File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 17
    Info (12023): Found entity 1: changementValeur File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/hello_adc.v
    Info (12023): Found entity 1: hello_adc File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control.v
    Info (12023): Found entity 1: altera_modular_adc_control File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v
    Info (12023): Found entity 1: altera_modular_adc_control_avrg_fifo File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v
    Info (12023): Found entity 1: altera_modular_adc_control_fsm File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v
    Info (12023): Found entity 1: chsel_code_converter_sw_to_hw File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/chsel_code_converter_sw_to_hw.v Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_primitive_wrapper File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_primitive_wrapper.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v
    Info (12023): Found entity 1: fiftyfivenm_adcblock_top_wrapper File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hello_adc/submodules/hello_adc_adc_control_core.v
    Info (12023): Found entity 1: hello_adc_adc_control_core File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v Line: 9
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/hello_adc/submodules/hello_adc_altpll.v
    Info (12023): Found entity 1: hello_adc_altpll_dffpipe_l2c File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 38
    Info (12023): Found entity 2: hello_adc_altpll_stdsync_sv6 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 99
    Info (12023): Found entity 3: hello_adc_altpll_altpll_5b92 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 131
    Info (12023): Found entity 4: hello_adc_altpll File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 218
Info (12127): Elaborating entity "LED_ON" for the top level hierarchy
Info (12129): Elaborating entity "clockM" using architecture "A:structural" for hierarchy "clockM:fS1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 40
Info (12129): Elaborating entity "clockM" using architecture "A:structural" for hierarchy "clockM:fS1_25MHZ" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 44
Info (12129): Elaborating entity "Sirene" using architecture "A:structural" for hierarchy "Sirene:fs1_buzzer" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 48
Info (12129): Elaborating entity "EtatFeu" using architecture "A:structural" for hierarchy "EtatFeu:fs2" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at EtatFeu.vhd(17): object "count" assigned a value but never read File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 17
Warning (10492): VHDL Process Statement warning at EtatFeu.vhd(58): signal "count2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 58
Warning (10492): VHDL Process Statement warning at EtatFeu.vhd(59): signal "count2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 59
Warning (10492): VHDL Process Statement warning at EtatFeu.vhd(60): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 60
Warning (10492): VHDL Process Statement warning at EtatFeu.vhd(61): signal "temp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 61
Warning (10492): VHDL Process Statement warning at EtatFeu.vhd(63): signal "count2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 63
Warning (10631): VHDL Process Statement warning at EtatFeu.vhd(22): inferring latch(es) for signal or variable "dizaine", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 22
Warning (10631): VHDL Process Statement warning at EtatFeu.vhd(22): inferring latch(es) for signal or variable "unite", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 22
Info (10041): Inferred latch for "unite[3]" at EtatFeu.vhd(22) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 22
Info (10041): Inferred latch for "unite[2]" at EtatFeu.vhd(22) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 22
Info (10041): Inferred latch for "unite[1]" at EtatFeu.vhd(22) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 22
Info (10041): Inferred latch for "unite[0]" at EtatFeu.vhd(22) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 22
Info (10041): Inferred latch for "dizaine[3]" at EtatFeu.vhd(22) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 22
Info (10041): Inferred latch for "dizaine[2]" at EtatFeu.vhd(22) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 22
Info (10041): Inferred latch for "dizaine[1]" at EtatFeu.vhd(22) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 22
Info (10041): Inferred latch for "dizaine[0]" at EtatFeu.vhd(22) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 22
Info (12129): Elaborating entity "max_value" using architecture "A:structural" for hierarchy "max_value:fs2_value" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 57
Warning (10492): VHDL Process Statement warning at max_value.vhd(26): signal "stdby" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 26
Warning (10492): VHDL Process Statement warning at max_value.vhd(41): signal "total" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 41
Warning (10492): VHDL Process Statement warning at max_value.vhd(42): signal "maxV1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 42
Warning (10492): VHDL Process Statement warning at max_value.vhd(53): signal "total" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 53
Warning (10492): VHDL Process Statement warning at max_value.vhd(54): signal "maxV2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 54
Warning (10492): VHDL Process Statement warning at max_value.vhd(65): signal "total" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 65
Warning (10492): VHDL Process Statement warning at max_value.vhd(66): signal "maxV3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 66
Warning (10492): VHDL Process Statement warning at max_value.vhd(77): signal "total" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 77
Warning (10492): VHDL Process Statement warning at max_value.vhd(78): signal "maxV4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 78
Warning (10631): VHDL Process Statement warning at max_value.vhd(36): inferring latch(es) for signal or variable "maxV", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Warning (10631): VHDL Process Statement warning at max_value.vhd(36): inferring latch(es) for signal or variable "temp", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Warning (10631): VHDL Process Statement warning at max_value.vhd(36): inferring latch(es) for signal or variable "TAB_LED1", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Warning (10631): VHDL Process Statement warning at max_value.vhd(36): inferring latch(es) for signal or variable "TAB_LED2", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Warning (10631): VHDL Process Statement warning at max_value.vhd(36): inferring latch(es) for signal or variable "selecBuzzer", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "selecBuzzer[1]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "selecBuzzer[0]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED2[7]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED2[6]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED2[5]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED2[4]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED2[3]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED2[2]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED2[1]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED2[0]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED1[7]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED1[6]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED1[5]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED1[4]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED1[3]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED1[2]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED1[1]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "TAB_LED1[0]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "temp[3]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "temp[2]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "temp[1]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "temp[0]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[0]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[1]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[2]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[3]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[4]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[5]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[6]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[7]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[8]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[9]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[10]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[11]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[12]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[13]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[14]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[15]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[16]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[17]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[18]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[19]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[20]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[21]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[22]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[23]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[24]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[25]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[26]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[27]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[28]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[29]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[30]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (10041): Inferred latch for "maxV[31]" at max_value.vhd(36) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Info (12129): Elaborating entity "afficheur" using architecture "A:structural" for hierarchy "max_value:fs2_value|afficheur:fState" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 93
Warning (10631): VHDL Process Statement warning at afficheur.vhd(16): inferring latch(es) for signal or variable "resultS", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Info (10041): Inferred latch for "resultS[0]" at afficheur.vhd(16) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Info (10041): Inferred latch for "resultS[1]" at afficheur.vhd(16) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Info (10041): Inferred latch for "resultS[2]" at afficheur.vhd(16) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Info (10041): Inferred latch for "resultS[3]" at afficheur.vhd(16) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Info (10041): Inferred latch for "resultS[4]" at afficheur.vhd(16) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Info (10041): Inferred latch for "resultS[5]" at afficheur.vhd(16) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Info (10041): Inferred latch for "resultS[6]" at afficheur.vhd(16) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Info (10041): Inferred latch for "resultS[7]" at afficheur.vhd(16) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Info (12129): Elaborating entity "top_level_ADC" using architecture "A:structural" for hierarchy "top_level_ADC:test_ACD" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 64
Warning (10036): Verilog HDL or VHDL warning at ADC.vhd(58): object "cur_channel" assigned a value but never read File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd Line: 58
Warning (10036): Verilog HDL or VHDL warning at ADC.vhd(69): object "thousandths" assigned a value but never read File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd Line: 69
Info (12128): Elaborating entity "adc_sample_to_BCD" for hierarchy "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd Line: 102
Info (12128): Elaborating entity "hello_adc" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ADC.vhd Line: 112
Info (12128): Elaborating entity "hello_adc_adc_control_core" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v Line: 44
Info (12128): Elaborating entity "altera_modular_adc_control" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_adc_control_core.v Line: 92
Info (12128): Elaborating entity "altera_modular_adc_control_fsm" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v Line: 108
Warning (10036): Verilog HDL or VHDL warning at altera_modular_adc_control_fsm.v(70): object "sync_ctrl_state_nxt" assigned a value but never read File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 70
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12130): Elaborated megafunction instantiation "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 156
Info (12133): Instantiated megafunction "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_std_synchronizer:u_clk_dft_synchronizer" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 156
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "altera_modular_adc_control_avrg_fifo" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 955
Info (12128): Elaborating entity "scfifo" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
Info (12133): Instantiated megafunction "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_avrg_fifo.v Line: 91
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "12"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ds61.tdf
    Info (12023): Found entity 1: scfifo_ds61 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ds61" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3o41.tdf
    Info (12023): Found entity 1: a_dpfifo_3o41 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_3o41" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/scfifo_ds61.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_c6e.tdf
    Info (12023): Found entity 1: a_fefifo_c6e File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_fefifo_c6e.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_c6e" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|a_fefifo_c6e:fifo_state|cntr_337:count_usedw" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_fefifo_c6e.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rqn1.tdf
    Info (12023): Found entity 1: altsyncram_rqn1 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rqn1" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|cntr_n2b:rd_ptr_count" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/a_dpfifo_3o41.tdf Line: 43
Info (12128): Elaborating entity "fiftyfivenm_adcblock_top_wrapper" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control.v Line: 152
Info (12128): Elaborating entity "chsel_code_converter_sw_to_hw" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|chsel_code_converter_sw_to_hw:decoder" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 173
Info (12128): Elaborating entity "fiftyfivenm_adcblock_primitive_wrapper" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|fiftyfivenm_adcblock_top_wrapper:adc_inst|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/fiftyfivenm_adcblock_top_wrapper.v Line: 191
Info (12128): Elaborating entity "hello_adc_altpll" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v Line: 71
Info (12128): Elaborating entity "hello_adc_altpll_stdsync_sv6" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 289
Info (12128): Elaborating entity "hello_adc_altpll_dffpipe_l2c" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_stdsync_sv6:stdsync2|hello_adc_altpll_dffpipe_l2c:dffpipe3" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 117
Info (12128): Elaborating entity "hello_adc_altpll_altpll_5b92" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_altpll:altpll|hello_adc_altpll_altpll_5b92:sd1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/hello_adc_altpll.v Line: 295
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/hello_adc.v Line: 134
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "top_level_ADC:test_ACD|hello_adc:qsys_u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_reset_controller.v Line: 220
Info (12129): Elaborating entity "AffichageTemps" using architecture "A:structural" for hierarchy "AffichageTemps:fs3_Temps" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 69
Warning (10492): VHDL Process Statement warning at AffichageTemps.vhd(18): signal "stdby" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 18
Warning (10631): VHDL Process Statement warning at AffichageTemps.vhd(16): inferring latch(es) for signal or variable "enable1", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 16
Warning (10631): VHDL Process Statement warning at AffichageTemps.vhd(16): inferring latch(es) for signal or variable "enable2", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 16
Info (10041): Inferred latch for "enable2" at AffichageTemps.vhd(16) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 16
Info (10041): Inferred latch for "enable1" at AffichageTemps.vhd(16) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 16
Info (12129): Elaborating entity "changementValeur" using architecture "A:structural" for hierarchy "changementValeur:change" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 88
Warning (10492): VHDL Process Statement warning at ChangementValeur.vhd(25): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 25
Warning (10492): VHDL Process Statement warning at ChangementValeur.vhd(26): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 26
Warning (10492): VHDL Process Statement warning at ChangementValeur.vhd(29): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 29
Warning (10492): VHDL Process Statement warning at ChangementValeur.vhd(32): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 32
Warning (10492): VHDL Process Statement warning at ChangementValeur.vhd(35): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 35
Warning (10492): VHDL Process Statement warning at ChangementValeur.vhd(38): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 38
Warning (10631): VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable "temp", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Warning (10631): VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable "dizaine", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Warning (10631): VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable "unites", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Warning (10631): VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable "out1", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Warning (10631): VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable "out2", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Warning (10631): VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable "out3", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Warning (10631): VHDL Process Statement warning at ChangementValeur.vhd(20): inferring latch(es) for signal or variable "out4", which holds its previous value in one or more paths through the process File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[0]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[1]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[2]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[3]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[4]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[5]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[6]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[7]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[8]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[9]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[10]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[11]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[12]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[13]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[14]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[15]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[16]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[17]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[18]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[19]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[20]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[21]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[22]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[23]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[24]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[25]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[26]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[27]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[28]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[29]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[30]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out4[31]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[0]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[1]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[2]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[3]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[4]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[5]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[6]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[7]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[8]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[9]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[10]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[11]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[12]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[13]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[14]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[15]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[16]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[17]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[18]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[19]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[20]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[21]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[22]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[23]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[24]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[25]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[26]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[27]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[28]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[29]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[30]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out3[31]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[0]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[1]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[2]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[3]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[4]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[5]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[6]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[7]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[8]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[9]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[10]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[11]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[12]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[13]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[14]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[15]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[16]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[17]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[18]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[19]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[20]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[21]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[22]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[23]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[24]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[25]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[26]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[27]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[28]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[29]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[30]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out2[31]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[0]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[1]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[2]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[3]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[4]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[5]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[6]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[7]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[8]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[9]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[10]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[11]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[12]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[13]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[14]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[15]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[16]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[17]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[18]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[19]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[20]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[21]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[22]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[23]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[24]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[25]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[26]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[27]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[28]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[29]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[30]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "out1[31]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "unites[3]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "unites[2]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "unites[1]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "unites[0]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "dizaine[3]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "dizaine[2]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "dizaine[1]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "dizaine[0]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[0]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[1]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[2]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[3]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[4]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[5]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[6]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[7]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[8]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[9]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[10]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[11]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[12]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[13]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[14]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[15]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[16]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[17]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[18]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[19]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[20]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[21]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[22]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[23]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[24]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[25]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[26]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[27]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[28]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[29]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[30]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (10041): Inferred latch for "temp[31]" at ChangementValeur.vhd(20) File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Info (12129): Elaborating entity "RegisterLED" using architecture "A:structural" for hierarchy "RegisterLED:FSLED1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 109
Info (12129): Elaborating entity "VGA_display" using architecture "A:structural" for hierarchy "VGA_display:FS4" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 116
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(270): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 270
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(272): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 272
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(276): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 276
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(283): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 283
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(285): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 285
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(289): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 289
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(295): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 295
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(297): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 297
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(301): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 301
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(308): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 308
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(310): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 310
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(314): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 314
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(320): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 320
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(322): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 322
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(326): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 326
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(332): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 332
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(334): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 334
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(338): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 338
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(344): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 344
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(346): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 346
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(350): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 350
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(357): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 357
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(359): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 359
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(363): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 363
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(369): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 369
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(371): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 371
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(375): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 375
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(381): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 381
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(383): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 383
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(387): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 387
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(394): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 394
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(396): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 396
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(400): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 400
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(406): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 406
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(408): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 408
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(412): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 412
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(418): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 418
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(420): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 420
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(424): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 424
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(430): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 430
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(432): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 432
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(436): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 436
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(446): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 446
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(448): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 448
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(452): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 452
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(458): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 458
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(460): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 460
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(464): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 464
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(470): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 470
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(472): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 472
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(476): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 476
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(483): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 483
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(485): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 485
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(489): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 489
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(495): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 495
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(497): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 497
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(501): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 501
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(507): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 507
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(509): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 509
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(513): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 513
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(519): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 519
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(521): signal "segment2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 521
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(525): signal "segment4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 525
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(532): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 532
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(534): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 534
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(538): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 538
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(544): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 544
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(546): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 546
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(550): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 550
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(556): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 556
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(558): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 558
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(562): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 562
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(569): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 569
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(571): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 571
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(575): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 575
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(581): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 581
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(583): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 583
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(587): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 587
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(593): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 593
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(595): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 595
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(599): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 599
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(605): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 605
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(607): signal "segment" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 607
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(611): signal "segment3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 611
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(622): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 622
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(625): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 625
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(628): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 628
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(631): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 631
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(634): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 634
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(640): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 640
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(643): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 643
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(646): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 646
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(649): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 649
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(652): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 652
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(658): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 658
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(661): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 661
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(664): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 664
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(667): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 667
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(670): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 670
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(680): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 680
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(687): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 687
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(696): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 696
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(699): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 699
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(718): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 718
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(721): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 721
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(724): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 724
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(727): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 727
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(730): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 730
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(736): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 736
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(739): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 739
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(742): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 742
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(745): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 745
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(748): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 748
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(754): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 754
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(757): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 757
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(760): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 760
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(763): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 763
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(766): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 766
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(773): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 773
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(776): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 776
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(786): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 786
Warning (10492): VHDL Process Statement warning at VGA_display.vhd(793): signal "segment5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 793
Info (12128): Elaborating entity "VGA" for hierarchy "VGA_display:FS4|VGA:VGA_Sub" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 207
Warning (14026): LATCH primitive "max_value:fs2_value|afficheur:fState|resultS[1]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "max_value:fs2_value|afficheur:fState|resultS[0]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "max_value:fs2_value|afficheur:fState|resultS[2]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "max_value:fs2_value|afficheur:fState|resultS[3]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "max_value:fs2_value|afficheur:fState|resultS[4]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "max_value:fs2_value|afficheur:fState|resultS[5]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "max_value:fs2_value|afficheur:fState|resultS[6]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_unite_feu1|resultS[1]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_unite_feu1|resultS[0]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_unite_feu1|resultS[2]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_unite_feu1|resultS[3]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_unite_feu1|resultS[4]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_unite_feu1|resultS[5]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_unite_feu1|resultS[6]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_dizaine_feu1|resultS[1]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_dizaine_feu1|resultS[0]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_dizaine_feu1|resultS[2]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_dizaine_feu1|resultS[3]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_dizaine_feu1|resultS[4]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_dizaine_feu1|resultS[5]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14026): LATCH primitive "afficheur:fs3_affichage_dizaine_feu1|resultS[6]" is permanently enabled File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[0]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 40
        Warning (14320): Synthesized away node "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[1]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 70
        Warning (14320): Synthesized away node "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[2]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 100
        Warning (14320): Synthesized away node "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[3]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 130
        Warning (14320): Synthesized away node "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[4]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 160
        Warning (14320): Synthesized away node "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[5]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 190
        Warning (14320): Synthesized away node "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[6]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 220
        Warning (14320): Synthesized away node "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[7]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 250
        Warning (14320): Synthesized away node "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[8]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 280
        Warning (14320): Synthesized away node "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[9]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 310
        Warning (14320): Synthesized away node "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[10]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 340
        Warning (14320): Synthesized away node "top_level_ADC:test_ACD|hello_adc:qsys_u0|hello_adc_adc_control_core:adc_control_core|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|q_b[11]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/altsyncram_rqn1.tdf Line: 370
Info (278001): Inferred 18 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sirene:fs1_buzzer|Mult0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VGA_display:FS4|Mult14" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 752
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VGA_display:FS4|Mult5" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 656
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VGA_display:FS4|Mult3" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 638
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VGA_display:FS4|Mult1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 620
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VGA_display:FS4|Mult4" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 656
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "VGA_display:FS4|Mult7" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 684
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sirene:fs1_buzzer|Mult1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd Line: 33
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "EtatFeu:fs2|Mod0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 59
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "EtatFeu:fs2|Div0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 58
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "changementValeur:change|Mod0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 26
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "changementValeur:change|Div1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1402
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|Div0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 22
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|Div2" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 25
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "changementValeur:change|Mult0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "changementValeur:change|Div0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 24
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|Div1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 24
Info (12130): Elaborated megafunction instantiation "Sirene:fs1_buzzer|lpm_mult:Mult0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd Line: 30
Info (12133): Instantiated megafunction "Sirene:fs1_buzzer|lpm_mult:Mult0" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "56"
    Info (12134): Parameter "LPM_WIDTHR" = "56"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_gks.tdf
    Info (12023): Found entity 1: mult_gks File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_gks.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "VGA_display:FS4|lpm_mult:Mult14" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 752
Info (12133): Instantiated megafunction "VGA_display:FS4|lpm_mult:Mult14" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 752
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_fgs.tdf
    Info (12023): Found entity 1: mult_fgs File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_fgs.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VGA_display:FS4|lpm_mult:Mult5" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 656
Info (12133): Instantiated megafunction "VGA_display:FS4|lpm_mult:Mult5" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 656
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "20"
    Info (12134): Parameter "LPM_WIDTHR" = "20"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_bgs.tdf
    Info (12023): Found entity 1: mult_bgs File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_bgs.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 684
Info (12133): Instantiated megafunction "VGA_display:FS4|lpm_mult:Mult7" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/VGA_display.vhd Line: 684
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7|multcore:mult_core", which is child of megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7kg.tdf
    Info (12023): Found entity 1: add_sub_7kg File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_7kg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf
    Info (12023): Found entity 1: add_sub_5vg File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_5vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7|altshift:external_latency_ffs", which is child of megafunction instantiation "VGA_display:FS4|lpm_mult:Mult7" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "Sirene:fs1_buzzer|lpm_mult:Mult1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd Line: 33
Info (12133): Instantiated megafunction "Sirene:fs1_buzzer|lpm_mult:Mult1" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/Sirene.vhd Line: 33
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "25"
    Info (12134): Parameter "LPM_WIDTHP" = "57"
    Info (12134): Parameter "LPM_WIDTHR" = "57"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_iks.tdf
    Info (12023): Found entity 1: mult_iks File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_iks.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "EtatFeu:fs2|lpm_divide:Mod0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 59
Info (12133): Instantiated megafunction "EtatFeu:fs2|lpm_divide:Mod0" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 59
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf
    Info (12023): Found entity 1: lpm_divide_25o File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_25o.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf
    Info (12023): Found entity 1: alt_u_div_ske File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_ske.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_u3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "EtatFeu:fs2|lpm_divide:Div0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 58
Info (12133): Instantiated megafunction "EtatFeu:fs2|lpm_divide:Div0" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 58
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf
    Info (12023): Found entity 1: lpm_divide_fbo File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_fbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf
    Info (12023): Found entity 1: abs_divider_kbg File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/abs_divider_kbg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf
    Info (12023): Found entity 1: alt_u_div_she File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_she.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf
    Info (12023): Found entity 1: lpm_abs_o99 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_abs_o99.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "changementValeur:change|lpm_divide:Mod0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 26
Info (12133): Instantiated megafunction "changementValeur:change|lpm_divide:Mod0" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 26
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "changementValeur:change|lpm_divide:Div1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 25
Info (12133): Instantiated megafunction "changementValeur:change|lpm_divide:Div1" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1402
Info (12133): Instantiated megafunction "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/21.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd Line: 1402
    Info (12134): Parameter "LPM_WIDTHA" = "13"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "25"
    Info (12134): Parameter "LPM_WIDTHR" = "25"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]", which is child of megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf
    Info (12023): Found entity 1: add_sub_frg File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_frg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_arg.tdf
    Info (12023): Found entity 1: add_sub_arg File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_arg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 22
Info (12133): Instantiated megafunction "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div0" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 22
    Info (12134): Parameter "LPM_WIDTHN" = "48"
    Info (12134): Parameter "LPM_WIDTHD" = "12"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cvl.tdf
    Info (12023): Found entity 1: lpm_divide_cvl File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_cvl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf
    Info (12023): Found entity 1: sign_div_unsign_enh File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/sign_div_unsign_enh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6le.tdf
    Info (12023): Found entity 1: alt_u_div_6le File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_6le.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 25
Info (12133): Instantiated megafunction "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 25
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf
    Info (12023): Found entity 1: lpm_divide_otl File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_otl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/sign_div_unsign_qlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf
    Info (12023): Found entity 1: alt_u_div_uhe File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "changementValeur:change|lpm_mult:Mult0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 24
Info (12133): Instantiated megafunction "changementValeur:change|lpm_mult:Mult0" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 24
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "15"
    Info (12134): Parameter "LPM_WIDTHP" = "23"
    Info (12134): Parameter "LPM_WIDTHR" = "23"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "changementValeur:change|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "changementValeur:change|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "changementValeur:change|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "changementValeur:change|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "changementValeur:change|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "changementValeur:change|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_irg.tdf
    Info (12023): Found entity 1: add_sub_irg File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/add_sub_irg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "changementValeur:change|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "changementValeur:change|lpm_mult:Mult0" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "changementValeur:change|lpm_divide:Div0" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 24
Info (12133): Instantiated megafunction "changementValeur:change|lpm_divide:Div0" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "24"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_8vl.tdf
    Info (12023): Found entity 1: lpm_divide_8vl File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_8vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf
    Info (12023): Found entity 1: sign_div_unsign_anh File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/sign_div_unsign_anh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uke.tdf
    Info (12023): Found entity 1: alt_u_div_uke File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 24
Info (12133): Instantiated megafunction "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div1" with the following parameter: File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/adc_sample_to_BCD.vhd Line: 24
    Info (12134): Parameter "LPM_WIDTHN" = "13"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2vl.tdf
    Info (12023): Found entity 1: lpm_divide_2vl File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/lpm_divide_2vl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_4nh File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/sign_div_unsign_4nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ike.tdf
    Info (12023): Found entity 1: alt_u_div_ike File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_ike.tdf Line: 27
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "Sirene:fs1_buzzer|lpm_mult:Mult1|mult_iks:auto_generated|mac_mult7" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_iks.tdf Line: 68
        Warning (14320): Synthesized away node "Sirene:fs1_buzzer|lpm_mult:Mult1|mult_iks:auto_generated|mac_out8" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_iks.tdf Line: 92
        Warning (14320): Synthesized away node "Sirene:fs1_buzzer|lpm_mult:Mult0|mult_gks:auto_generated|mac_mult7" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_gks.tdf Line: 68
        Warning (14320): Synthesized away node "Sirene:fs1_buzzer|lpm_mult:Mult0|mult_gks:auto_generated|mac_out8" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/mult_gks.tdf Line: 92
Info (13014): Ignored 230 buffer(s)
    Info (13016): Ignored 62 CARRY_SUM buffer(s)
    Info (13019): Ignored 168 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "segment[0]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment[1]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment[2]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment[3]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment[4]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment[5]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment[6]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment2[0]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment2[1]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment2[2]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment2[3]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment2[4]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment2[5]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment2[6]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment3[0]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment3[1]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment3[2]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment3[3]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment3[4]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment3[5]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment3[6]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment4[0]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment4[1]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment4[2]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment4[3]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment4[4]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment4[5]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment4[6]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment5[0]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment5[1]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment5[2]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment5[3]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment5[4]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment5[5]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "segment5[6]" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13035): Inserted always-enabled tri-state buffer between "SRCLK1" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 12
    Warning (13035): Inserted always-enabled tri-state buffer between "SRCLK2" and its non-tri-state driver. File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 12
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "segment[7]" is fed by VCC File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13033): The pin "segment2[7]" is fed by VCC File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13033): The pin "segment3[7]" is fed by VCC File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13033): The pin "segment4[7]" is fed by VCC File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13033): The pin "segment5[7]" is fed by VCC File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13033): The pin "segment6[0]" is fed by GND File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13033): The pin "segment6[1]" is fed by GND File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13033): The pin "segment6[2]" is fed by GND File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13033): The pin "segment6[3]" is fed by GND File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13033): The pin "segment6[4]" is fed by GND File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13033): The pin "segment6[5]" is fed by GND File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13033): The pin "segment6[6]" is fed by VCC File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13033): The pin "segment6[7]" is fed by VCC File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
Info (13060): One or more bidirectional pins are fed by always enabled tri-state buffers
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment[0]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment[1]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment[2]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment[3]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment[4]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment[5]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment[6]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment2[0]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment2[1]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment2[2]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment2[3]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment2[4]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment2[5]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment2[6]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment3[0]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment3[1]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment3[2]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment3[3]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment3[4]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment3[5]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment3[6]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment4[0]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment4[1]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment4[2]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment4[3]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment4[4]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment4[5]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment4[6]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment5[0]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment5[1]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment5[2]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment5[3]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment5[4]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment5[5]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment5[6]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "segment5[7]" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "SRCLK1" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 12
    Info (13061): Fan-out of permanently enabled tri-state buffer feeding bidirectional pin "SRCLK2" is moved to its source File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 12
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "max_value:fs2_value|TAB_LED1[4]" merged with LATCH primitive "max_value:fs2_value|TAB_LED1[1]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Info (13026): Duplicate LATCH primitive "max_value:fs2_value|TAB_LED2[5]" merged with LATCH primitive "max_value:fs2_value|TAB_LED1[1]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Info (13026): Duplicate LATCH primitive "max_value:fs2_value|TAB_LED2[1]" merged with LATCH primitive "max_value:fs2_value|TAB_LED1[5]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Info (13026): Duplicate LATCH primitive "max_value:fs2_value|TAB_LED2[4]" merged with LATCH primitive "max_value:fs2_value|TAB_LED1[5]" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
Warning (13012): Latch max_value:fs2_value|TAB_LED1[1] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|TAB_LED1[2] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|TAB_LED1[3] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|TAB_LED1[5] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|TAB_LED2[2] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|TAB_LED2[3] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|selecBuzzer[0] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|selecBuzzer[1] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|maxV[1] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|maxV[2] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|maxV[9] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|maxV[8] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|maxV[7] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|maxV[6] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|maxV[5] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|maxV[4] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|maxV[3] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch max_value:fs2_value|maxV[0] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal max_value:fs2_value|counter[31]~reg0 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 27
Warning (13012): Latch afficheur:fs3_affichage_unite_feu2|resultS[0] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps|enable2 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 8
Warning (13012): Latch afficheur:fs3_affichage_unite_feu2|resultS[1] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps|enable2 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 8
Warning (13012): Latch afficheur:fs3_affichage_unite_feu2|resultS[2] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps|enable2 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 8
Warning (13012): Latch afficheur:fs3_affichage_unite_feu2|resultS[3] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps|enable2 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 8
Warning (13012): Latch afficheur:fs3_affichage_unite_feu2|resultS[4] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal changementValeur:change|unites[0] File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Warning (13012): Latch afficheur:fs3_affichage_unite_feu2|resultS[5] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps|enable2 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 8
Warning (13012): Latch afficheur:fs3_affichage_unite_feu2|resultS[6] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps|enable2 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 8
Warning (13012): Latch afficheur:fs3_affichage_dizaine_feu2|resultS[0] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps|enable2 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 8
Warning (13012): Latch afficheur:fs3_affichage_dizaine_feu2|resultS[1] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps|enable2 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 8
Warning (13012): Latch afficheur:fs3_affichage_dizaine_feu2|resultS[2] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps|enable2 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 8
Warning (13012): Latch afficheur:fs3_affichage_dizaine_feu2|resultS[3] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps|enable2 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 8
Warning (13012): Latch afficheur:fs3_affichage_dizaine_feu2|resultS[4] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal changementValeur:change|dizaine[0] File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/ChangementValeur.vhd Line: 20
Warning (13012): Latch afficheur:fs3_affichage_dizaine_feu2|resultS[5] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps|enable2 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 8
Warning (13012): Latch afficheur:fs3_affichage_dizaine_feu2|resultS[6] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/afficheur.vhd Line: 16
    Warning (13013): Ports D and ENA on the latch are fed by the same signal AffichageTemps:fs3_Temps|enable2 File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/AffichageTemps.vhd Line: 8
Warning (13012): Latch max_value:fs2_value|temp[2] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocka File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 97
Warning (13012): Latch max_value:fs2_value|temp[3] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocka File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 97
Warning (13012): Latch max_value:fs2_value|temp[1] has unsafe behavior File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/max_value.vhd Line: 36
    Warning (13013): Ports D and ENA on the latch are fed by the same signal blocka File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 97
Info (13000): Registers with preset signals will power-up high File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/ip/hello_adc/submodules/altera_modular_adc_control_fsm.v Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "EtatFeu:fs2|temp2[3]" is converted into an equivalent circuit using register "EtatFeu:fs2|temp2[3]~_emulated" and latch "EtatFeu:fs2|temp2[3]~1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 26
    Warning (13310): Register "EtatFeu:fs2|temp2[2]" is converted into an equivalent circuit using register "EtatFeu:fs2|temp2[2]~_emulated" and latch "EtatFeu:fs2|temp2[2]~5" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 26
    Warning (13310): Register "EtatFeu:fs2|temp2[1]" is converted into an equivalent circuit using register "EtatFeu:fs2|temp2[1]~_emulated" and latch "EtatFeu:fs2|temp2[1]~9" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 26
    Warning (13310): Register "EtatFeu:fs2|temp2[0]" is converted into an equivalent circuit using register "EtatFeu:fs2|temp2[0]~_emulated" and latch "EtatFeu:fs2|temp2[0]~13" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 26
    Warning (13310): Register "EtatFeu:fs2|temp[2]" is converted into an equivalent circuit using register "EtatFeu:fs2|temp[2]~_emulated" and latch "EtatFeu:fs2|temp[2]~1" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 26
    Warning (13310): Register "EtatFeu:fs2|temp[1]" is converted into an equivalent circuit using register "EtatFeu:fs2|temp[1]~_emulated" and latch "EtatFeu:fs2|temp[1]~5" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 26
    Warning (13310): Register "EtatFeu:fs2|temp[0]" is converted into an equivalent circuit using register "EtatFeu:fs2|temp[0]~_emulated" and latch "EtatFeu:fs2|temp[0]~9" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 26
    Warning (13310): Register "EtatFeu:fs2|temp[3]" is converted into an equivalent circuit using register "EtatFeu:fs2|temp[3]~_emulated" and latch "EtatFeu:fs2|temp[3]~13" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/EtatFeu.vhd Line: 26
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "segment[0]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment[1]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment[2]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment[3]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment[4]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment[5]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment[6]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment[7]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment2[0]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment2[1]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment2[2]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment2[3]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment2[4]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment2[5]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment2[6]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment2[7]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment3[0]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment3[1]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment3[2]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment3[3]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment3[4]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment3[5]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment3[6]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment3[7]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment4[0]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment4[1]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment4[2]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment4[3]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment4[4]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment4[5]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment4[6]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment4[7]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment5[0]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment5[1]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment5[2]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment5[3]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment5[4]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment5[5]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment5[6]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment5[7]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment6[6]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "segment6[7]~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 8
    Warning (13010): Node "SRCLK1~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 12
    Warning (13010): Node "SRCLK2~synth" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/LED_ON.vhd Line: 12
Info (286030): Timing-Driven Synthesis is running
Info (17049): 61 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div1|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_9_result_int[2]~16" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_ike.tdf Line: 87
    Info (17048): Logic cell "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div1|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_9_result_int[1]~18" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_ike.tdf Line: 87
    Info (17048): Logic cell "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div1|lpm_divide_2vl:auto_generated|sign_div_unsign_4nh:divider|alt_u_div_ike:divider|add_sub_9_result_int[0]~20" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_ike.tdf Line: 87
    Info (17048): Logic cell "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[1]~12" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf Line: 72
    Info (17048): Logic cell "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_6_result_int[0]~14" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf Line: 72
    Info (17048): Logic cell "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_7_result_int[0]~16" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf Line: 77
    Info (17048): Logic cell "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_8_result_int[0]~16" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf Line: 82
    Info (17048): Logic cell "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_9_result_int[0]~16" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf Line: 87
    Info (17048): Logic cell "top_level_ADC:test_ACD|adc_sample_to_BCD:adc_sample_to_BCD_conv|lpm_divide:Div2|lpm_divide_otl:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_uhe:divider|add_sub_10_result_int[0]~16" File: C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/db/alt_u_div_uhe.tdf Line: 37
Info (144001): Generated suppressed messages file C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/output_files/LED_ON.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 6430 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 50 bidirectional pins
    Info (21061): Implemented 6313 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 22 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 387 warnings
    Info: Peak virtual memory: 4936 megabytes
    Info: Processing ended: Thu Sep 15 19:33:52 2022
    Info: Elapsed time: 00:00:47
    Info: Total CPU time (on all processors): 00:01:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Arthur/Documents_2/GitHub/VHDL-ING2/output_files/LED_ON.map.smsg.


