{
  "modules": [
    {
      "name": "bottom_plate_4path_beamforming_hier_v3",
      "parameters": [
        "CLK_X1_M",
        "CLK_X1_P",
        "CLK_X2_M",
        "CLK_X2_P",
        "CLK_X3_M",
        "CLK_X3_P",
        "CLK_X4_M",
        "CLK_X4_P",
        "OUT_M",
        "OUT_P",
        "VCMBIAS",
        "VDDA",
        "VSSA",
        "X1_M",
        "X1_P",
        "X2_M",
        "X2_P",
        "X3_M",
        "X3_P",
        "X4_M",
        "X4_P"
      ],
      "constraints": [],
      "instances": [
        {
          "abstract_template_name": "bottom_plate_4path_beamforming",
          "instance_name": "XI1",
          "fa_map": [
            {
              "formal": "CLK_X1_M",
              "actual": "CLK_X1_M"
            },
            {
              "formal": "CLK_X1_P",
              "actual": "CLK_X1_P"
            },
            {
              "formal": "CLK_X2_M",
              "actual": "CLK_X2_M"
            },
            {
              "formal": "CLK_X2_P",
              "actual": "CLK_X2_P"
            },
            {
              "formal": "CLK_X3_M",
              "actual": "CLK_X3_M"
            },
            {
              "formal": "CLK_X3_P",
              "actual": "CLK_X3_P"
            },
            {
              "formal": "CLK_X4_M",
              "actual": "CLK_X4_M"
            },
            {
              "formal": "CLK_X4_P",
              "actual": "CLK_X4_P"
            },
            {
              "formal": "OUT_M",
              "actual": "OUT_M"
            },
            {
              "formal": "OUT_P",
              "actual": "OUT_P"
            },
            {
              "formal": "VCMBIAS",
              "actual": "VCMBIAS"
            },
            {
              "formal": "VDDA",
              "actual": "VDDA"
            },
            {
              "formal": "VSSA",
              "actual": "VSSA"
            },
            {
              "formal": "X1_M",
              "actual": "X1_M"
            },
            {
              "formal": "X1_P",
              "actual": "X1_P"
            },
            {
              "formal": "X2_M",
              "actual": "X2_M"
            },
            {
              "formal": "X2_P",
              "actual": "X2_P"
            },
            {
              "formal": "X3_M",
              "actual": "X3_M"
            },
            {
              "formal": "X3_P",
              "actual": "X3_P"
            },
            {
              "formal": "X4_M",
              "actual": "X4_M"
            },
            {
              "formal": "X4_P",
              "actual": "X4_P"
            }
          ]
        }
      ]
    },
    {
      "name": "bottom_plate_4path_beamforming",
      "parameters": [
        "CLK_X1_M",
        "CLK_X1_P",
        "CLK_X2_M",
        "CLK_X2_P",
        "CLK_X3_M",
        "CLK_X3_P",
        "CLK_X4_M",
        "CLK_X4_P",
        "OUT_M",
        "OUT_P",
        "VCMBIAS",
        "VDDA",
        "VSSA",
        "X1_M",
        "X1_P",
        "X2_M",
        "X2_P",
        "X3_M",
        "X3_P",
        "X4_M",
        "X4_P"
      ],
      "constraints": [
        {
          "constraint": "symmetric_nets",
          "net1": "OUT_M",
          "net2": "OUT_P",
          "pins1": [
            "XR18/MINUS",
            "XI0/OUT_M",
            "XC8/MINUS",
            "OUT_M"
          ],
          "pins2": [
            "XR16/MINUS",
            "XI0/OUT_P",
            "XC9/MINUS",
            "OUT_P"
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_blocks",
          "pairs": [
            [
              "XC9",
	      "XC8"
            ]
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_nets",
          "net1": "X1_M",
          "net2": "X1_P",
          "pins1": [
            "M4/X1_M",
            "M12/X1_M",
            "X1_M"
          ],
          "pins2": [
            "XM0/X1_P",
            "XM8/X1_P",
            "X1_P"
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_nets",
          "net1": "X1_IN_M",
          "net2": "X1_IN_P",
          "pins1": [
            "XR8/MINUS",
            "XM8/X1_IN_M",
            "XM12/X1_IN_M",
            "XC4/MINUS"
          ],
          "pins2": [
            "XR0/MINUS",
            "XM0/X1_IN_P",
            "XM4/X1_IN_P",
            "XC1/MINUS"
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_blocks",
          "pairs": [
            [
              "XC1",
              "XC4"
            ],
            [
              "XM0",
              "XM4",
              "XM8",
              "XM12"
            ],
            [
              "XR8",
              "XR0"
            ]
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_nets",
          "net1": "X2_M",
          "net2": "X2_P",
          "pins1": [
            "XM5/X2_M",
            "XM13/X2_M",
            "X2_M"
          ],
          "pins2": [
            "XM1/X2_P",
            "XM9/X2_P",
            "X2_P"
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_nets",
          "net1": "X2_IN_M",
          "net2": "X2_IN_P",
          "pins1": [
            "XR9/MINUS",
            "XM9/X2_IN_M",
            "XM13/X2_IN_M",
            "XC5/MINUS"
          ],
          "pins2": [
            "XR1/MINUS",
            "XM1/X2_IN_P",
            "XM5/X2_IN_P",
            "XC0/MINUS"
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_blocks",
          "pairs": [
            [
              "XC5",
              "XC0"
            ],
            [
              "XM13",
              "XM9",
              "XM5",
              "XM1"
            ],
            [
              "XR9",
              "XR1"
            ]
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_nets",
          "net1": "X3_M",
          "net2": "X3_P",
          "pins1": [
            "XM6/X3_M",
            "XM14/X3_M",
            "X3_M"
          ],
          "pins2": [
            "XM2/X3_P",
            "XM10/X3_P",
            "X3_P"
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_nets",
          "net1": "X3_IN_M",
          "net2": "X3_IN_P",
          "pins1": [
            "XR10/MINUS",
            "XM10/X3_P_IN_M",
            "XM14/X3_P_IN_M",
            "XC6/MINUS"
          ],
          "pins2": [
            "XR2/MINUS",
            "XM2/X3_IN_P",
            "XM6/X3_IN_P",
            "XC2/MINUS"
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_blocks",
          "pairs": [
            [
              "XC2",
              "XC6"
            ],
            [
              "XM14",
              "XM10",
              "XM6",
              "XM2"
            ],
            [
              "XR10",
              "XR2"
            ]
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_nets",
          "net1": "X4_M",
          "net2": "X4_P",
          "pins1": [
            "XM15/X4_M",
            "XM7/X4_M",
            "X4_M"
          ],
          "pins2": [
            "XM11/X4_P",
            "XM3/X4_P",
            "X4_P"
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_nets",
          "net1": "X4_IN_M",
          "net2": "X4_IN_P",
          "pins1": [
            "XR11/MINUS",
            "XM11/X4_IN_M",
            "XM15/X4_IN_M",
            "XC7/MINUS"
          ],
          "pins2": [
            "XR3/MINUS",
            "XM7/X4_IN_P",
            "XM3/X4_IN_P",
            "XC3/MINUS"
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_blocks",
          "pairs": [
            [
              "XC3",
              "XC7"
            ],
            [
              "XM15",
              "XM11",
              "XM7",
              "XM3"
            ],
            [
              "XR11",
              "XR3"
            ]
          ],
          "direction": "V"
        }
      ],
      "instances": [
        {
          "instance_name": "XR18",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "OUT_M"
            },
            {
              "formal": "PLUS",
              "actual": "IN_P"
            }
          ],
          "abstract_template_name": "RES_w1u_l14u"
        },
        {
          "instance_name": "XR16",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "OUT_P"
            },
            {
              "formal": "PLUS",
              "actual": "IN_M"
            }
          ],
          "abstract_template_name": "RES_w1u_l14u"
        },
        {
          "instance_name": "XR11",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X4_IN_M"
            },
            {
              "formal": "PLUS",
              "actual": "IN_M"
            }
          ],
          "abstract_template_name": "RES_w1u_l14u"
        },
        {
          "instance_name": "XR10",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X3_IN_M"
            },
            {
              "formal": "PLUS",
              "actual": "IN_M"
            }
          ],
          "abstract_template_name": "RES_w1u_l14u"
        },
        {
          "instance_name": "XR9",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X2_IN_M"
            },
            {
              "formal": "PLUS",
              "actual": "IN_M"
            }
          ],
          "abstract_template_name": "RES_w1u_l14u"
        },
        {
          "instance_name": "XR8",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X1_IN_M"
            },
            {
              "formal": "PLUS",
              "actual": "IN_M"
            }
          ],
          "abstract_template_name": "RES_w1u_l14u"
        },
        {
          "instance_name": "XR3",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X4_IN_P"
            },
            {
              "formal": "PLUS",
              "actual": "IN_P"
            }
          ],
          "abstract_template_name": "RES_w1u_l14u"
        },
        {
          "instance_name": "XR2",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X3_IN_P"
            },
            {
              "formal": "PLUS",
              "actual": "IN_P"
            }
          ],
          "abstract_template_name": "RES_w1u_l14u"
        },
        {
          "instance_name": "XR1",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X2_IN_P"
            },
            {
              "formal": "PLUS",
              "actual": "IN_P"
            }
          ],
          "abstract_template_name": "RES_w1u_l14u"
        },
        {
          "instance_name": "XR0",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X1_IN_P"
            },
            {
              "formal": "PLUS",
              "actual": "IN_P"
            }
          ],
          "abstract_template_name": "RES_w1u_l14u"
        },
        {
          "abstract_template_name": "TIA_1",
          "instance_name": "XI0",
          "fa_map": [
            {
              "formal": "IN_M",
              "actual": "IN_M"
            },
            {
              "formal": "IN_P",
              "actual": "IN_P"
            },
            {
              "formal": "OUT_M",
              "actual": "OUT_M"
            },
            {
              "formal": "OUT_P",
              "actual": "OUT_P"
            },
            {
              "formal": "VDDA",
              "actual": "VDDA"
            },
            {
              "formal": "VSSA",
              "actual": "VSSA"
            }
          ]
        },
        {
          "instance_name": "XC8",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "OUT_M"
            },
            {
              "formal": "PLUS",
              "actual": "IN_P"
            }
          ],
          "abstract_template_name": "CAP_MIM_wt32_lt32"
        },
        {
          "instance_name": "XC9",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "OUT_P"
            },
            {
              "formal": "PLUS",
              "actual": "IN_M"
            }
          ],
          "abstract_template_name": "CAP_MIM_wt32_lt32"
        },
        {
          "instance_name": "XC4",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X1_IN_M"
            },
            {
              "formal": "PLUS",
              "actual": "VCMBIAS"
            }
          ],
          "abstract_template_name": "CAP_MIM_wt32_lt32"
        },
        {
          "instance_name": "XC5",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X2_IN_M"
            },
            {
              "formal": "PLUS",
              "actual": "VCMBIAS"
            }
          ],
          "abstract_template_name": "CAP_MIM_wt32_lt32"
        },
        {
          "instance_name": "XC7",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X4_IN_M"
            },
            {
              "formal": "PLUS",
              "actual": "VCMBIAS"
            }
          ],
          "abstract_template_name": "CAP_MIM_wt32_lt32"
        },
        {
          "instance_name": "XC6",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X3_IN_M"
            },
            {
              "formal": "PLUS",
              "actual": "VCMBIAS"
            }
          ],
          "abstract_template_name": "CAP_MIM_wt32_lt32"
        },
        {
          "instance_name": "XC2",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X3_IN_P"
            },
            {
              "formal": "PLUS",
              "actual": "VCMBIAS"
            }
          ],
          "abstract_template_name": "CAP_MIM_wt32_lt32"
        },
        {
          "instance_name": "XC3",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X4_IN_P"
            },
            {
              "formal": "PLUS",
              "actual": "VCMBIAS"
            }
          ],
          "abstract_template_name": "CAP_MIM_wt32_lt32"
        },
        {
          "instance_name": "XC1",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X1_IN_P"
            },
            {
              "formal": "PLUS",
              "actual": "VCMBIAS"
            }
          ],
          "abstract_template_name": "CAP_MIM_wt32_lt32"
        },
        {
          "instance_name": "XC0",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "X2_IN_P"
            },
            {
              "formal": "PLUS",
              "actual": "VCMBIAS"
            }
          ],
          "abstract_template_name": "CAP_MIM_wt32_lt32"
        },
        {
          "instance_name": "XM15",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X4_M"
            },
            {
              "formal": "G",
              "actual": "CLK_X4_P"
            },
            {
              "formal": "S",
              "actual": "X4_IN_M"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM14",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X3_M"
            },
            {
              "formal": "G",
              "actual": "CLK_X3_P"
            },
            {
              "formal": "S",
              "actual": "X3_IN_M"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM13",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X2_M"
            },
            {
              "formal": "G",
              "actual": "CLK_X2_P"
            },
            {
              "formal": "S",
              "actual": "X2_IN_M"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM12",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X1_M"
            },
            {
              "formal": "G",
              "actual": "CLK_X1_P"
            },
            {
              "formal": "S",
              "actual": "X1_IN_M"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM11",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X4_P"
            },
            {
              "formal": "G",
              "actual": "CLK_X4_M"
            },
            {
              "formal": "S",
              "actual": "X4_IN_M"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM10",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X3_P"
            },
            {
              "formal": "G",
              "actual": "CLK_X3_M"
            },
            {
              "formal": "S",
              "actual": "X3_IN_M"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM9",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X2_P"
            },
            {
              "formal": "G",
              "actual": "CLK_X2_M"
            },
            {
              "formal": "S",
              "actual": "X2_IN_M"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM8",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X1_P"
            },
            {
              "formal": "G",
              "actual": "CLK_X1_M"
            },
            {
              "formal": "S",
              "actual": "X1_IN_M"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM7",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X4_M"
            },
            {
              "formal": "G",
              "actual": "CLK_X4_M"
            },
            {
              "formal": "S",
              "actual": "X4_IN_P"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM6",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X3_M"
            },
            {
              "formal": "G",
              "actual": "CLK_X3_M"
            },
            {
              "formal": "S",
              "actual": "X3_IN_P"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM5",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X2_M"
            },
            {
              "formal": "G",
              "actual": "CLK_X2_M"
            },
            {
              "formal": "S",
              "actual": "X2_IN_P"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM4",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X1_M"
            },
            {
              "formal": "G",
              "actual": "CLK_X1_M"
            },
            {
              "formal": "S",
              "actual": "X1_IN_P"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM3",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X4_P"
            },
            {
              "formal": "G",
              "actual": "CLK_X4_P"
            },
            {
              "formal": "S",
              "actual": "X4_IN_P"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM2",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X3_P"
            },
            {
              "formal": "G",
              "actual": "CLK_X3_P"
            },
            {
              "formal": "S",
              "actual": "X3_IN_P"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM1",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X2_P"
            },
            {
              "formal": "G",
              "actual": "CLK_X2_P"
            },
            {
              "formal": "S",
              "actual": "X2_IN_P"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        },
        {
          "instance_name": "XM0",
          "fa_map": [
            {
              "formal": "D",
              "actual": "X1_P"
            },
            {
              "formal": "G",
              "actual": "CLK_X1_P"
            },
            {
              "formal": "S",
              "actual": "X1_IN_P"
            },
            {
              "formal": "DNWP",
              "actual": "VDDA"
            }
          ],
          "abstract_template_name": "SW_NMOS_wr2u_lr60n_nr16"
        }
      ]  
   } 
    
  ],
  "global_signals": []
}
