#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Jun 25 16:01:01 2017
# Process ID: 7492
# Current directory: C:/Users/ianma/Documents/Simula/Multi-codificador
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7436 C:\Users\ianma\Documents\Simula\Multi-codificador\Multi-codificador.xpr
# Log file: C:/Users/ianma/Documents/Simula/Multi-codificador/vivado.log
# Journal file: C:/Users/ianma/Documents/Simula/Multi-codificador\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 716.047 ; gain = 66.082
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: codificador
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'source' was cancelled
2 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'synth_design' was cancelled
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: codificador
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 805.230 ; gain = 6.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'codificador' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/codificador.vhd:14]
INFO: [Synth 8-3491] module 'Codificador_Exp' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:5' bound to instance 'CT1' of component 'Codificador_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/codificador.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Codificador_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:12]
INFO: [Synth 8-3491] module 'BCD7421_Exp' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd:5' bound to instance 'CBCD7421_Exp' of component 'BCD7421_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:37]
INFO: [Synth 8-638] synthesizing module 'BCD7421_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD7421_Exp' (1#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd:10]
INFO: [Synth 8-3491] module 'BCD5211_Exp' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd:5' bound to instance 'CBCD5211_Exp' of component 'BCD5211_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:38]
INFO: [Synth 8-638] synthesizing module 'BCD5211_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD5211_Exp' (2#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd:10]
INFO: [Synth 8-3491] module 'BCD2421_Exp' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd:5' bound to instance 'CBCD2421_Exp' of component 'BCD2421_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BCD2421_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD2421_Exp' (3#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd:10]
INFO: [Synth 8-3491] module 'XS3_Exp' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd:5' bound to instance 'CXS3_Exp' of component 'XS3_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:40]
INFO: [Synth 8-638] synthesizing module 'XS3_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'XS3_Exp' (4#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Codificador_Exp' (5#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:12]
WARNING: [Synth 8-3848] Net s_circ in module/entity codificador does not have driver. [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/codificador.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'codificador' (6#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/codificador.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 838.660 ; gain = 39.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 838.660 ; gain = 39.480
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:02 ; elapsed = 00:01:58 . Memory (MB): peak = 1124.289 ; gain = 325.109
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:04 . Memory (MB): peak = 1124.289 ; gain = 325.109
update_compile_order -fileset sources_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1124.820 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'codificador' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/codificador.vhd:14]
INFO: [Synth 8-3491] module 'Codificador_Circ' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:5' bound to instance 'CT0' of component 'Codificador_Circ' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/codificador.vhd:34]
INFO: [Synth 8-638] synthesizing module 'Codificador_Circ' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:12]
INFO: [Synth 8-3491] module 'BCD7421' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd:6' bound to instance 'CBCD7421' of component 'BCD7421' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:37]
INFO: [Synth 8-638] synthesizing module 'BCD7421' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'BCD7421' (1#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421.vhd:11]
INFO: [Synth 8-3491] module 'BCD5211' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd:6' bound to instance 'CBCD5211' of component 'BCD5211' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:38]
INFO: [Synth 8-638] synthesizing module 'BCD5211' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'BCD5211' (2#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211.vhd:11]
INFO: [Synth 8-3491] module 'BCD2421' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd:6' bound to instance 'CBCD2421' of component 'BCD2421' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BCD2421' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'BCD2421' (3#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421.vhd:11]
INFO: [Synth 8-3491] module 'XS3' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd:5' bound to instance 'CXS3' of component 'XS3' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:40]
INFO: [Synth 8-638] synthesizing module 'XS3' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'XS3' (4#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Codificador_Circ' (5#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Circ.vhd:12]
INFO: [Synth 8-3491] module 'Codificador_Exp' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:5' bound to instance 'CT1' of component 'Codificador_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/codificador.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Codificador_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:12]
INFO: [Synth 8-3491] module 'BCD7421_Exp' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd:5' bound to instance 'CBCD7421_Exp' of component 'BCD7421_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:37]
INFO: [Synth 8-638] synthesizing module 'BCD7421_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD7421_Exp' (6#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD7421_Exp.vhd:10]
INFO: [Synth 8-3491] module 'BCD5211_Exp' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd:5' bound to instance 'CBCD5211_Exp' of component 'BCD5211_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:38]
INFO: [Synth 8-638] synthesizing module 'BCD5211_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD5211_Exp' (7#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD5211_Exp.vhd:10]
INFO: [Synth 8-3491] module 'BCD2421_Exp' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd:5' bound to instance 'CBCD2421_Exp' of component 'BCD2421_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:39]
INFO: [Synth 8-638] synthesizing module 'BCD2421_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'BCD2421_Exp' (8#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/BCD2421_Exp.vhd:10]
INFO: [Synth 8-3491] module 'XS3_Exp' declared at 'C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd:5' bound to instance 'CXS3_Exp' of component 'XS3_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:40]
INFO: [Synth 8-638] synthesizing module 'XS3_Exp' [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'XS3_Exp' (9#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/XS3_Exp.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Codificador_Exp' (10#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/Codificador_Exp.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'codificador' (11#1) [C:/Users/ianma/Documents/Simula/Multi-codificador/Multi-codificador.srcs/sources_1/new/codificador.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 1147.563 ; gain = 22.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 1147.563 ; gain = 22.742
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:55 . Memory (MB): peak = 1176.367 ; gain = 51.547
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jun 25 17:36:39 2017...
