# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../int_cusum_multi_stream.srcs/sources_1/new/axi_register.vhd" \
"../../../../int_cusum_multi_stream.srcs/sources_1/new/multi_stream_cusum_anomaly_detector_top_module.vhd" \
"../../../../int_cusum_multi_stream.srcs/sources_1/new/multi_stream_int_adder_subtractor.vhd" \
"../../../../int_cusum_multi_stream.srcs/sources_1/new/multi_stream_int_cumulative_sums_detector.vhd" \
"../../../../int_cusum_multi_stream.srcs/sources_1/new/multi_stream_int_max.vhd" \
"../../../../int_cusum_multi_stream.srcs/sources_1/new/multi_stream_int_threshold_exceeding_detector.vhd" \
"../../../../int_cusum_multi_stream.srcs/sources_1/new/stream_selector.vhd" \
"../../../../int_cusum_multi_stream.srcs/sim_1/new/testbench_anomaly_detector.vhd" \

# Do not sort compile order
nosort
