Analysis & Synthesis report for riscv
Tue Jul 19 12:49:46 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. State Machine - |riscv|ex_reg:U_8|me_mem_mode
  6. State Machine - |riscv|dec_reg:U_6|ex_mux_fw_mem_sel
  7. State Machine - |riscv|dec_reg:U_6|ex_mux_fw_rs2_sel
  8. State Machine - |riscv|dec_reg:U_6|ex_mux_fw_rs1_sel
  9. State Machine - |riscv|dec_reg:U_6|ex_mem_mode
 10. State Machine - |riscv|dec_reg:U_6|ex_alu_mode
 11. State Machine - |riscv|SD_Controller:U_22|SdCardCtrl:U_0|rtnState_v
 12. State Machine - |riscv|SD_Controller:U_22|SdCardCtrl:U_0|state_v
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated
 15. Source assignments for Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated
 16. Source assignments for Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated
 17. Source assignments for Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated
 18. Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component
 21. Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component
 22. Parameter Settings for User Entity Instance: SD_Controller:U_22|SdCardCtrl:U_0
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "SD_Controller:U_22|SdCardCtrl:U_0"
 25. Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:0:ram_cell"
 26. Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:1:ram_cell"
 27. Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:2:ram_cell"
 28. Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:3:ram_cell"
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Jul 19 12:49:46 2022           ;
; Quartus Prime Version       ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name               ; riscv                                       ;
; Top-level Entity Name       ; riscv                                       ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5cgxfc5c6f27c7     ;                    ;
; Top-level entity name                                                           ; riscv              ; riscv              ;
; Family name                                                                     ; cyclone v          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 5           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
+----------------------------+-------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|ex_reg:U_8|me_mem_mode                                                                                                                                                                                                                         ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+-------------------------+--------------------------+
; Name                     ; me_mem_mode.mem_lb~reg0 ; me_mem_mode.mem_sw~reg0 ; me_mem_mode.mem_sh~reg0 ; me_mem_mode.mem_sb~reg0 ; me_mem_mode.mem_lhu~reg0 ; me_mem_mode.mem_lbu~reg0 ; me_mem_mode.mem_lw~reg0 ; me_mem_mode.mem_lh~reg0 ; me_mem_mode.mem_nls~reg0 ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+-------------------------+--------------------------+
; me_mem_mode.mem_nls~reg0 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 0                        ;
; me_mem_mode.mem_lh~reg0  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 1                       ; 1                        ;
; me_mem_mode.mem_lw~reg0  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 1                       ; 0                       ; 1                        ;
; me_mem_mode.mem_lbu~reg0 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 1                        ; 0                       ; 0                       ; 1                        ;
; me_mem_mode.mem_lhu~reg0 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; me_mem_mode.mem_sb~reg0  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; me_mem_mode.mem_sh~reg0  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; me_mem_mode.mem_sw~reg0  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; me_mem_mode.mem_lb~reg0  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+-------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|dec_reg:U_6|ex_mux_fw_mem_sel                                                                                                        ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+
; Name                                   ; ex_mux_fw_mem_sel.fwd_return_data~reg0 ; ex_mux_fw_mem_sel.fwd_alu_data~reg0 ; ex_mux_fw_mem_sel.fwd_reg_data~reg0 ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+
; ex_mux_fw_mem_sel.fwd_reg_data~reg0    ; 0                                      ; 0                                   ; 0                                   ;
; ex_mux_fw_mem_sel.fwd_alu_data~reg0    ; 0                                      ; 1                                   ; 1                                   ;
; ex_mux_fw_mem_sel.fwd_return_data~reg0 ; 1                                      ; 0                                   ; 1                                   ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|dec_reg:U_6|ex_mux_fw_rs2_sel                                                                                                        ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+
; Name                                   ; ex_mux_fw_rs2_sel.fwd_return_data~reg0 ; ex_mux_fw_rs2_sel.fwd_alu_data~reg0 ; ex_mux_fw_rs2_sel.fwd_reg_data~reg0 ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+
; ex_mux_fw_rs2_sel.fwd_reg_data~reg0    ; 0                                      ; 0                                   ; 0                                   ;
; ex_mux_fw_rs2_sel.fwd_alu_data~reg0    ; 0                                      ; 1                                   ; 1                                   ;
; ex_mux_fw_rs2_sel.fwd_return_data~reg0 ; 1                                      ; 0                                   ; 1                                   ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|dec_reg:U_6|ex_mux_fw_rs1_sel                                                                                                        ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+
; Name                                   ; ex_mux_fw_rs1_sel.fwd_return_data~reg0 ; ex_mux_fw_rs1_sel.fwd_alu_data~reg0 ; ex_mux_fw_rs1_sel.fwd_reg_data~reg0 ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+
; ex_mux_fw_rs1_sel.fwd_reg_data~reg0    ; 0                                      ; 0                                   ; 0                                   ;
; ex_mux_fw_rs1_sel.fwd_alu_data~reg0    ; 0                                      ; 1                                   ; 1                                   ;
; ex_mux_fw_rs1_sel.fwd_return_data~reg0 ; 1                                      ; 0                                   ; 1                                   ;
+----------------------------------------+----------------------------------------+-------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|dec_reg:U_6|ex_mem_mode                                                                                                                                                                                                                        ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+-------------------------+--------------------------+
; Name                     ; ex_mem_mode.mem_lb~reg0 ; ex_mem_mode.mem_sw~reg0 ; ex_mem_mode.mem_sh~reg0 ; ex_mem_mode.mem_sb~reg0 ; ex_mem_mode.mem_lhu~reg0 ; ex_mem_mode.mem_lbu~reg0 ; ex_mem_mode.mem_lw~reg0 ; ex_mem_mode.mem_lh~reg0 ; ex_mem_mode.mem_nls~reg0 ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+-------------------------+--------------------------+
; ex_mem_mode.mem_nls~reg0 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 0                        ;
; ex_mem_mode.mem_lh~reg0  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 1                       ; 1                        ;
; ex_mem_mode.mem_lw~reg0  ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 1                       ; 0                       ; 1                        ;
; ex_mem_mode.mem_lbu~reg0 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                        ; 1                        ; 0                       ; 0                       ; 1                        ;
; ex_mem_mode.mem_lhu~reg0 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; ex_mem_mode.mem_sb~reg0  ; 0                       ; 0                       ; 0                       ; 1                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; ex_mem_mode.mem_sh~reg0  ; 0                       ; 0                       ; 1                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; ex_mem_mode.mem_sw~reg0  ; 0                       ; 1                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
; ex_mem_mode.mem_lb~reg0  ; 1                       ; 0                       ; 0                       ; 0                       ; 0                        ; 0                        ; 0                       ; 0                       ; 1                        ;
+--------------------------+-------------------------+-------------------------+-------------------------+-------------------------+--------------------------+--------------------------+-------------------------+-------------------------+--------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|dec_reg:U_6|ex_alu_mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+---------------------------+--------------------------+---------------------------+--------------------------+--------------------------+-------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+
; Name                      ; ex_alu_mode.alu_bgeu~reg0 ; ex_alu_mode.alu_bltu~reg0 ; ex_alu_mode.alu_bge~reg0 ; ex_alu_mode.alu_blt~reg0 ; ex_alu_mode.alu_bne~reg0 ; ex_alu_mode.alu_beq~reg0 ; ex_alu_mode.alu_jalr~reg0 ; ex_alu_mode.alu_jal~reg0 ; ex_alu_mode.alu_sltu~reg0 ; ex_alu_mode.alu_slt~reg0 ; ex_alu_mode.alu_xor~reg0 ; ex_alu_mode.alu_or~reg0 ; ex_alu_mode.alu_and~reg0 ; ex_alu_mode.alu_sra~reg0 ; ex_alu_mode.alu_srl~reg0 ; ex_alu_mode.alu_sll~reg0 ; ex_alu_mode.alu_sub~reg0 ; ex_alu_mode.alu_add~reg0 ;
+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+---------------------------+--------------------------+---------------------------+--------------------------+--------------------------+-------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+
; ex_alu_mode.alu_add~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ;
; ex_alu_mode.alu_sub~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ; 1                        ;
; ex_alu_mode.alu_sll~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 1                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_srl~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 1                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_sra~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 1                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_and~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 1                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_or~reg0   ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 1                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_xor~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 1                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_slt~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 1                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_sltu~reg0 ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 1                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_jal~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 1                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_jalr~reg0 ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 1                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_beq~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 0                        ; 1                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_bne~reg0  ; 0                         ; 0                         ; 0                        ; 0                        ; 1                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_blt~reg0  ; 0                         ; 0                         ; 0                        ; 1                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_bge~reg0  ; 0                         ; 0                         ; 1                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_bltu~reg0 ; 0                         ; 1                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
; ex_alu_mode.alu_bgeu~reg0 ; 1                         ; 0                         ; 0                        ; 0                        ; 0                        ; 0                        ; 0                         ; 0                        ; 0                         ; 0                        ; 0                        ; 0                       ; 0                        ; 0                        ; 0                        ; 0                        ; 0                        ; 1                        ;
+---------------------------+---------------------------+---------------------------+--------------------------+--------------------------+--------------------------+--------------------------+---------------------------+--------------------------+---------------------------+--------------------------+--------------------------+-------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|SD_Controller:U_22|SdCardCtrl:U_0|rtnState_v                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------+-------------------------+-----------------------+---------------------+--------------------+-----------------------------+--------------------+---------------------+--------------------+-------------------+-------------------+-----------------------------+--------------------------------+-----------------------+-----------------------+------------------------------+----------------------+------------------------------+----------------------+-----------------------+
; Name                           ; rtnState_v.REPORT_ERROR ; rtnState_v.PULSE_SCLK ; rtnState_v.DESELECT ; rtnState_v.RX_BITS ; rtnState_v.GET_CMD_RESPONSE ; rtnState_v.TX_BITS ; rtnState_v.START_TX ; rtnState_v.WR_WAIT ; rtnState_v.WR_BLK ; rtnState_v.RD_BLK ; rtnState_v.WAIT_FOR_HOST_RW ; rtnState_v.CHK_ACMD41_RESPONSE ; rtnState_v.SEND_CMD41 ; rtnState_v.SEND_CMD55 ; rtnState_v.GET_CMD8_RESPONSE ; rtnState_v.SEND_CMD8 ; rtnState_v.CHK_CMD0_RESPONSE ; rtnState_v.SEND_CMD0 ; rtnState_v.START_INIT ;
+--------------------------------+-------------------------+-----------------------+---------------------+--------------------+-----------------------------+--------------------+---------------------+--------------------+-------------------+-------------------+-----------------------------+--------------------------------+-----------------------+-----------------------+------------------------------+----------------------+------------------------------+----------------------+-----------------------+
; rtnState_v.START_INIT          ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 0                     ;
; rtnState_v.SEND_CMD0           ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 1                    ; 1                     ;
; rtnState_v.CHK_CMD0_RESPONSE   ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 1                            ; 0                    ; 1                     ;
; rtnState_v.SEND_CMD8           ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 1                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.GET_CMD8_RESPONSE   ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 1                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.SEND_CMD55          ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 1                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.SEND_CMD41          ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 1                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.CHK_ACMD41_RESPONSE ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 1                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.WAIT_FOR_HOST_RW    ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 1                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.RD_BLK              ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 1                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.WR_BLK              ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 1                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.WR_WAIT             ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 1                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.START_TX            ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 1                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.TX_BITS             ; 0                       ; 0                     ; 0                   ; 0                  ; 0                           ; 1                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.GET_CMD_RESPONSE    ; 0                       ; 0                     ; 0                   ; 0                  ; 1                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.RX_BITS             ; 0                       ; 0                     ; 0                   ; 1                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.DESELECT            ; 0                       ; 0                     ; 1                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.PULSE_SCLK          ; 0                       ; 1                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
; rtnState_v.REPORT_ERROR        ; 1                       ; 0                     ; 0                   ; 0                  ; 0                           ; 0                  ; 0                   ; 0                  ; 0                 ; 0                 ; 0                           ; 0                              ; 0                     ; 0                     ; 0                            ; 0                    ; 0                            ; 0                    ; 1                     ;
+--------------------------------+-------------------------+-----------------------+---------------------+--------------------+-----------------------------+--------------------+---------------------+--------------------+-------------------+-------------------+-----------------------------+--------------------------------+-----------------------+-----------------------+------------------------------+----------------------+------------------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |riscv|SD_Controller:U_22|SdCardCtrl:U_0|state_v                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+----------------------+--------------------+------------------+-----------------+--------------------------+-----------------+------------------+-----------------+----------------+----------------+--------------------------+-----------------------------+--------------------+--------------------+---------------------------+-------------------+---------------------------+-------------------+--------------------+
; Name                        ; state_v.REPORT_ERROR ; state_v.PULSE_SCLK ; state_v.DESELECT ; state_v.RX_BITS ; state_v.GET_CMD_RESPONSE ; state_v.TX_BITS ; state_v.START_TX ; state_v.WR_WAIT ; state_v.WR_BLK ; state_v.RD_BLK ; state_v.WAIT_FOR_HOST_RW ; state_v.CHK_ACMD41_RESPONSE ; state_v.SEND_CMD41 ; state_v.SEND_CMD55 ; state_v.GET_CMD8_RESPONSE ; state_v.SEND_CMD8 ; state_v.CHK_CMD0_RESPONSE ; state_v.SEND_CMD0 ; state_v.START_INIT ;
+-----------------------------+----------------------+--------------------+------------------+-----------------+--------------------------+-----------------+------------------+-----------------+----------------+----------------+--------------------------+-----------------------------+--------------------+--------------------+---------------------------+-------------------+---------------------------+-------------------+--------------------+
; state_v.START_INIT          ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 0                  ;
; state_v.SEND_CMD0           ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 1                 ; 1                  ;
; state_v.CHK_CMD0_RESPONSE   ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 1                         ; 0                 ; 1                  ;
; state_v.SEND_CMD8           ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 1                 ; 0                         ; 0                 ; 1                  ;
; state_v.GET_CMD8_RESPONSE   ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 1                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.SEND_CMD55          ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 1                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.SEND_CMD41          ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 1                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.CHK_ACMD41_RESPONSE ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 1                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.WAIT_FOR_HOST_RW    ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 1                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.RD_BLK              ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 1              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.WR_BLK              ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 1              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.WR_WAIT             ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 1               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.START_TX            ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 1                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.TX_BITS             ; 0                    ; 0                  ; 0                ; 0               ; 0                        ; 1               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.GET_CMD_RESPONSE    ; 0                    ; 0                  ; 0                ; 0               ; 1                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.RX_BITS             ; 0                    ; 0                  ; 0                ; 1               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.DESELECT            ; 0                    ; 0                  ; 1                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.PULSE_SCLK          ; 0                    ; 1                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
; state_v.REPORT_ERROR        ; 1                    ; 0                  ; 0                ; 0               ; 0                        ; 0               ; 0                ; 0               ; 0              ; 0              ; 0                        ; 0                           ; 0                  ; 0                  ; 0                         ; 0                 ; 0                         ; 0                 ; 1                  ;
+-----------------------------+----------------------+--------------------+------------------+-----------------+--------------------------+-----------------+------------------+-----------------+----------------+----------------+--------------------------+-----------------------------+--------------------+--------------------+---------------------------+-------------------+---------------------------+-------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |riscv|if_reg:U_2|op_code[0]                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |riscv|pc_reg:U_0|if_pc[0]                                   ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |riscv|pc_reg:U_0|if_pc[12]                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |riscv|SD_Controller:U_22|SdCardCtrl:U_0|rx_v[6]             ;
; 33:1               ; 32 bits   ; 704 LEs       ; 640 LEs              ; 64 LEs                 ; Yes        ; |riscv|dec_reg:U_6|ex_rs1[15]                                ;
; 33:1               ; 32 bits   ; 704 LEs       ; 640 LEs              ; 64 LEs                 ; Yes        ; |riscv|dec_reg:U_6|ex_rs2[1]                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |riscv|io_controller:U_21|io_data_out[6]                     ;
; 7:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |riscv|SD_Controller:U_22|SdCardCtrl:U_0|sclkPhaseTimer_v[5] ;
; 7:1                ; 10 bits   ; 40 LEs        ; 10 LEs               ; 30 LEs                 ; Yes        ; |riscv|SD_Controller:U_22|SdCardCtrl:U_0|byteCnt_v[0]        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |riscv|io_controller:U_21|io_data_out[0]                     ;
; 129:1              ; 5 bits    ; 430 LEs       ; 75 LEs               ; 355 LEs                ; Yes        ; |riscv|dec_reg:U_6|ex_target_reg[3]                          ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |riscv|io_controller:U_21|io_data_out[12]                    ;
; 18:1               ; 16 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |riscv|io_controller:U_21|io_data_out[26]                    ;
; 22:1               ; 2 bits    ; 28 LEs        ; 10 LEs               ; 18 LEs                 ; Yes        ; |riscv|SD_Controller:U_22|SdCardCtrl:U_0|bitCnt_v[0]         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv|decoder:U_4|dec_mem_mode.mem_sb                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv|ALU:U_7|ShiftLeft0                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv|ALU:U_7|ShiftRight0                                   ;
; 4:1                ; 50 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; No         ; |riscv|ALU:U_7|ShiftRight0                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv|ALU:U_7|ShiftRight0                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv|ALU:U_7|ShiftLeft0                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv|ALU:U_7|ShiftLeft0                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv|decoder:U_4|Mux17                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |riscv|decoder:U_4|dec_mem_mode.mem_lw                       ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |riscv|SD_Controller:U_22|SD_Fetch:U_1|Mux41                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |riscv|mux_memory:U_13|me_me_out[11]                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |riscv|mux_fw_rs2:U_15|Selector31                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |riscv|mux_fw_rs1:U_14|Selector28                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv|decoder:U_4|dec_mux_fw_rs1_sel.fwd_reg_data           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |riscv|decoder:U_4|dec_mux_fw_rs2_sel.fwd_reg_data           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv|SD_Controller:U_22|SdCardCtrl:U_0|rtnState_v          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |riscv|Memory:U_12|Selector16                                ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |riscv|im:U_1|loaded_word                                    ;
; 128:1              ; 5 bits    ; 425 LEs       ; 40 LEs               ; 385 LEs                ; No         ; |riscv|decoder:U_4|Mux76                                     ;
; 128:1              ; 5 bits    ; 425 LEs       ; 55 LEs               ; 370 LEs                ; No         ; |riscv|decoder:U_4|Mux72                                     ;
; 7:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; No         ; |riscv|SD_Controller:U_22|SdCardCtrl:U_0|rtnState_v          ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |riscv|mux_memory:U_13|me_me_out[5]                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |riscv|SD_Controller:U_22|SdCardCtrl:U_0|rtnState_v          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |riscv|SD_Controller:U_22|SdCardCtrl:U_0|rtnState_v          ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |riscv|mux_memory:U_13|me_me_out[28]                         ;
; 15:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |riscv|ALU:U_7|Selector25                                    ;
; 15:1               ; 12 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |riscv|ALU:U_7|Selector6                                     ;
; 18:1               ; 3 bits    ; 36 LEs        ; 33 LEs               ; 3 LEs                  ; No         ; |riscv|ALU:U_7|Selector28                                    ;
; 18:1               ; 3 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |riscv|ALU:U_7|Selector3                                     ;
; 16:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; No         ; |riscv|SD_Controller:U_22|SdCardCtrl:U_0|state_v             ;
; 17:1               ; 2 bits    ; 22 LEs        ; 8 LEs                ; 14 LEs                 ; No         ; |riscv|SD_Controller:U_22|SdCardCtrl:U_0|state_v             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_k5v3      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_k5v3      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_k5v3      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                       ;
+------------------------------------+----------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                    ;
; WIDTH_A                            ; 8                    ; Signed Integer                                             ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                             ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_k5v3      ; Untyped                                                    ;
+------------------------------------+----------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD_Controller:U_22|SdCardCtrl:U_0 ;
+-----------------+-------------+------------------------------------------------+
; Parameter Name  ; Value       ; Type                                           ;
+-----------------+-------------+------------------------------------------------+
; freq_g          ; 50.0        ; Signed Float                                   ;
; init_spi_freq_g ; 0.4         ; Signed Float                                   ;
; spi_freq_g      ; 25.0        ; Signed Float                                   ;
; block_size_g    ; 512         ; Signed Integer                                 ;
; card_type_g     ; SDHC_CARD_E ; Enumerated                                     ;
+-----------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                      ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Name                                      ; Value                                                                     ;
+-------------------------------------------+---------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                         ;
; Entity Instance                           ; Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; Memory:U_12|ram:\ram_cellarray:2:ram_cell|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; Memory:U_12|ram:\ram_cellarray:1:ram_cell|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
; Entity Instance                           ; Memory:U_12|ram:\ram_cellarray:0:ram_cell|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                               ;
;     -- WIDTH_A                            ; 8                                                                         ;
;     -- NUMWORDS_A                         ; 8192                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                              ;
;     -- WIDTH_B                            ; 1                                                                         ;
;     -- NUMWORDS_B                         ; 0                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                 ;
+-------------------------------------------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SD_Controller:U_22|SdCardCtrl:U_0"                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_i ; Input  ; Info     ; Stuck at GND                                                                        ;
; wr_i   ; Input  ; Info     ; Stuck at GND                                                                        ;
; mosi_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sclk_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:0:ram_cell" ;
+-------------+-------+----------+--------------------------------------+
; Port        ; Type  ; Severity ; Details                              ;
+-------------+-------+----------+--------------------------------------+
; address[12] ; Input ; Info     ; Stuck at GND                         ;
+-------------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:1:ram_cell" ;
+-------------+-------+----------+--------------------------------------+
; Port        ; Type  ; Severity ; Details                              ;
+-------------+-------+----------+--------------------------------------+
; address[12] ; Input ; Info     ; Stuck at GND                         ;
+-------------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:2:ram_cell" ;
+-------------+-------+----------+--------------------------------------+
; Port        ; Type  ; Severity ; Details                              ;
+-------------+-------+----------+--------------------------------------+
; address[12] ; Input ; Info     ; Stuck at GND                         ;
+-------------+-------+----------+--------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:U_12|ram:\ram_cellarray:3:ram_cell" ;
+-------------+-------+----------+--------------------------------------+
; Port        ; Type  ; Severity ; Details                              ;
+-------------+-------+----------+--------------------------------------+
; address[12] ; Input ; Info     ; Stuck at GND                         ;
+-------------+-------+----------+--------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Jul 19 12:49:41 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sdcardctrl_entity.vhd
    Info (12023): Found entity 1: SdCardCtrl File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sdcardctrl_entity.vhd Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sd_fetch_entity.vhd
    Info (12023): Found entity 1: SD_Fetch File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sd_fetch_entity.vhd Line: 18
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SdCardCtrl_behav.vhd
    Info (12022): Found design unit 1: SdCardCtrl-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SdCardCtrl_behav.vhd Line: 121
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd
    Info (12022): Found design unit 1: SD_Fetch-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sd_controller_struct.vhd
    Info (12022): Found design unit 1: SD_Controller-struct File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sd_controller_struct.vhd Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sd_controller_entity.vhd
    Info (12023): Found entity 1: SD_Controller File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sd_controller_entity.vhd Line: 17
Info (12021): Found 2 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ram.vhd Line: 55
    Info (12023): Found entity 1: ram File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ram.vhd Line: 43
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd
    Info (12022): Found design unit 1: Memory-ip_ram File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/button_input.vhd
    Info (12022): Found design unit 1: button_input-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/button_input.vhd Line: 16
    Info (12023): Found entity 1: button_input File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/button_input.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sbpu_entity.vhd
    Info (12023): Found entity 1: SBPU File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sbpu_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SBPU_behav.vhd
    Info (12022): Found design unit 1: SBPU-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SBPU_behav.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_tb_struct.vhd
    Info (12022): Found design unit 1: RISCV_tb-struct File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_tb_struct.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_tb_entity.vhd
    Info (12023): Found entity 1: RISCV_tb File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_tb_entity.vhd Line: 13
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd
    Info (12022): Found design unit 1: riscv-struct File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_entity.vhd
    Info (12023): Found entity 1: riscv File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_entity.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/rf_entity.vhd
    Info (12023): Found entity 1: RF File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/rf_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/RF_behave.vhd
    Info (12022): Found design unit 1: RF-behave File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/RF_behave.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/pc_reg_entity.vhd
    Info (12023): Found entity 1: pc_reg File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/pc_reg_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/pc_reg_behave.vhd
    Info (12022): Found design unit 1: pc_reg-behave File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/pc_reg_behave.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/pc_inc_entity.vhd
    Info (12023): Found entity 1: pc_inc File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/pc_inc_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/pc_inc_behave.vhd
    Info (12022): Found design unit 1: pc_inc-behave File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/pc_inc_behave.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_nop_entity.vhd
    Info (12023): Found entity 1: mux_nop File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_nop_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_nop_behav.vhd
    Info (12022): Found design unit 1: mux_nop-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_nop_behav.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_memory_entity.vhd
    Info (12023): Found entity 1: mux_memory File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_memory_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_memory_behav.vhd
    Info (12022): Found design unit 1: mux_memory-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_memory_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_fw_rs2_entity.vhd
    Info (12023): Found entity 1: mux_fw_rs2 File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_fw_rs2_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_fw_rs2_behav.vhd
    Info (12022): Found design unit 1: mux_fw_rs2-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_fw_rs2_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_fw_rs1_entity.vhd
    Info (12023): Found entity 1: mux_fw_rs1 File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_fw_rs1_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_fw_rs1_behav.vhd
    Info (12022): Found design unit 1: mux_fw_rs1-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_fw_rs1_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_fw_memory_entity.vhd
    Info (12023): Found entity 1: mux_fw_memory File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_fw_memory_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_fw_memory_behav.vhd
    Info (12022): Found design unit 1: mux_fw_memory-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_fw_memory_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_bpu_ra_entity.vhd
    Info (12023): Found entity 1: mux_bpu_ra File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_bpu_ra_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_bpu_ra_behav.vhd
    Info (12022): Found design unit 1: mux_bpu_ra-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_bpu_ra_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_bpu_entity.vhd
    Info (12023): Found entity 1: mux_bpu File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_bpu_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_bpu_behav.vhd
    Info (12022): Found design unit 1: mux_bpu-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_bpu_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_alu_entity.vhd
    Info (12023): Found entity 1: mux_alu File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_alu_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_alu_behave.vhd
    Info (12022): Found design unit 1: mux_alu-behave File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/mux_alu_behave.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/memory_entity.vhd
    Info (12023): Found entity 1: Memory File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/memory_entity.vhd Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/me_reg_entity.vhd
    Info (12023): Found entity 1: me_reg File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/me_reg_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/me_reg_behave.vhd
    Info (12022): Found design unit 1: me_reg-behave File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/me_reg_behave.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ISA_pkg.vhd
    Info (12022): Found design unit 1: ISA File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ISA_pkg.vhd Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/io_controller_entity.vhd
    Info (12023): Found entity 1: io_controller File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/io_controller_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/io_controller_behave.vhd
    Info (12022): Found design unit 1: io_controller-behave File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/imm_gen_entity.vhd
    Info (12023): Found entity 1: Imm_Gen File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/imm_gen_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Imm_Gen_behave.vhd
    Info (12022): Found design unit 1: Imm_Gen-behave File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Imm_Gen_behave.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/im_entity.vhd
    Info (12023): Found entity 1: im File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/im_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd
    Info (12022): Found design unit 1: im-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/if_reg_entity.vhd
    Info (12023): Found entity 1: if_reg File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/if_reg_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/if_reg_behav.vhd
    Info (12022): Found design unit 1: if_reg-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/if_reg_behav.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ex_reg_entity.vhd
    Info (12023): Found entity 1: ex_reg File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ex_reg_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ex_reg_behave.vhd
    Info (12022): Found design unit 1: ex_reg-behave File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ex_reg_behave.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/decoder_entity.vhd
    Info (12023): Found entity 1: decoder File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/decoder_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/decoder_behave.vhd
    Info (12022): Found design unit 1: decoder-behave File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/decoder_behave.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/dec_reg_entity.vhd
    Info (12023): Found entity 1: dec_reg File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/dec_reg_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/dec_reg_behave.vhd
    Info (12022): Found design unit 1: dec_reg-behave File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/dec_reg_behave.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/dbpu_entity.vhd
    Info (12023): Found entity 1: DBPU File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/dbpu_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/DBPU_behav.vhd
    Info (12022): Found design unit 1: DBPU-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/DBPU_behav.vhd Line: 10
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/data_types_pkg.vhd
    Info (12022): Found design unit 1: data_types File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/data_types_pkg.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/constants_pkg.vhd
    Info (12022): Found design unit 1: constants File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/constants_pkg.vhd Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/clk_res_gen_entity.vhd
    Info (12023): Found entity 1: clk_res_gen File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/clk_res_gen_entity.vhd Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/clk_res_gen_behav.vhd
    Info (12022): Found design unit 1: clk_res_gen-behav File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/clk_res_gen_behav.vhd Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/alu_entity.vhd
    Info (12023): Found entity 1: ALU File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/alu_entity.vhd Line: 17
Info (12021): Found 1 design units, including 0 entities, in source file /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ALU_behave.vhd
    Info (12022): Found design unit 1: ALU-behave File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ALU_behave.vhd Line: 10
Info (12127): Elaborating entity "riscv" for the top level hierarchy
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:U_7" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 391
Info (12128): Elaborating entity "DBPU" for hierarchy "DBPU:U_18" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 398
Info (12128): Elaborating entity "Imm_Gen" for hierarchy "Imm_Gen:U_9" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 410
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:U_12" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 416
Warning (10492): VHDL Process Statement warning at Memory_IP_ram.vhd(62): signal "addr_offset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 62
Warning (10631): VHDL Process Statement warning at Memory_IP_ram.vhd(54): inferring latch(es) for signal or variable "addr_offset", which holds its previous value in one or more paths through the process File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Warning (10631): VHDL Process Statement warning at Memory_IP_ram.vhd(54): inferring latch(es) for signal or variable "ram_addr", which holds its previous value in one or more paths through the process File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Warning (10631): VHDL Process Statement warning at Memory_IP_ram.vhd(54): inferring latch(es) for signal or variable "ram_data", which holds its previous value in one or more paths through the process File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Warning (10631): VHDL Process Statement warning at Memory_IP_ram.vhd(54): inferring latch(es) for signal or variable "ram_w_en", which holds its previous value in one or more paths through the process File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_w_en[0]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_w_en[1]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_w_en[2]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_w_en[3]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][0]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][1]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][2]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][3]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][4]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][5]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][6]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[0][7]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][0]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][1]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][2]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][3]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][4]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][5]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][6]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[1][7]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][0]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][1]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][2]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][3]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][4]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][5]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][6]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[2][7]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][0]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][1]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][2]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][3]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][4]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][5]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][6]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_data[3][7]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][0]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][1]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][2]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][3]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][4]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][5]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][6]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][7]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][8]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][9]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][10]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][11]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[0][12]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][0]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][1]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][2]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][3]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][4]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][5]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][6]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][7]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][8]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][9]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][10]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][11]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[1][12]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][0]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][1]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][2]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][3]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][4]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][5]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][6]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][7]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][8]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][9]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][10]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][11]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[2][12]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][0]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][1]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][2]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][3]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][4]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][5]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][6]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][7]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][8]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][9]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][10]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][11]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "ram_addr[3][12]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[0]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[1]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[2]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[3]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[4]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[5]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[6]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[7]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[8]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[9]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[10]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[11]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[12]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[13]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[14]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[15]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[16]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[17]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[18]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[19]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[20]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[21]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[22]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[23]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[24]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[25]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[26]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[27]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[28]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[29]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[30]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (10041): Inferred latch for "addr_offset[31]" at Memory_IP_ram.vhd(54) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 54
Info (12128): Elaborating entity "ram" for hierarchy "Memory:U_12|ram:\ram_cellarray:3:ram_cell" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/Memory_IP_ram.vhd Line: 45
Info (12128): Elaborating entity "altsyncram" for hierarchy "Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ram.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ram.vhd Line: 62
Info (12133): Instantiated megafunction "Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component" with the following parameter: File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/ram.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5v3.tdf
    Info (12023): Found entity 1: altsyncram_k5v3 File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/qis/riscv_struct/db/altsyncram_k5v3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_k5v3" for hierarchy "Memory:U_12|ram:\ram_cellarray:3:ram_cell|altsyncram:altsyncram_component|altsyncram_k5v3:auto_generated" File: /opt/intelFPGA/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "RF" for hierarchy "RF:U_5" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 425
Info (12128): Elaborating entity "SBPU" for hierarchy "SBPU:U_19" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 436
Info (12128): Elaborating entity "SD_Controller" for hierarchy "SD_Controller:U_22" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 444
Warning (10541): VHDL Signal Declaration warning at sd_controller_entity.vhd(26): used implicit default value for signal "sclk" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sd_controller_entity.vhd Line: 26
Warning (10036): Verilog HDL or VHDL warning at sd_controller_struct.vhd(33): object "mosi_o" assigned a value but never read File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sd_controller_struct.vhd Line: 33
Warning (10036): Verilog HDL or VHDL warning at sd_controller_struct.vhd(36): object "sclk_o" assigned a value but never read File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sd_controller_struct.vhd Line: 36
Info (12128): Elaborating entity "SD_Fetch" for hierarchy "SD_Controller:U_22|SD_Fetch:U_1" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sd_controller_struct.vhd Line: 106
Warning (10631): VHDL Process Statement warning at SD_Fetch_behav.vhd(36): inferring latch(es) for signal or variable "addr", which holds its previous value in one or more paths through the process File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 36
Warning (10631): VHDL Process Statement warning at SD_Fetch_behav.vhd(36): inferring latch(es) for signal or variable "finished", which holds its previous value in one or more paths through the process File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 36
Warning (10631): VHDL Process Statement warning at SD_Fetch_behav.vhd(36): inferring latch(es) for signal or variable "continue_i", which holds its previous value in one or more paths through the process File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 36
Warning (10631): VHDL Process Statement warning at SD_Fetch_behav.vhd(36): inferring latch(es) for signal or variable "read_word", which holds its previous value in one or more paths through the process File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 36
Info (10041): Inferred latch for "continue_i" at SD_Fetch_behav.vhd(36) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 36
Info (10041): Inferred latch for "read_word:read_word[8]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[9]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[10]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[11]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[12]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[13]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[14]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[15]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[16]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[17]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[18]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[19]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[20]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[21]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[22]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[23]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[24]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[25]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[26]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[27]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[28]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[29]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[30]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:read_word[31]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:finished" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[0]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[1]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[2]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[3]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[4]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[5]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[6]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[7]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[8]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[9]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[10]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[11]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[12]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[13]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[14]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[15]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[16]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[17]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[18]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[19]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[20]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[21]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[22]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[23]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[24]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[25]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[26]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[27]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[28]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[29]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[30]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (10041): Inferred latch for "read_word:addr[31]" at SD_Fetch_behav.vhd(41) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/SD_Fetch_behav.vhd Line: 41
Info (12128): Elaborating entity "SdCardCtrl" for hierarchy "SD_Controller:U_22|SdCardCtrl:U_0" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/sd_controller_struct.vhd Line: 124
Info (12128): Elaborating entity "dec_reg" for hierarchy "dec_reg:U_6" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 456
Info (12128): Elaborating entity "decoder" for hierarchy "decoder:U_4" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 489
Info (12128): Elaborating entity "ex_reg" for hierarchy "ex_reg:U_8" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 512
Info (12128): Elaborating entity "if_reg" for hierarchy "if_reg:U_2" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 524
Info (12128): Elaborating entity "im" for hierarchy "im:U_1" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 535
Warning (10492): VHDL Process Statement warning at IM_behav.vhd(34): signal "finished_loading" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 34
Warning (10631): VHDL Process Statement warning at IM_behav.vhd(20): inferring latch(es) for signal or variable "words_loaded", which holds its previous value in one or more paths through the process File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Warning (10631): VHDL Process Statement warning at IM_behav.vhd(20): inferring latch(es) for signal or variable "if_im_out", which holds its previous value in one or more paths through the process File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Warning (10631): VHDL Process Statement warning at IM_behav.vhd(51): inferring latch(es) for signal or variable "loaded_word", which holds its previous value in one or more paths through the process File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[0]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[1]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[2]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[3]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[4]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[5]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[6]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[7]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[8]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[9]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[10]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[11]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[12]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[13]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[14]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[15]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[16]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[17]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[18]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[19]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[20]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[21]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[22]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[23]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[24]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[25]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[26]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[27]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[28]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[29]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[30]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "loaded_word[31]" at IM_behav.vhd(51) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 51
Info (10041): Inferred latch for "if_im_out[0]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[1]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[2]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[3]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[4]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[5]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[6]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[7]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[8]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[9]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[10]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[11]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[12]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[13]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[14]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[15]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[16]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[17]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[18]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[19]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[20]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[21]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[22]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[23]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[24]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[25]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[26]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[27]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[28]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[29]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[30]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "if_im_out[31]" at IM_behav.vhd(20) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 20
Info (10041): Inferred latch for "rom:words_loaded[0]" at IM_behav.vhd(25) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 25
Info (10041): Inferred latch for "rom:words_loaded[1]" at IM_behav.vhd(25) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 25
Info (10041): Inferred latch for "rom:words_loaded[2]" at IM_behav.vhd(25) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 25
Info (10041): Inferred latch for "rom:words_loaded[3]" at IM_behav.vhd(25) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 25
Info (10041): Inferred latch for "rom:words_loaded[4]" at IM_behav.vhd(25) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 25
Info (10041): Inferred latch for "rom:words_loaded[5]" at IM_behav.vhd(25) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 25
Info (10041): Inferred latch for "rom:words_loaded[6]" at IM_behav.vhd(25) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 25
Info (10041): Inferred latch for "rom:words_loaded[7]" at IM_behav.vhd(25) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 25
Info (10041): Inferred latch for "rom:words_loaded[8]" at IM_behav.vhd(25) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 25
Info (10041): Inferred latch for "rom:words_loaded[9]" at IM_behav.vhd(25) File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/IM_behav.vhd Line: 25
Info (12128): Elaborating entity "io_controller" for hierarchy "io_controller:U_21" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 545
Info (12128): Elaborating entity "button_input" for hierarchy "io_controller:U_21|button_input:\keys_sync:3:cell_key" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/io_controller_behave.vhd Line: 134
Info (12128): Elaborating entity "me_reg" for hierarchy "me_reg:U_10" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 562
Info (12128): Elaborating entity "mux_alu" for hierarchy "mux_alu:U_11" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 571
Info (12128): Elaborating entity "mux_bpu" for hierarchy "mux_bpu:U_20" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 578
Info (12128): Elaborating entity "mux_fw_memory" for hierarchy "mux_fw_memory:U_16" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 587
Info (12128): Elaborating entity "mux_fw_rs1" for hierarchy "mux_fw_rs1:U_14" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 594
Info (12128): Elaborating entity "mux_fw_rs2" for hierarchy "mux_fw_rs2:U_15" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 602
Info (12128): Elaborating entity "mux_memory" for hierarchy "mux_memory:U_13" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 610
Info (12128): Elaborating entity "mux_nop" for hierarchy "mux_nop:U_17" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 619
Info (12128): Elaborating entity "pc_inc" for hierarchy "pc_inc:U_3" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 626
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:U_0" File: /home/nachtaktiverhalbaffe/dev/RISCV/RISCV_lib/hdl/riscv_struct.vhd Line: 631
Error (276000): Cannot synthesize initialized RAM logic "im:U_1|\rom:rom_content"
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 17 warnings
    Error: Peak virtual memory: 621 megabytes
    Error: Processing ended: Tue Jul 19 12:49:46 2022
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:14


