{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:hqOjcs7Dif8C", "title": "Design issues and implementations for floating-point divide\u2013add fused", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs 57 (4), 295-299, 2010", "authors": ["A Amaricai", "M Vladutiu", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14120294228984086158", "cited_by": 53.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:aqlVkmm33-oC", "title": "An FPGA sliding window-based architecture Harris corner detector", "published_by": "2014 24th International Conference on Field Programmable Logic and\u00a0\u2026, 2014", "authors": ["A Amaricai", "CE Gavriliu", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2758380020369484651", "cited_by": 43.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:qUcmZB5y_30C", "title": "FPGA design of high throughput LDPC decoder based on imprecise offset min-sum decoding", "published_by": "2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS), 1-4, 2015", "authors": ["T Nguyen-Ly", "K Le", "F Ghaffari", "A Amaricai", "O Boncalo", "V Savin", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4037885344698164179", "cited_by": 36.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:BqipwSGYUEgC", "title": "Layered LDPC decoders with efficient memory access scheduling and mapping and built-in support for pipeline hazards mitigation", "published_by": "IEEE Transactions on Circuits and Systems I: Regular Papers 66 (4), 1643-1656, 2018", "authors": ["O Boncalo", "G Kolumban-Antal", "A Amaricai", "V Savin", "D Declercq"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3569993425899540846", "cited_by": 21.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:4TOpqqG69KYC", "title": "Linear compositional delay model for the timing analysis of sub-powered combinational circuits", "published_by": "2014 IEEE Computer Society Annual Symposium on VLSI, 380-385, 2014", "authors": ["J Chen", "C Spagnol", "S Grandhi", "E Popovici", "S Cotofana", "A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10250468778711963537", "cited_by": 21.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:maZDTaKrznsC", "title": "Ultra high throughput unrolled layered architecture for QC-LDPC decoders", "published_by": "2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 225-230, 2017", "authors": ["O Boncalo", "A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7002815274230302378", "cited_by": 16.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:HDshCWvjkbEC", "title": "FPGA architecture of multi-codeword LDPC decoder with efficient BRAM utilization", "published_by": "2016 IEEE 19th International Symposium on Design and Diagnostics of\u00a0\u2026, 2016", "authors": ["S Nimara", "O Boncalo", "A Amaricai", "M Popa"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4494741542528720981", "cited_by": 16.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:qxL8FJ1GzNcC", "title": "Cost-efficient FPGA layered LDPC decoder with serial AP-LLR processing", "published_by": "2014 24th International Conference on Field Programmable Logic and\u00a0\u2026, 2014", "authors": ["O Boncalo", "A Amaricai", "A Hera", "V Savin"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1801057213908304756", "cited_by": 16.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:M3ejUd6NZC8C", "title": "Probabilistic gate level fault modeling for near and sub-threshold CMOS circuits", "published_by": "2014 17th Euromicro Conference on Digital System Design, 473-479, 2014", "authors": ["A Amaricai", "S Nimara", "O Boncalo", "J Chen", "E Popovici"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16166503704044653507", "cited_by": 16.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:-f6ydRqryjwC", "title": "Memory efficient FPGA implementation for flooded LDPC decoder", "published_by": "2015 23rd telecommunications forum Telfor (TELFOR), 500-503, 2015", "authors": ["A Amaricai", "O Boncalo", "I Mot"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11656556052494525465", "cited_by": 15.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:TFP_iSt0sucC", "title": "Design trade-offs in configurable FPGA architectures for k-means clustering", "published_by": "Studies in Informatics and Control 26 (1), 43-48, 2017", "authors": ["A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5772444801587262549", "cited_by": 12.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:IWHjjKOFINEC", "title": "Memory trade-offs in layered self-corrected min-sum LDPC decoders", "published_by": "Analog Integrated Circuits and Signal Processing 87, 169-180, 2016", "authors": ["O Boncalo", "A Amaricai", "PF Mihancea", "V Savin"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12392570648191333315", "cited_by": 10.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:YOwf2qJgpHMC", "title": "Low\u2010precision DSP\u2010based floating\u2010point multiply\u2010add fused for Field Programmable Gate Arrays", "published_by": "IET Computers & Digital Techniques 8 (4), 187-197, 2014", "authors": ["A Amaricai", "O Boncalo", "CE Gavriliu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3887781564995475334", "cited_by": 10.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:u5HHmVD_uO8C", "title": "Design of addition and multiplication units for high performance interval arithmetic processor", "published_by": "2007 IEEE Design and Diagnostics of Electronic Circuits and Systems, 1-4, 2007", "authors": ["A Amaricai", "M Vladutiu", "L Prodan", "M Udrescu", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11612160676209720672", "cited_by": 10.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:u-x6o8ySG0sC", "title": "Using simulated fault injection for fault tolerance assessment of quantum circuits", "published_by": "40th Annual Simulation Symposium (ANSS'07), 213-220, 2007", "authors": ["O Boncalo", "M Udrescu", "L Prodan", "M Vladutiu", "A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12722872904359950454", "cited_by": 10.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:R3hNpaxXUhUC", "title": "Configurable fpga architecture for hardware-software merge sorting", "published_by": "2016 MIXDES-23rd International Conference Mixed Design of Integrated\u00a0\u2026, 2016", "authors": ["PC Petrut", "A Amaricai", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14636051613201550527", "cited_by": 9.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:4DMP91E08xMC", "title": "Cost effective FPGA probabilistic fault emulation", "published_by": "2014 NORCHIP, 1-4, 2014", "authors": ["O Boncalo", "A Amaricai", "C Spagnol", "E Popovici"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16740345828396103125", "cited_by": 9.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:9yKSN-GCB0IC", "title": "Design of floating point units for interval arithmetic", "published_by": "2009 Ph. D. Research in Microelectronics and Electronics, 12-15, 2009", "authors": ["A Amaricai", "M Vladutiu", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1828796357208875378", "cited_by": 8.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:hC7cP41nSMkC", "title": "Timing error analysis of flooded LDPC decoders", "published_by": "2015 IEEE International Conference on Microwaves, Communications, Antennas\u00a0\u2026, 2015", "authors": ["A Amaricai", "V Savin", "O Boncalo", "N Cucu-Laurenciu", "J Chen", "S Cotofana"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7302411724477082381", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&citation_for_view=SnzPEh0AAAAJ:9ZlFYXVOiuMC", "title": "Check node unit for LDPC decoders based on one\u2010hot data representation of messages", "published_by": "Electronics Letters 51 (12), 907-908, 2015", "authors": ["O Boncalo", "A Amaricai", "V Savin", "D Declercq", "F Ghaffari"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16018644883430794715", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:Wp0gIr-vW9MC", "title": "Direct FPGA-based power profiling for a RISC processor", "published_by": "2015 IEEE International Instrumentation and Measurement Technology\u00a0\u2026, 2015", "authors": ["C Cernazanu-Glavan", "M Marcu", "A Amaricai", "S Fedeac", "M Ghenea", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5421676695460495899", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:MXK_kJrjxJIC", "title": "Implementation of very high radix division in FPGAs", "published_by": "Electronics letters 48 (18), 1107-1109, 2012", "authors": ["A Amaricai", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7086991966527512934", "cited_by": 7.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:8k81kl-MbHgC", "title": "A moving window architecture for a hw/sw codesign based canny edge detection for fpga", "published_by": "2012 28th International Conference on Microelectronics Proceedings, 393-396, 2012", "authors": ["A Amaricai", "O Boncalo", "M Iordate", "B Marinescu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5653403414441198802", "cited_by": 7.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:d1gkVwhDpl0C", "title": "Saboteur-Based Fault Injection for Quantum Circuits Fault Tolerance Assessment", "published_by": "10th Euromicro Conference on Digital System Design Architectures, Methods\u00a0\u2026, 2007", "authors": ["O Boncalo", "M Udrescu", "L Prodan", "M Vladutiu", "A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3261445762400624689", "cited_by": 7.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:M3NEmzRMIkIC", "title": "Unrolled layered architectures for non-surjective finite alphabet iterative decoders", "published_by": "2017 IEEE Nordic Circuits and Systems Conference (NORCAS): NORCHIP and\u00a0\u2026, 2017", "authors": ["O Boncalo", "V Savin", "A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16579289719547597432", "cited_by": 6.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:KlAtU1dfN6UC", "title": "SRT radix-2 dividers with (5, 4) redundant representation of partial remainder", "published_by": "2013 NORCHIP, 1-5, 2013", "authors": ["A Amaricai", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3210516369979485684", "cited_by": 6.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:NaGl4SEjCO4C", "title": "Configurable hardware accelerator architecture for a takagi-sugeno fuzzy controller", "published_by": "2019 22nd Euromicro Conference on Digital System Design (DSD), 96-101, 2019", "authors": ["O Boncalo", "A Amaricai", "Z Lendek"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3664312289634734685", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:QIV2ME_5wuYC", "title": "B. Marinescu A Moving Window Architecture for HW/SW codesign Based Canny Edge Detection for FPGA", "published_by": "International Conference On Microelectronics, 13-16, 2012", "authors": ["A Amaricai", "O Boncalo", "M Iordate"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14337709529468495946", "cited_by": 5.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:YsMSGLbcyi4C", "title": "Floating point multiplication rounding schemes for interval arithmetic", "published_by": "2008 International Conference on Application-Specific Systems, Architectures\u00a0\u2026, 2008", "authors": ["A Amaricai", "M Vladutiu", "M Udrescu", "L Prodan", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13149412266656135869", "cited_by": 5.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:qjMakFHDy7sC", "title": "Exploiting parallelism in double path adders' structure for increased throughput of floating point addition", "published_by": "10th Euromicro Conference on Digital System Design Architectures, Methods\u00a0\u2026, 2007", "authors": ["A Amaricai", "M Vladupiu", "L Prodan", "M Udrescu", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6854933747889581823", "cited_by": 5.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:4JMBOYKVnBMC", "title": "Cost effective FPGA implementation for hard decision LDPC decoders", "published_by": "2016 24th Telecommunications Forum (TELFOR), 1-4, 2016", "authors": ["A Amaricai", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13609958812755033824", "cited_by": 4.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:mB3voiENLucC", "title": "Multi-level simulated fault injection for data dependent reliability analysis of rtl circuit descriptions", "published_by": "Advances in Electrical and Computer Engineering 16 (1), 93-98, 2016", "authors": ["S Nimara", "A Amaricai", "O Boncalo", "M Popa"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6138591636251431142", "cited_by": 4.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:7PzlFSSx8tAC", "title": "Analysis and implementation of on-the-fly stopping criteria for layered QC LDPC decoders", "published_by": "2015 22nd International Conference Mixed Design of Integrated Circuits\u00a0\u2026, 2015", "authors": ["A Hera", "O Boncalo", "CE Gavriliu", "A Amaricai", "V Savin", "D Declercq", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15103134555420631370", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:2osOgNQ5qMEC", "title": "Error-model driven analysis of quantum circuits reliability", "published_by": "2008 8th IEEE Conference on Nanotechnology, 625-628, 2008", "authors": ["O Boncalo", "M Udrescu", "L Prodan", "M Vladutiu", "A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12948399745962812415", "cited_by": 4.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:mVmsd5A6BfQC", "title": "Low-cost hardware infrastructure for runtime thread level energy accounting", "published_by": "Architecture of Computing Systems\u2013ARCS 2016: 29th International Conference\u00a0\u2026, 2016", "authors": ["M Marcu", "O Boncalo", "M Ghenea", "A Amaricai", "J Weinstock", "R Leupers", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10423020694338625491", "cited_by": 3.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:dhFuZR0502QC", "title": "Sub-threshold cmos circuits reliability assessment using simulated fault injection based on simulator commands", "published_by": "2015 IEEE 10th Jubilee International Symposium on Applied Computational\u00a0\u2026, 2015", "authors": ["S Nimara", "A Amaricai", "M Popa"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16110283146645077181", "cited_by": 3.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:3fE2CSJIrl8C", "title": "Fpga implementation of very high radix square root with prescaling", "published_by": "2012 19th IEEE International Conference on Electronics, Circuits, and\u00a0\u2026, 2012", "authors": ["A Amaricai", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14097632718959485900", "cited_by": 3.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:IjCSPb-OGe4C", "title": "Models and implementations of hardware interface modules in a multi-processor system-on-chip simulator", "published_by": "2011 6th IEEE International Symposium on Applied Computational Intelligence\u00a0\u2026, 2011", "authors": ["A Amaricai", "A Dobre", "O Boncalo", "A Tanase", "C Valuch"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14992260637864559522", "cited_by": 3.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:W7OEmFMy1HYC", "title": "Quantum circuit\u2019s reliability assessment with VHDL-based simulated fault injection", "published_by": "Microelectronics Reliability 50 (2), 304-311, 2010", "authors": ["O Boncalo", "A Am\u0103ric\u0103i", "M Udrescu", "M Vl\u0103du\u0163iu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5130476949108608573", "cited_by": 3.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:LkGwnXOMwfcC", "title": "Two phase reliability analysis of quantum circuits in a block based approach", "published_by": "Elektronika: konstrukcje, technologie, zastosowania 50 (12), 90-93, 2009", "authors": ["O Boncalo", "A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11552824025064313509", "cited_by": 3.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:UeHWp8X0CEIC", "title": "Assessing quantum circuits reliability with mutant-based simulated fault injection", "published_by": "2007 18th European Conference on Circuit Theory and Design, 942-945, 2007", "authors": ["O Boncalo", "M Udrescu", "L Prodan", "M Vladutiu", "A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12701692419923523786", "cited_by": 3.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:Tyk-4Ss8FVUC", "title": "Hardware Support for Combined Interval and Floating Point Multiplication", "published_by": "2007 14th International Conference on Mixed Design of Integrated Circuits\u00a0\u2026, 2007", "authors": ["A Amaricai", "M Vladutiu", "L Prodan", "M Udrescu", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=249805732246126964", "cited_by": 3.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:J_g5lzvAfSwC", "title": "A log-likelihood ratio based generalized belief propagation", "published_by": "IEEE EUROCON 2019-18th International Conference on Smart Technologies, 1-6, 2019", "authors": ["A Amaricai", "M Bahrami", "B Vasi\u0107"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5283008036788496816", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:NMxIlDl6LWMC", "title": "Memory-Centric Flooded LDPC Decoder Architecture Using Non-surjective Finite Alphabet Iterative Decoding", "published_by": "2018 21st Euromicro Conference on Digital System Design (DSD), 104-109, 2018", "authors": ["O Boncalo", "A Amaricai", "S Nimara"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15307398757788635409", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:ZeXyd9-uunAC", "title": "Generation of floating point 2d translation operators for FPGA", "published_by": "2015 IEEE 10th Jubilee International Symposium on Applied Computational\u00a0\u2026, 2015", "authors": ["O Sicoe", "A Amaricai", "M Popa"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15991578804553901750", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:_kc_bZDykSQC", "title": "Probabilistic saboteur-based simulated fault injection techniques for low supply voltage interconnects", "published_by": "2014 10th Conference on Ph. D. Research in Microelectronics and Electronics\u00a0\u2026, 2014", "authors": ["S Nimara", "A Amaricai", "O Boncalo", "M Popa"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1451263565399502968", "cited_by": 2.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:ULOm3_A8WrAC", "title": "Analysis of transient error propagation in sub-powered CMOS circuits", "published_by": "2014 29th International Conference on Microelectronics Proceedings-MIEL 2014\u00a0\u2026, 2014", "authors": ["S Nimara", "A Amaricai", "M Popa"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4562934264872111823", "cited_by": 2.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:_FxGoFyzp5QC", "title": "Logical fault modeling of source drain short defects for CMOS reversible circuits", "published_by": "Proceedings of the 17th International Conference Mixed Design of Integrated\u00a0\u2026, 2010", "authors": ["O Boncalo", "A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11461115565178398634", "cited_by": 2.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:eQOLeE2rZwMC", "title": "Simulated fault injection for quantum circuits based on simulator commands", "published_by": "2007 4th International Symposium on Applied Computational Intelligence and\u00a0\u2026, 2007", "authors": ["O Boncalo", "M Udrescu", "L Prodan", "M Vladutiu", "A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7012972634015698079", "cited_by": 2.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:70eg2SAEIzsC", "title": "Generalized Very High Throughput Unrolled LDPC Layered Decoder", "published_by": "2020 28th Telecommunications Forum (TELFOR), 1-4, 2020", "authors": ["A Amaricai", "D Stein", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1848626056852419266", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:vV6vV6tmYwMC", "title": "Fault Tolerant Digital Data-Path Design via Control Feedback Loops", "published_by": "Electronics 9 (10), 1721, 2020", "authors": ["O Boncalo", "A Amaricai", "Z Lendek"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4431989853256348210", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:k_IJM867U9cC", "title": "Design Trade\u2013Offs for FPGA Implementation of LDPC Decoders", "published_by": "IntechOpen, Rijeka, 105, 2017", "authors": ["A Amaricai", "O Boncalo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15325194366593432951", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:r0BpntZqJG4C", "title": "Reliability analysis of memory centric LDPC decoders under probabilistic storage failures", "published_by": "2016 IEEE International Conference on Electronics, Circuits and Systems\u00a0\u2026, 2016", "authors": ["A Amaricai", "S Nimara", "O Boncalo", "E Popovici"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18245795631994737990", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:e5wmG9Sq2KIC", "title": "Variable throughput LDPC decoders using SIMD-based adaptive quantization", "published_by": "2016 39th International Conference on Telecommunications and Signal\u00a0\u2026, 2016", "authors": ["V Petcu", "O Boncalo", "A Amaricai", "V Savin"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18102719232687073485", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:hFOr9nPyWt4C", "title": "Multi-level probabilistic timing error reliability analysis using a circuit dependent fault map generation", "published_by": "2015 Conference on Design of Circuits and Integrated Systems (DCIS), 1-6, 2015", "authors": ["A Amaricai", "N Cucu-Laurenciu", "O Boncalo", "J Chen", "S Nimara", "V Savin", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16854630672624131448", "cited_by": 1.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:kNdYIx-mwKoC", "title": "FPGA implementation of hybrid fixed point-Floating point multiplication", "published_by": "Proceedings of the 20th International Conference Mixed Design of Integrated\u00a0\u2026, 2013", "authors": ["A Amaricai", "O Boncalo", "O Sicoe", "M Marcu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2957833531849138385", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:Zph67rFs4hoC", "title": "FPGA implementations of low precision floating point multiply-accumulate", "published_by": "International Journal of Microelectronics and Computer Science 4 (4), 2013", "authors": ["A Amaricai", "O Boncalo", "O Sicoe"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4703880712867162550", "cited_by": 1.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:Y0pCki6q_DkC", "title": "Accuracy analysis of the parallel composition for the block diagram based reliability assessment of quantum circuits", "published_by": "2010 International Joint Conference on Computational Cybernetics and\u00a0\u2026, 2010", "authors": ["O Boncalo", "M Vladutiu", "A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1352591348332572031", "cited_by": 1.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:5nxA0vEk-isC", "title": "Two phase simulation-based assessment of quantum error correction codes", "published_by": "2009 MIXDES-16th International Conference Mixed Design of Integrated\u00a0\u2026, 2009", "authors": ["O Boncalo", "M Vladutiu", "A Amaricai"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17968484417396248627", "cited_by": 1.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:zYLM7Y9cAGgC", "title": "A dual-threaded architecture for interval arithmetic coprocessor with shared floating point units", "published_by": "2008 11th IEEE Workshop on Design and Diagnostics of Electronic Circuits and\u00a0\u2026, 2008", "authors": ["VE Petcu", "A Amaricai", "M Vladutiu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=190607106712606587", "cited_by": 1.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:lSLTfruPkqcC", "title": "Layered LDPC decoder in-order message access scheduling: a case study", "published_by": "2020 IEEE 14th International Symposium on Applied Computational Intelligence\u00a0\u2026, 2020", "authors": ["O Boncalo", "A Amaricai"], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:j3f4tGmQtD8C", "title": "On the Redundant Representation of Partial Remainders in Radix-4 SRT Dividers", "published_by": "Journal of Circuits, Systems and Computers 26 (06), 1750097, 2017", "authors": ["A Amaricai", "O Sicoe", "O Boncalo"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:bEWYMUwI8FkC", "title": "Volume 26\u2022 Issue 1\u2022 2017", "published_by": "Studies in Informatics and Control-ICI Bucharest, 2017", "authors": ["A AMARICAI"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:iH-uZ7U-co4C", "title": "Design Trade-offs in Configurable FPGA Architectures for K-Means Clustering Volume 26\u2022 Issue 1\u2022 2017", "published_by": "Design Trade-offs in Configurable FPGA Architectures for K-Means Clustering\u00a0\u2026, 2017", "authors": ["A AMARICAI"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:GnPB-g6toBAC", "title": "Performance evaluation of faulty iterative decoders using absorbing Markov chains", "published_by": "2016 IEEE International Symposium on Information Theory (ISIT), 2016", "authors": ["T Nguyen-Ly", "K Le", "F Ghaffari", "A Amaricai", "O Boncalo", "V Savin", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:L8Ckcad2t8MC", "title": "Performance enhancement of serial based FPGA probabilistic fault emulation techniques", "published_by": "2015 IEEE 18th International Symposium on Design and Diagnostics of\u00a0\u2026, 2015", "authors": ["I Mot", "O Boncalo", "A Amaricai"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:ufrVoPGSRksC", "title": "A cycle-count-accurate simulation platform with enhanced design exploration capability", "published_by": "Fifth International Conference on Simulation Tools and Techniques, 2012", "authors": ["O Boncalo", "A Dobre", "A Amaricai", "A Tanase"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:hMod-77fHWUC", "title": "Automatic Generation of FPGA Hardware Accelerators for Graphics Applications.", "published_by": "PECCS, 383-386, 2012", "authors": ["A Amaricai", "O Boncalo"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:Se3iqnhoufwC", "title": "Using Cycle-Approximate Simulation for Bus Based Multi-Processor System-On Chip Analysis", "published_by": "Applied Computational Intelligence in Engineering and Information Technology\u00a0\u2026, 2012", "authors": ["A Amaricai", "A Dobre", "O Boncalo", "A Tanase", "C Valuch"], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:2P1L_qKh6hAC", "title": "Proiectarea circuitelor digitale folosind Verilog HDL: analiz\u0103 \u015fi sintez\u0103 [circuite digitale]", "published_by": "Timi\u015foara: Editura Politehnica, 2011", "authors": ["O Boncalo", "A Am\u0103ric\u0103i"], "cited_by_link": NaN, "cited_by": NaN, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:0EnyYjriUFMC", "title": "Fault modeling and analysis of short defects in CMOS based reversible circuits", "published_by": "International Journal of Microelectronics and Computer Science 1 (2), 175-179, 2010", "authors": ["A Amaricai", "O Boncalo"], "cited_by_link": NaN, "cited_by": NaN, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:UebtZRa9Y70C", "title": "Improving the Performance of the Divide-Add Fused Operation Using Variable Latency Quotient Generation", "published_by": "2009 12th Euromicro Conference on Digital System Design, Architectures\u00a0\u2026, 2009", "authors": ["A Amaricai", "O Boncalo"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:roLk4NBRz8UC", "title": "Reliability Analysis of Qubit Data Movement for Distributed Quantum Computation", "published_by": "2009 12th Euromicro Conference on Digital System Design, Architectures\u00a0\u2026, 2009", "authors": ["O Boncalo", "A Amaricai"], "cited_by_link": NaN, "cited_by": NaN, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:O3NaXMp0MMsC", "title": "\u010cern\u00e1, L. 307 \u010cernek, P. 307", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:_Qo2XoVZTnwC", "title": "BURILEANU, Corneliu 315 BURILEANU, Dragos 315", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:TQgYirikUcIC", "title": "Session 1A: Soft Errors and Reliability", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=SnzPEh0AAAAJ&cstart=20&pagesize=80&citation_for_view=SnzPEh0AAAAJ:WF5omc3nYNoC", "title": "Hardware Integer Multiplier Design Based on Booth's Algorithms", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["470", "11", "15"], "Since 2018": ["224", "9", "6"]}, "chart": {"2007": 4, "2008": 6, "2009": 9, "2010": 9, "2011": 7, "2012": 7, "2013": 5, "2014": 18, "2015": 60, "2016": 55, "2017": 62, "2018": 37, "2019": 57, "2020": 44, "2021": 47, "2022": 25, "2023": 14}}, "co_authors": [], "interests": ["Floating point arithmetic", "FPGA Design"], "link": "https://scholar.google.com/citations?hl=en&user=SnzPEh0AAAAJ", "name": "Alexandru Amaricai", "affiliates": [{"name": "University Politehnica of Timisoara", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=17683800150163044019"}]}