{
    "path_name": "Computer Hardware",
    "url": "/eng/computerhardware",
    "core_courses": [
        {
            "course": "EECS 203",
            "median_grade": "B",
            "workload": "moderate",
            "name": "Discrete Math"
        },
        {
            "course": "EECS 280",
            "median_grade": "B+",
            "workload": "moderate",
            "name": "Programming & Introduction to Data Structures"
        },
        {
            "course": "EECS 281",
            "median_grade": "B+",
            "workload": "heavy",
            "name": "Data Structures & Algorithms"
        },
        {
            "course": "EECS 370",
            "median_grade": "B+",
            "workload": "moderate",
            "name": "Intro to Computer Organization"
        },
        {
            "course": "EECS 376",
            "median_grade": "B",
            "workload": "moderate",
            "name": "Foundations of Computer Science"
        },
        {
            "course": "EECS 496",
            "median_grade": "A",
            "workload": "easy",
            "name": "Major Design Experience"
        }
    ],
    "upper_courses": [
        {
            "course": "EECS 270",
            "median_grade": "B+",
            "workload": "moderate",
            "name": "Introduction to Logic Design"
        },
        {
            "course": "EECS 373",
            "median_grade": "A-",
            "workload": "heavy",
            "name": "Introduction to Embedded Systems Design"
        },
        {
            "course": "EECS 427",
            "median_grade": "A",
            "workload": "extremely heavy",
            "name": "Very Large Scale Integrated Design I"
        },
        {
            "course": "EECS 470",
            "median_grade": "A-",
            "workload": "extremely heavy",
            "name": "Computer Architecture"
        },
        {
            "course": "EECS 478",
            "median_grade": "A-",
            "workload": "moderate",
            "name": "Logic Circuit Synthesis and Optimization"
        }
    ]
}