/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] _00_;
  reg [44:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire [2:0] celloutsig_0_29z;
  reg [15:0] celloutsig_0_2z;
  wire [7:0] celloutsig_0_3z;
  wire [28:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_82z;
  wire celloutsig_0_83z;
  wire [11:0] celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_82z = celloutsig_0_51z[4] ? celloutsig_0_24z : celloutsig_0_29z[1];
  assign celloutsig_1_9z = celloutsig_1_7z[3] ? celloutsig_1_1z[1] : celloutsig_1_1z[0];
  assign celloutsig_0_24z = celloutsig_0_11z[0] ? celloutsig_0_18z[1] : celloutsig_0_7z[2];
  always_ff @(negedge clkin_data[96], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 8'h00;
    else _00_ <= { celloutsig_1_7z[7:4], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_0_3z = celloutsig_0_2z[11:4] & in_data[86:79];
  assign celloutsig_1_14z = celloutsig_1_0z[2:0] & celloutsig_1_0z[3:1];
  assign celloutsig_0_22z = { celloutsig_0_3z[3], celloutsig_0_15z, celloutsig_0_20z } & celloutsig_0_3z[2:0];
  assign celloutsig_0_29z = celloutsig_0_25z[3:1] & { celloutsig_0_14z[1:0], celloutsig_0_24z };
  assign celloutsig_0_7z = celloutsig_0_0z[44:40] / { 1'h1, celloutsig_0_3z[6:3] };
  assign celloutsig_0_8z = celloutsig_0_2z[13:2] / { 1'h1, celloutsig_0_0z[42:37], celloutsig_0_7z };
  assign celloutsig_1_1z = celloutsig_1_0z[3:0] / { 1'h1, in_data[115:113] };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, celloutsig_1_0z[1:0] };
  assign celloutsig_1_7z = { in_data[148:144], celloutsig_1_1z } / { 1'h1, celloutsig_1_4z[1:0], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_15z = { celloutsig_1_0z[4:1], celloutsig_1_14z } / { 1'h1, _00_[3:1], celloutsig_1_14z[2:1], in_data[96] };
  assign celloutsig_0_10z = in_data[48:39] / { 1'h1, celloutsig_0_3z[6], celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_4z[21:18] / { 1'h1, celloutsig_0_2z[5:3] };
  assign celloutsig_0_23z = celloutsig_0_11z / { 1'h1, celloutsig_0_3z[4:1] };
  assign celloutsig_1_2z = celloutsig_1_0z[4:1] > celloutsig_1_1z;
  assign celloutsig_1_3z = { celloutsig_1_0z[3:1], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } > in_data[119:99];
  assign celloutsig_1_17z = { _00_[5:3], celloutsig_1_9z, celloutsig_1_0z } > { celloutsig_1_14z[2], celloutsig_1_12z, _00_ };
  assign celloutsig_0_15z = celloutsig_0_7z[2:0] > celloutsig_0_7z[3:1];
  assign celloutsig_0_20z = celloutsig_0_8z[11:6] > { celloutsig_0_3z[3:2], celloutsig_0_19z, celloutsig_0_15z };
  assign celloutsig_0_6z = celloutsig_0_2z[8:2] % { 1'h1, celloutsig_0_0z[5:0] };
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_2z } % { 1'h1, celloutsig_1_0z[4:3], celloutsig_1_1z };
  assign celloutsig_0_18z = celloutsig_0_10z[9:2] % { 1'h1, celloutsig_0_13z[7:5], 4'hf };
  assign celloutsig_1_18z = celloutsig_1_5z[0] ? { celloutsig_1_9z, celloutsig_1_15z } : { celloutsig_1_15z[2:0], celloutsig_1_2z, celloutsig_1_5z[2:1], 1'h0, celloutsig_1_17z };
  assign celloutsig_0_19z = celloutsig_0_4z[15] ? celloutsig_0_0z[13:11] : celloutsig_0_6z[4:2];
  assign celloutsig_0_25z = celloutsig_0_22z[1] ? celloutsig_0_2z[7:4] : celloutsig_0_23z[3:0];
  assign celloutsig_0_5z = celloutsig_0_0z[34] & celloutsig_0_0z[21];
  assign celloutsig_0_83z = ~^ celloutsig_0_0z[24:0];
  assign celloutsig_1_12z = ~^ celloutsig_1_7z[7:2];
  assign celloutsig_1_19z = ~^ celloutsig_1_4z[6:1];
  assign celloutsig_1_0z = in_data[147:142] ~^ in_data[131:126];
  assign celloutsig_0_11z = celloutsig_0_8z[8:4] ~^ celloutsig_0_4z[28:24];
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 45'h000000000000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_0z = in_data[78:34];
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 16'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_2z = in_data[47:32];
  assign celloutsig_0_4z[28:4] = celloutsig_0_0z[41:17] ~^ { celloutsig_0_2z[8:0], celloutsig_0_2z };
  assign { celloutsig_0_13z[9:5], celloutsig_0_13z[10] } = { celloutsig_0_7z, celloutsig_0_5z } ~^ { celloutsig_0_10z[7:3], celloutsig_0_10z[8] };
  assign celloutsig_0_51z[5:3] = celloutsig_0_11z[3:1] ~^ celloutsig_0_13z[7:5];
  assign celloutsig_0_13z[4:0] = 5'h1f;
  assign celloutsig_0_4z[3:0] = 4'hf;
  assign celloutsig_0_51z[2:0] = celloutsig_0_22z;
  assign { out_data[135:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_82z, celloutsig_0_83z };
endmodule
