// Seed: 366805860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_7(
      .id_0(1), .id_1(1)
  );
  assign id_3 = 1;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output uwire id_2,
    input uwire id_3,
    input supply0 id_4
    , id_18,
    input wire id_5,
    output wand id_6,
    output supply0 id_7,
    input supply1 id_8,
    input wand id_9,
    input wor id_10,
    input supply0 id_11,
    output uwire id_12,
    output supply0 id_13,
    input tri id_14,
    input supply1 id_15,
    input tri id_16
);
  wire id_19;
  module_0(
      id_19, id_19, id_19, id_18, id_18, id_18
  );
endmodule
