   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"system_stm32f4xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	SystemCoreClock
  20              		.section	.data.SystemCoreClock,"aw",%progbits
  21              		.align	2
  24              	SystemCoreClock:
  25 0000 007A030A 		.word	168000000
  26              		.global	AHBPrescTable
  27              		.section	.data.AHBPrescTable,"aw",%progbits
  28              		.align	2
  31              	AHBPrescTable:
  32 0000 00       		.byte	0
  33 0001 00       		.byte	0
  34 0002 00       		.byte	0
  35 0003 00       		.byte	0
  36 0004 00       		.byte	0
  37 0005 00       		.byte	0
  38 0006 00       		.byte	0
  39 0007 00       		.byte	0
  40 0008 01       		.byte	1
  41 0009 02       		.byte	2
  42 000a 03       		.byte	3
  43 000b 04       		.byte	4
  44 000c 06       		.byte	6
  45 000d 07       		.byte	7
  46 000e 08       		.byte	8
  47 000f 09       		.byte	9
  48              		.section	.text.SystemInit,"ax",%progbits
  49              		.align	2
  50              		.global	SystemInit
  51              		.thumb
  52              		.thumb_func
  54              	SystemInit:
  55              	.LFB110:
  56              		.file 1 "src/system_stm32f4xx.c"
   1:src/system_stm32f4xx.c **** /**
   2:src/system_stm32f4xx.c ****   ******************************************************************************
   3:src/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:src/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:src/system_stm32f4xx.c ****   * @version V1.0.0
   6:src/system_stm32f4xx.c ****   * @date    19-September-2011
   7:src/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:src/system_stm32f4xx.c ****   *          This file contains the system clock configuration for STM32F4xx devices,
   9:src/system_stm32f4xx.c ****   *          and is generated by the clock configuration tool
  10:src/system_stm32f4xx.c ****   *          stm32f4xx_Clock_Configuration_V1.0.0.xls
  11:src/system_stm32f4xx.c ****   *             
  12:src/system_stm32f4xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  13:src/system_stm32f4xx.c ****   *     user application:
  14:src/system_stm32f4xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  15:src/system_stm32f4xx.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  16:src/system_stm32f4xx.c ****   *                      depending on the configuration made in the clock xls tool. 
  17:src/system_stm32f4xx.c ****   *                      This function is called at startup just after reset and 
  18:src/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  19:src/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  20:src/system_stm32f4xx.c ****   *
  21:src/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  22:src/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  23:src/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  24:src/system_stm32f4xx.c ****   *                                     
  25:src/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  26:src/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  27:src/system_stm32f4xx.c ****   *                                 during program execution.
  28:src/system_stm32f4xx.c ****   *
  29:src/system_stm32f4xx.c ****   * 2. After each device reset the HSI (16 MHz) is used as system clock source.
  30:src/system_stm32f4xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f4xx.s" file, to
  31:src/system_stm32f4xx.c ****   *    configure the system clock before to branch to main program.
  32:src/system_stm32f4xx.c ****   *
  33:src/system_stm32f4xx.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  34:src/system_stm32f4xx.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  35:src/system_stm32f4xx.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  36:src/system_stm32f4xx.c ****   *
  37:src/system_stm32f4xx.c ****   * 4. The default value of HSE crystal is set to 8 MHz, refer to "HSE_VALUE" define
  38:src/system_stm32f4xx.c ****   *    in "stm32f4xx.h" file. When HSE is used as system clock source, directly or
  39:src/system_stm32f4xx.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  40:src/system_stm32f4xx.c ****   *    value to your own configuration.
  41:src/system_stm32f4xx.c ****   *
  42:src/system_stm32f4xx.c ****   * 5. This file configures the system clock as follows:
  43:src/system_stm32f4xx.c ****   *=============================================================================
  44:src/system_stm32f4xx.c ****   *=============================================================================
  45:src/system_stm32f4xx.c ****   *        Supported STM32F4xx device revision    | Rev A
  46:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  47:src/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  48:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  49:src/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 168000000
  50:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  51:src/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 168000000
  52:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  53:src/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  54:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  55:src/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
  56:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  57:src/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
  58:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  59:src/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 8000000
  60:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  61:src/system_stm32f4xx.c ****   *        PLL_M                                  | 8
  62:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  63:src/system_stm32f4xx.c ****   *        PLL_N                                  | 336
  64:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  65:src/system_stm32f4xx.c ****   *        PLL_P                                  | 2
  66:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  67:src/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
  68:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  69:src/system_stm32f4xx.c ****   *        PLLI2S_N                               | 192
  70:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  71:src/system_stm32f4xx.c ****   *        PLLI2S_R                               | 5
  72:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  73:src/system_stm32f4xx.c ****   *        I2S input clock(Hz)                    | 38400000
  74:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  75:src/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
  76:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  77:src/system_stm32f4xx.c ****   *        High Performance mode                  | Enabled
  78:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  79:src/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
  80:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  81:src/system_stm32f4xx.c ****   *        Prefetch Buffer                        | OFF
  82:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  83:src/system_stm32f4xx.c ****   *        Instruction cache                      | ON
  84:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  85:src/system_stm32f4xx.c ****   *        Data cache                             | ON
  86:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  87:src/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Enabled
  88:src/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
  89:src/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  90:src/system_stm32f4xx.c ****   *=============================================================================
  91:src/system_stm32f4xx.c ****   ****************************************************************************** 
  92:src/system_stm32f4xx.c ****   * @attention
  93:src/system_stm32f4xx.c ****   *
  94:src/system_stm32f4xx.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  95:src/system_stm32f4xx.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  96:src/system_stm32f4xx.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  97:src/system_stm32f4xx.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  98:src/system_stm32f4xx.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  99:src/system_stm32f4xx.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
 100:src/system_stm32f4xx.c ****   *
 101:src/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
 102:src/system_stm32f4xx.c ****   ******************************************************************************
 103:src/system_stm32f4xx.c ****   */
 104:src/system_stm32f4xx.c **** 
 105:src/system_stm32f4xx.c **** /** @addtogroup CMSIS
 106:src/system_stm32f4xx.c ****   * @{
 107:src/system_stm32f4xx.c ****   */
 108:src/system_stm32f4xx.c **** 
 109:src/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
 110:src/system_stm32f4xx.c ****   * @{
 111:src/system_stm32f4xx.c ****   */  
 112:src/system_stm32f4xx.c ****   
 113:src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
 114:src/system_stm32f4xx.c ****   * @{
 115:src/system_stm32f4xx.c ****   */
 116:src/system_stm32f4xx.c **** 
 117:src/system_stm32f4xx.c **** #include "stm32f4xx.h"
 118:src/system_stm32f4xx.c **** 
 119:src/system_stm32f4xx.c **** /**
 120:src/system_stm32f4xx.c ****   * @}
 121:src/system_stm32f4xx.c ****   */
 122:src/system_stm32f4xx.c **** 
 123:src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
 124:src/system_stm32f4xx.c ****   * @{
 125:src/system_stm32f4xx.c ****   */
 126:src/system_stm32f4xx.c **** 
 127:src/system_stm32f4xx.c **** /**
 128:src/system_stm32f4xx.c ****   * @}
 129:src/system_stm32f4xx.c ****   */
 130:src/system_stm32f4xx.c **** 
 131:src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
 132:src/system_stm32f4xx.c ****   * @{
 133:src/system_stm32f4xx.c ****   */
 134:src/system_stm32f4xx.c **** 
 135:src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 136:src/system_stm32f4xx.c ****      on STM324xG_EVAL board as data memory  */
 137:src/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
 138:src/system_stm32f4xx.c **** 
 139:src/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 140:src/system_stm32f4xx.c ****      Internal SRAM. */
 141:src/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 142:src/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 143:src/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 144:src/system_stm32f4xx.c **** 
 145:src/system_stm32f4xx.c **** 
 146:src/system_stm32f4xx.c **** /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
 147:src/system_stm32f4xx.c **** #define PLL_M      8
 148:src/system_stm32f4xx.c **** #define PLL_N      336
 149:src/system_stm32f4xx.c **** 
 150:src/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 151:src/system_stm32f4xx.c **** #define PLL_P      2
 152:src/system_stm32f4xx.c **** 
 153:src/system_stm32f4xx.c **** /* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
 154:src/system_stm32f4xx.c **** #define PLL_Q      7
 155:src/system_stm32f4xx.c **** 
 156:src/system_stm32f4xx.c **** /* PLLI2S_VCO = (HSE_VALUE Or HSI_VALUE / PLL_M) * PLLI2S_N
 157:src/system_stm32f4xx.c ****    I2SCLK = PLLI2S_VCO / PLLI2S_R */
 158:src/system_stm32f4xx.c **** #define PLLI2S_N   192
 159:src/system_stm32f4xx.c **** #define PLLI2S_R   5
 160:src/system_stm32f4xx.c **** 
 161:src/system_stm32f4xx.c **** /**
 162:src/system_stm32f4xx.c ****   * @}
 163:src/system_stm32f4xx.c ****   */
 164:src/system_stm32f4xx.c **** 
 165:src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 166:src/system_stm32f4xx.c ****   * @{
 167:src/system_stm32f4xx.c ****   */
 168:src/system_stm32f4xx.c **** 
 169:src/system_stm32f4xx.c **** /**
 170:src/system_stm32f4xx.c ****   * @}
 171:src/system_stm32f4xx.c ****   */
 172:src/system_stm32f4xx.c **** 
 173:src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 174:src/system_stm32f4xx.c ****   * @{
 175:src/system_stm32f4xx.c ****   */
 176:src/system_stm32f4xx.c **** 
 177:src/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 168000000;
 178:src/system_stm32f4xx.c **** 
 179:src/system_stm32f4xx.c ****   __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 180:src/system_stm32f4xx.c **** 
 181:src/system_stm32f4xx.c **** /**
 182:src/system_stm32f4xx.c ****   * @}
 183:src/system_stm32f4xx.c ****   */
 184:src/system_stm32f4xx.c **** 
 185:src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 186:src/system_stm32f4xx.c ****   * @{
 187:src/system_stm32f4xx.c ****   */
 188:src/system_stm32f4xx.c **** 
 189:src/system_stm32f4xx.c **** static void SetSysClock(void);
 190:src/system_stm32f4xx.c **** #ifdef DATA_IN_ExtSRAM
 191:src/system_stm32f4xx.c ****   static void SystemInit_ExtMemCtl(void); 
 192:src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM */
 193:src/system_stm32f4xx.c **** 
 194:src/system_stm32f4xx.c **** /**
 195:src/system_stm32f4xx.c ****   * @}
 196:src/system_stm32f4xx.c ****   */
 197:src/system_stm32f4xx.c **** 
 198:src/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 199:src/system_stm32f4xx.c ****   * @{
 200:src/system_stm32f4xx.c ****   */
 201:src/system_stm32f4xx.c **** 
 202:src/system_stm32f4xx.c **** /**
 203:src/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 204:src/system_stm32f4xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 205:src/system_stm32f4xx.c ****   *         SystemFrequency variable.
 206:src/system_stm32f4xx.c ****   * @param  None
 207:src/system_stm32f4xx.c ****   * @retval None
 208:src/system_stm32f4xx.c ****   */
 209:src/system_stm32f4xx.c **** void SystemInit(void)
 210:src/system_stm32f4xx.c **** {
  57              		.loc 1 210 0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 1, uses_anonymous_args = 0
  61 0000 80B5     		push	{r7, lr}
  62              	.LCFI0:
  63              		.cfi_def_cfa_offset 8
  64              		.cfi_offset 7, -8
  65              		.cfi_offset 14, -4
  66 0002 00AF     		add	r7, sp, #0
  67              	.LCFI1:
  68              		.cfi_def_cfa_register 7
 211:src/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 212:src/system_stm32f4xx.c ****   /* Set HSION bit */
 213:src/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
  69              		.loc 1 213 0
  70 0004 114B     		ldr	r3, .L2
  71 0006 114A     		ldr	r2, .L2
  72 0008 1268     		ldr	r2, [r2]
  73 000a 42F00102 		orr	r2, r2, #1
  74 000e 1A60     		str	r2, [r3]
 214:src/system_stm32f4xx.c **** 
 215:src/system_stm32f4xx.c ****   /* Reset CFGR register */
 216:src/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
  75              		.loc 1 216 0
  76 0010 0E4B     		ldr	r3, .L2
  77 0012 0022     		movs	r2, #0
  78 0014 9A60     		str	r2, [r3, #8]
 217:src/system_stm32f4xx.c **** 
 218:src/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 219:src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  79              		.loc 1 219 0
  80 0016 0D4A     		ldr	r2, .L2
  81 0018 0C4B     		ldr	r3, .L2
  82 001a 1B68     		ldr	r3, [r3]
  83 001c 23F08473 		bic	r3, r3, #17301504
  84 0020 23F48033 		bic	r3, r3, #65536
  85 0024 1360     		str	r3, [r2]
 220:src/system_stm32f4xx.c **** 
 221:src/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 222:src/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
  86              		.loc 1 222 0
  87 0026 094B     		ldr	r3, .L2
  88 0028 094A     		ldr	r2, .L2+4
  89 002a 5A60     		str	r2, [r3, #4]
 223:src/system_stm32f4xx.c **** 
 224:src/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 225:src/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  90              		.loc 1 225 0
  91 002c 074B     		ldr	r3, .L2
  92 002e 074A     		ldr	r2, .L2
  93 0030 1268     		ldr	r2, [r2]
  94 0032 22F48022 		bic	r2, r2, #262144
  95 0036 1A60     		str	r2, [r3]
 226:src/system_stm32f4xx.c **** 
 227:src/system_stm32f4xx.c ****   /* Disable all interrupts */
 228:src/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
  96              		.loc 1 228 0
  97 0038 044B     		ldr	r3, .L2
  98 003a 0022     		movs	r2, #0
  99 003c DA60     		str	r2, [r3, #12]
 229:src/system_stm32f4xx.c **** 
 230:src/system_stm32f4xx.c **** #ifdef DATA_IN_ExtSRAM
 231:src/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 232:src/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM */
 233:src/system_stm32f4xx.c ****          
 234:src/system_stm32f4xx.c ****   /* Configure the System clock source, PLL Multiplier and Divider factors, 
 235:src/system_stm32f4xx.c ****      AHB/APBx prescalers and Flash settings ----------------------------------*/
 236:src/system_stm32f4xx.c ****   SetSysClock();
 100              		.loc 1 236 0
 101 003e FFF7FEFF 		bl	SetSysClock
 237:src/system_stm32f4xx.c **** 
 238:src/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 239:src/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 240:src/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 241:src/system_stm32f4xx.c **** #else
 242:src/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 102              		.loc 1 242 0
 103 0042 044B     		ldr	r3, .L2+8
 104 0044 4FF00062 		mov	r2, #134217728
 105 0048 9A60     		str	r2, [r3, #8]
 243:src/system_stm32f4xx.c **** #endif
 244:src/system_stm32f4xx.c **** }
 106              		.loc 1 244 0
 107 004a 80BD     		pop	{r7, pc}
 108              	.L3:
 109              		.align	2
 110              	.L2:
 111 004c 00380240 		.word	1073887232
 112 0050 10300024 		.word	603992080
 113 0054 00ED00E0 		.word	-536810240
 114              		.cfi_endproc
 115              	.LFE110:
 117              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 118              		.align	2
 119              		.global	SystemCoreClockUpdate
 120              		.thumb
 121              		.thumb_func
 123              	SystemCoreClockUpdate:
 124              	.LFB111:
 245:src/system_stm32f4xx.c **** 
 246:src/system_stm32f4xx.c **** /**
 247:src/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 248:src/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 249:src/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 250:src/system_stm32f4xx.c ****   *         other parameters.
 251:src/system_stm32f4xx.c ****   *           
 252:src/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 253:src/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 254:src/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 255:src/system_stm32f4xx.c ****   *     
 256:src/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 257:src/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 258:src/system_stm32f4xx.c ****   *           constant and the selected clock source:
 259:src/system_stm32f4xx.c ****   *             
 260:src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 261:src/system_stm32f4xx.c ****   *                                              
 262:src/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 263:src/system_stm32f4xx.c ****   *                          
 264:src/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 265:src/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 266:src/system_stm32f4xx.c ****   *         
 267:src/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
 268:src/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 269:src/system_stm32f4xx.c ****   *             in voltage and temperature.   
 270:src/system_stm32f4xx.c ****   *    
 271:src/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 272:src/system_stm32f4xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 273:src/system_stm32f4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 274:src/system_stm32f4xx.c ****   *              have wrong result.
 275:src/system_stm32f4xx.c ****   *                
 276:src/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 277:src/system_stm32f4xx.c ****   *           value for HSE crystal.
 278:src/system_stm32f4xx.c ****   *     
 279:src/system_stm32f4xx.c ****   * @param  None
 280:src/system_stm32f4xx.c ****   * @retval None
 281:src/system_stm32f4xx.c ****   */
 282:src/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 283:src/system_stm32f4xx.c **** {
 125              		.loc 1 283 0
 126              		.cfi_startproc
 127              		@ args = 0, pretend = 0, frame = 24
 128              		@ frame_needed = 1, uses_anonymous_args = 0
 129              		@ link register save eliminated.
 130 0000 80B4     		push	{r7}
 131              	.LCFI2:
 132              		.cfi_def_cfa_offset 4
 133              		.cfi_offset 7, -4
 134 0002 87B0     		sub	sp, sp, #28
 135              	.LCFI3:
 136              		.cfi_def_cfa_offset 32
 137 0004 00AF     		add	r7, sp, #0
 138              	.LCFI4:
 139              		.cfi_def_cfa_register 7
 284:src/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 140              		.loc 1 284 0
 141 0006 0023     		movs	r3, #0
 142 0008 3B61     		str	r3, [r7, #16]
 143 000a 0023     		movs	r3, #0
 144 000c 7B61     		str	r3, [r7, #20]
 145 000e 0223     		movs	r3, #2
 146 0010 FB60     		str	r3, [r7, #12]
 147 0012 0023     		movs	r3, #0
 148 0014 BB60     		str	r3, [r7, #8]
 149 0016 0223     		movs	r3, #2
 150 0018 7B60     		str	r3, [r7, #4]
 285:src/system_stm32f4xx.c ****   
 286:src/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 287:src/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 151              		.loc 1 287 0
 152 001a 324B     		ldr	r3, .L13
 153 001c 9B68     		ldr	r3, [r3, #8]
 154 001e 03F00C03 		and	r3, r3, #12
 155 0022 3B61     		str	r3, [r7, #16]
 288:src/system_stm32f4xx.c **** 
 289:src/system_stm32f4xx.c ****   switch (tmp)
 156              		.loc 1 289 0
 157 0024 3B69     		ldr	r3, [r7, #16]
 158 0026 042B     		cmp	r3, #4
 159 0028 07D0     		beq	.L6
 160 002a 082B     		cmp	r3, #8
 161 002c 09D0     		beq	.L7
 162 002e 002B     		cmp	r3, #0
 163 0030 3FD1     		bne	.L12
 290:src/system_stm32f4xx.c ****   {
 291:src/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 292:src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 164              		.loc 1 292 0
 165 0032 2D4B     		ldr	r3, .L13+4
 166 0034 2D4A     		ldr	r2, .L13+8
 167 0036 1A60     		str	r2, [r3]
 293:src/system_stm32f4xx.c ****       break;
 168              		.loc 1 293 0
 169 0038 3FE0     		b	.L9
 170              	.L6:
 294:src/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 295:src/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 171              		.loc 1 295 0
 172 003a 2B4B     		ldr	r3, .L13+4
 173 003c 2C4A     		ldr	r2, .L13+12
 174 003e 1A60     		str	r2, [r3]
 296:src/system_stm32f4xx.c ****       break;
 175              		.loc 1 296 0
 176 0040 3BE0     		b	.L9
 177              	.L7:
 297:src/system_stm32f4xx.c ****     case 0x08:  /* PLL used as system clock source */
 298:src/system_stm32f4xx.c **** 
 299:src/system_stm32f4xx.c ****       /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 300:src/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 301:src/system_stm32f4xx.c ****          */    
 302:src/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 178              		.loc 1 302 0
 179 0042 284B     		ldr	r3, .L13
 180 0044 5B68     		ldr	r3, [r3, #4]
 181 0046 03F48003 		and	r3, r3, #4194304
 182 004a 9B0D     		lsrs	r3, r3, #22
 183 004c BB60     		str	r3, [r7, #8]
 303:src/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 184              		.loc 1 303 0
 185 004e 254B     		ldr	r3, .L13
 186 0050 5B68     		ldr	r3, [r3, #4]
 187 0052 03F03F03 		and	r3, r3, #63
 188 0056 7B60     		str	r3, [r7, #4]
 304:src/system_stm32f4xx.c ****       
 305:src/system_stm32f4xx.c ****       if (pllsource != 0)
 189              		.loc 1 305 0
 190 0058 BB68     		ldr	r3, [r7, #8]
 191 005a 002B     		cmp	r3, #0
 192 005c 0DD0     		beq	.L10
 306:src/system_stm32f4xx.c ****       {
 307:src/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 308:src/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 193              		.loc 1 308 0
 194 005e 244A     		ldr	r2, .L13+12
 195 0060 7B68     		ldr	r3, [r7, #4]
 196 0062 B2FBF3F2 		udiv	r2, r2, r3
 197 0066 1F4B     		ldr	r3, .L13
 198 0068 5968     		ldr	r1, [r3, #4]
 199 006a 47F6C073 		movw	r3, #32704
 200 006e 0B40     		ands	r3, r3, r1
 201 0070 9B09     		lsrs	r3, r3, #6
 202 0072 03FB02F3 		mul	r3, r3, r2
 203 0076 7B61     		str	r3, [r7, #20]
 204 0078 0CE0     		b	.L11
 205              	.L10:
 309:src/system_stm32f4xx.c ****       }
 310:src/system_stm32f4xx.c ****       else
 311:src/system_stm32f4xx.c ****       {
 312:src/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 313:src/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 206              		.loc 1 313 0
 207 007a 1C4A     		ldr	r2, .L13+8
 208 007c 7B68     		ldr	r3, [r7, #4]
 209 007e B2FBF3F2 		udiv	r2, r2, r3
 210 0082 184B     		ldr	r3, .L13
 211 0084 5968     		ldr	r1, [r3, #4]
 212 0086 47F6C073 		movw	r3, #32704
 213 008a 0B40     		ands	r3, r3, r1
 214 008c 9B09     		lsrs	r3, r3, #6
 215 008e 03FB02F3 		mul	r3, r3, r2
 216 0092 7B61     		str	r3, [r7, #20]
 217              	.L11:
 314:src/system_stm32f4xx.c ****       }
 315:src/system_stm32f4xx.c **** 
 316:src/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 218              		.loc 1 316 0
 219 0094 134B     		ldr	r3, .L13
 220 0096 5B68     		ldr	r3, [r3, #4]
 221 0098 03F44033 		and	r3, r3, #196608
 222 009c 1B0C     		lsrs	r3, r3, #16
 223 009e 0133     		adds	r3, r3, #1
 224 00a0 5B00     		lsls	r3, r3, #1
 225 00a2 FB60     		str	r3, [r7, #12]
 317:src/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;
 226              		.loc 1 317 0
 227 00a4 7A69     		ldr	r2, [r7, #20]
 228 00a6 FB68     		ldr	r3, [r7, #12]
 229 00a8 B2FBF3F2 		udiv	r2, r2, r3
 230 00ac 0E4B     		ldr	r3, .L13+4
 231 00ae 1A60     		str	r2, [r3]
 318:src/system_stm32f4xx.c ****       break;
 232              		.loc 1 318 0
 233 00b0 03E0     		b	.L9
 234              	.L12:
 319:src/system_stm32f4xx.c ****     default:
 320:src/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 235              		.loc 1 320 0
 236 00b2 0D4B     		ldr	r3, .L13+4
 237 00b4 0D4A     		ldr	r2, .L13+8
 238 00b6 1A60     		str	r2, [r3]
 321:src/system_stm32f4xx.c ****       break;
 239              		.loc 1 321 0
 240 00b8 00BF     		nop
 241              	.L9:
 322:src/system_stm32f4xx.c ****   }
 323:src/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 324:src/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 325:src/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 242              		.loc 1 325 0
 243 00ba 0A4B     		ldr	r3, .L13
 244 00bc 9B68     		ldr	r3, [r3, #8]
 245 00be 03F0F003 		and	r3, r3, #240
 246 00c2 1B09     		lsrs	r3, r3, #4
 247 00c4 0B4A     		ldr	r2, .L13+16
 248 00c6 D35C     		ldrb	r3, [r2, r3]
 249 00c8 DBB2     		uxtb	r3, r3
 250 00ca 3B61     		str	r3, [r7, #16]
 326:src/system_stm32f4xx.c ****   /* HCLK frequency */
 327:src/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 251              		.loc 1 327 0
 252 00cc 064B     		ldr	r3, .L13+4
 253 00ce 1A68     		ldr	r2, [r3]
 254 00d0 3B69     		ldr	r3, [r7, #16]
 255 00d2 DA40     		lsrs	r2, r2, r3
 256 00d4 044B     		ldr	r3, .L13+4
 257 00d6 1A60     		str	r2, [r3]
 328:src/system_stm32f4xx.c **** }
 258              		.loc 1 328 0
 259 00d8 1C37     		adds	r7, r7, #28
 260 00da BD46     		mov	sp, r7
 261              		@ sp needed
 262 00dc 5DF8047B 		ldr	r7, [sp], #4
 263 00e0 7047     		bx	lr
 264              	.L14:
 265 00e2 00BF     		.align	2
 266              	.L13:
 267 00e4 00380240 		.word	1073887232
 268 00e8 00000000 		.word	SystemCoreClock
 269 00ec 0024F400 		.word	16000000
 270 00f0 00127A00 		.word	8000000
 271 00f4 00000000 		.word	AHBPrescTable
 272              		.cfi_endproc
 273              	.LFE111:
 275              		.section	.text.SetSysClock,"ax",%progbits
 276              		.align	2
 277              		.thumb
 278              		.thumb_func
 280              	SetSysClock:
 281              	.LFB112:
 329:src/system_stm32f4xx.c **** 
 330:src/system_stm32f4xx.c **** /**
 331:src/system_stm32f4xx.c ****   * @brief  Configures the System clock source, PLL Multiplier and Divider factors, 
 332:src/system_stm32f4xx.c ****   *         AHB/APBx prescalers and Flash settings
 333:src/system_stm32f4xx.c ****   * @Note   This function should be called only once the RCC clock configuration  
 334:src/system_stm32f4xx.c ****   *         is reset to the default reset state (done in SystemInit() function).   
 335:src/system_stm32f4xx.c ****   * @param  None
 336:src/system_stm32f4xx.c ****   * @retval None
 337:src/system_stm32f4xx.c ****   */
 338:src/system_stm32f4xx.c **** static void SetSysClock(void)
 339:src/system_stm32f4xx.c **** {
 282              		.loc 1 339 0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 8
 285              		@ frame_needed = 1, uses_anonymous_args = 0
 286              		@ link register save eliminated.
 287 0000 80B4     		push	{r7}
 288              	.LCFI5:
 289              		.cfi_def_cfa_offset 4
 290              		.cfi_offset 7, -4
 291 0002 83B0     		sub	sp, sp, #12
 292              	.LCFI6:
 293              		.cfi_def_cfa_offset 16
 294 0004 00AF     		add	r7, sp, #0
 295              	.LCFI7:
 296              		.cfi_def_cfa_register 7
 340:src/system_stm32f4xx.c **** /******************************************************************************/
 341:src/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
 342:src/system_stm32f4xx.c **** /******************************************************************************/
 343:src/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 297              		.loc 1 343 0
 298 0006 0023     		movs	r3, #0
 299 0008 7B60     		str	r3, [r7, #4]
 300 000a 0023     		movs	r3, #0
 301 000c 3B60     		str	r3, [r7]
 344:src/system_stm32f4xx.c ****   
 345:src/system_stm32f4xx.c ****   /* Enable HSE */
 346:src/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 302              		.loc 1 346 0
 303 000e 414B     		ldr	r3, .L24
 304 0010 404A     		ldr	r2, .L24
 305 0012 1268     		ldr	r2, [r2]
 306 0014 42F48032 		orr	r2, r2, #65536
 307 0018 1A60     		str	r2, [r3]
 308              	.L17:
 347:src/system_stm32f4xx.c ****  
 348:src/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 349:src/system_stm32f4xx.c ****   do
 350:src/system_stm32f4xx.c ****   {
 351:src/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 309              		.loc 1 351 0 discriminator 1
 310 001a 3E4B     		ldr	r3, .L24
 311 001c 1B68     		ldr	r3, [r3]
 312 001e 03F40033 		and	r3, r3, #131072
 313 0022 3B60     		str	r3, [r7]
 352:src/system_stm32f4xx.c ****     StartUpCounter++;
 314              		.loc 1 352 0 discriminator 1
 315 0024 7B68     		ldr	r3, [r7, #4]
 316 0026 0133     		adds	r3, r3, #1
 317 0028 7B60     		str	r3, [r7, #4]
 353:src/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 318              		.loc 1 353 0 discriminator 1
 319 002a 3B68     		ldr	r3, [r7]
 320 002c 002B     		cmp	r3, #0
 321 002e 03D1     		bne	.L16
 322 0030 7B68     		ldr	r3, [r7, #4]
 323 0032 B3F5A06F 		cmp	r3, #1280
 324 0036 F0D1     		bne	.L17
 325              	.L16:
 354:src/system_stm32f4xx.c **** 
 355:src/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 326              		.loc 1 355 0
 327 0038 364B     		ldr	r3, .L24
 328 003a 1B68     		ldr	r3, [r3]
 329 003c 03F40033 		and	r3, r3, #131072
 330 0040 002B     		cmp	r3, #0
 331 0042 02D0     		beq	.L18
 356:src/system_stm32f4xx.c ****   {
 357:src/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
 332              		.loc 1 357 0
 333 0044 0123     		movs	r3, #1
 334 0046 3B60     		str	r3, [r7]
 335 0048 01E0     		b	.L19
 336              	.L18:
 358:src/system_stm32f4xx.c ****   }
 359:src/system_stm32f4xx.c ****   else
 360:src/system_stm32f4xx.c ****   {
 361:src/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 337              		.loc 1 361 0
 338 004a 0023     		movs	r3, #0
 339 004c 3B60     		str	r3, [r7]
 340              	.L19:
 362:src/system_stm32f4xx.c ****   }
 363:src/system_stm32f4xx.c **** 
 364:src/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
 341              		.loc 1 364 0
 342 004e 3B68     		ldr	r3, [r7]
 343 0050 012B     		cmp	r3, #1
 344 0052 42D1     		bne	.L20
 365:src/system_stm32f4xx.c ****   {
 366:src/system_stm32f4xx.c ****     /* Enable high performance mode, System frequency up to 168 MHz */
 367:src/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 345              		.loc 1 367 0
 346 0054 2F4B     		ldr	r3, .L24
 347 0056 2F4A     		ldr	r2, .L24
 348 0058 126C     		ldr	r2, [r2, #64]
 349 005a 42F08052 		orr	r2, r2, #268435456
 350 005e 1A64     		str	r2, [r3, #64]
 368:src/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_PMODE;  
 351              		.loc 1 368 0
 352 0060 2D4B     		ldr	r3, .L24+4
 353 0062 2D4A     		ldr	r2, .L24+4
 354 0064 1268     		ldr	r2, [r2]
 355 0066 42F48042 		orr	r2, r2, #16384
 356 006a 1A60     		str	r2, [r3]
 369:src/system_stm32f4xx.c **** 
 370:src/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 371:src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 357              		.loc 1 371 0
 358 006c 294B     		ldr	r3, .L24
 359 006e 294A     		ldr	r2, .L24
 360 0070 9268     		ldr	r2, [r2, #8]
 361 0072 9A60     		str	r2, [r3, #8]
 372:src/system_stm32f4xx.c ****       
 373:src/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 374:src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 362              		.loc 1 374 0
 363 0074 274B     		ldr	r3, .L24
 364 0076 274A     		ldr	r2, .L24
 365 0078 9268     		ldr	r2, [r2, #8]
 366 007a 42F40042 		orr	r2, r2, #32768
 367 007e 9A60     		str	r2, [r3, #8]
 375:src/system_stm32f4xx.c ****     
 376:src/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 377:src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 368              		.loc 1 377 0
 369 0080 244B     		ldr	r3, .L24
 370 0082 244A     		ldr	r2, .L24
 371 0084 9268     		ldr	r2, [r2, #8]
 372 0086 42F4A052 		orr	r2, r2, #5120
 373 008a 9A60     		str	r2, [r3, #8]
 378:src/system_stm32f4xx.c **** 
 379:src/system_stm32f4xx.c ****     /* Configure the main PLL */
 380:src/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 374              		.loc 1 380 0
 375 008c 214B     		ldr	r3, .L24
 376 008e 234A     		ldr	r2, .L24+8
 377 0090 5A60     		str	r2, [r3, #4]
 381:src/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 382:src/system_stm32f4xx.c **** 
 383:src/system_stm32f4xx.c ****     /* Enable the main PLL */
 384:src/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 378              		.loc 1 384 0
 379 0092 204B     		ldr	r3, .L24
 380 0094 1F4A     		ldr	r2, .L24
 381 0096 1268     		ldr	r2, [r2]
 382 0098 42F08072 		orr	r2, r2, #16777216
 383 009c 1A60     		str	r2, [r3]
 385:src/system_stm32f4xx.c **** 
 386:src/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 387:src/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 384              		.loc 1 387 0
 385 009e 00BF     		nop
 386              	.L21:
 387              		.loc 1 387 0 is_stmt 0 discriminator 1
 388 00a0 1C4B     		ldr	r3, .L24
 389 00a2 1B68     		ldr	r3, [r3]
 390 00a4 03F00073 		and	r3, r3, #33554432
 391 00a8 002B     		cmp	r3, #0
 392 00aa F9D0     		beq	.L21
 388:src/system_stm32f4xx.c ****     {
 389:src/system_stm32f4xx.c ****     }
 390:src/system_stm32f4xx.c ****    
 391:src/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 392:src/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 393              		.loc 1 392 0 is_stmt 1
 394 00ac 1C4B     		ldr	r3, .L24+12
 395 00ae 40F20562 		movw	r2, #1541
 396 00b2 1A60     		str	r2, [r3]
 393:src/system_stm32f4xx.c **** 
 394:src/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 395:src/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 397              		.loc 1 395 0
 398 00b4 174B     		ldr	r3, .L24
 399 00b6 174A     		ldr	r2, .L24
 400 00b8 9268     		ldr	r2, [r2, #8]
 401 00ba 22F00302 		bic	r2, r2, #3
 402 00be 9A60     		str	r2, [r3, #8]
 396:src/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 403              		.loc 1 396 0
 404 00c0 144B     		ldr	r3, .L24
 405 00c2 144A     		ldr	r2, .L24
 406 00c4 9268     		ldr	r2, [r2, #8]
 407 00c6 42F00202 		orr	r2, r2, #2
 408 00ca 9A60     		str	r2, [r3, #8]
 397:src/system_stm32f4xx.c **** 
 398:src/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
 399:src/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 409              		.loc 1 399 0
 410 00cc 00BF     		nop
 411              	.L22:
 412              		.loc 1 399 0 is_stmt 0 discriminator 1
 413 00ce 114B     		ldr	r3, .L24
 414 00d0 9B68     		ldr	r3, [r3, #8]
 415 00d2 03F00C03 		and	r3, r3, #12
 416 00d6 082B     		cmp	r3, #8
 417 00d8 F9D1     		bne	.L22
 418              	.L20:
 400:src/system_stm32f4xx.c ****     {
 401:src/system_stm32f4xx.c ****     }
 402:src/system_stm32f4xx.c ****   }
 403:src/system_stm32f4xx.c ****   else
 404:src/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 405:src/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 406:src/system_stm32f4xx.c ****   }
 407:src/system_stm32f4xx.c **** 
 408:src/system_stm32f4xx.c **** /******************************************************************************/
 409:src/system_stm32f4xx.c **** /*                        I2S clock configuration                             */
 410:src/system_stm32f4xx.c **** /******************************************************************************/
 411:src/system_stm32f4xx.c ****   /* PLLI2S clock used as I2S clock source */
 412:src/system_stm32f4xx.c ****   RCC->CFGR &= ~RCC_CFGR_I2SSRC;
 419              		.loc 1 412 0 is_stmt 1
 420 00da 0E4B     		ldr	r3, .L24
 421 00dc 0D4A     		ldr	r2, .L24
 422 00de 9268     		ldr	r2, [r2, #8]
 423 00e0 22F40002 		bic	r2, r2, #8388608
 424 00e4 9A60     		str	r2, [r3, #8]
 413:src/system_stm32f4xx.c **** 
 414:src/system_stm32f4xx.c ****   /* Configure PLLI2S */
 415:src/system_stm32f4xx.c ****   RCC->PLLI2SCFGR = (PLLI2S_N << 6) | (PLLI2S_R << 28);
 425              		.loc 1 415 0
 426 00e6 0B4B     		ldr	r3, .L24
 427 00e8 0E4A     		ldr	r2, .L24+16
 428 00ea C3F88420 		str	r2, [r3, #132]
 416:src/system_stm32f4xx.c **** 
 417:src/system_stm32f4xx.c ****   /* Enable PLLI2S */
 418:src/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_PLLI2SON);
 429              		.loc 1 418 0
 430 00ee 094B     		ldr	r3, .L24
 431 00f0 084A     		ldr	r2, .L24
 432 00f2 1268     		ldr	r2, [r2]
 433 00f4 42F08062 		orr	r2, r2, #67108864
 434 00f8 1A60     		str	r2, [r3]
 419:src/system_stm32f4xx.c **** 
 420:src/system_stm32f4xx.c ****   /* Wait till PLLI2S is ready */
 421:src/system_stm32f4xx.c ****   while((RCC->CR & RCC_CR_PLLI2SRDY) == 0)
 435              		.loc 1 421 0
 436 00fa 00BF     		nop
 437              	.L23:
 438              		.loc 1 421 0 is_stmt 0 discriminator 1
 439 00fc 054B     		ldr	r3, .L24
 440 00fe 1B68     		ldr	r3, [r3]
 441 0100 03F00063 		and	r3, r3, #134217728
 442 0104 002B     		cmp	r3, #0
 443 0106 F9D0     		beq	.L23
 422:src/system_stm32f4xx.c ****   {
 423:src/system_stm32f4xx.c ****   }
 424:src/system_stm32f4xx.c **** }
 444              		.loc 1 424 0 is_stmt 1
 445 0108 0C37     		adds	r7, r7, #12
 446 010a BD46     		mov	sp, r7
 447              		@ sp needed
 448 010c 5DF8047B 		ldr	r7, [sp], #4
 449 0110 7047     		bx	lr
 450              	.L25:
 451 0112 00BF     		.align	2
 452              	.L24:
 453 0114 00380240 		.word	1073887232
 454 0118 00700040 		.word	1073770496
 455 011c 08544007 		.word	121656328
 456 0120 003C0240 		.word	1073888256
 457 0124 00300050 		.word	1342189568
 458              		.cfi_endproc
 459              	.LFE112:
 461              		.text
 462              	.Letext0:
 463              		.file 2 "/home/shihyu/data/STM32F4/gcc-arm-none-eabi-4_8-2013q4/arm-none-eabi/include/stdint.h"
 464              		.file 3 "libs/CMSIS/Include/core_cm4.h"
 465              		.file 4 "libs/Device/STM32F4xx/Include/stm32f4xx.h"
DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f4xx.c
     /tmp/cc0lOfzi.s:24     .data.SystemCoreClock:00000000 SystemCoreClock
     /tmp/cc0lOfzi.s:21     .data.SystemCoreClock:00000000 $d
     /tmp/cc0lOfzi.s:31     .data.AHBPrescTable:00000000 AHBPrescTable
     /tmp/cc0lOfzi.s:28     .data.AHBPrescTable:00000000 $d
     /tmp/cc0lOfzi.s:49     .text.SystemInit:00000000 $t
     /tmp/cc0lOfzi.s:54     .text.SystemInit:00000000 SystemInit
     /tmp/cc0lOfzi.s:280    .text.SetSysClock:00000000 SetSysClock
     /tmp/cc0lOfzi.s:111    .text.SystemInit:0000004c $d
     /tmp/cc0lOfzi.s:118    .text.SystemCoreClockUpdate:00000000 $t
     /tmp/cc0lOfzi.s:123    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
     /tmp/cc0lOfzi.s:267    .text.SystemCoreClockUpdate:000000e4 $d
     /tmp/cc0lOfzi.s:276    .text.SetSysClock:00000000 $t
     /tmp/cc0lOfzi.s:453    .text.SetSysClock:00000114 $d
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
