spawn /home/lactose/nvdla/vp/aarch64_toplevel -c /usr/local/nvdla/aarch64_nvdla.lua

             SystemC 2.3.0-ASI --- Oct  9 2017 04:21:14
        Copyright (c) 1996-2012 by all Contributors,
        ALL RIGHTS RESERVED

sc_log control string: [outfile:sc.log;verbosity_level:sc_debug;csb_adaptor:enable;dbb_adaptor:enable;sram_adaptor:enable]
Set SC LOG file to sc.log
Set debug verbosity to sc_debug
DMI mode enable
RAM base address: 0xc0000000
bridge: tlm2c_elaborate..

Info: NV_NVDLA_glb.cpp: 228:calling NV_NVDLA_glb::Update_nvdla_intr_bdma_0


Info: NV_NVDLA_glb.cpp: 236:calling NV_NVDLA_glb::Update_nvdla_intr_bdma_1


Info: NV_NVDLA_glb.cpp: 244:calling NV_NVDLA_glb::Update_nvdla_intr_pdp_0


Info: NV_NVDLA_glb.cpp: 252:calling NV_NVDLA_glb::Update_nvdla_intr_pdp_1


Info: NV_NVDLA_glb.cpp: 260:calling NV_NVDLA_glb::Update_nvdla_intr_sdp_0


Info: NV_NVDLA_glb.cpp: 268:calling NV_NVDLA_glb::Update_nvdla_intr_sdp_1


Info: NV_NVDLA_glb.cpp: 276:calling NV_NVDLA_glb::Update_nvdla_intr_cdp_0


Info: NV_NVDLA_glb.cpp: 284:calling NV_NVDLA_glb::Update_nvdla_intr_cdp_1


Info: NV_NVDLA_glb.cpp: 292:calling NV_NVDLA_glb::Update_nvdla_intr_rbk_0


Info: NV_NVDLA_glb.cpp: 300:calling NV_NVDLA_glb::Update_nvdla_intr_rbk_1


Info: NV_NVDLA_glb.cpp: 308:calling NV_NVDLA_glb::Update_nvdla_intr_cdma_dat_0


Info: NV_NVDLA_glb.cpp: 316:calling NV_NVDLA_glb::Update_nvdla_intr_cdma_dat_1


Info: NV_NVDLA_glb.cpp: 324:calling NV_NVDLA_glb::Update_nvdla_intr_cdma_wt_0


Info: NV_NVDLA_glb.cpp: 332:calling NV_NVDLA_glb::Update_nvdla_intr_cdma_wt_1


Info: NV_NVDLA_glb.cpp: 340:calling NV_NVDLA_glb::Update_nvdla_intr_cacc_0


Info: NV_NVDLA_glb.cpp: 348:calling NV_NVDLA_glb::Update_nvdla_intr_cacc_1


Info: NV_NVDLA_mcif.cpp: 3553:NV_NVDLA_mcif::ReadRequestArbiter, no pending request, waiting.


Info: NV_NVDLA_mcif.cpp: 3718:Calling WriteRequestArbiter


Info: NV_NVDLA_mcif.cpp: 2065:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, num_available:0

[    0.000000] Booting Linux on physical CPU 0x0
[    0.000000] Linux version 4.13.3 (yali@unassigned) (gcc version 6.4.1 20170707 (Linaro GCC 6.4-2017.08)) #1 SMP PREEMPT Mon Nov 27 09:22:34 CST 2017
[    0.000000] Boot CPU: AArch64 Processor [411fd070]
[    0.000000] Machine model: linux,dummy-virt
[    0.000000] efi: Getting EFI parameters from FDT:
[    0.000000] efi: UEFI not found.
[    0.000000] cma: Reserved 16 MiB at 0x000000007f000000
[    0.000000] NUMA: No NUMA configuration found
[    0.000000] NUMA: Faking a node at [mem 0x0000000000000000-0x000000007fffffff]
[    0.000000] NUMA: NODE_DATA [mem 0x7efe8900-0x7efea3ff]
[    0.000000] Zone ranges:
[    0.000000]   DMA      [mem 0x0000000040000000-0x000000007fffffff]
[    0.000000]   Normal   empty
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x0000000040000000-0x000000007fffffff]
[    0.000000] Initmem setup node 0 [mem 0x0000000040000000-0x000000007fffffff]
[    0.000000] psci: probing for conduit method from DT.
[    0.000000] psci: PSCIv0.2 detected in firmware.
[    0.000000] psci: Using standard PSCI v0.2 function IDs
[    0.000000] psci: Trusted OS migration not required
[    0.000000] percpu: Embedded 26 pages/cpu @ffff80003efcb000 s67352 r8192 d30952 u106496
[    0.000000] Detected PIPT I-cache on CPU0
[    0.000000] CPU features: enabling workaround for ARM erratum 832075
[    0.000000] CPU features: enabling workaround for ARM erratum 834220
[    0.000000] Built 1 zonelists in Node order, mobility grouping on.  Total pages: 258048
[    0.000000] Policy zone: DMA
[    0.000000] Kernel command line: "root=/dev/vda"
[    0.000000] PID hash table entries: 4096 (order: 3, 32768 bytes)
[    0.000000] Memory: 999232K/1048576K available (9404K kernel code, 1130K rwdata, 4164K rodata, 1088K init, 400K bss, 32960K reserved, 16384K cma-reserved)
[    0.000000] Virtual kernel memory layout:
[    0.000000]     modules : 0xffff000000000000 - 0xffff000008000000   (   128 MB)
[    0.000000]     vmalloc : 0xffff000008000000 - 0xffff7dffbfff0000   (129022 GB)
[    0.000000]       .text : 0xffff000008080000 - 0xffff0000089b0000   (  9408 KB)
[    0.000000]     .rodata : 0xffff0000089b0000 - 0xffff000008dd0000   (  4224 KB)
[    0.000000]       .init : 0xffff000008dd0000 - 0xffff000008ee0000   (  1088 KB)
[    0.000000]       .data : 0xffff000008ee0000 - 0xffff000008ffaa00   (  1131 KB)
[    0.000000]        .bss : 0xffff000008ffaa00 - 0xffff00000905ed60   (   401 KB)
[    0.000000]     fixed   : 0xffff7dfffe7fd000 - 0xffff7dfffec00000   (  4108 KB)
[    0.000000]     PCI I/O : 0xffff7dfffee00000 - 0xffff7dffffe00000   (    16 MB)
[    0.000000]     vmemmap : 0xffff7e0000000000 - 0xffff800000000000   (  2048 GB maximum)
[    0.000000]               0xffff7e0000000000 - 0xffff7e0001000000   (    16 MB actual)
[    0.000000]     memory  : 0xffff800000000000 - 0xffff800040000000   (  1024 MB)
[    0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
[    0.000000] Preemptible hierarchical RCU implementation.
[    0.000000] 	RCU restricting CPUs from NR_CPUS=64 to nr_cpu_ids=1.
[    0.000000] RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=1
[    0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0
[    0.000000] GICv2m: range[mem 0x08020000-0x08020fff], SPI[80:143]
[    0.000000] arch_timer: cp15 timer(s) running at 62.50MHz (virt).
[    0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0x1cd42e208c, max_idle_ns: 881590405314 ns
[    0.000438] sched_clock: 56 bits at 62MHz, resolution 16ns, wraps every 4398046511096ns
[    0.017863] Console: colour dummy device 80x25
[    0.025329] console [tty0] enabled
[    0.028305] Calibrating delay loop (skipped), value calculated using timer frequency.. 125.00 BogoMIPS (lpj=250000)
[    0.028935] pid_max: default: 32768 minimum: 301
[    0.031759] Security Framework initialized
[    0.036404] Dentry cache hash table entries: 131072 (order: 8, 1048576 bytes)
[    0.038126] Inode-cache hash table entries: 65536 (order: 7, 524288 bytes)
[    0.038646] Mount-cache hash table entries: 2048 (order: 2, 16384 bytes)
[    0.038910] Mountpoint-cache hash table entries: 2048 (order: 2, 16384 bytes)
[    0.120264] ASID allocator initialised with 65536 entries
[    0.125570] Hierarchical SRCU implementation.
[    0.147952] EFI services will not be available.
[    0.153939] smp: Bringing up secondary CPUs ...
[    0.154254] smp: Brought up 1 node, 1 CPU
[    0.154400] SMP: Total of 1 processors activated.
[    0.154695] CPU features: detected feature: 32-bit EL0 Support
[    0.160461] CPU: All CPU(s) started at EL1
[    0.163404] alternatives: patching kernel code
[    0.197613] devtmpfs: initialized
[    0.224201] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns
[    0.224700] futex hash table entries: 256 (order: 3, 32768 bytes)
[    0.234584] pinctrl core: initialized pinctrl subsystem
[    0.273804] random: fast init done
[    0.300394] DMI not present or invalid.
[    0.315830] NET: Registered protocol family 16
[    0.358205] cpuidle: using governor menu
[    0.361449] vdso: 2 pages (1 code @ ffff0000089b6000, 1 data @ ffff000008ee5000)
[    0.362159] hw-breakpoint: found 6 breakpoint and 4 watchpoint registers.
[    0.380728] DMA: preallocated 256 KiB pool for atomic allocations
[    0.390543] Serial: AMBA PL011 UART driver
[    0.496055] 9000000.pl011: ttyAMA0 at MMIO 0x9000000 (irq = 40, base_baud = 0) is a PL011 rev1
[    0.515089] console [ttyAMA0] enabled
[    0.784397] HugeTLB registered 2.00 MiB page size, pre-allocated 0 pages
[    0.803604] ACPI: Interpreter disabled.
[    0.821152] vgaarb: loaded
[    0.826345] SCSI subsystem initialized
[    0.839683] usbcore: registered new interface driver usbfs
[    0.841608] usbcore: registered new interface driver hub
[    0.843031] usbcore: registered new device driver usb
[    0.856277] pps_core: LinuxPPS API ver. 1 registered
[    0.856595] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.it>
[    0.858137] PTP clock support registered
[    0.861513] EDAC MC: Ver: 3.0.0
[    0.868447] dmi: Firmware registration failed.
[    0.875372] Advanced Linux Sound Architecture Driver Initialized.
[    0.904763] clocksource: Switched to clocksource arch_sys_counter
[    0.909081] VFS: Disk quotas dquot_6.6.0
[    0.910225] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 bytes)
[    0.921665] pnp: PnP ACPI: disabled
[    1.033015] NET: Registered protocol family 2
[    1.049029] TCP established hash table entries: 8192 (order: 4, 65536 bytes)
[    1.050372] TCP bind hash table entries: 8192 (order: 5, 131072 bytes)
[    1.051165] TCP: Hash tables configured (established 8192 bind 8192)
[    1.055151] UDP hash table entries: 512 (order: 2, 16384 bytes)
[    1.056160] UDP-Lite hash table entries: 512 (order: 2, 16384 bytes)
[    1.059977] NET: Registered protocol family 1
[    1.076359] RPC: Registered named UNIX socket transport module.
[    1.077057] RPC: Registered udp transport module.
[    1.077536] RPC: Registered tcp transport module.
[    1.077931] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    1.094695] hw perfevents: enabled with armv8_pmuv3 PMU driver, 1 counters available
[    1.096708] kvm [1]: HYP mode not available
[    1.126906] audit: initializing netlink subsys (disabled)
[    1.132633] audit: type=2000 audit(1.078:1): state=initialized audit_enabled=0 res=1
[    1.138579] workingset: timestamp_bits=44 max_order=18 bucket_order=0
[    1.236320] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    1.250237] NFS: Registering the id_resolver key type
[    1.253233] Key type id_resolver registered
[    1.253558] Key type id_legacy registered
[    1.254049] nfs4filelayout_init: NFSv4 File Layout Driver Registering...
[    1.256605] 9p: Installing v9fs 9p2000 file system support
[    1.279845] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 247)
[    1.280688] io scheduler noop registered
[    1.284172] io scheduler cfq registered (default)
[    1.284528] io scheduler mq-deadline registered
[    1.284814] io scheduler kyber registered
[    1.366079] pl061_gpio 9030000.pl061: PL061 GPIO chip @0x0000000009030000 registered
[    1.385594] OF: PCI: host bridge /pcie@10000000 ranges:
[    1.386941] OF: PCI:    IO 0x3eff0000..0x3effffff -> 0x00000000
[    1.389081] OF: PCI:   MEM 0x10000000..0x3efeffff -> 0x10000000
[    1.389491] OF: PCI:   MEM 0x8000000000..0xffffffffff -> 0x8000000000
[    1.391268] pci-host-generic 3f000000.pcie: ECAM at [mem 0x3f000000-0x3fffffff] for [bus 00-0f]
[    1.394864] pci-host-generic 3f000000.pcie: PCI host bridge to bus 0000:00
[    1.395960] pci_bus 0000:00: root bus resource [bus 00-0f]
[    1.396473] pci_bus 0000:00: root bus resource [io  0x0000-0xffff]
[    1.396791] pci_bus 0000:00: root bus resource [mem 0x10000000-0x3efeffff]
[    1.397134] pci_bus 0000:00: root bus resource [mem 0x8000000000-0xffffffffff]
[    1.574595] Serial: 8250/16550 driver, 4 ports, IRQ sharing enabled
[    1.597988] SuperH (H)SCI(F) driver initialized
[    1.603244] msm_serial: driver initialized
[    1.614941] cacheinfo: Unable to detect cache hierarchy for CPU 0
[    1.676936] loop: module loaded
[    1.775704] hisi_sas: driver version v1.6
[    1.823160] libphy: Fixed MDIO Bus: probed
[    1.835319] tun: Universal TUN/TAP device driver, 1.6
[    1.864751] e1000e: Intel(R) PRO/1000 Network Driver - 3.2.6-k
[    1.865089] e1000e: Copyright(c) 1999 - 2015 Intel Corporation.
[    1.866601] igb: Intel(R) Gigabit Ethernet Network Driver - version 5.4.0-k
[    1.866967] igb: Copyright (c) 2007-2014 Intel Corporation.
[    1.868457] igbvf: Intel(R) Gigabit Virtual Function Network Driver - version 2.4.0-k
[    1.868855] igbvf: Copyright (c) 2009 - 2012 Intel Corporation.
[    1.874193] sky2: driver version 1.30
[    1.884636] VFIO - User Level meta-driver version: 0.3
[    1.908388] ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver
[    1.908837] ehci-pci: EHCI PCI platform driver
[    1.911297] ehci-platform: EHCI generic platform driver
[    1.913184] ehci-orion: EHCI orion driver
[    1.914481] ehci-exynos: EHCI EXYNOS driver
[    1.916894] ehci-msm: Qualcomm On-Chip EHCI Host Controller
[    1.918531] ohci_hcd: USB 1.1 'Open' Host Controller (OHCI) Driver
[    1.919028] ohci-pci: OHCI PCI platform driver
[    1.920964] ohci-platform: OHCI generic platform driver
[    1.922447] ohci-exynos: OHCI EXYNOS driver
[    1.930797] usbcore: registered new interface driver usb-storage
[    1.966289] rtc-pl031 9010000.pl031: rtc core: registered pl031 as rtc0
[    1.976481] i2c /dev entries driver
[    2.029223] sdhci: Secure Digital Host Controller Interface driver
[    2.029545] sdhci: Copyright(c) Pierre Ossman
[    2.035633] Synopsys Designware Multimedia Card Interface Driver
[    2.048082] sdhci-pltfm: SDHCI platform and OF driver helper
[    2.066532] ledtrig-cpu: registered to indicate activity on CPUs
[    2.086217] usbcore: registered new interface driver usbhid
[    2.086566] usbhid: USB HID core driver
[    2.120489] NET: Registered protocol family 17
[    2.124322] 9pnet: Installing 9P2000 support
[    2.127172] Key type dns_resolver registered
[    2.133550] registered taskstats version 1
[    2.155041] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    2.162825] rtc-pl031 9010000.pl031: setting system clock to 2023-10-27 10:47:12 UTC (1698403632)
[    2.165766] ALSA device list:
[    2.166022]   No soundcards found.
[    2.174821] uart-pl011 9000000.pl011: no DMA platform data
[    2.188749] EXT4-fs (vda): couldn't mount as ext3 due to feature incompatibilities
[    2.197062] EXT4-fs (vda): INFO: recovery required on readonly filesystem
[    2.197445] EXT4-fs (vda): write access will be enabled during recovery
[    2.304048] EXT4-fs (vda): recovery complete
[    2.312593] EXT4-fs (vda): mounted filesystem with ordered data mode. Opts: (null)
[    2.314024] VFS: Mounted root (ext4 filesystem) readonly on device 254:0.
[    2.330779] devtmpfs: mounted
[    2.470673] Freeing unused kernel memory: 1088K
[    2.824033] EXT4-fs (vda): re-mounted. Opts: data=ordered
Starting logging: OK
Initializing random number generator... done.
Starting network: udhcpc: started, v1.27.2
udhcpc: sending discover
udhcpc: sending select for 10.0.2.15
udhcpc: lease of 10.0.2.15 obtained, lease time 86400
deleting routers
adding dns 10.0.2.3
OK
Starting sshd: [    6.813974] NET: Registered protocol family 10
[    6.860313] Segment Routing with IPv6
OK

Welcome to Buildroot
nvdla login: root
Password: nvdla

# mount -t 9p -o trans=virtio r /mnt && cd /mnt
# insmod drm.ko && insmod opendla_1.ko
[    8.558378] opendla: loading out-of-tree module taints kernel.
[    8.570228] Probe NVDLA config nvidia,nvdla_os_initial
[    8.573332] 0 . 12 . 5
[    8.573850] reset engine done
[    8.582349] [drm] Initialized nvdla 0.0.0 20171017 for 10200000.nvdla on minor 0
# ./nvdla_runtime --loadable lenet.nvdla
creating new runtime context...
[    8.865208] DMA paddr allocated: 0xc0000000 for vaddr 0xffff000040000000
[    8.871945] nvdla_gem_map_offset allocates args->offset = 0x100000000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa36bd000, size = 4096, offset = 0x100000000, fd = 3, flags = 3
exited nvdla_mem_map()

[    9.926868] DMA paddr allocated: 0xc0200000 for vaddr 0xffff000040200000
[    9.929408] nvdla_gem_map_offset allocates args->offset = 0x100001000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa2f2b000, size = 1851392, offset = 0x100001000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.465102] DMA paddr allocated: 0xc0020000 for vaddr 0xffff000040020000
[   10.465820] nvdla_gem_map_offset allocates args->offset = 0x1001c5000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa2f12000, size = 102400, offset = 0x1001c5000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.470690] DMA paddr allocated: 0xc0001000 for vaddr 0xffff000040001000
[   10.471276] nvdla_gem_map_offset allocates args->offset = 0x1001de000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa36bc000, size = 40, offset = 0x1001de000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.476801] DMA paddr allocated: 0xc0002000 for vaddr 0xffff000040002000
[   10.477393] nvdla_gem_map_offset allocates args->offset = 0x1001df000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa36bb000, size = 360, offset = 0x1001df000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.482522] DMA paddr allocated: 0xc0003000 for vaddr 0xffff000040003000
[   10.483141] nvdla_gem_map_offset allocates args->offset = 0x1001e0000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa36ba000, size = 1160, offset = 0x1001e0000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.491824] DMA paddr allocated: 0xc0004000 for vaddr 0xffff000040004000
[   10.492422] nvdla_gem_map_offset allocates args->offset = 0x1001e1000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa36b8000, size = 6440, offset = 0x1001e1000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.501000] DMA paddr allocated: 0xc0006000 for vaddr 0xffff000040006000
[   10.501628] nvdla_gem_map_offset allocates args->offset = 0x1001e3000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa2f11000, size = 700, offset = 0x1001e3000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.506881] DMA paddr allocated: 0xc0007000 for vaddr 0xffff000040007000
[   10.508740] nvdla_gem_map_offset allocates args->offset = 0x1001e4000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa2f10000, size = 4096, offset = 0x1001e4000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.513551] DMA paddr allocated: 0xc0008000 for vaddr 0xffff000040008000
[   10.514146] nvdla_gem_map_offset allocates args->offset = 0x1001e5000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa2f0f000, size = 256, offset = 0x1001e5000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.519819] DMA paddr allocated: 0xc0009000 for vaddr 0xffff000040009000
[   10.520366] nvdla_gem_map_offset allocates args->offset = 0x1001e6000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa2f0e000, size = 24, offset = 0x1001e6000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.525225] DMA paddr allocated: 0xc000a000 for vaddr 0xffff00004000a000
[   10.525816] nvdla_gem_map_offset allocates args->offset = 0x1001e7000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa2f0d000, size = 512, offset = 0x1001e7000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.531568] DMA paddr allocated: 0xc000b000 for vaddr 0xffff00004000b000
[   10.532144] nvdla_gem_map_offset allocates args->offset = 0x1001e8000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa2f0c000, size = 4096, offset = 0x1001e8000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.536964] DMA paddr allocated: 0xc000c000 for vaddr 0xffff00004000c000
[   10.537551] nvdla_gem_map_offset allocates args->offset = 0x1001e9000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa2f0b000, size = 4096, offset = 0x1001e9000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.542493] DMA paddr allocated: 0xc000d000 for vaddr 0xffff00004000d000
[   10.543087] nvdla_gem_map_offset allocates args->offset = 0x1001ea000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa2f0a000, size = 4096, offset = 0x1001ea000, fd = 3, flags = 3
exited nvdla_mem_map()

Emulator starting
entered allocateSystemMemory()
[   10.787145] DMA paddr allocated: 0xc0010000 for vaddr 0xffff000040010000
[   10.787842] nvdla_gem_map_offset allocates args->offset = 0x1001eb000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa2703000, size = 25088, offset = 0x1001eb000, fd = 3, flags = 3
exited nvdla_mem_map()

*phMem = 0x2cf24960, *pData = 0xffffa2703000
exited allocateSystemMemory()

Unknown image type: entered allocateSystemMemory()
[   10.796908] DMA paddr allocated: 0xc000e000 for vaddr 0xffff00004000e000
[   10.797499] nvdla_gem_map_offset allocates args->offset = 0x1001f2000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffa2702000, size = 32, offset = 0x1001f2000, fd = 3, flags = 3
exited nvdla_mem_map()

*phMem = 0x2cf249f0, *pData = 0xffffa2702000
exited allocateSystemMemory()

submitting tasks...
dla_task id 0 has set addr id 0: handle = 2cf23ed0, offset = 0
dla_task id 0 has set addr id 1: handle = 2cf23e90, offset = 0
dla_task id 0 has set addr id 2: handle = 2cf23eb0, offset = 0
dla_task id 0 has set addr id 3: handle = 2cf24960, offset = 0
dla_task id 0 has set addr id 4: handle = 2cf249f0, offset = 0
dla_task id 0 has set addr id 5: handle = 2cf23ef0, offset = 0
dla_task id 0 has set addr id 6: handle = 2cf23f10, offset = 0
dla_task id 0 has set addr id 7: handle = 2cf23f30, offset = 0
dla_task id 0 has set addr id 8: handle = 2cf23f50, offset = 0
dla_task id 0 has set addr id 9: handle = 2cf23f70, offset = 0
address_list[0][0].handle = 7
address_list[0][0].offset = 0
address_list[0][1].handle = 5
address_list[0][1].offset = 0
address_list[0][2].handle = 6
address_list[0][2].offset = 0
address_list[0][3].handle = 19
address_list[0][3].offset = 0
address_list[0][4].handle = 20
address_list[0][4].offset = 0
address_list[0][5].handle = 8
address_list[0][5].offset = 0
address_list[0][6].handle = 9
address_list[0][6].offset = 0
address_list[0][7].handle = 10
address_list[0][7].offset = 0
address_list[0][8].handle = 11
address_list[0][8].offset = 0
address_list[0][9].handle = 12
address_list[0][9].offset = 0
[   10.812807] Enter:dla_read_network_config
[   10.813187] entered dla_get_dma_address(index = 0):
[   10.813479]  in branch dla_get_dma_address(DESTINATION_PROCESSOR):
[   10.813827] before: dst_ptr = 0xffff000000ac142c
[   10.813916] before set: *temp = 0xffff000000ac142c
[   10.814432] after set: *temp = 0x0
[   10.814670] after: dst_ptr = 0x0
[   10.814716] exiting dla_get_dma_address(), got dst_ptr = 0 (index = 0)
[   10.818200] dla_data_read(src_index = 0): mapped dma_buf(handle = 7, offset = 0) to vaddr = 0xffff000040001000
[   10.819271] *********************************************************
[   10.821048] NVDLA FW dla_network_desc
[   10.821344] ---------------------------------------------------------
[   10.821702] op desc index      = 6
[   10.821953] surface desc index = 7
[   10.822176] dep graph index    = 5
[   10.822419] lut data index     = 8
[   10.822665] stat_list_index    = -1
[   10.822912] roi array index    = -1
[   10.823141] surface index      = -1
[   10.825665] num rois           = 1
[   10.825963] num ops            = 10
[   10.826197] num luts           = 0
[   10.826437] num addr           = 10
[   10.826672] input layer        = 0
[   10.826911] dynamic roi        = 0
[   10.827192] entered dla_get_dma_address(index = 6):
[   10.829533]  in branch dla_get_dma_address(DESTINATION_PROCESSOR):
[   10.829922] before: dst_ptr = 0x0
[   10.829946] before set: *temp = 0x0
[   10.830357] after set: *temp = 0x6
[   10.830575] after: dst_ptr = 0x6
[   10.830598] exiting dla_get_dma_address(), got dst_ptr = 6 (index = 6)
[   10.831164] getting surface_desc_addr:
[   10.833595] before: task->surface_desc_addr = 0x0
[   10.833651] entered dla_get_dma_address(index = 7):
[   10.834225]  in branch dla_get_dma_address(DESTINATION_PROCESSOR):
[   10.834557] before: dst_ptr = 0x0
[   10.834580] before set: *temp = 0x0
[   10.834975] after set: *temp = 0x7
[   10.835180] after: dst_ptr = 0x7
[   10.835202] exiting dla_get_dma_address(), got dst_ptr = 7 (index = 7)
[   10.837976] after: task->surface_desc_addr = 0x7
[   10.838029] 
[   10.838447] entered dla_get_dma_address(index = 5):
[   10.838732]  in branch dla_get_dma_address(DESTINATION_PROCESSOR):
[   10.839066] before: dst_ptr = 0x0
[   10.839093] before set: *temp = 0x0
[   10.841405] after set: *temp = 0x5
[   10.841674] after: dst_ptr = 0x5
[   10.841699] exiting dla_get_dma_address(), got dst_ptr = 5 (index = 5)
[   10.842302] Exit:dla_read_network_config status=0
[   10.842611] *********************************************************
[   10.842982] NVDLA FW address list
[   10.843213] ---------------------------------------------------------
[   10.845629] task base address        = 0
[   10.845936] op desc address          = 6
[   10.846197] surface desc address     = 7
[   10.846460] dependency graph address = 5
[   10.846721] LUT data address         = 0
[   10.846972] stat address             = 0
[   10.847227] ROI array address        = 0
[   10.849533] surface address          = 0
[   10.849906] Enter: dla_initiate_processors
[   10.850566] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   10.851291] Enter: dla_submit_operation
[   10.853246] Prepare Convolution operation index 0 ROI 0 dep_count 1
[   10.853650] Enter: dla_prepare_operation

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x3


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 670:NV_NVDLA_csb_master::cacc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x9004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   10.854588] processor:Convolution group:0, rdma_group:0 available
[   10.855044] Enter: dla_read_config
[   10.857011] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[   10.857618] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[   10.858262] *********************************************************
[   10.858571] NVDLA FW ROI[0]: dla_conv_surface_desc
[   10.858823] ---------------------------------------------------------
[   10.859121] weight_data         = [ dla_data_cube =>
[   10.861511]     type          = 0
[   10.861769]     address       = 1
[   10.861974]     offset        = 0
[   10.862178]     width         = 5
[   10.862395]     height        = 5
[   10.862598]     channel       = 1
[   10.862806]     size          = 1024
[   10.863020]     line_stride   = 0
[   10.863229]     surf_stride   = 0
[   10.865794]     plane_stride  = 0
[   10.866049] ]
[   10.866106] wmb_data            = [ dla_data_cube =>
[   10.866465]     type          = 0
[   10.866654]     address       = 0
[   10.866848]     offset        = 0
[   10.867036]     width         = 0
[   10.867220]     height        = 0
[   10.869620]     channel       = 0
[   10.869860]     size          = 0
[   10.870043]     line_stride   = 0
[   10.870229]     surf_stride   = 0
[   10.870422]     plane_stride  = 0
[   10.870607] ]
[   10.870649] wgs_data            = [ dla_data_cube =>
[   10.871025]     type          = 0
[   10.871214]     address       = 0
[   10.873756]     offset        = 0
[   10.874005]     width         = 0
[   10.874188]     height        = 0
[   10.874371]     channel       = 0
[   10.874562]     size          = 0
[   10.874759]     line_stride   = 0
[   10.874948]     surf_stride   = 0
[   10.875135]     plane_stride  = 0
[   10.877477] ]
[   10.877526] src_data            = [ dla_data_cube =>
[   10.877945]     type          = 0
[   10.878140]     address       = 3
[   10.878325]     offset        = 0
[   10.878515]     width         = 1c
[   10.878719]     height        = 1c
[   10.878911]     channel       = 1
[   10.879100]     size          = 25088
[   10.879310]     line_stride   = 896
[   10.881954]     surf_stride   = 25088
[   10.882154]     plane_stride  = 0
[   10.882333] ]
[   10.882374] dst_data            = [ dla_data_cube =>
[   10.882746]     type          = 2
[   10.882939]     address       = -1
[   10.883127]     offset        = 0
[   10.885411]     width         = 18
[   10.885666]     height        = 18
[   10.885854]     channel       = 14
[   10.886044]     size          = 36864
[   10.886247]     line_stride   = 768
[   10.886439]     surf_stride   = 18432
[   10.886633]     plane_stride  = 0
[   10.886831] ]
[   10.886882] offset_u            = 0
[   10.887197] in_line_uv_stride   = 0
[   10.887197] 
[   10.890229] *********************************************************
[   10.890598] NVDLA FW ROI[0]: dla_conv_op_desc
[   10.890850] ---------------------------------------------------------
[   10.891173] conv_mode          = 0
[   10.893066] data_reuse         = 0
[   10.893330] weight_reuse       = 0
[   10.893538] skip_data_rls      = 0
[   10.893743] skip_weight_rls    = 0
[   10.893945] entry_per_slice    = 7
[   10.894150] data_format        = 36
[   10.894365] pixel_mapping      = 0
[   10.894572] fetch_grain        = 1
[   10.894797] batch              = 1
[   10.895009] weight_format      = 0
[   10.895220] data_bank          = 1
[   10.897970] weight_bank        = 1
[   10.898235] batch_stride       = 0
[   10.898449] post_extension     = 0
[   10.898655] pixel_override     = 1
[   10.898877] release            = 28
[   10.899084] input_width_csc    = 28
[   10.899295] input_height_csc   = 28
[   10.901750] input_channel_csc  = 1
[   10.902015] kernel_width_csc   = 5
[   10.902220] kernel_height_csc  = 5
[   10.902425] kernel_channel_csc = 1
[   10.902639] input_width_cmac   = 24
[   10.902860] input_height_cmac  = 24
[   10.903075] bytes_per_kernel   = 50
[   10.903284] mean_ry            = 0
[   10.905649] mean_gu            = 0
[   10.905913] mean_bv            = 0
[   10.906118] mean_ax            = 0
[   10.906324] mean_format        = 0
[   10.906529] conv_stride_x      = 1
[   10.906763] conv_stride_y      = 1
[   10.906972] pad_x_left         = 0
[   10.907177] pad_x_right        = 0
[   10.909538] pad_y_top          = 0
[   10.909804] pad_y_bottom       = 0
[   10.910024] dilation_x         = 1
[   10.910233] dilation_y         = 1
[   10.910436] pra_truncate       = 0
[   10.910640] in_precision       = 2
[   10.910852] out_precision      = 2
[   10.911061] pad_val            = 0
[   10.911255] in_cvt             =
[   10.913943] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   10.914296] out_cvt            =
[   10.914520] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   10.914824] 
[   10.915018] Exit: dla_read_config
[   10.915296] Exit: dla_prepare_operation status=0
[   10.917591] Enter: dla_program_operation
[   10.917895] Program Convolution operation index 0 ROI 0 Group[0]

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7004


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x7004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8004


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x8004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6004


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5004


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   10.919284] 
[   10.919284] entered processor_conv_program():
[   10.921342] conv getting weight_address:
[   10.921689] entered dla_get_dma_cube_address(index = 1, offset = 0x0):
[   10.922013] entered dla_get_dma_address(index = 1):
[   10.922289] in branch dla_get_dma_address(DESTINATION_DMA):
[   10.922572] entered dla_read_dma_address(index = 1):
[   10.922914] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   10.925542] *phys_addr = 0xc0200000 + 0x0
[   10.925860] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[   10.926221] back to dla_get_dma_cube_address: dst_ptr += 0x0
[   10.926541] conv weight_addr = 0xc0200000
[   10.926541] 
[   10.926877] conv getting input_address:
[   10.927173] entered dla_read_input_address():
[   10.929487] passed to dla_get_dma_cube_address(data->address = 3, data->offset = 0)
[   10.929947] entered dla_get_dma_cube_address(index = 3, offset = 0x0):
[   10.930256] entered dla_get_dma_address(index = 3):
[   10.930495] in branch dla_get_dma_address(DESTINATION_DMA):
[   10.930764] entered dla_read_dma_address(index = 3):
[   10.931009] pass to nvdla_gem_dma_addr(fd = handles[index=3] = 19):
[   10.933226] *phys_addr = 0xc0010000 + 0x0
[   10.933515] exiting dla_get_dma_address(), got dst_ptr = c0010000 (index = 3)
[   10.933838] back to dla_get_dma_cube_address: dst_ptr += 0x0
[   10.934165] conv input_addr = 0xc0010000
[   10.934165] 

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 670:NV_NVDLA_csb_master::cacc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x9000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 582:NV_NVDLA_csb_master::cmac_a2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x7000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 626:NV_NVDLA_csb_master::cmac_b2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x8000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 538:NV_NVDLA_csb_master::csc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x6000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 494:NV_NVDLA_csb_master::cdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x5000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x900c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x900c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9010


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x170017


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9010 len=4 data=0x 00170017 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9014


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9014 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9018


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9018 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x901c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x901c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9020


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x300


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9020 len=4 data=0x 00000300 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9024


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x4800


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9024 len=4 data=0x 00004800 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9028


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x902c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x902c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x700c


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x700c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x800c


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x800c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x600c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x2200


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x600c len=4 data=0x 00002200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6010


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6010 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6014


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1b001b


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6014 len=4 data=0x 001b001b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6018


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6018 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x601c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x601c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6020


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6020 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6024


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x6


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6024 len=4 data=0x 00000006 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6028


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x602c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x40004


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x602c len=4 data=0x 00040004 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6030


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x130000


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6030 len=4 data=0x 00130000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6034


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x400


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6034 len=4 data=0x 00000400 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6038


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6038 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x603c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x170017


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x603c len=4 data=0x 00170017 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6040


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6040 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6044


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x23f


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6044 len=4 data=0x 0000023f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6048


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1b


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6048 len=4 data=0x 0000001b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x604c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x604c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6050


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6050 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6054


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6054 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6058


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x605c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x605c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6060


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6060 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5014


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x2200


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5014 len=4 data=0x 00002200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5018


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x100000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5018 len=4 data=0x 00100000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x501c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1b001b


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x501c len=4 data=0x 001b001b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5020


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5020 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5024


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1b001b


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5024 len=4 data=0x 001b001b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x502c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x502c len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5030


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5030 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5034


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0010000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5034 len=4 data=0x c0010000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5038


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5038 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x503c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0010000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x503c len=4 data=0x c0010000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5040


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x380


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5040 len=4 data=0x 00000380 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5048


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x6200


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5048 len=4 data=0x 00006200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5044


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5044 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x504c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x10001


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x504c len=4 data=0x 00010001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5058


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x505c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x505c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5060


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x6


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5060 len=4 data=0x 00000006 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5064


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5064 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5068


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5068 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x506c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x506c len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5070


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5070 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5074


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5074 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5078


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5078 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x507c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0200000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x507c len=4 data=0x c0200000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5080


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x400


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5080 len=4 data=0x 00000400 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5098


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5098 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50a4


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50a4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b0


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b0 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b4


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b8


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b8 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50bc


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50bc len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   10.945883] no desc get due to index==-1
[   10.946595] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   10.947294] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   10.949659] no desc get due to index==-1
[   10.950011] no desc get due to index==-1
[   10.950336] no desc get due to index==-1
[   10.950725] no desc get due to index==-1
[   10.951061] Enter: dla_op_programmed
[   10.953400] Update dependency operation index 3 ROI 0 DEP_COUNT=3
[   10.953791] Update dependency operation index 1 ROI 0 DEP_COUNT=1
[   10.954131] enable SDP in dla_update_dependency as depdency are resolved
[   10.954491] Enter: dla_enable_operation
[   10.954764] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   10.955188] Exit: dla_enable_operation status=0
[   10.957492] Exit: dla_op_programmed
[   10.957775] Exit: dla_program_operation status=0
[   10.958087] Exit: dla_submit_operation
[   10.958554] Enter: dla_dequeue_operation
[   10.958880] Dequeue op from Convolution processor, index=3 ROI=0
[   10.961092] Enter: dla_submit_operation
[   10.961385] Prepare Convolution operation index 3 ROI 0 dep_count 2
[   10.961677] Enter: dla_prepare_operation

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 670:NV_NVDLA_csb_master::cacc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x9004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   10.962114] processor:Convolution group:1, rdma_group:0 available
[   10.962441] Enter: dla_read_config
[   10.962681] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[   10.963185] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[   10.965827] *********************************************************
[   10.966195] NVDLA FW ROI[0]: dla_conv_surface_desc
[   10.966432] ---------------------------------------------------------
[   10.966740] weight_data         = [ dla_data_cube =>
[   10.966991]     type          = 0
[   10.967180]     address       = 1
[   10.969270]     offset        = 10000
[   10.969530]     width         = 5
[   10.969725]     height        = 5
[   10.969912]     channel       = 14
[   10.970109]     size          = 50048
[   10.970302]     line_stride   = 0
[   10.970489]     surf_stride   = 0
[   10.970697]     plane_stride  = 0
[   10.970879] ]
[   10.970902] wmb_data            = [ dla_data_cube =>
[   10.971253]     type          = 0
[   10.973989]     address       = 0
[   10.974237]     offset        = 0
[   10.974431]     width         = 0
[   10.974618]     height        = 0
[   10.974806]     channel       = 0
[   10.975000]     size          = 0
[   10.975190]     line_stride   = 0
[   10.977531]     surf_stride   = 0
[   10.977780]     plane_stride  = 0
[   10.977970] ]
[   10.977992] wgs_data            = [ dla_data_cube =>
[   10.978344]     type          = 0
[   10.978548]     address       = 0
[   10.978758]     offset        = 0
[   10.978942]     width         = 0
[   10.979138]     height        = 0
[   10.981612]     channel       = 0
[   10.981869]     size          = 0
[   10.982058]     line_stride   = 0
[   10.982244]     surf_stride   = 0
[   10.982430]     plane_stride  = 0
[   10.982616] ]
[   10.982638] src_data            = [ dla_data_cube =>
[   10.982995]     type          = 0
[   10.983183]     address       = 2
[   10.985655]     offset        = 10000
[   10.985924]     width         = c
[   10.986105]     height        = c
[   10.986292]     channel       = 14
[   10.986478]     size          = 9216
[   10.986680]     line_stride   = 384
[   10.986872]     surf_stride   = 4608
[   10.987063]     plane_stride  = 0
[   10.987241] ]
[   10.987262] dst_data            = [ dla_data_cube =>
[   10.990081]     type          = 2
[   10.990273]     address       = -1
[   10.990454]     offset        = 0
[   10.990638]     width         = 8
[   10.990832]     height        = 8
[   10.991015]     channel       = 32
[   10.991197]     size          = 8192
[   10.993457]     line_stride   = 256
[   10.993704]     surf_stride   = 2048
[   10.993896]     plane_stride  = 0
[   10.994078] ]
[   10.994103] offset_u            = 0
[   10.994386] in_line_uv_stride   = 0
[   10.994386] 
[   10.994653] *********************************************************
[   10.994961] NVDLA FW ROI[0]: dla_conv_op_desc
[   10.995189] ---------------------------------------------------------
[   10.997929] conv_mode          = 0
[   10.998171] data_reuse         = 0
[   10.998357] weight_reuse       = 0
[   10.998541] skip_data_rls      = 0
[   10.998731] skip_weight_rls    = 0
[   10.998916] entry_per_slice    = 6
[   10.999098] data_format        = 36
[   10.999285] pixel_mapping      = 0
[   11.001763] fetch_grain        = 1
[   11.002011] batch              = 1
[   11.002197] weight_format      = 0
[   11.002388] data_bank          = 1
[   11.002575] weight_bank        = 2
[   11.002776] batch_stride       = 0
[   11.002960] post_extension     = 0
[   11.003145] pixel_override     = 1
[   11.005485] release            = 12
[   11.005736] input_width_csc    = 12
[   11.005934] input_height_csc   = 12
[   11.006129] input_channel_csc  = 20
[   11.006321] kernel_width_csc   = 5
[   11.006506] kernel_height_csc  = 5
[   11.006699] kernel_channel_csc = 20
[   11.006892] input_width_cmac   = 8
[   11.007074] input_height_cmac  = 8
[   11.007258] bytes_per_kernel   = 1000
[   11.009945] mean_ry            = 0
[   11.010187] mean_gu            = 0
[   11.010377] mean_bv            = 0
[   11.010565] mean_ax            = 0
[   11.010763] mean_format        = 0
[   11.010946] conv_stride_x      = 1
[   11.011135] conv_stride_y      = 1
[   11.013359] pad_x_left         = 0
[   11.013612] pad_x_right        = 0
[   11.013794] pad_y_top          = 0
[   11.013975] pad_y_bottom       = 0
[   11.014156] dilation_x         = 1
[   11.014339] dilation_y         = 1
[   11.014522] pra_truncate       = 0
[   11.014720] in_precision       = 2
[   11.014908] out_precision      = 2
[   11.015092] pad_val            = 0
[   11.015271] in_cvt             =
[   11.018008] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   11.018345] out_cvt            =
[   11.018527] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   11.018806] 
[   11.018929] Exit: dla_read_config
[   11.019113] Exit: dla_prepare_operation status=0
[   11.021289] Enter: dla_program_operation
[   11.021565] Program Convolution operation index 3 ROI 0 Group[1]

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7004


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x7004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8004


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x8004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6004


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5004


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE
[   11.022523] 
[   11.022523] entered processor_conv_program():
[   11.022848] conv getting weight_address:
[   11.023064] entered dla_get_dma_cube_address(index = 1, offset = 0x10000):
[   11.025312] entered dla_get_dma_address(index = 1):
[   11.025619] in branch dla_get_dma_address(DESTINATION_DMA):
[   11.025887] entered dla_read_dma_address(index = 1):
[   11.026141] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   11.026477] *phys_addr = 0xc0200000 + 0x0
[   11.026695] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[   11.027030] back to dla_get_dma_cube_address: dst_ptr += 0x10000
[   11.027327] conv weight_addr = 0xc0210000
[   11.027327] 
[   11.030062] conv getting input_address:
[   11.030283] entered dla_read_input_address():
[   11.030512] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 65536)
[   11.030910] entered dla_get_dma_cube_address(index = 2, offset = 0x10000):
[   11.031235] entered dla_get_dma_address(index = 2):
[   11.033323] in branch dla_get_dma_address(DESTINATION_DMA):
[   11.033656] entered dla_read_dma_address(index = 2):
[   11.033917] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   11.034247] *phys_addr = 0xc0020000 + 0x0
[   11.034461] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[   11.034803] back to dla_get_dma_cube_address: dst_ptr += 0x10000
[   11.035092] conv input_addr = 0xc0030000
[   11.035092] 

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 670:NV_NVDLA_csb_master::cacc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x9000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 582:NV_NVDLA_csb_master::cmac_a2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x7000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 626:NV_NVDLA_csb_master::cmac_b2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x8000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 538:NV_NVDLA_csb_master::csc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x6000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 494:NV_NVDLA_csb_master::cdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x5000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x900c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x900c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9010


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x70007


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9010 len=4 data=0x 00070007 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9014


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9014 len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9018


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9018 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x901c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x901c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9020


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x100


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9020 len=4 data=0x 00000100 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9024


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x800


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9024 len=4 data=0x 00000800 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9028


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x902c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x902c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x700c


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x700c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x800c


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x800c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x600c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x2200


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x600c len=4 data=0x 00002200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6010


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6010 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6014


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0xb000b


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6014 len=4 data=0x 000b000b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6018


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6018 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x601c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x601c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6020


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6020 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6024


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x5


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6024 len=4 data=0x 00000005 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6028


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x602c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x40004


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x602c len=4 data=0x 00040004 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6030


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x310013


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6030 len=4 data=0x 00310013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6034


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0xc380


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6034 len=4 data=0x 0000c380 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6038


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6038 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x603c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x70007


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x603c len=4 data=0x 00070007 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6040


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6040 len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6044


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x3f


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6044 len=4 data=0x 0000003f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6048


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0xb


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6048 len=4 data=0x 0000000b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x604c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x604c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6050


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6050 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6054


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6054 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6058


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x605c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x10000


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x605c len=4 data=0x 00010000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6060


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6060 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5014


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x2200


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5014 len=4 data=0x 00002200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5018


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x100000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5018 len=4 data=0x 00100000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x501c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xb000b


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x501c len=4 data=0x 000b000b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5020


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5020 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5024


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xb000b


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5024 len=4 data=0x 000b000b resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x502c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x502c len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5030


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5030 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5034


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0030000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5034 len=4 data=0x c0030000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5038


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5038 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x503c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0030000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x503c len=4 data=0x c0030000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5040


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x180


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5040 len=4 data=0x 00000180 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5048


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1200


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5048 len=4 data=0x 00001200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5044


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5044 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x504c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x10001


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x504c len=4 data=0x 00010001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5058


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x505c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x505c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5060


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x5


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5060 len=4 data=0x 00000005 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5064


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5064 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5068


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5068 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x506c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x3e7


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x506c len=4 data=0x 000003e7 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5070


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5070 len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5074


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5074 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5078


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5078 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x507c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0210000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x507c len=4 data=0x c0210000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5080


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc380


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5080 len=4 data=0x 0000c380 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5098


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5098 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50a4


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50a4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b0


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b0 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b4


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b8


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b8 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50bc


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x10000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50bc len=4 data=0x 00010000 resp=TLM_OK_RESPONSE
[   11.046923] no desc get due to index==-1
[   11.048036] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   11.049062] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   11.050035] no desc get due to index==-1
[   11.050487] no desc get due to index==-1
[   11.050958] no desc get due to index==-1
[   11.056482] no desc get due to index==-1
[   11.056773] Enter: dla_op_programmed
[   11.057000] Update dependency operation index 6 ROI 0 DEP_COUNT=3
[   11.057315] Update dependency operation index 4 ROI 0 DEP_COUNT=2
[   11.057627] Exit: dla_op_programmed
[   11.057839] Exit: dla_program_operation status=0
[   11.058095] Exit: dla_submit_operation
[   11.058372] Exit: dla_dequeue_operation
[   11.058655] Enter: dla_submit_operation
[   11.058895] Prepare SDP operation index 1 ROI 0 dep_count 0
[   11.059188] Enter: dla_prepare_operation

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 758:NV_NVDLA_csb_master::sdp2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0xb004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 714:NV_NVDLA_csb_master::sdp_rdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0xa004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   11.062721] processor:SDP group:0, rdma_group:0 available
[   11.063087] Enter: dla_read_config
[   11.064707] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[   11.065327] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[   11.066008] *********************************************************
[   11.066369] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   11.066643] ---------------------------------------------------------
[   11.067003] src_data            = [ dla_data_cube =>
[   11.067318]     type          = 2
[   11.069754]     address       = -1
[   11.069969]     offset        = 0
[   11.070173]     width         = 18
[   11.070381]     height        = 18
[   11.070593]     channel       = 14
[   11.070816]     size          = 36864
[   11.071043]     line_stride   = 768
[   11.071260]     surf_stride   = 18432
[   11.073698]     plane_stride  = 0
[   11.073966] ]
[   11.074006] x1_data             = [ dla_data_cube =>
[   11.074402]     type          = 0
[   11.074623]     address       = 1
[   11.074850]     offset        = 1000
[   11.075082]     width         = 1
[   11.075288]     height        = 1
[   11.077645]     channel       = 14
[   11.077911]     size          = 40
[   11.078118]     line_stride   = 32
[   11.078336]     surf_stride   = 32
[   11.078547]     plane_stride  = 0
[   11.078761] ]
[   11.078800] x2_data             = [ dla_data_cube =>
[   11.079205]     type          = 0
[   11.081586]     address       = 0
[   11.081857]     offset        = 0
[   11.082068]     width         = 0
[   11.082270]     height        = 0
[   11.082473]     channel       = 0
[   11.082681]     size          = 0
[   11.082886]     line_stride   = 0
[   11.083097]     surf_stride   = 0
[   11.083313]     plane_stride  = 0
[   11.085844] ]
[   11.085887] y_data              = [ dla_data_cube =>
[   11.086307]     type          = 0
[   11.086517]     address       = 0
[   11.086737]     offset        = 0
[   11.086943]     width         = 0
[   11.087152]     height        = 0
[   11.089415]     channel       = 0
[   11.089687]     size          = 0
[   11.089891]     line_stride   = 0
[   11.090102]     surf_stride   = 0
[   11.090310]     plane_stride  = 0
[   11.090513] ]
[   11.090552] dst_data            = [ dla_data_cube =>
[   11.090956]     type          = 0
[   11.091171]     address       = 2
[   11.093803]     offset        = 0
[   11.094070]     width         = 18
[   11.094279]     height        = 18
[   11.094502]     channel       = 14
[   11.094718]     size          = 36864
[   11.094946]     line_stride   = 768
[   11.095155]     surf_stride   = 18432
[   11.097422]     plane_stride  = 0
[   11.097685] ]
[   11.097785] *********************************************************
[   11.098245] NVDLA FW ROI[0]: dla_sdp_op_desc
[   11.098498] ---------------------------------------------------------
[   11.098850] src_precision    = 2
[   11.099072] dst_precision    = 2
[   11.099294] lut_index        = -1
[   11.101673] out_cvt          =
[   11.101967] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   11.102291] conv_mode        = 0
[   11.102506] batch_num        = 1
[   11.102736] batch_stride     = 0
[   11.102957] x1_op            = [ dla_sdp_op =>
[   11.103249]     enable         = 1
[   11.105521]     alu_type       = 2
[   11.105810]     type           = 2
[   11.106048]     mode           = 1
[   11.106285]     act            = 0
[   11.106520]     shift_value    = 0
[   11.106757]     truncate       = 0
[   11.106989]     precision      = 2
[   11.107222]     alu_operand    = 0
[   11.109619]     mul_operand    = 1
[   11.109903] cvt.alu_cvt          =
[   11.110155] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   11.110481] cvt.mul_cvt          =
[   11.110738] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   11.111059] ]
[   11.111233] x2_op            = [ dla_sdp_op =>
[   11.113564]     enable         = 0
[   11.113834]     alu_type       = 0
[   11.114061]     type           = 0
[   11.114270]     mode           = 0
[   11.114482]     act            = 0
[   11.114704]     shift_value    = 0
[   11.114915]     truncate       = 0
[   11.115128]     precision      = 0
[   11.117486]     alu_operand    = 0
[   11.117758]     mul_operand    = 0
[   11.117969] cvt.alu_cvt          =
[   11.118185] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   11.118499] cvt.mul_cvt          =
[   11.118729] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   11.119055] ]
[   11.119208] y_op             = [ dla_sdp_op =>
[   11.121783]     enable         = 0
[   11.122060]     alu_type       = 0
[   11.122278]     type           = 0
[   11.122491]     mode           = 0
[   11.122716]     act            = 0
[   11.122930]     shift_value    = 0
[   11.123137]     truncate       = 0
[   11.125391]     precision      = 0
[   11.125669]     alu_operand    = 0
[   11.125877]     mul_operand    = 0
[   11.126083] cvt.alu_cvt          =
[   11.126303] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   11.126619] cvt.mul_cvt          =
[   11.126849] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   11.127152] ]
[   11.129483] Exit: dla_read_config
[   11.129914] Exit: dla_prepare_operation status=0
[   11.130245] Enter: dla_program_operation
[   11.130483] Program SDP operation index 1 ROI 0 Group[0]

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x0


Info: NV_NVDLA_csb_master.cpp: 58:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to GLB_BASE, 


Info: NV_NVDLA_csb_master.cpp: 59:Addr: 0x4


Info: NV_NVDLA_csb_master.cpp: 60:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 61:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 62:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 274:NV_NVDLA_csb_master::glb2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x0


Info: NV_NVDLA_csb_master.cpp: 58:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to GLB_BASE, 


Info: NV_NVDLA_csb_master.cpp: 59:Addr: 0x4


Info: NV_NVDLA_csb_master.cpp: 60:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 61:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 62:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   11.133400] 
[   11.133400] entered processor_sdp_program():
[   11.133938] sdp skip getting src_addr
[   11.133938] 
[   11.134278] sdp getting dst_addr:
[   11.134533] entered dla_get_dma_cube_address(index = 2, offset = 0x0):
[   11.134887] entered dla_get_dma_address(index = 2):
[   11.135153] in branch dla_get_dma_address(DESTINATION_DMA):
[   11.137619] entered dla_read_dma_address(index = 2):
[   11.137963] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   11.138325] *phys_addr = 0xc0020000 + 0x0
[   11.138568] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[   11.138937] back to dla_get_dma_cube_address: dst_ptr += 0x0
[   11.139271] sdp dst_addr = 0xc0020000
[   11.139271] 
[   11.141723] sdp getting x1_addr:
[   11.142032] entered dla_get_dma_cube_address(index = 1, offset = 0x1000):
[   11.142393] entered dla_get_dma_address(index = 1):
[   11.142678] in branch dla_get_dma_address(DESTINATION_DMA):
[   11.142984] entered dla_read_dma_address(index = 1):
[   11.143262] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   11.145552] *phys_addr = 0xc0200000 + 0x0
[   11.145847] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[   11.146221] back to dla_get_dma_cube_address: dst_ptr += 0x1000
[   11.146573] sdp x1_addr = 0xc0201000
[   11.146573] 
[   11.146919] sdp skip getting x2_addr
[   11.146919] 
[   11.147245] sdp skip getting y_addr
[   11.147245] 

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa070


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa070 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa028


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa040


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa040 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa058


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa070


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0xa9


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa070 len=4 data=0x 000000a9 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa00c


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x17


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa00c len=4 data=0x 00000017 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa010


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x17


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa010 len=4 data=0x 00000017 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa014


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa014 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa028


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x2a


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa028 len=4 data=0x 0000002a resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa02c


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0xc0201000


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa02c len=4 data=0x c0201000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa030


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa030 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa034


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x20


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa034 len=4 data=0x 00000020 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa038


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x20


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa038 len=4 data=0x 00000020 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa040


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa040 len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa058


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa058 len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb03c


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x17


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb03c len=4 data=0x 00000017 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb040


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x17


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb040 len=4 data=0x 00000017 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb044


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x13


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb044 len=4 data=0x 00000013 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb04c


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb04c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb048


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0xc0020000


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb048 len=4 data=0x c0020000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb050


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x300


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb050 len=4 data=0x 00000300 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb054


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x4800


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb054 len=4 data=0x 00004800 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb058


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x58


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb058 len=4 data=0x 00000058 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb05c


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb05c len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb064


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb064 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb06c


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x53


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb06c len=4 data=0x 00000053 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb080


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x53


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb080 len=4 data=0x 00000053 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0b0


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0b0 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0b4


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0b4 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0bc


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0xa


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0bc len=4 data=0x 0000000a resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0c0


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0c0 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0c4


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0c4 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0c8


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0c8 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   11.156753] no desc get due to index==-1
[   11.157054] no desc get due to index==-1
[   11.157333] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   11.157866] no desc get due to index==-1
[   11.158102] no desc get due to index==-1
[   11.158371] Enter: dla_op_programmed
[   11.158601] Update dependency operation index 4 ROI 0 DEP_COUNT=1
[   11.158929] enable SDP in dla_update_dependency as depdency are resolved
[   11.159270] Enter: dla_enable_operation
[   11.161744] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   11.162250] Exit: dla_enable_operation status=0
[   11.162506] Exit: dla_op_programmed
[   11.162726] Exit: dla_program_operation status=0
[   11.163075] Enter: dla_enable_operation
[   11.166561] Enable SDP operation index 1 ROI 0

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa008


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb038


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb038 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE
[   11.169964] Enter: dla_op_enabled
[   11.170472] Update dependency operation index 0 ROI 0 DEP_COUNT=1
[   11.170996] enable Convolution in dla_update_dependency as depdency are resolved
[   11.173320] Enter: dla_enable_operation
[   11.173619] Enable Convolution operation index 0 ROI 0

Info: NV_NVDLA_mcif.cpp: 1244:NV_NVDLA_mcif::sdp_b2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0201000


Info: NV_NVDLA_mcif.cpp: 3555:NV_NVDLA_mcif::ReadRequestArbiter, get new request, wake up.


Info: NV_NVDLA_mcif.cpp: 3641:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from sdp_b, begin, atom:2, num_free:81920 credit_mcif2sdp_b_rd_rsp_fifo_=81918.


Info: NV_NVDLA_mcif.cpp: 3643:NV_NVDLA_mcif::ReadRequestArbiter, send read request, sdp_b_rd_req_payload_ from sdp_b, end.


Info: NV_NVDLA_mcif.cpp: 3553:NV_NVDLA_mcif::ReadRequestArbiter, no pending request, waiting.


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 2333:write to sdp2mcif_wr_cmd_fifo_, addr:c0020000, size:768, num_free:40960


Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc0201000


Info: nvdla.dbb_adaptor: GP: iswrite=0 addr=0xc0201000 len=64 data=0x a54cb534 29632fcd 3761b227 2c74a8d7 2f37abd0 aa69b322 b071b108 25e2af3d b3bd3002 aa0830ac 00000000 00000000 00000000 00000000 00000000 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3128:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport


Info: NV_NVDLA_mcif.cpp: 3129:axi_id: 0x5


Info: NV_NVDLA_mcif.cpp: 3130:axi_data_ptr: 0x0x21943d0


Info: NV_NVDLA_mcif.cpp: 3131:axi_length: 64


Info: NV_NVDLA_mcif.cpp: 3132:axi_byte_enable_ptr: 0x0x1eaf080


Info: NV_NVDLA_mcif.cpp: 3133:axi_byte_enable_length: 64


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x0


Info: NV_NVDLA_mcif.cpp: 3175:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read sdp_b_rd_atom_enable_fifo_, sdp_b payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3246:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81920, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3248:    0x34


Info: NV_NVDLA_mcif.cpp: 3248:    0xb5


Info: NV_NVDLA_mcif.cpp: 3248:    0x4c


Info: NV_NVDLA_mcif.cpp: 3248:    0xa5


Info: NV_NVDLA_mcif.cpp: 3248:    0xcd


Info: NV_NVDLA_mcif.cpp: 3248:    0x2f


Info: NV_NVDLA_mcif.cpp: 3248:    0x63


Info: NV_NVDLA_mcif.cpp: 3248:    0x29


Info: NV_NVDLA_mcif.cpp: 3248:    0x27


Info: NV_NVDLA_mcif.cpp: 3248:    0xb2


Info: NV_NVDLA_mcif.cpp: 3248:    0x61


Info: NV_NVDLA_mcif.cpp: 3248:    0x37


Info: NV_NVDLA_mcif.cpp: 3248:    0xd7


Info: NV_NVDLA_mcif.cpp: 3248:    0xa8


Info: NV_NVDLA_mcif.cpp: 3248:    0x74


Info: NV_NVDLA_mcif.cpp: 3248:    0x2c


Info: NV_NVDLA_mcif.cpp: 3248:    0xd0


Info: NV_NVDLA_mcif.cpp: 3248:    0xab


Info: NV_NVDLA_mcif.cpp: 3248:    0x37


Info: NV_NVDLA_mcif.cpp: 3248:    0x2f


Info: NV_NVDLA_mcif.cpp: 3248:    0x22


Info: NV_NVDLA_mcif.cpp: 3248:    0xb3


Info: NV_NVDLA_mcif.cpp: 3248:    0x69


Info: NV_NVDLA_mcif.cpp: 3248:    0xaa


Info: NV_NVDLA_mcif.cpp: 3248:    0x8


Info: NV_NVDLA_mcif.cpp: 3248:    0xb1


Info: NV_NVDLA_mcif.cpp: 3248:    0x71


Info: NV_NVDLA_mcif.cpp: 3248:    0xb0


Info: NV_NVDLA_mcif.cpp: 3248:    0x3d


Info: NV_NVDLA_mcif.cpp: 3248:    0xaf


Info: NV_NVDLA_mcif.cpp: 3248:    0xe2


Info: NV_NVDLA_mcif.cpp: 3248:    0x25


Info: NV_NVDLA_mcif.cpp: 3251:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, sdp_b payload atom mask is 0x1, write an atom to mcif2sdp_b_rd_rsp_fifo_, num_free:81919.


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x20


Info: NV_NVDLA_mcif.cpp: 3175:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read sdp_b_rd_atom_enable_fifo_, sdp_b payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3246:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81919, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3248:    0x2


Info: NV_NVDLA_mcif.cpp: 3248:    0x30


Info: NV_NVDLA_mcif.cpp: 3248:    0xbd


Info: NV_NVDLA_mcif.cpp: 3248:    0xb3


Info: NV_NVDLA_mcif.cpp: 3248:    0xac


Info: NV_NVDLA_mcif.cpp: 3248:    0x30


Info: NV_NVDLA_mcif.cpp: 3248:    0x8


Info: NV_NVDLA_mcif.cpp: 3248:    0xaa


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3248:    0x0


Info: NV_NVDLA_mcif.cpp: 3251:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, sdp_b payload atom mask is 0x1, write an atom to mcif2sdp_b_rd_rsp_fifo_, num_free:81918.


Info: NV_NVDLA_mcif.cpp: 2402:XXXXXXX NV_NVDLA_mcif::WriteRequest_sdp2mcif, first_base_addr=0xc0020000 total_axi_size is 0x300 payload_addr=0xc0020000 payload_size=0x300


Info: NV_NVDLA_mcif.cpp: 2416:NV_NVDLA_mcif::WriteRequest_sdp2mcif, before spliting DMA transaction. user_size_first=0x3 user_size_first=0x3


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7004


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x7004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 1370:    0x29632fcda54cb534


Info: NV_NVDLA_mcif.cpp: 1370:    0x2c74a8d73761b227


Info: NV_NVDLA_mcif.cpp: 1370:    0xaa69b3222f37abd0


Info: NV_NVDLA_mcif.cpp: 1370:    0x25e2af3db071b108


Info: NV_NVDLA_mcif.cpp: 1370:    0xaa0830acb3bd3002


Info: NV_NVDLA_mcif.cpp: 1370:    0x0


Info: NV_NVDLA_mcif.cpp: 1370:    0x0


Info: NV_NVDLA_mcif.cpp: 1370:    0x0


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8004


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x8004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3555:NV_NVDLA_mcif::ReadRequestArbiter, get new request, wake up.


Info: NV_NVDLA_mcif.cpp: 3553:NV_NVDLA_mcif::ReadRequestArbiter, no pending request, waiting.


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6004


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5004


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x500c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 494:NV_NVDLA_csb_master::cdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x1


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x500c len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9008


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7008


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x7008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8008


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x8008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6008


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5010


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5010 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE
[   11.179071] Enter: dla_op_enabled
[   11.179952] Exit: dla_op_enabled
[   11.180322] Exit: dla_enable_operation status=0
[   11.180725] Exit: dla_op_enabled
[   11.181045] Exit: dla_enable_operation status=0
[   11.181468] Exit: dla_submit_operation
[   11.181828] Enter: dla_dequeue_operation
[   11.182206] Dequeue op from SDP processor, index=4 ROI=0
[   11.182672] Enter: dla_submit_operation
[   11.183041] Prepare SDP operation index 4 ROI 0 dep_count 0
[   11.187323] Enter: dla_prepare_operation

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 758:NV_NVDLA_csb_master::sdp2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0xb004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3555:NV_NVDLA_mcif::ReadRequestArbiter, get new request, wake up.


Info: NV_NVDLA_mcif.cpp: 3686:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from cdma_dat, begin, atom:2, num_free:81920 credit_mcif2cdma_dat_rd_rsp_fifo_=81918.


Info: NV_NVDLA_mcif.cpp: 3688:NV_NVDLA_mcif::ReadRequestArbiter, send read request, cdma_dat_rd_req_payload_ from cdma_dat, end.


Info: NV_NVDLA_mcif.cpp: 3686:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from cdma_dat, begin, atom:2, num_free:81920 credit_mcif2cdma_dat_rd_rsp_fifo_=81916.


Info: NV_NVDLA_mcif.cpp: 1974:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before spliting DMA transaction. user_size_first=0x3 user_size_last=0x3


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0200000


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163840


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163839


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0200000, , num_free:81920


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0200000


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0200040


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163838


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163837


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0200040, , num_free:81919


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0200040


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0200080


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163836


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163835


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0200080, , num_free:81918


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0200080


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc02000c0


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163834


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163833


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc02000c0, , num_free:81917


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc02000c0


Info: NV_NVDLA_mcif.cpp: 2052:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after spliting DMA transaction


Info: NV_NVDLA_mcif.cpp: 1974:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before spliting DMA transaction. user_size_first=0x3 user_size_last=0x3


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0200100


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163832


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163831


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0200100, , num_free:81916


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0200100


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0200140


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163830


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163829


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0200140, , num_free:81915


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0200140


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0200180


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163828


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163827


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0200180, , num_free:81914


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0200180


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc02001c0


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163826


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163825


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc02001c0, , num_free:81913


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc02001c0


Info: NV_NVDLA_mcif.cpp: 2052:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after spliting DMA transaction


Info: NV_NVDLA_mcif.cpp: 1974:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before spliting DMA transaction. user_size_first=0x3 user_size_last=0x3


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0200200


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163824


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163823


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0200200, , num_free:81912


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0200200


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0200240


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163822


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163821


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0200240, , num_free:81911


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0200240


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0200280


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163820


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163819


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0200280, , num_free:81910


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0200280


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc02002c0


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163818


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163817


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc02002c0, , num_free:81909


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc02002c0


Info: NV_NVDLA_mcif.cpp: 2052:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after spliting DMA transaction


Info: NV_NVDLA_mcif.cpp: 1974:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before spliting DMA transaction. user_size_first=0x3 user_size_last=0x3


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0200300


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163816


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163815


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0200300, , num_free:81908


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0200300


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0200340


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163814


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163813


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0200340, , num_free:81907


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0200340


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0200380


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163812


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163811


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0200380, , num_free:81906


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0200380


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc02003c0


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163810


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163809


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc02003c0, , num_free:81905


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc02003c0


Info: NV_NVDLA_mcif.cpp: 2052:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after spliting DMA transaction


Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc0010000


Info: nvdla.dbb_adaptor: GP: iswrite=0 addr=0xc0010000 len=64 data=0x 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3128:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport


Info: NV_NVDLA_mcif.cpp: 3129:axi_id: 0x8


Info: NV_NVDLA_mcif.cpp: 3130:axi_data_ptr: 0x0x21de040


Info: NV_NVDLA_mcif.cpp: 3131:axi_length: 64


Info: NV_NVDLA_mcif.cpp: 3132:axi_byte_enable_ptr: 0x0x21de110


Info: NV_NVDLA_mcif.cpp: 3133:axi_byte_enable_length: 64


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x0


Info: NV_NVDLA_mcif.cpp: 3187:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_dat_rd_atom_enable_fifo_, cdma_dat payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3270:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81920, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3275:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_dat payload atom mask is 0x1, write an atom to mcif2cdma_dat_rd_rsp_fifo_, num_free:81919.


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x20


Info: NV_NVDLA_mcif.cpp: 3187:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_dat_rd_atom_enable_fifo_, cdma_dat payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3270:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81919, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3275:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_dat payload atom mask is 0x1, write an atom to mcif2cdma_dat_rd_rsp_fifo_, num_free:81918.


Info: NV_NVDLA_mcif.cpp: 2067:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, update atom_num_left from cdma_wt2mcif_rd_req_atom_num_fifo_, atom_num_left is 0x8


Info: NV_NVDLA_mcif.cpp: 2069:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, atom_num_left is 0x8


Info: NV_NVDLA_mcif.cpp: 2077:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, num_available:0


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 714:NV_NVDLA_csb_master::sdp_rdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x10000


Info: NV_NVDLA_mcif.cpp: 3688:NV_NVDLA_mcif::ReadRequestArbiter, send read request, cdma_dat_rd_req_payload_ from cdma_dat, end.


Info: NV_NVDLA_mcif.cpp: 3686:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from cdma_dat, begin, atom:2, num_free:81918 credit_mcif2cdma_dat_rd_rsp_fifo_=81914.


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0xa004 len=4 data=0x 00010000 resp=TLM_OK_RESPONSE
[   11.193701] processor:SDP group:1, rdma_group:1 available
[   11.194059] Enter: dla_read_config
[   11.194304] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[   11.194858] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[   11.198616] *********************************************************
[   11.199256] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   11.202164] ---------------------------------------------------------
[   11.202790] src_data            = [ dla_data_cube =>
[   11.203144]     type          = 2
[   11.204861]     address       = -1
[   11.205127]     offset        = 0
[   11.205330]     width         = 8
[   11.205528]     height        = 8
[   11.205728]     channel       = 32
[   11.205929]     size          = 8192
[   11.206138]     line_stride   = 256
[   11.206356]     surf_stride   = 2048
[   11.206565]     plane_stride  = 0
[   11.206765] ]
[   11.206786] x1_data             = [ dla_data_cube =>
[   11.207154]     type          = 0
[   11.210605]     address       = 1
[   11.210864]     offset        = 2000
[   11.211072]     width         = 1
[   11.211272]     height        = 1
[   11.213136]     channel       = 32
[   11.213406]     size          = 100
[   11.213624]     line_stride   = 32
[   11.213830]     surf_stride   = 32
[   11.214047]     plane_stride  = 0
[   11.214249] ]
[   11.214270] x2_data             = [ dla_data_cube =>
[   11.214647]     type          = 0
[   11.214875]     address       = 0
[   11.215081]     offset        = 0
[   11.215290]     width         = 0
[   11.218027]     height        = 0
[   11.218295]     channel       = 0
[   11.218502]     size          = 0
[   11.218716]     line_stride   = 0
[   11.218925]     surf_stride   = 0
[   11.219134]     plane_stride  = 0
[   11.221236] ]
[   11.221266] y_data              = [ dla_data_cube =>
[   11.221708]     type          = 0
[   11.221916]     address       = 0
[   11.222124]     offset        = 0
[   11.222322]     width         = 0
[   11.222533]     height        = 0
[   11.222752]     channel       = 0
[   11.222960]     size          = 0
[   11.223165]     line_stride   = 0
[   11.225777]     surf_stride   = 0
[   11.226038]     plane_stride  = 0
[   11.226238] ]
[   11.226258] dst_data            = [ dla_data_cube =>
[   11.226645]     type          = 0
[   11.226865]     address       = 2
[   11.227076]     offset        = 14000
[   11.227310]     width         = 8
[   11.229889]     height        = 8
[   11.230102]     channel       = 32
[   11.230317]     size          = 8192
[   11.230541]     line_stride   = 256
[   11.230770]     surf_stride   = 2048
[   11.230991]     plane_stride  = 0
[   11.231196] ]
[   11.231219] *********************************************************
[   11.233871] NVDLA FW ROI[0]: dla_sdp_op_desc
[   11.234129] ---------------------------------------------------------
[   11.234468] src_precision    = 2
[   11.234683] dst_precision    = 2
[   11.234893] lut_index        = -1
[   11.235094] out_cvt          =
[   11.235291] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   11.237624] conv_mode        = 0
[   11.237893] batch_num        = 1
[   11.238095] batch_stride     = 0
[   11.238299] x1_op            = [ dla_sdp_op =>
[   11.238559]     enable         = 1
[   11.238770]     alu_type       = 2
[   11.238974]     type           = 2
[   11.239179]     mode           = 1
[   11.241561]     act            = 0
[   11.241829]     shift_value    = 0
[   11.242033]     truncate       = 0
[   11.242246]     precision      = 2
[   11.242462]     alu_operand    = 0
[   11.242672]     mul_operand    = 1
[   11.242888] cvt.alu_cvt          =
[   11.243111] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]

Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc0010040


Info: nvdla.dbb_adaptor: GP: iswrite=0 addr=0xc0010040 len=64 data=0x 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3128:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport


Info: NV_NVDLA_mcif.cpp: 3129:axi_id: 0x8


Info: NV_NVDLA_mcif.cpp: 3130:axi_data_ptr: 0x0x1f26770


Info: NV_NVDLA_mcif.cpp: 3131:axi_length: 64


Info: NV_NVDLA_mcif.cpp: 3132:axi_byte_enable_ptr: 0x0x1deee80


Info: NV_NVDLA_mcif.cpp: 3133:axi_byte_enable_length: 64


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x0


Info: NV_NVDLA_mcif.cpp: 3187:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_dat_rd_atom_enable_fifo_, cdma_dat payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3270:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81920, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3275:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_dat payload atom mask is 0x1, write an atom to mcif2cdma_dat_rd_rsp_fifo_, num_free:81919.


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x20


Info: NV_NVDLA_mcif.cpp: 3187:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_dat_rd_atom_enable_fifo_, cdma_dat payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3270:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81919, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0

[
Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0

 
Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3275:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_dat payload atom mask is 0x1, write an atom to mcif2cdma_dat_rd_rsp_fifo_, num_free:81918.


Info: NV_NVDLA_mcif.cpp: 3688:NV_NVDLA_mcif::ReadRequestArbiter, send read request, cdma_dat_rd_req_payload_ from cdma_dat, end.


Info: NV_NVDLA_mcif.cpp: 3701:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from cdma_wt, begin, atom:2, num_free:81920 credit_mcif2cdma_wt_rd_rsp_fifo_=81918.


Info: NV_NVDLA_mcif.cpp: 1919:    0x0

  11.245660] cvt.mul_cvt          =
[   11.246365] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   11.246682] ]
[   11.246821] x2_op            = [ dla_sdp_op =>
[   11.247076]     enable         = 0
[   11.247276]     alu_type       = 0
[   11.249400]     type           = 0
[   11.249668]     mode           = 0
[   11.249874]     act            = 0
[   11.250080]     shift_value    = 0
[   11.250294]     truncate       = 0
[   11.250515]     precision      = 0
[   11.250732]     alu_operand    = 0
[   11.250944]     mul_operand    = 0
[   11.251144] cvt.alu_cvt          =
[   11.253639] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   11.254008] cvt.mul_cvt          =
[   11.254234] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   11.254540] ]
[   11.254682] y_op             = [ dla_sdp_op =>
[   11.254936]     enable         = 0
[   11.255144]     alu_type       = 0
[   11.257517]     type           = 0
[   11.257791]     mode           = 0
[   11.258011]     act            = 0
[   11.258222]     shift_value    = 0
[   11.258429]     truncate       = 0
[   11.258634]     precision      = 0
[   11.258858]     alu_operand    = 0
[   11.259071]     mul_operand    = 0
[   11.259271] cvt.alu_cvt          =
[   11.264560] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   11.264917] cvt.mul_cvt          =
[   11.265136] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   11.265425] ]
[   11.265567] Exit: dla_read_config
[   11.265781] Exit: dla_prepare_operation status=0
[   11.266037] Enter: dla_program_operation
[   11.266268] Program SDP operation index 4 ROI 0 Group[1]
[   11.267762] 
[   11.267762] entered processor_sdp_program():
[   11.275643] sdp skip getting src_addr
[   11.275643] 
[   11.276013] sdp getting dst_addr:
[   11.276252] entered dla_get_dma_cube_address(index = 2, offset = 0x14000):
[   11.276639] entered dla_get_dma_address(index = 2):
[   11.276936] in branch dla_get_dma_address(DESTINATION_DMA):
[   11.277337] entered dla_read_dma_address(index = 2):
[   11.277712] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   11.278198] *phys_addr = 0xc0020000 + 0x0
[   11.278524] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[   11.279024] back to dla_get_dma_cube_address: dst_ptr += 0x14000
[   11.290150] sdp dst_addr = 0xc0034000
[   11.290150] 
[   11.290475] sdp getting x1_addr:
[   11.290664] entered dla_get_dma_cube_address(index = 1, offset = 0x2000):
[   11.290963] entered dla_get_dma_address(index = 1):
[   11.291192] in branch dla_get_dma_address(DESTINATION_DMA):
[   11.291687] entered dla_read_dma_address(index = 1):
[   11.291933] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   11.292254] *phys_addr = 0xc0200000 + 0x0
[   11.292468] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[   11.292779] back to dla_get_dma_cube_address: dst_ptr += 0x2000
[   11.293041] sdp x1_addr = 0xc0202000
[   11.293041] 
[   11.293296] sdp skip getting x2_addr
[   11.293296] 
[   11.293553] sdp skip getting y_addr
[   11.293553] 
[   11.325552] no desc get due to index==-1
[   11.325830] no desc get due to index==-1
[   11.326077] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   11.326537] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   11.326988] no desc get due to index==-1
[   11.327199] no desc get due to index==-1
[   11.327647] Enter: dla_op_programmed
[   11.327861] Update dependency operation index 7 ROI 0 DEP_COUNT=2
[   11.328133] Exit: dla_op_programmed
[   11.328319] Exit: dla_program_operation status=0
[   11.328551] Enter: dla_enable_operation
[   11.328848] Enable SDP operation index 4 ROI 0
[   11.329986] Enter: dla_op_enabled
[   11.330181] Update dependency operation index 3 ROI 0 DEP_COUNT=2
[   11.330453] Exit: dla_op_enabled
[   11.330629] Exit: dla_enable_operation status=0
[   11.330860] Exit: dla_submit_operation
[   11.331061] Exit: dla_dequeue_operation
[   11.331262] Enter: dla_submit_operation
[   11.344367] Prepare PDP operation index 2 ROI 0 dep_count 1
[   11.344696] Enter: dla_prepare_operation
[   18.757408] processor:PDP group:0, rdma_group:0 available
[   18.757771] Enter: dla_read_config
[   18.758001] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[   18.758477] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[   18.759112] *********************************************************
[   18.761241] NVDLA FW ROI[0]: dla_pdp_surface_desc
[   18.761549] ---------------------------------------------------------
[   18.761872] src_data            = [ dla_data_cube =>
[   18.762146]     type          = 0
[   18.762333]     address       = 2
[   18.762523]     offset        = 0
[   18.762723]     width         = 18
[   18.762919]     height        = 18
[   18.763111]     channel       = 14
[   18.763314]     size          = 36864
[   18.765946]     line_stride   = 768
[   18.766143]     surf_stride   = 18432
[   18.766343]     plane_stride  = 0
[   18.766523] ]
[   18.766566] dst_data            = [ dla_data_cube =>
[   18.766937]     type          = 0
[   18.767122]     address       = 2
[   18.767312]     offset        = 10000
[   18.769835]     width         = c
[   18.770028]     height        = c
[   18.770214]     channel       = 14
[   18.770400]     size          = 9216
[   18.770593]     line_stride   = 384
[   18.770803]     surf_stride   = 4608
[   18.771005]     plane_stride  = 0
[   18.771182] ]
[   18.771290] *********************************************************
[   18.774092] NVDLA FW ROI[0]: dla_pdp_op_desc
[   18.774335] ---------------------------------------------------------
[   18.774653] precision               = 2
[   18.774876] padding_value           = [
[   18.775100]  0
[   18.775293]  0
[   18.777334]  0
[   18.777517]  0
[   18.777642]  0
[   18.777764]  0
[   18.777886]  0
[   18.778026] ]
[   18.778168] split_num               = 1
[   18.778392] partial_in_width_first  = 0
[   18.778623] partial_in_width_mid    = 0
[   18.778857] partial_in_width_last   = 0
[   18.779086] partial_width_first     = 0
[   18.781812] partial_width_mid       = 0
[   18.782116] partial_width_last      = 0
[   18.782339] pool_mode               = 1
[   18.782566] pool_width              = 1
[   18.782793] pool_height             = 1
[   18.783023] stride_x                = 2
[   18.783251] stride_y                = 2
[   18.785595] pad_left                = 0
[   18.785878] pad_right               = 0
[   18.786102] pad_top                 = 0
[   18.786325] pad_bottom              = 0
[   18.786600] Exit: dla_read_config
[   18.786851] Exit: dla_prepare_operation status=0
[   18.787108] Enter: dla_program_operation
[   18.787354] Program PDP operation index 2 ROI 0 Group[0]
[   18.790969] group id 0 rdma id 0
[   18.794326] entered dla_read_input_address():
[   18.794821] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 0)
[   18.795261] entered dla_get_dma_cube_address(index = 2, offset = 0x0):
[   18.797111] entered dla_get_dma_address(index = 2):
[   18.797404] in branch dla_get_dma_address(DESTINATION_DMA):
[   18.797670] entered dla_read_dma_address(index = 2):
[   18.797908] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   18.798229] *phys_addr = 0xc0020000 + 0x0
[   18.798437] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[   18.798773] back to dla_get_dma_cube_address: dst_ptr += 0x0
[   18.799134] entered dla_get_dma_cube_address(index = 2, offset = 0x10000):
[   18.801755] entered dla_get_dma_address(index = 2):
[   18.802057] in branch dla_get_dma_address(DESTINATION_DMA):
[   18.802326] entered dla_read_dma_address(index = 2):
[   18.802587] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   18.802927] *phys_addr = 0xc0020000 + 0x0
[   18.803153] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[   18.805419] back to dla_get_dma_cube_address: dst_ptr += 0x10000
[   18.810555] no desc get due to index==-1
[   18.810840] no desc get due to index==-1
[   18.811047] no desc get due to index==-1
[   18.811252] no desc get due to index==-1
[   18.813150] no desc get due to index==-1
[   18.813417] Enter: dla_op_programmed
[   18.813629] Update dependency operation index 5 ROI 0 DEP_COUNT=2
[   18.813919] Exit: dla_op_programmed
[   18.814115] Exit: dla_program_operation status=0
[   18.814344] Exit: dla_submit_operation
[   18.814547] Enter: dla_dequeue_operation
[   18.814776] Dequeue op from PDP processor, index=5 ROI=0
[   18.815038] Enter: dla_submit_operation
[   18.815247] Prepare PDP operation index 5 ROI 0 dep_count 1
[   18.817976] Enter: dla_prepare_operation
[   18.818391] processor:PDP group:1, rdma_group:1 available
[   18.818657] Enter: dla_read_config
[   18.818894] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[   18.821082] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[   18.821678] *********************************************************
[   18.821985] NVDLA FW ROI[0]: dla_pdp_surface_desc
[   18.822215] ---------------------------------------------------------
[   18.822504] src_data            = [ dla_data_cube =>
[   18.822772]     type          = 0
[   18.822962]     address       = 2
[   18.823146]     offset        = 14000
[   18.825508]     width         = 8
[   18.825756]     height        = 8
[   18.825948]     channel       = 32
[   18.826141]     size          = 8192
[   18.826336]     line_stride   = 256
[   18.826540]     surf_stride   = 2048
[   18.826746]     plane_stride  = 0
[   18.826933] ]
[   18.826955] dst_data            = [ dla_data_cube =>
[   18.827290]     type          = 0
[   18.830039]     address       = 2
[   18.830290]     offset        = 16000
[   18.830497]     width         = 4
[   18.830691]     height        = 4
[   18.830882]     channel       = 32
[   18.831077]     size          = 2048
[   18.831281]     line_stride   = 128
[   18.833517]     surf_stride   = 512
[   18.833764]     plane_stride  = 0
[   18.833945] ]
[   18.833969] *********************************************************
[   18.834374] NVDLA FW ROI[0]: dla_pdp_op_desc
[   18.834594] ---------------------------------------------------------
[   18.834899] precision               = 2
[   18.835104] padding_value           = [
[   18.835330]  0
[   18.837806]  0
[   18.837943]  0
[   18.838071]  0
[   18.838200]  0
[   18.838326]  0
[   18.838451]  0
[   18.838573] ]
[   18.838713] split_num               = 1
[   18.838926] partial_in_width_first  = 0
[   18.839133] partial_in_width_mid    = 0
[   18.841762] partial_in_width_last   = 0
[   18.842037] partial_width_first     = 0
[   18.842247] partial_width_mid       = 0
[   18.842456] partial_width_last      = 0
[   18.842671] pool_mode               = 1
[   18.842880] pool_width              = 1
[   18.843090] pool_height             = 1
[   18.843295] stride_x                = 2
[   18.845666] stride_y                = 2
[   18.845930] pad_left                = 0
[   18.846142] pad_right               = 0
[   18.846346] pad_top                 = 0
[   18.846555] pad_bottom              = 0
[   18.846776] Exit: dla_read_config
[   18.846973] Exit: dla_prepare_operation status=0
[   18.847205] Enter: dla_program_operation
[   18.849624] Program PDP operation index 5 ROI 0 Group[1]
[   18.849951] group id 1 rdma id 1
[   18.850443] entered dla_read_input_address():
[   18.850688] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 81920)
[   18.851069] entered dla_get_dma_cube_address(index = 2, offset = 0x14000):
[   18.853321] entered dla_get_dma_address(index = 2):
[   18.853623] in branch dla_get_dma_address(DESTINATION_DMA):
[   18.853908] entered dla_read_dma_address(index = 2):
[   18.854160] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   18.854498] *phys_addr = 0xc0020000 + 0x0
[   18.854730] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[   18.855065] back to dla_get_dma_cube_address: dst_ptr += 0x14000
[   18.857429] entered dla_get_dma_cube_address(index = 2, offset = 0x16000):
[   18.857806] entered dla_get_dma_address(index = 2):
[   18.858060] in branch dla_get_dma_address(DESTINATION_DMA):
[   18.858329] entered dla_read_dma_address(index = 2):
[   18.858583] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   18.858936] *phys_addr = 0xc0020000 + 0x0
[   18.859159] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[   18.861551] back to dla_get_dma_cube_address: dst_ptr += 0x16000
[   18.865284] no desc get due to index==-1
[   18.865574] no desc get due to index==-1
[   18.865785] no desc get due to index==-1
[   18.865989] no desc get due to index==-1
[   18.866194] no desc get due to index==-1
[   18.866402] no desc get due to index==-1
[   18.866613] Enter: dla_op_programmed
[   18.866820] Exit: dla_op_programmed
[   18.867019] Exit: dla_program_operation status=0
[   18.867256] Exit: dla_submit_operation
[   18.870685] Exit: dla_dequeue_operation
[   18.871167] Exit: dla_initiate_processors status=0
[   18.874126] Enter:dla_handle_events, processor:BDMA
[   18.874632] Exit:dla_handle_events, ret:0
[   18.874933] Enter:dla_handle_events, processor:Convolution
[   18.875233] Handle cdma weight done event, processor Convolution group 0
[   18.875665] Handle cdma data done event, processor Convolution group 0
[   18.876054] Handle op complete event, processor Convolution group 0
[   18.876432] Enter:dla_op_completion processor Convolution group0
[   18.876752] Completed Convolution operation index 0 ROI 0
[   18.877217] 1 HWLs done, totally 10 layers
[   18.877610] Enter: dla_dequeue_operation
[   18.877826] Dequeue op from Convolution processor, index=6 ROI=0
[   18.878115] Enter: dla_submit_operation
[   18.878329] Prepare Convolution operation index 6 ROI 0 dep_count 2
[   18.878630] Enter: dla_prepare_operation
[   18.878981] processor:Convolution group:0, rdma_group:0 available
[   18.879267] Enter: dla_read_config
[   18.879504] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[   18.880009] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[   18.880561] *********************************************************
[   18.880875] NVDLA FW ROI[0]: dla_conv_surface_desc
[   18.881120] ---------------------------------------------------------
[   18.881410] weight_data         = [ dla_data_cube =>
[   18.881657]     type          = 0
[   18.881860]     address       = 1
[   18.882046]     offset        = 100000
[   18.882255]     width         = 4
[   18.882442]     height        = 4
[   18.882622]     channel       = 32
[   18.882834]     size          = 800000
[   18.883041]     line_stride   = 0
[   18.883227]     surf_stride   = 0
[   18.883415]     plane_stride  = 0
[   18.883598] ]
[   18.883619] wmb_data            = [ dla_data_cube =>
[   18.883959]     type          = 0
[   18.884144]     address       = 0
[   18.884329]     offset        = 0
[   18.884514]     width         = 0
[   18.884706]     height        = 0
[   18.884895]     channel       = 0
[   18.885077]     size          = 0
[   18.885257]     line_stride   = 0
[   18.885443]     surf_stride   = 0
[   18.885626]     plane_stride  = 0
[   18.885810] ]
[   18.885829] wgs_data            = [ dla_data_cube =>
[   18.886173]     type          = 0
[   18.886359]     address       = 0
[   18.886551]     offset        = 0
[   18.886745]     width         = 0
[   18.886929]     height        = 0
[   18.887114]     channel       = 0
[   18.887297]     size          = 0
[   18.887483]     line_stride   = 0
[   18.887663]     surf_stride   = 0
[   18.887851]     plane_stride  = 0
[   18.888035] ]
[   18.888052] src_data            = [ dla_data_cube =>
[   18.888397]     type          = 0
[   18.888580]     address       = 2
[   18.888779]     offset        = 16000
[   18.888982]     width         = 4
[   18.889168]     height        = 4
[   18.889350]     channel       = 32
[   18.889540]     size          = 2048
[   18.889741]     line_stride   = 128
[   18.889935]     surf_stride   = 512
[   18.890119]     plane_stride  = 0
[   18.890297] ]
[   18.890315] dst_data            = [ dla_data_cube =>
[   18.890653]     type          = 2
[   18.890856]     address       = -1
[   18.891042]     offset        = 0
[   18.891225]     width         = 1
[   18.891411]     height        = 1
[   18.891595]     channel       = 1f4
[   18.891787]     size          = 1024
[   18.891987]     line_stride   = 32
[   18.892181]     surf_stride   = 32
[   18.892365]     plane_stride  = 0
[   18.892543] ]
[   18.892564] offset_u            = 0
[   18.892854] in_line_uv_stride   = 0
[   18.892854] 
[   18.893124] *********************************************************
[   18.893426] NVDLA FW ROI[0]: dla_conv_op_desc
[   18.893632] ---------------------------------------------------------
[   18.893935] conv_mode          = 0
[   18.894122] data_reuse         = 0
[   18.894314] weight_reuse       = 0
[   18.894503] skip_data_rls      = 0
[   18.894702] skip_weight_rls    = 0
[   18.894900] entry_per_slice    = 4
[   18.895092] data_format        = 36
[   18.895284] pixel_mapping      = 0
[   18.895476] fetch_grain        = 1
[   18.895663] batch              = 1
[   18.895850] weight_format      = 0
[   18.896037] data_bank          = 1
[   18.896221] weight_bank        = 2
[   18.896408] batch_stride       = 0
[   18.896595] post_extension     = 0
[   18.896785] pixel_override     = 0
[   18.896972] release            = 4
[   18.897152] input_width_csc    = 4
[   18.897348] input_height_csc   = 4
[   18.897537] input_channel_csc  = 50
[   18.897730] kernel_width_csc   = 4
[   18.897914] kernel_height_csc  = 4
[   18.898103] kernel_channel_csc = 50
[   18.898298] input_width_cmac   = 1
[   18.898481] input_height_cmac  = 1
[   18.898679] bytes_per_kernel   = 1600
[   18.898873] mean_ry            = 0
[   18.899061] mean_gu            = 0
[   18.899252] mean_bv            = 0
[   18.899438] mean_ax            = 0
[   18.899622] mean_format        = 0
[   18.899811] conv_stride_x      = 1
[   18.900003] conv_stride_y      = 1
[   18.900195] pad_x_left         = 0
[   18.900381] pad_x_right        = 0
[   18.900573] pad_y_top          = 0
[   18.900764] pad_y_bottom       = 0
[   18.900951] dilation_x         = 1
[   18.901141] dilation_y         = 1
[   18.901328] pra_truncate       = 0
[   18.901512] in_precision       = 2
[   18.901699] out_precision      = 2
[   18.901885] pad_val            = 0
[   18.902075] in_cvt             =
[   18.902258] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   18.902525] out_cvt            =
[   18.902708] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   18.902984] 
[   18.903095] Exit: dla_read_config
[   18.903278] Exit: dla_prepare_operation status=0
[   18.903510] Enter: dla_program_operation
[   18.903713] Program Convolution operation index 6 ROI 0 Group[0]
[   18.904274] 
[   18.904274] entered processor_conv_program():
[   18.904572] conv getting weight_address:
[   18.904779] entered dla_get_dma_cube_address(index = 1, offset = 0x100000):
[   18.905094] entered dla_get_dma_address(index = 1):
[   18.905342] in branch dla_get_dma_address(DESTINATION_DMA):
[   18.905602] entered dla_read_dma_address(index = 1):
[   18.905847] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   18.906155] *phys_addr = 0xc0200000 + 0x0
[   18.906368] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[   18.906693] back to dla_get_dma_cube_address: dst_ptr += 0x100000
[   18.906971] conv weight_addr = 0xc0300000
[   18.906971] 
[   18.907251] conv getting input_address:
[   18.907439] entered dla_read_input_address():
[   18.907664] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 90112)
[   18.908023] entered dla_get_dma_cube_address(index = 2, offset = 0x16000):
[   18.908333] entered dla_get_dma_address(index = 2):
[   18.908568] in branch dla_get_dma_address(DESTINATION_DMA):
[   18.908823] entered dla_read_dma_address(index = 2):
[   18.909068] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   18.909366] *phys_addr = 0xc0020000 + 0x0
[   18.909576] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[   18.909901] back to dla_get_dma_cube_address: dst_ptr += 0x16000
[   18.910179] conv input_addr = 0xc0036000
[   18.910179] 
[   18.913695] no desc get due to index==-1
[   18.913979] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   18.914451] no desc get due to index==-1
[   18.914668] no desc get due to index==-1
[   18.914871] no desc get due to index==-1
[   18.915075] no desc get due to index==-1
[   18.915272] Enter: dla_op_programmed
[   18.915471] Update dependency operation index 8 ROI 0 DEP_COUNT=3
[   18.915748] Update dependency operation index 7 ROI 0 DEP_COUNT=1
[   18.916026] enable SDP in dla_update_dependency as depdency are resolved
[   18.916323] Enter: dla_enable_operation
[   18.916531] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   18.916969] Exit: dla_enable_operation status=0
[   18.917191] Exit: dla_op_programmed
[   18.917377] Exit: dla_program_operation status=0
[   18.917607] Exit: dla_submit_operation
[   18.917802] Exit: dla_dequeue_operation
[   18.918058] Exit:dla_op_completion processor Convolution group0 status=0
[   18.918427] Exit:dla_handle_events, ret:0
[   18.918636] Enter:dla_handle_events, processor:SDP
[   18.918877] Handle op complete event, processor SDP group 0
[   18.919132] Enter:dla_op_completion processor SDP group0
[   18.919386] Completed SDP operation index 1 ROI 0
[   18.919695] Update dependency operation index 2 ROI 0 DEP_COUNT=1
[   18.919978] enable PDP in dla_update_dependency as depdency are resolved
[   18.920286] Enter: dla_enable_operation
[   18.920497] Enable PDP operation index 2 ROI 0
[   18.920718] group id 0 rdma id 0
[   18.921145] rdma needed 1
[   18.921506] Enter: dla_op_enabled
[   18.921703] Exit: dla_op_enabled
[   18.921886] Exit: dla_enable_operation status=0
[   18.922116] 2 HWLs done, totally 10 layers
[   18.922387] Enter: dla_free_op_desc op desc index 0 ROI 0
[   18.922974] Exit: dla_free_op_desc
[   18.923200] Enter: dla_dequeue_operation
[   18.923415] Dequeue op from SDP processor, index=7 ROI=0
[   18.923675] Enter: dla_submit_operation
[   18.923882] Prepare SDP operation index 7 ROI 0 dep_count 0
[   18.924156] Enter: dla_prepare_operation
[   18.927123] processor:SDP group:0, rdma_group:0 available
[   18.927454] Enter: dla_read_config
[   18.927702] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[   18.928252] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[   18.928768] *********************************************************
[   18.929069] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   18.929301] ---------------------------------------------------------
[   18.929592] src_data            = [ dla_data_cube =>
[   18.929834]     type          = 2
[   18.930020]     address       = -1
[   18.930209]     offset        = 0
[   18.930390]     width         = 1
[   18.930571]     height        = 1
[   18.930770]     channel       = 1f4
[   18.930966]     size          = 1024
[   18.931160]     line_stride   = 32
[   18.931347]     surf_stride   = 32
[   18.931533]     plane_stride  = 0
[   18.931713] ]
[   18.931737] x1_data             = [ dla_data_cube =>
[   18.932278]     type          = 0
[   18.932583]     address       = 1
[   18.932882]     offset        = 3000
[   18.933186]     width         = 1
[   18.933483]     height        = 1
[   18.933776]     channel       = 1f4
[   18.934078]     size          = 1000
[   18.934388]     line_stride   = 32
[   18.934694]     surf_stride   = 32
[   18.934998]     plane_stride  = 0
[   18.935293] ]
[   18.935322] x2_data             = [ dla_data_cube =>
[   18.935866]     type          = 0
[   18.936159]     address       = 0
[   18.936459]     offset        = 0
[   18.936756]     width         = 0
[   18.937053]     height        = 0
[   18.937352]     channel       = 0
[   18.937642]     size          = 0
[   18.937936]     line_stride   = 0
[   18.938229]     surf_stride   = 0
[   18.938518]     plane_stride  = 0
[   18.938822] ]
[   18.938851] y_data              = [ dla_data_cube =>
[   18.939266]     type          = 0
[   18.939451]     address       = 0
[   18.939630]     offset        = 0
[   18.939811]     width         = 0
[   18.939994]     height        = 0
[   18.940182]     channel       = 0
[   18.940371]     size          = 0
[   18.940555]     line_stride   = 0
[   18.940742]     surf_stride   = 0
[   18.940928]     plane_stride  = 0
[   18.941111] ]
[   18.941128] dst_data            = [ dla_data_cube =>
[   18.941466]     type          = 0
[   18.941645]     address       = 2
[   18.941831]     offset        = 17000
[   18.942032]     width         = 1
[   18.942217]     height        = 1
[   18.942403]     channel       = 1f4
[   18.942596]     size          = 1024
[   18.942796]     line_stride   = 32
[   18.942986]     surf_stride   = 32
[   18.943172]     plane_stride  = 0
[   18.943352] ]
[   18.943372] *********************************************************
[   18.943761] NVDLA FW ROI[0]: dla_sdp_op_desc
[   18.943980] ---------------------------------------------------------
[   18.944277] src_precision    = 2
[   18.944463] dst_precision    = 2
[   18.944649] lut_index        = -1
[   18.944831] out_cvt          =
[   18.945011] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   18.945285] conv_mode        = 0
[   18.945467] batch_num        = 1
[   18.945653] batch_stride     = 0
[   18.945840] x1_op            = [ dla_sdp_op =>
[   18.946067]     enable         = 1
[   18.946258]     alu_type       = 2
[   18.946445]     type           = 2
[   18.946635]     mode           = 1
[   18.946826]     act            = 1
[   18.947018]     shift_value    = 0
[   18.947206]     truncate       = 0
[   18.947400]     precision      = 2
[   18.947590]     alu_operand    = 0
[   18.947778]     mul_operand    = 1
[   18.947961] cvt.alu_cvt          =
[   18.948159] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   18.948439] cvt.mul_cvt          =
[   18.948629] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   18.948902] ]
[   18.949024] x2_op            = [ dla_sdp_op =>
[   18.949253]     enable         = 0
[   18.949443]     alu_type       = 0
[   18.949632]     type           = 0
[   18.949813]     mode           = 0
[   18.949998]     act            = 0
[   18.950187]     shift_value    = 0
[   18.950378]     truncate       = 0
[   18.950568]     precision      = 0
[   18.950767]     alu_operand    = 0
[   18.950953]     mul_operand    = 0
[   18.951141] cvt.alu_cvt          =
[   18.951335] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   18.951612] cvt.mul_cvt          =
[   18.951810] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   18.952097] ]
[   18.952216] y_op             = [ dla_sdp_op =>
[   18.952439]     enable         = 0
[   18.952632]     alu_type       = 0
[   18.952822]     type           = 0
[   18.953011]     mode           = 0
[   18.953203]     act            = 0
[   18.953389]     shift_value    = 0
[   18.953577]     truncate       = 0
[   18.953765]     precision      = 0
[   18.953952]     alu_operand    = 0
[   18.954139]     mul_operand    = 0
[   18.954322] cvt.alu_cvt          =
[   18.954521] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   18.954805] cvt.mul_cvt          =
[   18.955000] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   18.955278] ]
[   18.955403] Exit: dla_read_config
[   18.955592] Exit: dla_prepare_operation status=0
[   18.955823] Enter: dla_program_operation
[   18.956036] Program SDP operation index 7 ROI 0 Group[0]
[   18.957837] 
[   18.957837] entered processor_sdp_program():
[   18.958203] sdp skip getting src_addr
[   18.958203] 
[   18.958548] sdp getting dst_addr:
[   18.958798] entered dla_get_dma_cube_address(index = 2, offset = 0x17000):
[   18.959152] entered dla_get_dma_address(index = 2):
[   18.959390] in branch dla_get_dma_address(DESTINATION_DMA):
[   18.959649] entered dla_read_dma_address(index = 2):
[   18.959891] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   18.960190] *phys_addr = 0xc0020000 + 0x0
[   18.960406] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[   18.960733] back to dla_get_dma_cube_address: dst_ptr += 0x17000
[   18.961013] sdp dst_addr = 0xc0037000
[   18.961013] 
[   18.961292] sdp getting x1_addr:
[   18.961479] entered dla_get_dma_cube_address(index = 1, offset = 0x3000):
[   18.961781] entered dla_get_dma_address(index = 1):
[   18.962016] in branch dla_get_dma_address(DESTINATION_DMA):
[   18.962279] entered dla_read_dma_address(index = 1):
[   18.962524] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   18.962826] *phys_addr = 0xc0200000 + 0x0
[   18.963035] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[   18.963350] back to dla_get_dma_cube_address: dst_ptr += 0x3000
[   18.963625] sdp x1_addr = 0xc0203000
[   18.963625] 
[   18.963889] sdp skip getting x2_addr
[   18.963889] 
[   18.964149] sdp skip getting y_addr
[   18.964149] 
[   18.975750] no desc get due to index==-1
[   18.976134] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   18.976852] no desc get due to index==-1
[   18.977179] no desc get due to index==-1
[   18.977499] no desc get due to index==-1
[   18.977828] Enter: dla_op_programmed
[   18.978146] Update dependency operation index 9 ROI 0 DEP_COUNT=2
[   18.978596] Exit: dla_op_programmed
[   18.978919] Exit: dla_program_operation status=0
[   18.979285] Enter: dla_enable_operation
[   18.979616] Enable SDP operation index 7 ROI 0
[   18.981092] Enter: dla_op_enabled
[   18.981413] Update dependency operation index 6 ROI 0 DEP_COUNT=2
[   18.981868] Exit: dla_op_enabled
[   18.982155] Exit: dla_enable_operation status=0
[   18.982526] Exit: dla_submit_operation
[   18.982862] Exit: dla_dequeue_operation
[   18.983202] Enter: dla_free_op_desc op desc index 1 ROI 0
[   18.983679] Exit: dla_free_op_desc
[   18.984004] Exit:dla_op_completion processor SDP group0 status=0
[   18.984464] Exit:dla_handle_events, ret:0
[   18.984799] Enter:dla_handle_events, processor:PDP
[   18.985182] Exit:dla_handle_events, ret:0
[   18.985520] Enter:dla_handle_events, processor:CDP
[   18.985902] Exit:dla_handle_events, ret:0
[   18.986237] Enter:dla_handle_events, processor:RUBIK
[   18.986627] Exit:dla_handle_events, ret:0
[   18.994632] Enter:dla_handle_events, processor:BDMA
[   18.994966] Exit:dla_handle_events, ret:0
[   18.995179] Enter:dla_handle_events, processor:Convolution
[   18.995488] Exit:dla_handle_events, ret:0
[   18.995700] Enter:dla_handle_events, processor:SDP
[   18.995944] Exit:dla_handle_events, ret:0
[   18.996152] Enter:dla_handle_events, processor:PDP
[   18.996399] Exit:dla_handle_events, ret:0
[   18.996608] Enter:dla_handle_events, processor:CDP
[   18.996847] Exit:dla_handle_events, ret:0
[   18.997061] Enter:dla_handle_events, processor:RUBIK
[   18.997305] Exit:dla_handle_events, ret:0
[   19.254916] Enter:dla_handle_events, processor:BDMA
[   19.255572] Exit:dla_handle_events, ret:0
[   19.255990] Enter:dla_handle_events, processor:Convolution
[   19.256506] Exit:dla_handle_events, ret:0
[   19.256919] Enter:dla_handle_events, processor:SDP
[   19.257393] Exit:dla_handle_events, ret:0
[   19.257803] Enter:dla_handle_events, processor:PDP
[   19.258274] Handle op complete event, processor PDP group 0
[   19.258818] Enter:dla_op_completion processor PDP group0
[   19.259331] Completed PDP operation index 2 ROI 0
[   19.259814] Update dependency operation index 3 ROI 0 DEP_COUNT=1
[   19.260373] enable Convolution in dla_update_dependency as depdency are resolved
[   19.261046] Enter: dla_enable_operation
[   19.261460] Enable Convolution operation index 3 ROI 0
[   19.262370] Enter: dla_op_enabled
[   19.262766] Exit: dla_op_enabled
[   19.263074] Exit: dla_enable_operation status=0
[   19.263306] 3 HWLs done, totally 10 layers
[   19.263516] Enter: dla_dequeue_operation
[   19.263740] exit PDP as there's no further operation
[   19.263995] Exit: dla_dequeue_operation
[   19.264208] Enter: dla_free_op_desc op desc index 2 ROI 0
[   19.264511] Exit: dla_free_op_desc
[   19.264713] Exit:dla_op_completion processor PDP group0 status=0
[   19.265005] Exit:dla_handle_events, ret:0
[   19.265221] Enter:dla_handle_events, processor:CDP
[   19.265464] Exit:dla_handle_events, ret:0
[   19.265676] Enter:dla_handle_events, processor:RUBIK
[   19.265929] Exit:dla_handle_events, ret:0
[   19.438501] Enter:dla_handle_events, processor:BDMA
[   19.439199] Exit:dla_handle_events, ret:0
[   19.439661] Enter:dla_handle_events, processor:Convolution
[   19.440189] Handle cdma data done event, processor Convolution group 1
[   19.440801] Exit:dla_handle_events, ret:0
[   19.441224] Enter:dla_handle_events, processor:SDP
[   19.441700] Exit:dla_handle_events, ret:0
[   19.442122] Enter:dla_handle_events, processor:PDP
[   19.442599] Exit:dla_handle_events, ret:0
[   19.443029] Enter:dla_handle_events, processor:CDP
[   19.443504] Exit:dla_handle_events, ret:0
[   19.443920] Enter:dla_handle_events, processor:RUBIK
[   19.444404] Exit:dla_handle_events, ret:0
[   22.508940] Enter:dla_handle_events, processor:BDMA
[   22.509606] Exit:dla_handle_events, ret:0
[   22.510032] Enter:dla_handle_events, processor:Convolution
[   22.510567] Handle cdma weight done event, processor Convolution group 1
[   22.511219] Handle op complete event, processor Convolution group 1
[   22.511921] Enter:dla_op_completion processor Convolution group1
[   22.512380] Completed Convolution operation index 3 ROI 0
[   22.512798] 4 HWLs done, totally 10 layers
[   22.513149] Enter: dla_dequeue_operation
[   22.513479] Dequeue op from Convolution processor, index=8 ROI=0
[   22.513933] Enter: dla_submit_operation
[   22.514267] Prepare Convolution operation index 8 ROI 0 dep_count 2
[   22.514733] Enter: dla_prepare_operation
[   22.515195] processor:Convolution group:1, rdma_group:0 available
[   22.515650] Enter: dla_read_config
[   22.516024] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[   22.516778] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[   22.517616] *********************************************************
[   22.518087] NVDLA FW ROI[0]: dla_conv_surface_desc
[   22.518466] ---------------------------------------------------------
[   22.518947] weight_data         = [ dla_data_cube =>
[   22.519330]     type          = 0
[   22.519621]     address       = 1
[   22.519917]     offset        = 4000
[   22.520237]     width         = 1
[   22.520531]     height        = 1
[   22.520827]     channel       = 1f4
[   22.521126]     size          = 10112
[   22.521435]     line_stride   = 0
[   22.521732]     surf_stride   = 0
[   22.522026]     plane_stride  = 0
[   22.522309] ]
[   22.522347] wmb_data            = [ dla_data_cube =>
[   22.522892]     type          = 0
[   22.523150]     address       = 0
[   22.523330]     offset        = 0
[   22.523515]     width         = 0
[   22.523692]     height        = 0
[   22.523873]     channel       = 0
[   22.524048]     size          = 0
[   22.524230]     line_stride   = 0
[   22.524410]     surf_stride   = 0
[   22.524595]     plane_stride  = 0
[   22.524773] ]
[   22.524793] wgs_data            = [ dla_data_cube =>
[   22.525126]     type          = 0
[   22.525317]     address       = 0
[   22.525503]     offset        = 0
[   22.525685]     width         = 0
[   22.525869]     height        = 0
[   22.526057]     channel       = 0
[   22.526238]     size          = 0
[   22.526429]     line_stride   = 0
[   22.526616]     surf_stride   = 0
[   22.526804]     plane_stride  = 0
[   22.526982] ]
[   22.527002] src_data            = [ dla_data_cube =>
[   22.527340]     type          = 0
[   22.527522]     address       = 2
[   22.527703]     offset        = 17000
[   22.527899]     width         = 1
[   22.528088]     height        = 1
[   22.528270]     channel       = 1f4
[   22.528461]     size          = 1024
[   22.528661]     line_stride   = 32
[   22.528855]     surf_stride   = 32
[   22.529047]     plane_stride  = 0
[   22.529226] ]
[   22.529246] dst_data            = [ dla_data_cube =>
[   22.529589]     type          = 2
[   22.529774]     address       = -1
[   22.529963]     offset        = 0
[   22.530144]     width         = 1
[   22.530333]     height        = 1
[   22.530512]     channel       = a
[   22.530697]     size          = 32
[   22.530879]     line_stride   = 32
[   22.531066]     surf_stride   = 32
[   22.531247]     plane_stride  = 0
[   22.531420] ]
[   22.531441] offset_u            = 0
[   22.531729] in_line_uv_stride   = 0
[   22.531729] 
[   22.531990] *********************************************************
[   22.532272] NVDLA FW ROI[0]: dla_conv_op_desc
[   22.532484] ---------------------------------------------------------
[   22.532774] conv_mode          = 0
[   22.532961] data_reuse         = 0
[   22.533148] weight_reuse       = 0
[   22.533332] skip_data_rls      = 0
[   22.533511] skip_weight_rls    = 0
[   22.533697] entry_per_slice    = 8
[   22.533883] data_format        = 36
[   22.534071] pixel_mapping      = 0
[   22.534251] fetch_grain        = 1
[   22.534442] batch              = 1
[   22.534630] weight_format      = 0
[   22.534833] data_bank          = 1
[   22.535026] weight_bank        = 1
[   22.535214] batch_stride       = 0
[   22.535398] post_extension     = 0
[   22.535579] pixel_override     = 0
[   22.535759] release            = 1
[   22.535943] input_width_csc    = 1
[   22.536122] input_height_csc   = 1
[   22.536305] input_channel_csc  = 500
[   22.536495] kernel_width_csc   = 1
[   22.536680] kernel_height_csc  = 1
[   22.536865] kernel_channel_csc = 500
[   22.537054] input_width_cmac   = 1
[   22.537244] input_height_cmac  = 1
[   22.537441] bytes_per_kernel   = 1000
[   22.537640] mean_ry            = 0
[   22.537826] mean_gu            = 0
[   22.538018] mean_bv            = 0
[   22.538207] mean_ax            = 0
[   22.538389] mean_format        = 0
[   22.538569] conv_stride_x      = 1
[   22.538752] conv_stride_y      = 1
[   22.538933] pad_x_left         = 0
[   22.539116] pad_x_right        = 0
[   22.539300] pad_y_top          = 0
[   22.539484] pad_y_bottom       = 0
[   22.539668] dilation_x         = 1
[   22.539849] dilation_y         = 1
[   22.540032] pra_truncate       = 0
[   22.540215] in_precision       = 2
[   22.540400] out_precision      = 2
[   22.540587] pad_val            = 0
[   22.540766] in_cvt             =
[   22.540946] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   22.541215] out_cvt            =
[   22.541392] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   22.541662] 
[   22.541777] Exit: dla_read_config
[   22.541966] Exit: dla_prepare_operation status=0
[   22.542200] Enter: dla_program_operation
[   22.542410] Program Convolution operation index 8 ROI 0 Group[1]
[   22.542981] 
[   22.542981] entered processor_conv_program():
[   22.543280] conv getting weight_address:
[   22.543491] entered dla_get_dma_cube_address(index = 1, offset = 0x4000):
[   22.543797] entered dla_get_dma_address(index = 1):
[   22.544029] in branch dla_get_dma_address(DESTINATION_DMA):
[   22.544285] entered dla_read_dma_address(index = 1):
[   22.544518] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   22.544822] *phys_addr = 0xc0200000 + 0x0
[   22.545038] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[   22.545352] back to dla_get_dma_cube_address: dst_ptr += 0x4000
[   22.545632] conv weight_addr = 0xc0204000
[   22.545632] 
[   22.545913] conv getting input_address:
[   22.546105] entered dla_read_input_address():
[   22.546325] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 94208)
[   22.546690] entered dla_get_dma_cube_address(index = 2, offset = 0x17000):
[   22.547004] entered dla_get_dma_address(index = 2):
[   22.547234] in branch dla_get_dma_address(DESTINATION_DMA):
[   22.547485] entered dla_read_dma_address(index = 2):
[   22.547726] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   22.548023] *phys_addr = 0xc0020000 + 0x0
[   22.548229] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[   22.548540] back to dla_get_dma_cube_address: dst_ptr += 0x17000
[   22.548819] conv input_addr = 0xc0037000
[   22.548819] 
[   22.552762] no desc get due to index==-1
[   22.553040] no desc get due to index==-1
[   22.553260] no desc get due to index==-1
[   22.553470] no desc get due to index==-1
[   22.553675] no desc get due to index==-1
[   22.553886] no desc get due to index==-1
[   22.554091] Enter: dla_op_programmed
[   22.554290] Update dependency operation index 9 ROI 0 DEP_COUNT=1
[   22.554564] enable SDP in dla_update_dependency as depdency are resolved
[   22.554879] Enter: dla_enable_operation
[   22.555152] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   22.555751] Exit: dla_enable_operation status=0
[   22.556100] Exit: dla_op_programmed
[   22.556391] Exit: dla_program_operation status=0
[   22.556740] Exit: dla_submit_operation
[   22.557047] Exit: dla_dequeue_operation
[   22.557368] Exit:dla_op_completion processor Convolution group1 status=0
[   22.557831] Exit:dla_handle_events, ret:0
[   22.558143] Enter:dla_handle_events, processor:SDP
[   22.558505] Handle op complete event, processor SDP group 1
[   22.558926] Enter:dla_op_completion processor SDP group1
[   22.559337] Completed SDP operation index 4 ROI 0
[   22.559715] Update dependency operation index 5 ROI 0 DEP_COUNT=1
[   22.560147] enable PDP in dla_update_dependency as depdency are resolved
[   22.560631] Enter: dla_enable_operation
[   22.560967] Enable PDP operation index 5 ROI 0
[   22.561321] group id 1 rdma id 1
[   22.561767] rdma needed 1
[   22.562139] Enter: dla_op_enabled
[   22.562437] Exit: dla_op_enabled
[   22.562749] Exit: dla_enable_operation status=0
[   22.563093] 5 HWLs done, totally 10 layers
[   22.563306] Enter: dla_free_op_desc op desc index 3 ROI 0
[   22.563583] Exit: dla_free_op_desc
[   22.563771] Enter: dla_dequeue_operation
[   22.563978] Dequeue op from SDP processor, index=9 ROI=0
[   22.564237] Enter: dla_submit_operation
[   22.564441] Prepare SDP operation index 9 ROI 0 dep_count 0
[   22.564703] Enter: dla_prepare_operation
[   22.566218] processor:SDP group:1, rdma_group:1 available
[   22.566480] Enter: dla_read_config
[   22.566680] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040003000
[   22.567142] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040004000
[   22.567656] *********************************************************
[   22.567953] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   22.568188] ---------------------------------------------------------
[   22.568486] src_data            = [ dla_data_cube =>
[   22.568728]     type          = 2
[   22.568908]     address       = -1
[   22.569092]     offset        = 0
[   22.569274]     width         = 1
[   22.569456]     height        = 1
[   22.569636]     channel       = a
[   22.569822]     size          = 32
[   22.570008]     line_stride   = 32
[   22.570192]     surf_stride   = 32
[   22.570372]     plane_stride  = 0
[   22.570553] ]
[   22.570572] x1_data             = [ dla_data_cube =>
[   22.570909]     type          = 0
[   22.571094]     address       = 1
[   22.571280]     offset        = 8000
[   22.571471]     width         = 1
[   22.571654]     height        = 1
[   22.571837]     channel       = a
[   22.572041]     size          = 20
[   22.572225]     line_stride   = 32
[   22.572410]     surf_stride   = 32
[   22.572597]     plane_stride  = 0
[   22.572778] ]
[   22.572796] x2_data             = [ dla_data_cube =>
[   22.573134]     type          = 0
[   22.573316]     address       = 0
[   22.573500]     offset        = 0
[   22.573691]     width         = 0
[   22.573863]     height        = 0
[   22.574052]     channel       = 0
[   22.574232]     size          = 0
[   22.574415]     line_stride   = 0
[   22.574597]     surf_stride   = 0
[   22.574786]     plane_stride  = 0
[   22.574967] ]
[   22.574987] y_data              = [ dla_data_cube =>
[   22.575328]     type          = 0
[   22.575507]     address       = 0
[   22.575688]     offset        = 0
[   22.575871]     width         = 0
[   22.576052]     height        = 0
[   22.576235]     channel       = 0
[   22.576416]     size          = 0
[   22.576594]     line_stride   = 0
[   22.576777]     surf_stride   = 0
[   22.576963]     plane_stride  = 0
[   22.577141] ]
[   22.577159] dst_data            = [ dla_data_cube =>
[   22.577487]     type          = 0
[   22.577667]     address       = 2
[   22.577848]     offset        = 18000
[   22.578044]     width         = 1
[   22.578222]     height        = 1
[   22.578404]     channel       = a
[   22.578589]     size          = 32
[   22.578776]     line_stride   = 32
[   22.578961]     surf_stride   = 32
[   22.579149]     plane_stride  = 0
[   22.579328] ]
[   22.579348] *********************************************************
[   22.579725] NVDLA FW ROI[0]: dla_sdp_op_desc
[   22.579937] ---------------------------------------------------------
[   22.580233] src_precision    = 2
[   22.580417] dst_precision    = 2
[   22.580598] lut_index        = -1
[   22.580779] out_cvt          =
[   22.580953] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   22.581227] conv_mode        = 0
[   22.581409] batch_num        = 1
[   22.581593] batch_stride     = 0
[   22.581766] x1_op            = [ dla_sdp_op =>
[   22.581992]     enable         = 1
[   22.582176]     alu_type       = 2
[   22.582364]     type           = 2
[   22.582560]     mode           = 1
[   22.582762]     act            = 0
[   22.582948]     shift_value    = 0
[   22.583131]     truncate       = 0
[   22.583315]     precision      = 2
[   22.583502]     alu_operand    = 0
[   22.583686]     mul_operand    = 1
[   22.583870] cvt.alu_cvt          =
[   22.584060] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   22.584330] cvt.mul_cvt          =
[   22.584518] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   22.584784] ]
[   22.584904] x2_op            = [ dla_sdp_op =>
[   22.585129]     enable         = 0
[   22.585312]     alu_type       = 0
[   22.585498]     type           = 0
[   22.585689]     mode           = 0
[   22.585884]     act            = 0
[   22.586070]     shift_value    = 0
[   22.586256]     truncate       = 0
[   22.586445]     precision      = 0
[   22.586632]     alu_operand    = 0
[   22.586824]     mul_operand    = 0
[   22.587010] cvt.alu_cvt          =
[   22.587205] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   22.587474] cvt.mul_cvt          =
[   22.587666] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   22.587928] ]
[   22.588047] y_op             = [ dla_sdp_op =>
[   22.588278]     enable         = 0
[   22.588463]     alu_type       = 0
[   22.588649]     type           = 0
[   22.588833]     mode           = 0
[   22.589015]     act            = 0
[   22.589198]     shift_value    = 0
[   22.589380]     truncate       = 0
[   22.589561]     precision      = 0
[   22.589753]     alu_operand    = 0
[   22.589940]     mul_operand    = 0
[   22.590123] cvt.alu_cvt          =
[   22.590317] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   22.590581] cvt.mul_cvt          =
[   22.590779] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   22.591051] ]
[   22.591173] Exit: dla_read_config
[   22.591361] Exit: dla_prepare_operation status=0
[   22.591591] Enter: dla_program_operation
[   22.591801] Program SDP operation index 9 ROI 0 Group[1]
[   22.593900] 
[   22.593900] entered processor_sdp_program():
[   22.594233] sdp skip getting src_addr
[   22.594233] 
[   22.594552] sdp getting dst_addr:
[   22.594788] entered dla_get_dma_cube_address(index = 2, offset = 0x18000):
[   22.595134] entered dla_get_dma_address(index = 2):
[   22.595371] in branch dla_get_dma_address(DESTINATION_DMA):
[   22.595631] entered dla_read_dma_address(index = 2):
[   22.595872] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   22.596175] *phys_addr = 0xc0020000 + 0x0
[   22.596388] exiting dla_get_dma_address(), got dst_ptr = c0020000 (index = 2)
[   22.596697] back to dla_get_dma_cube_address: dst_ptr += 0x18000
[   22.596968] sdp dst_addr = 0xc0038000
[   22.596968] 
[   22.597236] sdp getting x1_addr:
[   22.597416] entered dla_get_dma_cube_address(index = 1, offset = 0x8000):
[   22.597710] entered dla_get_dma_address(index = 1):
[   22.597940] in branch dla_get_dma_address(DESTINATION_DMA):
[   22.598196] entered dla_read_dma_address(index = 1):
[   22.598434] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   22.598734] *phys_addr = 0xc0200000 + 0x0
[   22.598945] exiting dla_get_dma_address(), got dst_ptr = c0200000 (index = 1)
[   22.599251] back to dla_get_dma_cube_address: dst_ptr += 0x8000
[   22.599519] sdp x1_addr = 0xc0208000
[   22.599519] 
[   22.599783] sdp skip getting x2_addr
[   22.599783] 
[   22.600046] sdp skip getting y_addr
[   22.600046] 
[   22.613027] no desc get due to index==-1
[   22.613491] no desc get due to index==-1
[   22.613938] no desc get due to index==-1
[   22.614381] no desc get due to index==-1
[   22.614832] no desc get due to index==-1
[   22.615178] no desc get due to index==-1
[   22.615457] Enter: dla_op_programmed
[   22.615726] Exit: dla_op_programmed
[   22.615985] Exit: dla_program_operation status=0
[   22.616293] Enter: dla_enable_operation
[   22.616574] Enable SDP operation index 9 ROI 0
[   22.618605] Enter: dla_op_enabled
[   22.618944] Update dependency operation index 8 ROI 0 DEP_COUNT=2
[   22.619416] Exit: dla_op_enabled
[   22.619724] Exit: dla_enable_operation status=0
[   22.620108] Exit: dla_submit_operation
[   22.620448] Exit: dla_dequeue_operation
[   22.620798] Enter: dla_free_op_desc op desc index 4 ROI 0
[   22.621282] Exit: dla_free_op_desc
[   22.621618] Exit:dla_op_completion processor SDP group1 status=0
[   22.622086] Exit:dla_handle_events, ret:0
[   22.622438] Enter:dla_handle_events, processor:PDP
[   22.622840] Exit:dla_handle_events, ret:0
[   22.623157] Enter:dla_handle_events, processor:CDP
[   22.623467] Exit:dla_handle_events, ret:0
[   22.623737] Enter:dla_handle_events, processor:RUBIK
[   22.624059] Exit:dla_handle_events, ret:0
[   22.660033] Enter:dla_handle_events, processor:BDMA
[   22.660358] Exit:dla_handle_events, ret:0
[   22.660571] Enter:dla_handle_events, processor:Convolution
[   22.660836] Exit:dla_handle_events, ret:0
[   22.661046] Enter:dla_handle_events, processor:SDP
[   22.661281] Exit:dla_handle_events, ret:0
[   22.661485] Enter:dla_handle_events, processor:PDP
[   22.661720] Handle op complete event, processor PDP group 1
[   22.661993] Enter:dla_op_completion processor PDP group1
[   22.662243] Completed PDP operation index 5 ROI 0
[   22.662484] Update dependency operation index 6 ROI 0 DEP_COUNT=1
[   22.662761] enable Convolution in dla_update_dependency as depdency are resolved
[   22.663103] Enter: dla_enable_operation
[   22.663313] Enable Convolution operation index 6 ROI 0
[   22.663950] Enter: dla_op_enabled
[   22.664144] Exit: dla_op_enabled
[   22.664335] Exit: dla_enable_operation status=0
[   22.664568] 6 HWLs done, totally 10 layers
[   22.664777] Enter: dla_dequeue_operation
[   22.664977] exit PDP as there's no further operation
[   22.665213] Exit: dla_dequeue_operation
[   22.665417] Enter: dla_free_op_desc op desc index 5 ROI 0
[   22.665714] Exit: dla_free_op_desc
[   22.665911] Exit:dla_op_completion processor PDP group1 status=0
[   22.666183] Exit:dla_handle_events, ret:0
[   22.666384] Enter:dla_handle_events, processor:CDP
[   22.666620] Exit:dla_handle_events, ret:0
[   22.666836] Enter:dla_handle_events, processor:RUBIK
[   22.667083] Exit:dla_handle_events, ret:0
[   22.749185] Enter:dla_handle_events, processor:BDMA
[   22.749539] Exit:dla_handle_events, ret:0
[   22.749742] Enter:dla_handle_events, processor:Convolution
[   22.749999] Handle cdma data done event, processor Convolution group 0
[   22.750297] Exit:dla_handle_events, ret:0
[   22.750503] Enter:dla_handle_events, processor:SDP
[   22.750743] Exit:dla_handle_events, ret:0
[   22.750948] Enter:dla_handle_events, processor:PDP
[   22.751185] Exit:dla_handle_events, ret:0
[   22.751412] Enter:dla_handle_events, processor:CDP
[   22.751640] Exit:dla_handle_events, ret:0
[   22.751846] Enter:dla_handle_events, processor:RUBIK
[   22.752082] Exit:dla_handle_events, ret:0
[   26.436385] Enter:dla_handle_events, processor:BDMA
[   26.437028] Exit:dla_handle_events, ret:0
[   26.437440] Enter:dla_handle_events, processor:Convolution
[   26.437958] Handle cdma weight done event, processor Convolution group 0
[   26.438576] Handle op complete event, processor Convolution group 0
[   26.439181] Enter:dla_op_completion processor Convolution group0
[   26.439779] Completed Convolution operation index 6 ROI 0
[   26.440301] 7 HWLs done, totally 10 layers
[   26.440732] Enter: dla_dequeue_operation
[   26.441142] exit Convolution as there's no further operation
[   26.441658] Exit: dla_dequeue_operation
[   26.442081] Exit:dla_op_completion processor Convolution group0 status=0
[   26.442684] Exit:dla_handle_events, ret:0
[   26.443096] Enter:dla_handle_events, processor:SDP
[   26.443334] Handle op complete event, processor SDP group 0
[   26.443593] Enter:dla_op_completion processor SDP group0
[   26.443844] Completed SDP operation index 7 ROI 0
[   26.444076] Update dependency operation index 8 ROI 0 DEP_COUNT=1
[   26.444351] enable Convolution in dla_update_dependency as depdency are resolved
[   26.444671] Enter: dla_enable_operation
[   26.444872] Enable Convolution operation index 8 ROI 0
[   26.445694] Enter: dla_op_enabled
[   26.445884] Exit: dla_op_enabled
[   26.446066] Exit: dla_enable_operation status=0
[   26.446287] 8 HWLs done, totally 10 layers
[   26.446499] Enter: dla_free_op_desc op desc index 6 ROI 0
[   26.446811] Exit: dla_free_op_desc
[   26.446998] Enter: dla_dequeue_operation
[   26.447198] exit SDP as there's no further operation
[   26.447433] Exit: dla_dequeue_operation
[   26.447635] Enter: dla_free_op_desc op desc index 7 ROI 0
[   26.447929] Exit: dla_free_op_desc
[   26.448129] Exit:dla_op_completion processor SDP group0 status=0
[   26.448405] Exit:dla_handle_events, ret:0
[   26.448604] Enter:dla_handle_events, processor:PDP
[   26.448842] Exit:dla_handle_events, ret:0
[   26.449046] Enter:dla_handle_events, processor:CDP
[   26.449285] Exit:dla_handle_events, ret:0
[   26.449489] Enter:dla_handle_events, processor:RUBIK
[   26.449729] Exit:dla_handle_events, ret:0
[   26.552264] Enter:dla_handle_events, processor:BDMA
[   26.552919] Exit:dla_handle_events, ret:0
[   26.553326] Enter:dla_handle_events, processor:Convolution
[   26.553842] Handle cdma data done event, processor Convolution group 1
[   26.554443] Exit:dla_handle_events, ret:0
[   26.554864] Enter:dla_handle_events, processor:SDP
[   26.555352] Exit:dla_handle_events, ret:0
[   26.555771] Enter:dla_handle_events, processor:PDP
[   26.556237] Exit:dla_handle_events, ret:0
[   26.556648] Enter:dla_handle_events, processor:CDP
[   26.557115] Exit:dla_handle_events, ret:0
[   26.557525] Enter:dla_handle_events, processor:RUBIK
[   26.558004] Exit:dla_handle_events, ret:0
[   26.589736] Enter:dla_handle_events, processor:BDMA
[   26.590372] Exit:dla_handle_events, ret:0
[   26.590792] Enter:dla_handle_events, processor:Convolution
[   26.591327] Handle cdma weight done event, processor Convolution group 1
[   26.591942] Exit:dla_handle_events, ret:0
[   26.592360] Enter:dla_handle_events, processor:SDP
[   26.592829] Exit:dla_handle_events, ret:0
[   26.593242] Enter:dla_handle_events, processor:PDP
[   26.593706] Exit:dla_handle_events, ret:0
[   26.594120] Enter:dla_handle_events, processor:CDP
[   26.594584] Exit:dla_handle_events, ret:0
[   26.595009] Enter:dla_handle_events, processor:RUBIK
[   26.595393] Exit:dla_handle_events, ret:0
[   26.602413] Enter:dla_handle_events, processor:BDMA
[   26.602927] Exit:dla_handle_events, ret:0
[   26.603193] Enter:dla_handle_events, processor:Convolution
[   26.603472] Handle op complete event, processor Convolution group 1
[   26.603750] Enter:dla_op_completion processor Convolution group1
[   26.604018] Completed Convolution operation index 8 ROI 0
[   26.604271] 9 HWLs done, totally 10 layers
[   26.604477] Enter: dla_dequeue_operation
[   26.604677] exit Convolution as there's no further operation
[   26.604935] Exit: dla_dequeue_operation
[   26.605144] Exit:dla_op_completion processor Convolution group1 status=0
[   26.605443] Exit:dla_handle_events, ret:0
[   26.605643] Enter:dla_handle_events, processor:SDP
[   26.605870] Handle op complete event, processor SDP group 1
[   26.606129] Enter:dla_op_completion processor SDP group1
[   26.606376] Completed SDP operation index 9 ROI 0
[   26.606615] 10 HWLs done, totally 10 layers
[   26.606844] Enter: dla_free_op_desc op desc index 8 ROI 0
[   26.607162] Exit: dla_free_op_desc
[   26.607382] Enter: dla_free_op_desc op desc index 9 ROI 0
[   26.607657] Exit: dla_free_op_desc
[   26.607868] Exit:dla_op_completion processor SDP group1 status=0
[   26.608143] Exit:dla_handle_events, ret:0
[   26.608348] Enter:dla_handle_events, processor:PDP
[   26.608577] Exit:dla_handle_events, ret:0
[   26.608785] Enter:dla_handle_events, processor:CDP
[   26.609014] Exit:dla_handle_events, ret:0
[   26.609219] Enter:dla_handle_events, processor:RUBIK
[   26.609455] Exit:dla_handle_events, ret:0
[   26.621678] reset engine done
Work Found!
Work Done
execution time = 16147973.000000 s
Shutdown signal received, exiting
Test pass
# 