============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Tue Mar  7 23:43:26 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(156)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 3 view nodes, 20 trigger nets, 20 data nets.
KIT-1004 : Chipwatcher code = 1001010011111111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=3,BUS_DIN_NUM=20,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb0100,32'sb01110,32'sb010},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=74) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=74) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=3,BUS_DIN_NUM=20,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb0100,32'sb01110,32'sb010},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=20,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb0100,32'sb01110,32'sb010},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0101100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=3,BUS_DIN_NUM=20,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb0100,32'sb01110,32'sb010},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0101100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=74)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=74)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=3,BUS_DIN_NUM=20,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb0100,32'sb01110,32'sb010},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0101100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=3,BUS_DIN_NUM=20,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb0100,32'sb01110,32'sb010},BUS_DIN_POS='{32'sb0,32'sb0100,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb01100,32'sb0101100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1956/17 useful/useless nets, 1098/6 useful/useless insts
SYN-1016 : Merged 20 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 1737/16 useful/useless nets, 1407/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 298 better
SYN-1014 : Optimize round 2
SYN-1032 : 1519/45 useful/useless nets, 1189/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1527/78 useful/useless nets, 1205/24 useful/useless insts
SYN-1016 : Merged 6 instances.
SYN-2571 : Optimize after map_dsp, round 1, 108 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 21 instances.
SYN-2501 : Optimize round 1, 43 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 15 instances.
SYN-1032 : 1898/4 useful/useless nets, 1576/3 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 171 (3.68), #lev = 6 (1.90)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 180 (3.67), #lev = 5 (2.03)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 387 instances into 180 LUTs, name keeping = 70%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 263 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 96 adder to BLE ...
SYN-4008 : Packed 96 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.023974s wall, 0.875000s user + 0.046875s system = 0.921875s CPU (90.0%)

RUN-1004 : used memory is 175 MB, reserved memory is 141 MB, peak memory is 176 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[6] will be merged to another kept net fifo_list/wrusedw[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (169 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1084 instances
RUN-0007 : 443 luts, 447 seqs, 94 mslices, 59 lslices, 19 pads, 17 brams, 0 dsps
RUN-1001 : There are total 1418 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 834 nets have 2 pins
RUN-1001 : 429 nets have [3 - 5] pins
RUN-1001 : 71 nets have [6 - 10] pins
RUN-1001 : 58 nets have [11 - 20] pins
RUN-1001 : 11 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     222     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     217     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1082 instances, 443 luts, 447 seqs, 153 slices, 24 macros(153 instances: 94 mslices 59 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 373358
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1082.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 246827, overlap = 56.25
PHY-3002 : Step(2): len = 165052, overlap = 56.25
PHY-3002 : Step(3): len = 102293, overlap = 49.5
PHY-3002 : Step(4): len = 78596.6, overlap = 56.25
PHY-3002 : Step(5): len = 66186.7, overlap = 56.25
PHY-3002 : Step(6): len = 57378.3, overlap = 56.25
PHY-3002 : Step(7): len = 48544.9, overlap = 56.25
PHY-3002 : Step(8): len = 44805.7, overlap = 56.25
PHY-3002 : Step(9): len = 40591.7, overlap = 56.25
PHY-3002 : Step(10): len = 39480.5, overlap = 56.5
PHY-3002 : Step(11): len = 36987, overlap = 56.6875
PHY-3002 : Step(12): len = 35869.5, overlap = 58.25
PHY-3002 : Step(13): len = 32751.9, overlap = 57.0625
PHY-3002 : Step(14): len = 32244.2, overlap = 56.625
PHY-3002 : Step(15): len = 29697.2, overlap = 57.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.25858e-06
PHY-3002 : Step(16): len = 33032.5, overlap = 57.3438
PHY-3002 : Step(17): len = 33370, overlap = 57.2812
PHY-3002 : Step(18): len = 35048.8, overlap = 56.8438
PHY-3002 : Step(19): len = 35671.3, overlap = 55.0312
PHY-3002 : Step(20): len = 33059.1, overlap = 54.9062
PHY-3002 : Step(21): len = 32297.8, overlap = 55.125
PHY-3002 : Step(22): len = 32277.9, overlap = 50.5625
PHY-3002 : Step(23): len = 33193.9, overlap = 52.8125
PHY-3002 : Step(24): len = 33732.5, overlap = 53
PHY-3002 : Step(25): len = 32814.8, overlap = 54.3125
PHY-3002 : Step(26): len = 31845.3, overlap = 54.3125
PHY-3002 : Step(27): len = 31086.9, overlap = 54.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.51716e-06
PHY-3002 : Step(28): len = 33895.5, overlap = 49.8125
PHY-3002 : Step(29): len = 34515.8, overlap = 49.8125
PHY-3002 : Step(30): len = 34577.6, overlap = 49.8125
PHY-3002 : Step(31): len = 33840.2, overlap = 49.6875
PHY-3002 : Step(32): len = 33723.3, overlap = 49.6875
PHY-3002 : Step(33): len = 33796, overlap = 51.6875
PHY-3002 : Step(34): len = 33970.8, overlap = 51.6875
PHY-3002 : Step(35): len = 34127.7, overlap = 51.5625
PHY-3002 : Step(36): len = 34265.3, overlap = 50.9375
PHY-3002 : Step(37): len = 33674.9, overlap = 52.0625
PHY-3002 : Step(38): len = 33689.6, overlap = 51.75
PHY-3002 : Step(39): len = 33519.4, overlap = 51.375
PHY-3002 : Step(40): len = 33252.4, overlap = 51.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.03431e-06
PHY-3002 : Step(41): len = 34346.7, overlap = 51.4688
PHY-3002 : Step(42): len = 34713.7, overlap = 51.4688
PHY-3002 : Step(43): len = 34880.8, overlap = 55.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.80686e-05
PHY-3002 : Step(44): len = 35504.3, overlap = 46.9688
PHY-3002 : Step(45): len = 36502.2, overlap = 46.9688
PHY-3002 : Step(46): len = 37699.2, overlap = 51.4688
PHY-3002 : Step(47): len = 38432.6, overlap = 51.375
PHY-3002 : Step(48): len = 38697.3, overlap = 51.2812
PHY-3002 : Step(49): len = 38513.7, overlap = 51.2188
PHY-3002 : Step(50): len = 38017.1, overlap = 51.0938
PHY-3002 : Step(51): len = 37947.2, overlap = 48.8438
PHY-3002 : Step(52): len = 37695.5, overlap = 48.7812
PHY-3002 : Step(53): len = 37508.8, overlap = 48.7188
PHY-3002 : Step(54): len = 37217.5, overlap = 48.5938
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.61373e-05
PHY-3002 : Step(55): len = 37648.4, overlap = 48.5938
PHY-3002 : Step(56): len = 38083.4, overlap = 49.5938
PHY-3002 : Step(57): len = 38345.4, overlap = 49.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.22745e-05
PHY-3002 : Step(58): len = 38587.3, overlap = 50.1562
PHY-3002 : Step(59): len = 38706.7, overlap = 50.5625
PHY-3002 : Step(60): len = 39166.8, overlap = 50.6562
PHY-3002 : Step(61): len = 40568.1, overlap = 43.8125
PHY-3002 : Step(62): len = 40538.5, overlap = 43.8125
PHY-3002 : Step(63): len = 40449.7, overlap = 43.8125
PHY-3002 : Step(64): len = 40271.4, overlap = 43.8125
PHY-3002 : Step(65): len = 40129.5, overlap = 43.8125
PHY-3002 : Step(66): len = 40189.6, overlap = 43.8125
PHY-3002 : Step(67): len = 40194.3, overlap = 43.875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000144549
PHY-3002 : Step(68): len = 40209.7, overlap = 43.6875
PHY-3002 : Step(69): len = 40213.6, overlap = 43.6875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00023388
PHY-3002 : Step(70): len = 40244.8, overlap = 43.4375
PHY-3002 : Step(71): len = 40244.3, overlap = 43.3438
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018489s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000223827
PHY-3002 : Step(72): len = 48304.5, overlap = 19.4375
PHY-3002 : Step(73): len = 48223.7, overlap = 16.2812
PHY-3002 : Step(74): len = 47923.2, overlap = 16.2188
PHY-3002 : Step(75): len = 47941.3, overlap = 17.4375
PHY-3002 : Step(76): len = 47144.3, overlap = 17.2188
PHY-3002 : Step(77): len = 47006.4, overlap = 17.1562
PHY-3002 : Step(78): len = 45888.7, overlap = 18.1875
PHY-3002 : Step(79): len = 46141.4, overlap = 18.1562
PHY-3002 : Step(80): len = 46275.7, overlap = 18.6562
PHY-3002 : Step(81): len = 45559.6, overlap = 18.7188
PHY-3002 : Step(82): len = 45340.6, overlap = 18.5
PHY-3002 : Step(83): len = 45340.6, overlap = 18.5
PHY-3002 : Step(84): len = 44882.3, overlap = 18.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000447653
PHY-3002 : Step(85): len = 44833.5, overlap = 19.4688
PHY-3002 : Step(86): len = 44914.5, overlap = 19.4688
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.15727e-05
PHY-3002 : Step(87): len = 45539, overlap = 43.7188
PHY-3002 : Step(88): len = 45786.9, overlap = 43.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.31454e-05
PHY-3002 : Step(89): len = 46534.1, overlap = 43.25
PHY-3002 : Step(90): len = 46730, overlap = 43.4062
PHY-3002 : Step(91): len = 46440.6, overlap = 41.5
PHY-3002 : Step(92): len = 46500.1, overlap = 41.3125
PHY-3002 : Step(93): len = 46371.5, overlap = 37.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.62908e-05
PHY-3002 : Step(94): len = 46423.8, overlap = 32.9062
PHY-3002 : Step(95): len = 46537.7, overlap = 32.7188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.25816e-05
PHY-3002 : Step(96): len = 47012.2, overlap = 27.25
PHY-3002 : Step(97): len = 47012.2, overlap = 27.25
PHY-3002 : Step(98): len = 46686.1, overlap = 28.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000185163
PHY-3002 : Step(99): len = 46994.7, overlap = 25.5
PHY-3002 : Step(100): len = 47064.7, overlap = 25.2188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000370326
PHY-3002 : Step(101): len = 47113, overlap = 26.3438
PHY-3002 : Step(102): len = 47228.1, overlap = 27.0938
PHY-3002 : Step(103): len = 47383.4, overlap = 25.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000740653
PHY-3002 : Step(104): len = 47528.6, overlap = 25.1562
PHY-3002 : Step(105): len = 47536.6, overlap = 24.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00148131
PHY-3002 : Step(106): len = 47510.5, overlap = 23.125
PHY-3002 : Step(107): len = 47510.5, overlap = 23.125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00296261
PHY-3002 : Step(108): len = 47602.6, overlap = 23.4062
PHY-3002 : Step(109): len = 47602.6, overlap = 23.4062
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00592522
PHY-3002 : Step(110): len = 47606.3, overlap = 23.0938
PHY-3002 : Step(111): len = 47606.3, overlap = 23.0938
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0118504
PHY-3002 : Step(112): len = 47669.5, overlap = 23.2188
PHY-3002 : Step(113): len = 47669.5, overlap = 23.2188
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 63.88 peak overflow 3.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1418.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 58864, over cnt = 169(0%), over = 666, worst = 19
PHY-1001 : End global iterations;  0.114864s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (81.6%)

PHY-1001 : Congestion index: top1 = 32.87, top5 = 19.89, top10 = 13.53, top15 = 10.09.
PHY-1001 : End incremental global routing;  0.180276s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (86.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5782, tnet num: 1416, tinst num: 1082, tnode num: 7575, tedge num: 9684.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.178488s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (96.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.381833s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (94.1%)

OPT-1001 : Current memory(MB): used = 227, reserve = 194, peak = 227.
OPT-1001 : End physical optimization;  0.395820s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (90.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 443 LUT to BLE ...
SYN-4008 : Packed 443 LUT and 180 SEQ to BLE.
SYN-4003 : Packing 267 remaining SEQ's ...
SYN-4005 : Packed 157 SEQ with LUT/SLICE
SYN-4006 : 128 single LUT's are left
SYN-4006 : 110 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 553/887 primitive instances ...
PHY-3001 : End packing;  0.044598s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.1%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 508 instances
RUN-1001 : 233 mslices, 234 lslices, 19 pads, 17 brams, 0 dsps
RUN-1001 : There are total 1243 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 633 nets have 2 pins
RUN-1001 : 452 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 506 instances, 467 slices, 24 macros(153 instances: 94 mslices 59 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 48233, Over = 32
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.3663e-05
PHY-3002 : Step(114): len = 47303.8, overlap = 34
PHY-3002 : Step(115): len = 47304.4, overlap = 33.75
PHY-3002 : Step(116): len = 47112.9, overlap = 33.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.7326e-05
PHY-3002 : Step(117): len = 47423.9, overlap = 31
PHY-3002 : Step(118): len = 47423.9, overlap = 31
PHY-3002 : Step(119): len = 47249.2, overlap = 30.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.4652e-05
PHY-3002 : Step(120): len = 47792.4, overlap = 28.25
PHY-3002 : Step(121): len = 47973.9, overlap = 28.25
PHY-3002 : Step(122): len = 48233.3, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.188086s wall, 0.000000s user + 0.109375s system = 0.109375s CPU (58.2%)

PHY-3001 : Trial Legalized: Len = 59226.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00069372
PHY-3002 : Step(123): len = 54263.1, overlap = 4.5
PHY-3002 : Step(124): len = 52509, overlap = 7.5
PHY-3002 : Step(125): len = 50844.5, overlap = 10.25
PHY-3002 : Step(126): len = 50434.4, overlap = 11.25
PHY-3002 : Step(127): len = 49773.2, overlap = 11.5
PHY-3002 : Step(128): len = 49798.5, overlap = 11.5
PHY-3002 : Step(129): len = 49703.9, overlap = 12
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00138744
PHY-3002 : Step(130): len = 49639.8, overlap = 11.75
PHY-3002 : Step(131): len = 49618.2, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00277488
PHY-3002 : Step(132): len = 49650.7, overlap = 11.5
PHY-3002 : Step(133): len = 49551.5, overlap = 11.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005674s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (275.4%)

PHY-3001 : Legalized: Len = 54688.4, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005958s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 13 instances has been re-located, deltaX = 4, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 55282.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 89/1243.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 69488, over cnt = 159(0%), over = 273, worst = 6
PHY-1002 : len = 70584, over cnt = 87(0%), over = 135, worst = 5
PHY-1002 : len = 72096, over cnt = 18(0%), over = 26, worst = 3
PHY-1002 : len = 72400, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 72432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.198317s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (47.3%)

PHY-1001 : Congestion index: top1 = 29.96, top5 = 20.99, top10 = 15.64, top15 = 12.09.
PHY-1001 : End incremental global routing;  0.265265s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (64.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5052, tnet num: 1241, tinst num: 506, tnode num: 6378, tedge num: 8776.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.202169s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (100.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.490145s wall, 0.343750s user + 0.046875s system = 0.390625s CPU (79.7%)

OPT-1001 : Current memory(MB): used = 231, reserve = 198, peak = 231.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001762s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1046/1243.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 72432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008640s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (180.8%)

PHY-1001 : Congestion index: top1 = 29.96, top5 = 20.99, top10 = 15.64, top15 = 12.09.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002001s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 29.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.574144s wall, 0.406250s user + 0.062500s system = 0.468750s CPU (81.6%)

RUN-1003 : finish command "place" in  6.176503s wall, 2.406250s user + 1.562500s system = 3.968750s CPU (64.3%)

RUN-1004 : used memory is 213 MB, reserved memory is 181 MB, peak memory is 232 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 508 instances
RUN-1001 : 233 mslices, 234 lslices, 19 pads, 17 brams, 0 dsps
RUN-1001 : There are total 1243 nets
RUN-6004 WARNING: There are 9 nets with only 1 pin.
RUN-1001 : 633 nets have 2 pins
RUN-1001 : 452 nets have [3 - 5] pins
RUN-1001 : 73 nets have [6 - 10] pins
RUN-1001 : 59 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5052, tnet num: 1241, tinst num: 506, tnode num: 6378, tedge num: 8776.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 233 mslices, 234 lslices, 19 pads, 17 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1241 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 630 clock pins, and constraint 1326 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 68464, over cnt = 150(0%), over = 263, worst = 6
PHY-1002 : len = 69592, over cnt = 93(0%), over = 149, worst = 5
PHY-1002 : len = 71112, over cnt = 16(0%), over = 29, worst = 4
PHY-1002 : len = 71472, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.192692s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (24.3%)

PHY-1001 : Congestion index: top1 = 29.70, top5 = 20.82, top10 = 15.46, top15 = 11.92.
PHY-1001 : End global routing;  0.257328s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (42.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 258, reserve = 225, peak = 302.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 524, reserve = 496, peak = 524.
PHY-1001 : End build detailed router design. 4.030645s wall, 3.515625s user + 0.015625s system = 3.531250s CPU (87.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 19464, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.278216s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (83.1%)

PHY-1001 : Current memory(MB): used = 556, reserve = 529, peak = 556.
PHY-1001 : End phase 1; 1.290147s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (83.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 219248, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 556, reserve = 529, peak = 557.
PHY-1001 : End initial routed; 6.473697s wall, 5.343750s user + 0.031250s system = 5.375000s CPU (83.0%)

PHY-1001 : Current memory(MB): used = 556, reserve = 529, peak = 557.
PHY-1001 : End phase 2; 6.473758s wall, 5.343750s user + 0.031250s system = 5.375000s CPU (83.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 219248, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.034576s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (90.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 219296, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.028272s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 8 nets
PHY-1001 : End commit to database; 0.183853s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.0%)

PHY-1001 : Current memory(MB): used = 569, reserve = 542, peak = 569.
PHY-1001 : End phase 3; 0.384229s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (73.2%)

PHY-1003 : Routed, final wirelength = 219296
PHY-1001 : Current memory(MB): used = 570, reserve = 542, peak = 570.
PHY-1001 : End export database. 0.014565s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (107.3%)

PHY-1001 : End detail routing;  12.444076s wall, 10.437500s user + 0.093750s system = 10.531250s CPU (84.6%)

RUN-1003 : finish command "route" in  13.019349s wall, 10.796875s user + 0.093750s system = 10.890625s CPU (83.6%)

RUN-1004 : used memory is 513 MB, reserved memory is 485 MB, peak memory is 570 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      772   out of  19600    3.94%
#reg                      469   out of  19600    2.39%
#le                       882
  #lut only               413   out of    882   46.83%
  #reg only               110   out of    882   12.47%
  #lut&reg                359   out of    882   40.70%
#dsp                        0   out of     29    0.00%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       19   out of     66   28.79%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            212
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        96
#3        adc/clk_adc          GCLK               lslice             type/sel3_syn_877.q0    7


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |882    |619     |153     |484     |17      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  fifo_list                         |fifo_ctrl      |158    |90      |48      |57      |8       |0       |
|    fifo_list                       |fifo           |118    |62      |36      |51      |8       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |8       |0       |
|  rx                                |uart_rx        |49     |43      |6       |33      |0       |0       |
|  tx                                |uart_tx        |107    |88      |8       |38      |0       |0       |
|  type                              |type_choice    |119    |111     |8       |68      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |438    |276     |83      |263     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |438    |276     |83      |263     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |173    |98      |0       |163     |0       |0       |
|        reg_inst                    |register       |170    |95      |0       |160     |0       |0       |
|        tap_inst                    |tap            |3      |3       |0       |3       |0       |0       |
|      trigger_inst                  |trigger        |265    |178     |83      |100     |0       |0       |
|        bus_inst                    |bus_top        |67     |41      |22      |24      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |16     |10      |6       |8       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |49     |29      |16      |14      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |116    |87      |29      |51      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       614   
    #2          2       332   
    #3          3        71   
    #4          4        49   
    #5        5-10       77   
    #6        11-50      64   
    #7       51-100      2    
    #8       101-500     1    
  Average     2.85            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: c7deaf66ccbac999c8d8fe52e3baefad7c9d06d352836464f83fe74b8c11a962 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 506
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1243, pip num: 13139
BIT-1002 : Init feedthrough completely, num: 8
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1630 valid insts, and 34556 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110110111001010011111111
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.792623s wall, 15.468750s user + 0.203125s system = 15.671875s CPU (561.2%)

RUN-1004 : used memory is 520 MB, reserved memory is 494 MB, peak memory is 703 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230307_234326.log"
