// Seed: 539218788
module module_0 ();
  assign id_1 = 1;
  wire id_2;
  genvar id_3;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wand id_17;
  wire id_18, id_19;
  always @(posedge 1 or posedge 1) #id_20 id_8 = -1 == id_17;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  integer id_21;
endmodule
