#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Jun  2 09:07:26 2025
# Process ID: 27156
# Current directory: D:/FPGA/PE_array/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27320 D:\FPGA\PE_array\project_1\project_1.xpr
# Log file: D:/FPGA/PE_array/project_1/vivado.log
# Journal file: D:/FPGA/PE_array/project_1\vivado.jou
# Running On: DESKTOP-HEQPM12, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34128 MB
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/PE_array/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 1560.668 ; gain = 443.961
update_compile_order -fileset sources_1
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:module_ref:PE_array:1.0 - PE_array_0
Adding component instance block -- xilinx.com:module_ref:Controller:1.0 - Controller_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_5
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_6
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_7
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_8
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_9
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_10
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_11
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_12
Successfully read diagram <design_1> from block design file <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1701.094 ; gain = 119.746
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (D:/Vivado/2023.2/data/embeddedsw) loading 2 seconds
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<' [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-3116] 'cpu_ack_tmp' is not a type [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<' [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-3116] 'cpu_ack_tmp' is not a type [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<' [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-3116] 'cpu_ack_tmp' is not a type [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<' [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-3116] 'cpu_ack_tmp' is not a type [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<' [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-3116] 'cpu_ack_tmp' is not a type [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<' [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-3116] 'cpu_ack_tmp' is not a type [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<' [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-3116] 'cpu_ack_tmp' is not a type [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '<' [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-3116] 'cpu_ack_tmp' is not a type [D:/FPGA/PE_array/Controller.v:85]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
update_module_reference design_1_Controller_0_0
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [d:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [d:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [d:/FPGA/PE_array/Controller.v:78]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'd:/FPGA/PE_array/Controller.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'd:/FPGA/PE_array/Controller.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Controller'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference design_1_PE_array_0_1 design_1_Controller_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [Coretcl 2-1044] No upgrade is available for 'design_1_Controller_0_0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
update_module_reference design_1_Controller_0_0
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'always' [D:/FPGA/PE_array/Controller.v:71]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'ns' [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:76]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:78]
CRITICAL WARNING: [HDL 9-3116] 'ns' is not a type [D:/FPGA/PE_array/Controller.v:81]
update_module_reference design_1_Controller_0_0
update_module_reference design_1_PE_array_0_1 design_1_Controller_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [Coretcl 2-1044] No upgrade is available for 'design_1_Controller_0_0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
export_ip_user_files -of_objects  [get_files D:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2062.902 ; gain = 171.926
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry aafa9c5f512d2bb2 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_1, cache-ID = aafa9c5f512d2bb2; cache size = 24.069 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 73a706d95f61f16c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 73a706d95f61f16c; cache size = 24.069 MB.
[Mon Jun  2 10:01:51 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Jun  2 10:06:43 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  2 10:11:34 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
update_module_reference design_1_Controller_0_0 design_1_PE_array_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [Coretcl 2-1044] No upgrade is available for 'design_1_Controller_0_0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
update_compile_order -fileset sources_1
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry aafa9c5f512d2bb2 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_1, cache-ID = aafa9c5f512d2bb2; cache size = 24.069 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 73a706d95f61f16c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 73a706d95f61f16c; cache size = 24.069 MB.
[Mon Jun  2 11:18:17 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Jun  2 11:19:18 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  2 11:21:00 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/Controller.v:48]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/Controller.v:48]
update_module_reference design_1_Controller_0_0
update_module_reference design_1_PE_array_0_1 design_1_Controller_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [Coretcl 2-1044] No upgrade is available for 'design_1_Controller_0_0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_Controller_0_0 design_1_PE_array_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [Coretcl 2-1044] No upgrade is available for 'design_1_Controller_0_0'
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_Controller_0_0
update_module_reference design_1_Controller_0_0
update_module_reference design_1_Controller_0_0
update_module_reference design_1_Controller_0_0
set_property location {4 1530 1180} [get_bd_cells Controller_0]
regenerate_bd_layout
update_module_reference design_1_Controller_0_0
regenerate_bd_layout
create_bd_cell -type module -reference Controller Controller_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
delete_bd_objs [get_bd_nets Controller_0_set_LN] [get_bd_nets axi_gpio_1_gpio_io_o] [get_bd_nets axi_gpio_8_gpio_io_o] [get_bd_nets Controller_0_opsum_tag_X] [get_bd_nets Controller_0_ifmap_XID_scan_in] [get_bd_nets Controller_0_opsum_XID_scan_in] [get_bd_nets Controller_0_PE_config] [get_bd_nets Controller_0_filter_tag_Y] [get_bd_nets Controller_0_GLB_ifmap_valid] [get_bd_nets Controller_0_ipsum_tag_Y] [get_bd_nets Controller_0_filter_XID_scan_in] [get_bd_nets axi_gpio_6_gpio_io_o] [get_bd_nets axi_gpio_10_gpio_io_o] [get_bd_nets Controller_0_ifmap_YID_scan_in] [get_bd_nets Controller_0_ipsum_tag_X] [get_bd_nets Controller_0_ack] [get_bd_nets Controller_0_opsum_tag_Y] [get_bd_nets Controller_0_GLB_filter_valid] [get_bd_nets Controller_0_GLB_opsum_ready] [get_bd_nets axi_gpio_7_gpio_io_o] [get_bd_nets axi_gpio_11_gpio_io_o] [get_bd_nets Controller_0_set_XID] [get_bd_nets Controller_0_set_YID] [get_bd_nets Controller_0_LN_config_in] [get_bd_nets Controller_0_PE_en] [get_bd_nets Controller_0_ifmap_tag_X] [get_bd_nets Controller_0_ipsum_YID_scan_in] [get_bd_nets axi_gpio_12_gpio_io_o] [get_bd_nets axi_gpio_9_gpio_io_o] [get_bd_nets Controller_0_GLB_data_in] [get_bd_nets Controller_0_ipsum_XID_scan_in] [get_bd_nets Controller_0_filter_YID_scan_in] [get_bd_nets axi_gpio_0_gpio_io_o] [get_bd_nets Controller_0_opsum_YID_scan_in] [get_bd_nets Controller_0_ifmap_tag_Y] [get_bd_nets Controller_0_filter_tag_X] [get_bd_nets Controller_0_GLB_ipsum_valid] [get_bd_cells Controller_0]
set_property location {4.5 1178 1100} [get_bd_cells Controller_1]
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins Controller_1/set_XID] [get_bd_pins PE_array_0/set_XID]
connect_bd_net [get_bd_pins Controller_1/ifmap_XID_scan_in] [get_bd_pins PE_array_0/ifmap_XID_scan_in]
connect_bd_net [get_bd_pins Controller_1/filter_XID_scan_in] [get_bd_pins PE_array_0/filter_XID_scan_in]
connect_bd_net [get_bd_pins Controller_1/ipsum_XID_scan_in] [get_bd_pins PE_array_0/ipsum_XID_scan_in]
connect_bd_net [get_bd_pins Controller_1/opsum_XID_scan_in] [get_bd_pins PE_array_0/opsum_XID_scan_in]
connect_bd_net [get_bd_pins Controller_1/set_YID] [get_bd_pins PE_array_0/set_YID]
connect_bd_net [get_bd_pins Controller_1/set_YID] [get_bd_pins PE_array_0/ifmap_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/ifmap_YID_scan_in] [get_bd_pins PE_array_0/filter_YID_scan_in]
delete_bd_objs [get_bd_nets Controller_1_set_YID]
delete_bd_objs [get_bd_nets Controller_1_ifmap_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/set_YID] [get_bd_pins PE_array_0/set_YID]
connect_bd_net [get_bd_pins Controller_1/ifmap_YID_scan_in] [get_bd_pins PE_array_0/ifmap_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/filter_YID_scan_in] [get_bd_pins PE_array_0/filter_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/ipsum_YID_scan_in] [get_bd_pins PE_array_0/ipsum_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/opsum_YID_scan_in] [get_bd_pins PE_array_0/opsum_YID_scan_in]
connect_bd_net [get_bd_pins Controller_1/set_LN] [get_bd_pins PE_array_0/set_LN]
connect_bd_net [get_bd_pins Controller_1/LN_config_in] [get_bd_pins PE_array_0/LN_config_in]
connect_bd_net [get_bd_pins Controller_1/PE_en] [get_bd_pins PE_array_0/PE_en]
connect_bd_net [get_bd_pins Controller_1/PE_config] [get_bd_pins PE_array_0/PE_config]
connect_bd_net [get_bd_pins Controller_1/ifmap_tag_X] [get_bd_pins PE_array_0/ifmap_tag_Y]
delete_bd_objs [get_bd_nets Controller_1_ifmap_tag_X]
connect_bd_net [get_bd_pins Controller_1/ifmap_tag_X] [get_bd_pins PE_array_0/ifmap_tag_X]
connect_bd_net [get_bd_pins Controller_1/ifmap_tag_Y] [get_bd_pins PE_array_0/ifmap_tag_Y]
connect_bd_net [get_bd_pins Controller_1/filter_tag_X] [get_bd_pins PE_array_0/filter_tag_X]
connect_bd_net [get_bd_pins Controller_1/filter_tag_Y] [get_bd_pins PE_array_0/filter_tag_Y]
connect_bd_net [get_bd_pins Controller_1/ipsum_tag_X] [get_bd_pins PE_array_0/ipsum_tag_X]
connect_bd_net [get_bd_pins Controller_1/ipsum_tag_Y] [get_bd_pins PE_array_0/ipsum_tag_Y]
connect_bd_net [get_bd_pins Controller_1/opsum_tag_X] [get_bd_pins PE_array_0/opsum_tag_X]
connect_bd_net [get_bd_pins Controller_1/opsum_tag_Y] [get_bd_pins PE_array_0/opsum_tag_Y]
connect_bd_net [get_bd_pins Controller_1/GLB_ifmap_valid] [get_bd_pins PE_array_0/GLB_ifmap_valid]
connect_bd_net [get_bd_pins Controller_1/GLB_filter_valid] [get_bd_pins PE_array_0/GLB_filter_valid]
connect_bd_net [get_bd_pins Controller_1/GLB_ipsum_valid] [get_bd_pins PE_array_0/GLB_ipsum_valid]
connect_bd_net [get_bd_pins Controller_1/GLB_data_in] [get_bd_pins PE_array_0/GLB_data_in]
connect_bd_net [get_bd_pins Controller_1/GLB_opsum_ready] [get_bd_pins PE_array_0/GLB_opsum_ready]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins Controller_1/req]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_o> is being overridden by the user with net <axi_gpio_0_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins Controller_1/XID]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio_io_o> is being overridden by the user with net <axi_gpio_1_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins Controller_1/ack] [get_bd_pins axi_gpio_2/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_2/gpio_io_i> is being overridden by the user with net <Controller_1_ack>. This pin will not be connected as a part of interface connection <GPIO>.
delete_bd_objs [get_bd_nets PE_array_0_ifmap_XID_debug_XID]
connect_bd_net [get_bd_pins Controller_1/ack] [get_bd_pins axi_gpio_5/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_5/gpio_io_i> is being overridden by the user with net </Controller_1_ack>. This pin will not be connected as a part of interface connection <GPIO>.
delete_bd_objs [get_bd_nets Controller_1_ack]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_i] [get_bd_pins Controller_1/ack]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_2/gpio_io_i> is being overridden by the user with net <Controller_1_ack>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_5/gpio_io_i] [get_bd_pins Controller_1/cs]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_5/gpio_io_i> is being overridden by the user with net <Controller_1_cs>. This pin will not be connected as a part of interface connection <GPIO>.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {arduino_a0_a5 ( Arduino Pins A0 through A5 J1 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_9/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE arduino_a0_a5 [get_bd_cells /axi_gpio_9]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 arduino_a0_a5
INFO: [BoardRule 102-9] connect_bd_intf_net /arduino_a0_a5 /axi_gpio_9/GPIO
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins Controller_1/clk]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_gpio_9_GPIO] [get_bd_intf_ports arduino_a0_a5]
startgroup
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {0} \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {32} \
  CONFIG.GPIO_BOARD_INTERFACE {Custom} \
] [get_bd_cells axi_gpio_9]
endgroup
connect_bd_net [get_bd_pins axi_gpio_11/gpio_io_o] [get_bd_pins Controller_1/YLD]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_11/gpio_io_o> is being overridden by the user with net <axi_gpio_11_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
delete_bd_objs [get_bd_nets axi_gpio_11_gpio_io_o]
connect_bd_net [get_bd_pins axi_gpio_6/gpio_io_o] [get_bd_pins Controller_1/YLD]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_6/gpio_io_o> is being overridden by the user with net <axi_gpio_6_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_7/gpio_io_o] [get_bd_pins Controller_1/LN]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_7/gpio_io_o> is being overridden by the user with net <axi_gpio_7_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_12/gpio_io_o] [get_bd_pins Controller_1/PE0]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_12/gpio_io_o> is being overridden by the user with net <axi_gpio_12_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_9/gpio_io_o] [get_bd_pins Controller_1/PE1]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_9/gpio_io_o> is being overridden by the user with net <axi_gpio_9_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_8/gpio_io_o] [get_bd_pins Controller_1/tag]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_8/gpio_io_o> is being overridden by the user with net <axi_gpio_8_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_11/gpio_io_o] [get_bd_pins Controller_1/GLB]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_11/gpio_io_o> is being overridden by the user with net <axi_gpio_11_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins axi_gpio_10/gpio_io_o] [get_bd_pins Controller_1/GLB_data]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_10/gpio_io_o> is being overridden by the user with net <axi_gpio_10_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
regenerate_bd_layout
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_gpio_5/gpio_io_i'(32) to pin '/Controller_1/cs'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_gpio_5/gpio_io_i'(32) to pin '/Controller_1/cs'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_gpio_5/gpio_io_i'(32) to pin '/Controller_1/cs'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/axi_gpio_5/gpio_io_i'(32) to pin '/Controller_1/cs'(4) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry aafa9c5f512d2bb2 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/a/a/aafa9c5f512d2bb2/design_1_PE_array_0_1_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_PE_array_0_1/design_1_PE_array_0_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_PE_array_0_1, cache-ID = aafa9c5f512d2bb2; cache size = 24.069 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 73a706d95f61f16c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 73a706d95f61f16c; cache size = 24.069 MB.
[Mon Jun  2 11:50:26 2025] Launched design_1_Controller_1_0_synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_1_0_synth_1/runme.log
[Mon Jun  2 11:50:26 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2348.398 ; gain = 10.410
launch_runs impl_1 -jobs 16
[Mon Jun  2 11:52:21 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  2 11:54:08 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
CRITICAL WARNING: [HDL 9-1206] Syntax error near '8' [D:/FPGA/PE_array/Controller.v:60]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '8' [D:/FPGA/PE_array/Controller.v:60]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [D:/FPGA/PE_array/Controller.v:61]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [D:/FPGA/PE_array/Controller.v:61]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [D:/FPGA/PE_array/Controller.v:61]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [D:/FPGA/PE_array/Controller.v:61]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [D:/FPGA/PE_array/Controller.v:61]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [D:/FPGA/PE_array/Controller.v:61]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [D:/FPGA/PE_array/Controller.v:61]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'reg' [D:/FPGA/PE_array/Controller.v:61]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'end' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:89]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endcase' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endcase' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endcase' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endcase' [D:/FPGA/PE_array/Controller.v:80]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 's2' [D:/FPGA/PE_array/Controller.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 's2' [D:/FPGA/PE_array/Controller.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 's2' [D:/FPGA/PE_array/Controller.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 's2' [D:/FPGA/PE_array/Controller.v:94]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 's2' [D:/FPGA/PE_array/Controller.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 's2' [D:/FPGA/PE_array/Controller.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 's2' [D:/FPGA/PE_array/Controller.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 's2' [D:/FPGA/PE_array/Controller.v:97]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:109]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:109]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:109]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:109]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ']' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:113]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/Controller.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/Controller.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/Controller.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/Controller.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/Controller.v:5]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/Controller.v:5]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/Controller.v:5]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/Controller.v:5]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/Controller.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/Controller.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/Controller.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ',' [D:/FPGA/PE_array/Controller.v:6]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/Controller.v:117]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/Controller.v:117]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/Controller.v:117]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/Controller.v:117]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ']' [D:/FPGA/PE_array/Controller.v:117]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ']' [D:/FPGA/PE_array/Controller.v:117]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ']' [D:/FPGA/PE_array/Controller.v:117]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ']' [D:/FPGA/PE_array/Controller.v:117]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:122]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:129]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:114]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:134]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/Controller.v:118]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'assign' [D:/FPGA/PE_array/Controller.v:119]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:135]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:136]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:137]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:141]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:138]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:139]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:140]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'endmodule' [D:/FPGA/PE_array/Controller.v:142]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
update_module_reference design_1_Controller_1_0
CRITICAL WARNING: [HDL 9-1206] Syntax error near '{' [d:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [d:/FPGA/PE_array/Controller.v:116]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'd:/FPGA/PE_array/Controller.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'd:/FPGA/PE_array/Controller.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Controller'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:115]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ';' [D:/FPGA/PE_array/Controller.v:116]
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'req' width 8 differs from original width 1
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'GLB'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'GLB_data'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'LN'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'PE0'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'PE1'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'XID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'YLD'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'tag'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'cpu_ctrl'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'cpu_data'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'data_to_cpu'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_Controller_1_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'XID' is not found on the upgraded version of the cell '/Controller_1'. Its connection to the net 'axi_gpio_1_gpio_io_o' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'YLD' is not found on the upgraded version of the cell '/Controller_1'. Its connection to the net 'axi_gpio_6_gpio_io_o' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'LN' is not found on the upgraded version of the cell '/Controller_1'. Its connection to the net 'axi_gpio_7_gpio_io_o' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'PE0' is not found on the upgraded version of the cell '/Controller_1'. Its connection to the net 'axi_gpio_12_gpio_io_o' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'PE1' is not found on the upgraded version of the cell '/Controller_1'. Its connection to the net 'axi_gpio_9_gpio_io_o' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'tag' is not found on the upgraded version of the cell '/Controller_1'. Its connection to the net 'axi_gpio_8_gpio_io_o' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'GLB' is not found on the upgraded version of the cell '/Controller_1'. Its connection to the net 'axi_gpio_11_gpio_io_o' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'GLB_data' is not found on the upgraded version of the cell '/Controller_1'. Its connection to the net 'axi_gpio_10_gpio_io_o' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_Controller_1_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
regenerate_bd_layout
delete_bd_objs [get_bd_nets axi_gpio_6_gpio_io_o] [get_bd_nets axi_gpio_8_gpio_io_o] [get_bd_nets PE_array_0_ipsum_XID_debug_XID] [get_bd_intf_nets ps7_0_axi_periph_M06_AXI] [get_bd_intf_nets ps7_0_axi_periph_M08_AXI] [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets ps7_0_axi_periph_M10_AXI] [get_bd_nets Controller_1_cs] [get_bd_nets axi_gpio_7_gpio_io_o] [get_bd_nets axi_gpio_12_gpio_io_o] [get_bd_nets axi_gpio_0_gpio_io_o] [get_bd_intf_nets ps7_0_axi_periph_M11_AXI] [get_bd_intf_nets ps7_0_axi_periph_M12_AXI] [get_bd_nets PE_array_0_filter_XID_debug_XID] [get_bd_intf_nets ps7_0_axi_periph_M07_AXI] [get_bd_intf_nets ps7_0_axi_periph_M09_AXI] [get_bd_nets axi_gpio_1_gpio_io_o] [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets Controller_1_ack] [get_bd_intf_nets ps7_0_axi_periph_M04_AXI] [get_bd_intf_nets ps7_0_axi_periph_M05_AXI] [get_bd_nets axi_gpio_9_gpio_io_o] [get_bd_nets axi_gpio_10_gpio_io_o] [get_bd_nets axi_gpio_11_gpio_io_o] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells axi_gpio_6] [get_bd_cells axi_gpio_7] [get_bd_cells axi_gpio_8] [get_bd_cells axi_gpio_9] [get_bd_cells axi_gpio_0] [get_bd_cells axi_gpio_1] [get_bd_cells axi_gpio_2] [get_bd_cells axi_gpio_3] [get_bd_cells axi_gpio_4] [get_bd_cells axi_gpio_10] [get_bd_cells axi_gpio_11] [get_bd_cells axi_gpio_5] [get_bd_cells axi_gpio_12]
startgroup
set_property CONFIG.NUM_MI {1} [get_bd_cells ps7_0_axi_periph]
endgroup
regenerate_bd_layout
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:42]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:42]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:43]
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:47]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/Controller.v:47]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/Controller.v:51]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/Controller.v:51]
update_compile_order -fileset sources_1
update_module_reference design_1_Controller_1_0
ERROR: [filemgmt 56-587] Failed to resolve reference. Nothing was found in the project to match the name Controller Try changing the compile order from manual to automatic. 
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'cs'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'data_to_cpu'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'GLB_data_out'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'GLB_filter_ready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'GLB_ifmap_ready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'GLB_ipsum_ready'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'GLB_opsum_valid'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'acc_ctrl'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'acc_data'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_Controller_1_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_Controller_1_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_compile_order -fileset sources_1
startgroup
connect_bd_net [get_bd_pins PE_array_0/GLB_data_out] [get_bd_pins Controller_1/GLB_data_out]
endgroup
connect_bd_net [get_bd_pins PE_array_0/GLB_opsum_valid] [get_bd_pins Controller_1/GLB_opsum_valid]
connect_bd_net [get_bd_pins PE_array_0/GLB_ipsum_ready] [get_bd_pins Controller_1/GLB_ipsum_ready]
connect_bd_net [get_bd_pins PE_array_0/GLB_filter_ready] [get_bd_pins Controller_1/GLB_filter_ready]
connect_bd_net [get_bd_pins PE_array_0/GLB_ifmap_ready] [get_bd_pins Controller_1/GLB_ifmap_ready]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {2.5 804 171} [get_bd_cells axi_gpio_0]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_GPIO_WIDTH {7} \
] [get_bd_cells axi_gpio_0]
set_property CONFIG.C_GPIO_WIDTH {8} [get_bd_cells axi_gpio_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_pins Controller_1/req]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_0/gpio_io_o> is being overridden by the user with net <axi_gpio_0_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
set_property location {3 858 338} [get_bd_cells axi_gpio_1]
set_property location {3 821 370} [get_bd_cells axi_gpio_1]
set_property CONFIG.C_GPIO_WIDTH {32} [get_bd_cells axi_gpio_1]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins Controller_1/cpu_ctrl]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_1/gpio_io_o> is being overridden by the user with net <axi_gpio_1_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
set_property CONFIG.C_GPIO_WIDTH {32} [get_bd_cells axi_gpio_2]
set_property location {3 855 655} [get_bd_cells axi_gpio_2]
connect_bd_net [get_bd_pins axi_gpio_2/gpio_io_o] [get_bd_pins Controller_1/cpu_data]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_2/gpio_io_o> is being overridden by the user with net <axi_gpio_2_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
regenerate_bd_layout
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
WARNING: [IP_Flow 19-240] Unknown architecture 'versal' detected.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
Slave segment '/axi_gpio_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4120_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
Slave segment '/axi_gpio_1/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4121_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_2/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_2/S_AXI]
Slave segment '/axi_gpio_2/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4122_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/PE_array.v:84]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/PE_array.v:84]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/PE_array.v:88]
CRITICAL WARNING: [HDL 9-1206] Syntax error near ')' [D:/FPGA/PE_array/PE_array.v:88]
update_module_reference design_1_PE_array_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'filter_XID_debug_XID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ifmap_XID_debug_XID'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'ipsum_XID_debug_XID'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug2'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug3'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug4'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug5'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug6'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'debug7'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_PE_array_0_1'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_PE_array_0_1' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_3
endgroup
set_property location {3 1367 1583} [get_bd_cells axi_gpio_3]
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells axi_gpio_3]
copy_bd_objs /  [get_bd_cells {axi_gpio_3}]
copy_bd_objs /  [get_bd_cells {axi_gpio_3}]
set_property location {3 1387 1699} [get_bd_cells axi_gpio_4]
set_property location {3 1348 1919} [get_bd_cells axi_gpio_5]
connect_bd_net [get_bd_pins Controller_1/ack] [get_bd_pins axi_gpio_3/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_3/gpio_io_i> is being overridden by the user with net <Controller_1_ack>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins Controller_1/acc_ctrl] [get_bd_pins axi_gpio_4/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_4/gpio_io_i> is being overridden by the user with net <Controller_1_acc_ctrl>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins Controller_1/acc_data] [get_bd_pins axi_gpio_5/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_5/gpio_io_i> is being overridden by the user with net <Controller_1_acc_data>. This pin will not be connected as a part of interface connection <GPIO>.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_3/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_3/S_AXI]
Slave segment '/axi_gpio_3/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4123_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_4/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_4/S_AXI]
Slave segment '/axi_gpio_4/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4124_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_5/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_5/S_AXI]
Slave segment '/axi_gpio_5/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4125_0000 [ 64K ]>.
endgroup
update_module_reference design_1_PE_array_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
copy_bd_objs /  [get_bd_cells {axi_gpio_5}]
copy_bd_objs /  [get_bd_cells {axi_gpio_5}]
copy_bd_objs /  [get_bd_cells {axi_gpio_5}]
copy_bd_objs /  [get_bd_cells {axi_gpio_5}]
set_property location {4 1703 -12} [get_bd_cells axi_gpio_6]
connect_bd_net [get_bd_pins PE_array_0/debug0] [get_bd_pins axi_gpio_6/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_6/gpio_io_i> is being overridden by the user with net <PE_array_0_debug0>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug1] [get_bd_pins axi_gpio_7/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_7/gpio_io_i> is being overridden by the user with net <PE_array_0_debug1>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug2] [get_bd_pins axi_gpio_8/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_8/gpio_io_i> is being overridden by the user with net <PE_array_0_debug2>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug4] [get_bd_pins axi_gpio_9/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_9/gpio_io_i> is being overridden by the user with net <PE_array_0_debug4>. This pin will not be connected as a part of interface connection <GPIO>.
copy_bd_objs /  [get_bd_cells {axi_gpio_6 axi_gpio_7 axi_gpio_8 axi_gpio_9}]
set_property location {5 2302 90} [get_bd_cells axi_gpio_10]
set_property location {5 2254 197} [get_bd_cells axi_gpio_11]
set_property location {5 2306 299} [get_bd_cells axi_gpio_12]
delete_bd_objs [get_bd_nets PE_array_0_debug4]
connect_bd_net [get_bd_pins PE_array_0/debug3] [get_bd_pins axi_gpio_9/s_axi_aclk]
delete_bd_objs [get_bd_nets PE_array_0_debug3]
connect_bd_net [get_bd_pins PE_array_0/debug3] [get_bd_pins axi_gpio_9/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_9/gpio_io_i> is being overridden by the user with net <PE_array_0_debug3>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug4] [get_bd_pins axi_gpio_10/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_10/gpio_io_i> is being overridden by the user with net <PE_array_0_debug4>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug5] [get_bd_pins axi_gpio_11/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_11/gpio_io_i> is being overridden by the user with net <PE_array_0_debug5>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug6] [get_bd_pins axi_gpio_12/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_12/gpio_io_i> is being overridden by the user with net <PE_array_0_debug6>. This pin will not be connected as a part of interface connection <GPIO>.
connect_bd_net [get_bd_pins PE_array_0/debug7] [get_bd_pins axi_gpio_13/gpio_io_i]
WARNING: [BD 41-1306] The connection to interface pin </axi_gpio_13/gpio_io_i> is being overridden by the user with net <PE_array_0_debug7>. This pin will not be connected as a part of interface connection <GPIO>.
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_6/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_6/S_AXI]
Slave segment '/axi_gpio_6/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4126_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_7/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_7/S_AXI]
Slave segment '/axi_gpio_7/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4127_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_8/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_8/S_AXI]
Slave segment '/axi_gpio_8/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4128_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_9/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_9/S_AXI]
Slave segment '/axi_gpio_9/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x4129_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_10/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_10/S_AXI]
Slave segment '/axi_gpio_10/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x412A_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_11/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_11/S_AXI]
Slave segment '/axi_gpio_11/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x412B_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_12/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_12/S_AXI]
Slave segment '/axi_gpio_12/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x412C_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_13/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_13/S_AXI]
Slave segment '/axi_gpio_13/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x412D_0000 [ 64K ]>.
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_5 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_13 .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_0_10
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_0_8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_0_9
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_3_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_3_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_3_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_5_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_5_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_5_2
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_5_3
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_6_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_7_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_8_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_axi_gpio_9_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_5_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 762efd47169eb8c4 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_1/design_1_axi_gpio_5_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_5_1, cache-ID = 762efd47169eb8c4; cache size = 24.133 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_5_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 762efd47169eb8c4 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_2/design_1_axi_gpio_5_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_5_2, cache-ID = 762efd47169eb8c4; cache size = 24.133 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 73a706d95f61f16c to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/3/73a706d95f61f16c/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 73a706d95f61f16c; cache size = 24.133 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_8_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 762efd47169eb8c4 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_8_0/design_1_axi_gpio_8_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_8_0, cache-ID = 762efd47169eb8c4; cache size = 24.133 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_10
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_5_3
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 762efd47169eb8c4 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_3/design_1_axi_gpio_5_3_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_5_3, cache-ID = 762efd47169eb8c4; cache size = 24.133 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_6_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 762efd47169eb8c4 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_6_0/design_1_axi_gpio_6_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_6_0, cache-ID = 762efd47169eb8c4; cache size = 24.133 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_0_9
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_3_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 762efd47169eb8c4 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_0/design_1_axi_gpio_3_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_3_0, cache-ID = 762efd47169eb8c4; cache size = 24.133 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_7_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 762efd47169eb8c4 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_7_0/design_1_axi_gpio_7_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_7_0, cache-ID = 762efd47169eb8c4; cache size = 24.133 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_3_1
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 762efd47169eb8c4 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_1/design_1_axi_gpio_3_1_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_3_1, cache-ID = 762efd47169eb8c4; cache size = 24.133 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_9_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 762efd47169eb8c4 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_9_0/design_1_axi_gpio_9_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_9_0, cache-ID = 762efd47169eb8c4; cache size = 24.133 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_3_2
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 762efd47169eb8c4 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_3_2/design_1_axi_gpio_3_2_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_3_2, cache-ID = 762efd47169eb8c4; cache size = 24.133 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_gpio_5_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 762efd47169eb8c4 to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/7/6/762efd47169eb8c4/design_1_axi_gpio_2_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_5_0/design_1_axi_gpio_5_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_axi_gpio_5_0, cache-ID = 762efd47169eb8c4; cache size = 24.133 MB.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
[Mon Jun  2 22:01:16 2025] Launched design_1_axi_gpio_0_9_synth_1, design_1_axi_gpio_0_10_synth_1, design_1_xbar_0_synth_1, design_1_axi_gpio_0_8_synth_1, design_1_PE_array_0_1_synth_1, design_1_Controller_1_0_synth_1...
Run output will be captured here:
design_1_axi_gpio_0_9_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_axi_gpio_0_9_synth_1/runme.log
design_1_axi_gpio_0_10_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_axi_gpio_0_10_synth_1/runme.log
design_1_xbar_0_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_xbar_0_synth_1/runme.log
design_1_axi_gpio_0_8_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_axi_gpio_0_8_synth_1/runme.log
design_1_PE_array_0_1_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_PE_array_0_1_synth_1/runme.log
design_1_Controller_1_0_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_1_0_synth_1/runme.log
[Mon Jun  2 22:01:16 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2778.059 ; gain = 55.633
ERROR: [Common 17-39] 'launch_runs' failed due to earlier errors.
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 16
[Mon Jun  2 22:05:08 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.417 . Memory (MB): peak = 2986.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1802 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 3131.527 ; gain = 5.430
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3758.184 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3758.184 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.919 . Memory (MB): peak = 3762.793 ; gain = 4.609
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3762.793 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.478 . Memory (MB): peak = 3769.723 ; gain = 6.930
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3769.723 ; gain = 11.539
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3769.723 ; gain = 11.539
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3769.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 672 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 480 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 192 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 3936.520 ; gain = 1155.168
open_report: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4029.832 ; gain = 76.074
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4179.156 ; gain = 100.883
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50} [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.051 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.006 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run design_1_processing_system7_0_0_synth_1
reset_run design_1_rst_ps7_0_100M_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
ERROR: [Common 17-180] Spawn failed: No error
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs synth_1 -jobs 16
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_xbar_0
[Mon Jun  2 22:18:54 2025] Launched design_1_processing_system7_0_0_synth_1, design_1_rst_ps7_0_100M_0_synth_1, design_1_xbar_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_processing_system7_0_0_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_rst_ps7_0_100M_0_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_xbar_0_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_xbar_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_auto_pc_0_synth_1/runme.log
[Mon Jun  2 22:18:54 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
launch_runs impl_1 -jobs 16
[Mon Jun  2 22:20:51 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 4337.902 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1802 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 4337.902 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 4337.902 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4337.902 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.850 . Memory (MB): peak = 4337.902 ; gain = 0.000
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4337.902 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 4337.902 ; gain = 0.000
Read Physdb Files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4337.902 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4337.902 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4337.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 672 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 480 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 192 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4337.902 ; gain = 0.000
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4563.047 ; gain = 145.172
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Mon Jun  2 22:25:30 2025] Launched impl_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: D:/FPGA/PE_array/project_1/design_1_wrapper.xsa
open_bd_design {D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GON/GON.v:25]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GON/GON.v:25]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GON/GON.v:25]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GON/GON.v:25]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GON/GON.v:25]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GON/GON.v:25]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_module_reference design_1_Controller_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_Controller_1_0 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
update_module_reference design_1_PE_array_0_1
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
Upgrading 'D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_PE_array_0_1 to use current project options
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
export_ip_user_files -of_objects  [get_files d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v] -no_script -reset -force -quiet
remove_files  d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
make_wrapper -files [get_files D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(50). Command ignored
Wrote  : <D:\FPGA\PE_array\project_1\project_1.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 6199.480 ; gain = 0.000
add_files -norecurse d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
set_property top design_1_wrapper [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
reset_run synth_1
INFO: [Project 1-1161] Replacing file D:/FPGA/PE_array/project_1/project_1.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file D:/FPGA/PE_array/project_1/project_1.runs/synth_1/design_1_wrapper.dcp
launch_runs synth_1 -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <D:/FPGA/PE_array/project_1/project_1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block PE_array_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Controller_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_Controller_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_PE_array_0_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_Controller_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_PE_array_0_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 029e13d46860e3ea to dir: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0.dcp to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_sim_netlist.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.v to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file d:/FPGA/PE_array/project_1/project_1.cache/ip/2023.2/0/2/029e13d46860e3ea/design_1_auto_pc_0_stub.vhdl to d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: d:/FPGA/PE_array/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 029e13d46860e3ea; cache size = 46.564 MB.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
[Tue Jun  3 09:02:56 2025] Launched design_1_PE_array_0_1_synth_1, design_1_Controller_1_0_synth_1...
Run output will be captured here:
design_1_PE_array_0_1_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_PE_array_0_1_synth_1/runme.log
design_1_Controller_1_0_synth_1: D:/FPGA/PE_array/project_1/project_1.runs/design_1_Controller_1_0_synth_1/runme.log
[Tue Jun  3 09:02:56 2025] Launched synth_1...
Run output will be captured here: D:/FPGA/PE_array/project_1/project_1.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GIN/GIN.v:50]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GIN/GIN.v:50]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GIN/GIN.v:50]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GIN/GIN.v:50]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GIN/GIN.v:50]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GIN/GIN.v:50]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GIN/GIN.v:50]
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'output' [D:/FPGA/PE_array/GIN/GIN.v:50]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\GON\GON.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\PE_array.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\FPGA\PE_array\Controller.v:]
