{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554802128540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554802128550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 09 17:28:48 2019 " "Processing started: Tue Apr 09 17:28:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554802128550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554802128550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_demo -c FPGA_DEMO " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_demo -c FPGA_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554802128550 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554802129790 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fpga_demo.v(245) " "Verilog HDL warning at fpga_demo.v(245): extended using \"x\" or \"z\"" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 245 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1554802130240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fpga_demo.v(246) " "Verilog HDL warning at fpga_demo.v(246): extended using \"x\" or \"z\"" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 246 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1554802130240 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "fpga_demo.v(247) " "Verilog HDL warning at fpga_demo.v(247): extended using \"x\" or \"z\"" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 247 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1554802130240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/fpga_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/fpga_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_demo " "Found entity 1: fpga_demo" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/clkrst/clkrst.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/clkrst/clkrst.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkrst " "Found entity 1: clkrst" {  } { { "rtl/clkrst/clkrst.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/clkrst/clkrst.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130280 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mcu_intf.v(185) " "Verilog HDL warning at mcu_intf.v(185): extended using \"x\" or \"z\"" {  } { { "rtl/mcu_intf/mcu_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/mcu_intf/mcu_intf.v" 185 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1554802130290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mcu_intf/mcu_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mcu_intf/mcu_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 mcu_intf " "Found entity 1: mcu_intf" {  } { { "rtl/mcu_intf/mcu_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/mcu_intf/mcu_intf.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rgb_intf/rgb_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rgb_intf/rgb_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb_intf " "Found entity 1: rgb_intf" {  } { { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/host_reg/host_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/host_reg/host_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_reg " "Found entity 1: host_reg" {  } { { "rtl/host_reg/host_reg.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/host_reg/spi_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/host_reg/spi_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_intf " "Found entity 1: spi_intf" {  } { { "rtl/host_reg/spi_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/spi_intf.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/info_gen/info_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/info_gen/info_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 info_gen " "Found entity 1: info_gen" {  } { { "rtl/info_gen/info_gen.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/info_gen/info_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pat_gen/pat_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pat_gen/pat_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pat_gen " "Found entity 1: pat_gen" {  } { { "rtl/pat_gen/pat_gen.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pat_gen/pat_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pic_gen/pic_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pic_gen/pic_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic_gen " "Found entity 1: pic_gen" {  } { { "rtl/pic_gen/pic_gen.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pic_gen/pic_get.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pic_gen/pic_get.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic_get " "Found entity 1: pic_get" {  } { { "rtl/pic_gen/pic_get.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_get.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pic_gen/srm_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pic_gen/srm_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 srm_intf " "Found entity 1: srm_intf" {  } { { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pic_gen/srm_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pic_gen/srm_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 srm_ctrl " "Found entity 1: srm_ctrl" {  } { { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pic_gen/wtr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pic_gen/wtr.v" { { "Info" "ISGN_ENTITY_NAME" "1 wtr " "Found entity 1: wtr" {  } { { "rtl/pic_gen/wtr.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/wtr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pic_gen/rtr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pic_gen/rtr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rtr " "Found entity 1: rtr" {  } { { "rtl/pic_gen/rtr.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/rtr.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/megafunc/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/megafunc/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "rtl/megafunc/pll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/megafunc/fifo/dcfifow96.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/megafunc/fifo/dcfifow96.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifow96 " "Found entity 1: dcfifow96" {  } { { "rtl/megafunc/fifo/dcfifow96.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/dcfifow96.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/megafunc/fifo/scfifow48_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/megafunc/fifo/scfifow48_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 scfifow48_pic " "Found entity 1: scfifow48_pic" {  } { { "rtl/megafunc/fifo/scfifow48_pic.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/scfifow48_pic.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802130420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802130420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_demo " "Elaborating entity \"fpga_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1554802131110 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "spi_csx fpga_demo.v(22) " "Output port \"spi_csx\" at fpga_demo.v(22) has no driver" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1554802131170 "|fpga_demo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkrst clkrst:u_clkrst " "Elaborating entity \"clkrst\" for hierarchy \"clkrst:u_clkrst\"" {  } { { "rtl/fpga_demo.v" "u_clkrst" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802131180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll clkrst:u_clkrst\|pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"clkrst:u_clkrst\|pll:u_pll\"" {  } { { "rtl/clkrst/clkrst.v" "u_pll" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/clkrst/clkrst.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802131200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\"" {  } { { "rtl/megafunc/pll.v" "altpll_component" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/pll.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\"" {  } { { "rtl/megafunc/pll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/pll.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component " "Instantiated megafunction \"clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 9 " "Parameter \"clk0_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 55 " "Parameter \"clk0_multiply_by\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 9 " "Parameter \"clk1_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 55 " "Parameter \"clk1_multiply_by\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 9 " "Parameter \"clk2_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 55 " "Parameter \"clk2_multiply_by\" = \"55\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 379 " "Parameter \"clk2_phase_shift\" = \"379\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132060 ""}  } { { "rtl/megafunc/pll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/pll.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554802132060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802132230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802132230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"clkrst:u_clkrst\|pll:u_pll\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_reg host_reg:u_host_reg " "Elaborating entity \"host_reg\" for hierarchy \"host_reg:u_host_reg\"" {  } { { "rtl/fpga_demo.v" "u_host_reg" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 host_reg.v(897) " "Verilog HDL assignment warning at host_reg.v(897): truncated value with size 8 to match size of target (4)" {  } { { "rtl/host_reg/host_reg.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554802132330 "|fpga_demo|host_reg:u_host_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_intf host_reg:u_host_reg\|spi_intf:u_spi_intf " "Elaborating entity \"spi_intf\" for hierarchy \"host_reg:u_host_reg\|spi_intf:u_spi_intf\"" {  } { { "rtl/host_reg/host_reg.v" "u_spi_intf" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_intf rgb_intf:u_rgb_intf " "Elaborating entity \"rgb_intf\" for hierarchy \"rgb_intf:u_rgb_intf\"" {  } { { "rtl/fpga_demo.v" "u_rgb_intf" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "info_gen rgb_intf:u_rgb_intf\|info_gen:u_info_gen " "Elaborating entity \"info_gen\" for hierarchy \"rgb_intf:u_rgb_intf\|info_gen:u_info_gen\"" {  } { { "rtl/rgb_intf/rgb_intf.v" "u_info_gen" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pat_gen rgb_intf:u_rgb_intf\|pat_gen:u_pat_gen " "Elaborating entity \"pat_gen\" for hierarchy \"rgb_intf:u_rgb_intf\|pat_gen:u_pat_gen\"" {  } { { "rtl/rgb_intf/rgb_intf.v" "u_pat_gen" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802132390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_gen pic_gen:u_pic_gen " "Elaborating entity \"pic_gen\" for hierarchy \"pic_gen:u_pic_gen\"" {  } { { "rtl/fpga_demo.v" "u_pic_gen" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802133770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_get pic_gen:u_pic_gen\|pic_get:u_pic_get " "Elaborating entity \"pic_get\" for hierarchy \"pic_gen:u_pic_gen\|pic_get:u_pic_get\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_pic_get" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802133790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifow48_pic pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic " "Elaborating entity \"scfifow48_pic\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_scfifow48_pic" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802133810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\"" {  } { { "rtl/megafunc/fifo/scfifow48_pic.v" "scfifo_component" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/scfifow48_pic.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134170 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\"" {  } { { "rtl/megafunc/fifo/scfifow48_pic.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/scfifow48_pic.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component " "Instantiated megafunction \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 512 " "Parameter \"almost_empty_value\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 800 " "Parameter \"almost_full_value\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 48 " "Parameter \"lpm_width\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134190 ""}  } { { "rtl/megafunc/fifo/scfifow48_pic.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/scfifow48_pic.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554802134190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_0vd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_0vd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_0vd1 " "Found entity 1: scfifo_0vd1" {  } { { "db/scfifo_0vd1.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/scfifo_0vd1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802134310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802134310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_0vd1 pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated " "Elaborating entity \"scfifo_0vd1\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d281.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d281.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d281 " "Found entity 1: a_dpfifo_d281" {  } { { "db/a_dpfifo_d281.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_dpfifo_d281.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802134350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802134350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d281 pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo " "Elaborating entity \"a_dpfifo_d281\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\"" {  } { { "db/scfifo_0vd1.tdf" "dpfifo" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/scfifo_0vd1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_jaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_jaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_jaf " "Found entity 1: a_fefifo_jaf" {  } { { "db/a_fefifo_jaf.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_fefifo_jaf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802134370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802134370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_jaf pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|a_fefifo_jaf:fifo_state " "Elaborating entity \"a_fefifo_jaf\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|a_fefifo_jaf:fifo_state\"" {  } { { "db/a_dpfifo_d281.tdf" "fifo_state" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_dpfifo_d281.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_op7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_op7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_op7 " "Found entity 1: cntr_op7" {  } { { "db/cntr_op7.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/cntr_op7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802134460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802134460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_op7 pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw " "Elaborating entity \"cntr_op7\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|a_fefifo_jaf:fifo_state\|cntr_op7:count_usedw\"" {  } { { "db/a_fefifo_jaf.tdf" "count_usedw" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_fefifo_jaf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_ju51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_ju51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_ju51 " "Found entity 1: dpram_ju51" {  } { { "db/dpram_ju51.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dpram_ju51.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802134580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802134580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_ju51 pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|dpram_ju51:FIFOram " "Elaborating entity \"dpram_ju51\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|dpram_ju51:FIFOram\"" {  } { { "db/a_dpfifo_d281.tdf" "FIFOram" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_dpfifo_d281.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r2m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r2m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r2m1 " "Found entity 1: altsyncram_r2m1" {  } { { "db/altsyncram_r2m1.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/altsyncram_r2m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802134700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802134700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r2m1 pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|dpram_ju51:FIFOram\|altsyncram_r2m1:altsyncram1 " "Elaborating entity \"altsyncram_r2m1\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|dpram_ju51:FIFOram\|altsyncram_r2m1:altsyncram1\"" {  } { { "db/dpram_ju51.tdf" "altsyncram1" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dpram_ju51.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/cntr_cpb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802134790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802134790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|cntr_cpb:rd_ptr_count " "Elaborating entity \"cntr_cpb\" for hierarchy \"pic_gen:u_pic_gen\|scfifow48_pic:u_scfifow48_pic\|scfifo:scfifo_component\|scfifo_0vd1:auto_generated\|a_dpfifo_d281:dpfifo\|cntr_cpb:rd_ptr_count\"" {  } { { "db/a_dpfifo_d281.tdf" "rd_ptr_count" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_dpfifo_d281.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srm_ctrl pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl " "Elaborating entity \"srm_ctrl\" for hierarchy \"pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_srm_ctrl" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134810 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 srm_ctrl.v(85) " "Verilog HDL assignment warning at srm_ctrl.v(85): truncated value with size 16 to match size of target (15)" {  } { { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554802134810 "|fpga_demo|pic_gen:u_pic_gen|srm_ctrl:u_srm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 srm_ctrl.v(195) " "Verilog HDL assignment warning at srm_ctrl.v(195): truncated value with size 16 to match size of target (15)" {  } { { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554802134810 "|fpga_demo|pic_gen:u_pic_gen|srm_ctrl:u_srm_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 srm_ctrl.v(196) " "Verilog HDL assignment warning at srm_ctrl.v(196): truncated value with size 16 to match size of target (15)" {  } { { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1554802134810 "|fpga_demo|pic_gen:u_pic_gen|srm_ctrl:u_srm_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srm_intf pic_gen:u_pic_gen\|srm_intf:u_srm_intf " "Elaborating entity \"srm_intf\" for hierarchy \"pic_gen:u_pic_gen\|srm_intf:u_srm_intf\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_srm_intf" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wtr pic_gen:u_pic_gen\|wtr:u_wtr " "Elaborating entity \"wtr\" for hierarchy \"pic_gen:u_pic_gen\|wtr:u_wtr\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_wtr" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifow96 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96 " "Elaborating entity \"dcfifow96\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_dcfifow96" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802134840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\"" {  } { { "rtl/megafunc/fifo/dcfifow96.v" "dcfifo_component" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/dcfifow96.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\"" {  } { { "rtl/megafunc/fifo/dcfifow96.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/dcfifow96.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component " "Instantiated megafunction \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_usedw_msb_bit ON " "Parameter \"add_usedw_msb_bit\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 96 " "Parameter \"lpm_width\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135090 ""}  } { { "rtl/megafunc/fifo/dcfifow96.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/megafunc/fifo/dcfifow96.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554802135090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_saq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_saq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_saq1 " "Found entity 1: dcfifo_saq1" {  } { { "db/dcfifo_saq1.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802135170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802135170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_saq1 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated " "Elaborating entity \"dcfifo_saq1\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ugb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ugb " "Found entity 1: a_gray2bin_ugb" {  } { { "db/a_gray2bin_ugb.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_gray2bin_ugb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802135210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802135210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ugb pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ugb\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|a_gray2bin_ugb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_saq1.tdf" "wrptr_g_gray2bin" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_t57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_t57 " "Found entity 1: a_graycounter_t57" {  } { { "db/a_graycounter_t57.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_graycounter_t57.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802135300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802135300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_t57 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|a_graycounter_t57:rdptr_g1p " "Elaborating entity \"a_graycounter_t57\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|a_graycounter_t57:rdptr_g1p\"" {  } { { "db/dcfifo_saq1.tdf" "rdptr_g1p" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_pjc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_pjc " "Found entity 1: a_graycounter_pjc" {  } { { "db/a_graycounter_pjc.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_graycounter_pjc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802135380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802135380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_pjc pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|a_graycounter_pjc:wrptr_g1p " "Elaborating entity \"a_graycounter_pjc\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|a_graycounter_pjc:wrptr_g1p\"" {  } { { "db/dcfifo_saq1.tdf" "wrptr_g1p" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9g51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9g51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9g51 " "Found entity 1: altsyncram_9g51" {  } { { "db/altsyncram_9g51.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/altsyncram_9g51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802135500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802135500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9g51 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|altsyncram_9g51:fifo_ram " "Elaborating entity \"altsyncram_9g51\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|altsyncram_9g51:fifo_ram\"" {  } { { "db/dcfifo_saq1.tdf" "fifo_ram" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ikd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ikd " "Found entity 1: alt_synch_pipe_ikd" {  } { { "db/alt_synch_pipe_ikd.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/alt_synch_pipe_ikd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802135540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802135540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ikd pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ikd\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\"" {  } { { "db/dcfifo_saq1.tdf" "rs_dgwp" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dffpipe_hd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802135560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802135560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_ikd:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_ikd.tdf" "dffpipe12" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/alt_synch_pipe_ikd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_8d9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_8d9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_8d9 " "Found entity 1: dffpipe_8d9" {  } { { "db/dffpipe_8d9.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dffpipe_8d9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802135580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802135580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_8d9 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|dffpipe_8d9:wrfull_reg " "Elaborating entity \"dffpipe_8d9\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|dffpipe_8d9:wrfull_reg\"" {  } { { "db/dcfifo_saq1.tdf" "wrfull_reg" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dffpipe_gd9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802135610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802135610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|dffpipe_gd9:ws_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_saq1.tdf" "ws_brp" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_jkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_jkd " "Found entity 1: alt_synch_pipe_jkd" {  } { { "db/alt_synch_pipe_jkd.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/alt_synch_pipe_jkd.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802135640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802135640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_jkd pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp " "Elaborating entity \"alt_synch_pipe_jkd\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\"" {  } { { "db/dcfifo_saq1.tdf" "ws_dgrp" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dffpipe_id9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802135660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802135660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe17 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|alt_synch_pipe_jkd:ws_dgrp\|dffpipe_id9:dffpipe17\"" {  } { { "db/alt_synch_pipe_jkd.tdf" "dffpipe17" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/alt_synch_pipe_jkd.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f66 " "Found entity 1: cmpr_f66" {  } { { "db/cmpr_f66.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/cmpr_f66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802135750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802135750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_f66 pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|cmpr_f66:rdempty_eq_comp " "Elaborating entity \"cmpr_f66\" for hierarchy \"pic_gen:u_pic_gen\|dcfifow96:u_dcfifow96\|dcfifo:dcfifo_component\|dcfifo_saq1:auto_generated\|cmpr_f66:rdempty_eq_comp\"" {  } { { "db/dcfifo_saq1.tdf" "rdempty_eq_comp" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/dcfifo_saq1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rtr pic_gen:u_pic_gen\|rtr:u_rtr " "Elaborating entity \"rtr\" for hierarchy \"pic_gen:u_pic_gen\|rtr:u_rtr\"" {  } { { "rtl/pic_gen/pic_gen.v" "u_rtr" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/pic_gen.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802135760 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "rgb_intf:u_rgb_intf\|info_gen:u_info_gen\|WideOr59_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"rgb_intf:u_rgb_intf\|info_gen:u_info_gen\|WideOr59_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554802149051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 78 " "Parameter WIDTH_A set to 78" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554802149051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554802149051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554802149051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554802149051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554802149051 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE fpga_demo.fpga_demo0.rtl.mif " "Parameter INIT_FILE set to fpga_demo.fpga_demo0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1554802149051 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554802149051 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1554802149051 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\|Mult0\"" {  } { { "rtl/pic_gen/srm_ctrl.v" "Mult0" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 85 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554802149051 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1554802149051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rgb_intf:u_rgb_intf\|info_gen:u_info_gen\|altsyncram:WideOr59_rtl_0 " "Elaborated megafunction instantiation \"rgb_intf:u_rgb_intf\|info_gen:u_info_gen\|altsyncram:WideOr59_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554802149131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rgb_intf:u_rgb_intf\|info_gen:u_info_gen\|altsyncram:WideOr59_rtl_0 " "Instantiated megafunction \"rgb_intf:u_rgb_intf\|info_gen:u_info_gen\|altsyncram:WideOr59_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 78 " "Parameter \"WIDTH_A\" = \"78\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE fpga_demo.fpga_demo0.rtl.mif " "Parameter \"INIT_FILE\" = \"fpga_demo.fpga_demo0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149131 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554802149131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i001.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i001.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i001 " "Found entity 1: altsyncram_i001" {  } { { "db/altsyncram_i001.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/altsyncram_i001.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802149211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802149211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\|lpm_mult:Mult0\"" {  } { { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 85 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554802149401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\|lpm_mult:Mult0 " "Instantiated megafunction \"pic_gen:u_pic_gen\|srm_ctrl:u_srm_ctrl\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554802149401 ""}  } { { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 85 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1554802149401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gbt " "Found entity 1: mult_gbt" {  } { { "db/mult_gbt.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/mult_gbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554802149481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554802149481 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 123 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 124 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 294 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 518 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 92 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 100 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 93 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 101 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 94 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 102 -1 0 } } { "rtl/pic_gen/srm_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_intf.v" 351 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 158 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 157 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 536 -1 0 } } { "rtl/host_reg/host_reg.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/host_reg/host_reg.v" 426 -1 0 } } { "rtl/pic_gen/srm_ctrl.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/pic_gen/srm_ctrl.v" 32 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 156 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 155 -1 0 } } { "rtl/rgb_intf/rgb_intf.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/rgb_intf/rgb_intf.v" 154 -1 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_graycounter_t57.tdf" 32 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_graycounter_pjc.tdf" 32 2 0 } } { "db/a_graycounter_t57.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_graycounter_t57.tdf" 44 2 0 } } { "db/a_graycounter_pjc.tdf" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/db/a_graycounter_pjc.tdf" 44 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1554802151491 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1554802151491 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "spi_csx GND " "Pin \"spi_csx\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554802157921 "|fpga_demo|spi_csx"} { "Warning" "WMLS_MLS_STUCK_PIN" "mipi_if_sel GND " "Pin \"mipi_if_sel\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554802157921 "|fpga_demo|mipi_if_sel"} { "Warning" "WMLS_MLS_STUCK_PIN" "mipi_ps0 VCC " "Pin \"mipi_ps0\" is stuck at VCC" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554802157921 "|fpga_demo|mipi_ps0"} { "Warning" "WMLS_MLS_STUCK_PIN" "mipi_ps1 GND " "Pin \"mipi_ps1\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554802157921 "|fpga_demo|mipi_ps1"} { "Warning" "WMLS_MLS_STUCK_PIN" "mipi_ps2 GND " "Pin \"mipi_ps2\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554802157921 "|fpga_demo|mipi_ps2"} { "Warning" "WMLS_MLS_STUCK_PIN" "mipi_ps3 GND " "Pin \"mipi_ps3\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554802157921 "|fpga_demo|mipi_ps3"} { "Warning" "WMLS_MLS_STUCK_PIN" "mipi_ps4 GND " "Pin \"mipi_ps4\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554802157921 "|fpga_demo|mipi_ps4"} { "Warning" "WMLS_MLS_STUCK_PIN" "srm_cke VCC " "Pin \"srm_cke\" is stuck at VCC" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554802157921 "|fpga_demo|srm_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "srm_ldqm GND " "Pin \"srm_ldqm\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554802157921 "|fpga_demo|srm_ldqm"} { "Warning" "WMLS_MLS_STUCK_PIN" "srm_udqm GND " "Pin \"srm_udqm\" is stuck at GND" {  } { { "rtl/fpga_demo.v" "" { Text "D:/Progs/ET_FPGA/ET_FPGA/rtl/fpga_demo.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1554802157921 "|fpga_demo|srm_udqm"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1554802157921 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1554802158851 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1554802173941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Progs/ET_FPGA/ET_FPGA/output_files/FPGA_DEMO.map.smsg " "Generated suppressed messages file D:/Progs/ET_FPGA/ET_FPGA/output_files/FPGA_DEMO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1554802174511 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1554802175481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1554802175481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9242 " "Implemented 9242 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1554802177391 ""} { "Info" "ICUT_CUT_TM_OPINS" "86 " "Implemented 86 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1554802177391 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1554802177391 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8860 " "Implemented 8860 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1554802177391 ""} { "Info" "ICUT_CUT_TM_RAMS" "222 " "Implemented 222 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1554802177391 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1554802177391 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1554802177391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1554802177391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "555 " "Peak virtual memory: 555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554802177501 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 09 17:29:37 2019 " "Processing ended: Tue Apr 09 17:29:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554802177501 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554802177501 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554802177501 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554802177501 ""}
