#pragma once
#include "../../dlc-intrinsics.h"
#include "../../typehint.h"

#ifndef _ERFCINVF_H_X86_
#define _ERFCINVF_H_X86_

inline float8_128 __dlc_erfcinvf(float8_128 a)
{
    float8_128 result0;
    asm (
        "{V0@(pr0)  vr10 = mov.u32 %[input0];}"
        "{"
        "pseudo@0	@pseudo imm_0 = 40;"
        "pseudo@0	@pseudo imm_2 = 1004;"
        "pseudo@0	@pseudo imm_3 = 0;"
        "S0@(pr0)	r1 = mov.u32 r32;"
        "S1@(pr0)	[smem:r45] = st r1;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 16384;"
        "pseudo@0	@pseudo imm_1 = 1;"
        "S0@(pr0)	r2 = mov.u32 r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1000;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "pseudo@0	@pseudo imm_2 = 1040;"
        "pseudo@0	@pseudo imm_3 = 0;"
        "S0@(pr0)	r6 = mov.u32 r44;"
        "S1@(pr0)	[smem:r45] = st r2;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 40;"
        "S1@(pr0)	r6 = sub.s32 r6, r32;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 32768;"
        "V0@(pr0)	vr31 = xor.u32 vr10, r44;"
        "V1@(pr0)	vr11 = mov.u32 vr10;"
        "}"
        "{"
        "V1@(pr0)	vr31 = add.f32 vr31, r48;"
        "}"
        "{"
        "V0@(pr0)	vr1 = mul.f32 vr31, vr10;"
        "V1@(pr0)	vr2 = add.f32 vr10, vr10;"
        "}"
        "{"
        "V1@(pr0)	vr10 = add.f32 vr1, vr2;"
        "}"
        "{"
        "V0@(pr0)	(urf) = log.f32 vr10;"
        "V1@(pr0)	vr1 = mov.u32 r53;"
        "}"
        "{"
        "MTR@(pr0)	vr10 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	(urf) = log.f32 vr1;"
        "}"
        "{"
        "MTR@(pr0)	vr1 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr1;"
        "}"
        "{"
        "MTR@(pr0)	vr1 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	vr10 = mul.f32 vr10, vr1;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 57344;"
        "pseudo@0	@pseudo imm_1 = 12730;"
        "V0@(pr0)	vr0 = mul.f32 vr10, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 55852;"
        "pseudo@0	@pseudo imm_1 = 13337;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 51534;"
        "pseudo@0	@pseudo imm_1 = 13732;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 38365;"
        "pseudo@0	@pseudo imm_1 = 13298;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 34313;"
        "pseudo@0	@pseudo imm_1 = 47211;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 57165;"
        "pseudo@0	@pseudo imm_1 = 47386;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 45569;"
        "pseudo@0	@pseudo imm_1 = 15127;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 3878;"
        "pseudo@0	@pseudo imm_1 = 15421;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 38263;"
        "pseudo@0	@pseudo imm_1 = 48749;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr1 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 57284;"
        "pseudo@0	@pseudo imm_1 = 16226;"
        "V1@(pr0)	vr10 = add.f32 vr1, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_1 = 32768;"
        "V0@(pr0)	vr31 = xor.u32 vr11, r44;"
        "}"
        "{"
        "V1@(pr0)	vr31 = add.f32 vr31, r48;"
        "}"
        "{"
        "V0@(pr0)	vr1 = mul.f32 vr10, vr31;"
        "}"
        "{"
        "V1@(pr0)	vr0 = add.f32 vr1, vr10;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2048;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S1@(pr0)	r0 = sub.s32 r0, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VS@(pr0)	[vmem:1+2,4,0] = st vr11;"
        "}"
        "{"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "V0@(pr0)	vmsk0 = gt.f32 vr11, r49;"
        "V1@(pr0)	vr1 = mov.u32 r51;"
        "}"
        "{"
        "V1@(pr0)	vr1 = sub.f32 vr1, vr11;"
        "}"
        "{"
        "V0@(pr0)	vr10 = sel vmsk0 vr11, vr1;"
        "}"
        "{"
        "V0@(pr0)	(urf) = log.f32 vr10;"
        "V1@(pr0)	vr1 = mov.u32 r53;"
        "}"
        "{"
        "MTR@(pr0)	vr10 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	(urf) = log.f32 vr1;"
        "}"
        "{"
        "MTR@(pr0)	vr1 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr1;"
        "}"
        "{"
        "MTR@(pr0)	vr1 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	vr10 = mul.f32 vr10, vr1;"
        "}"
        "{"
        "V1@(pr0)	vr0 = mov.u32 r46;"
        "}"
        "{"
        "V1@(pr0)	vr10 = sub.f32 vr0, vr10;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rsqrt.f32 vr10;"
        "}"
        "{"
        "MTR@(pr0)	vr11 = pop urf;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 31499;"
        "pseudo@0	@pseudo imm_1 = 16818;"
        "V0@(pr0)	vr0 = mul.f32 vr10, r44;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 13331;"
        "pseudo@0	@pseudo imm_1 = 49745;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 50062;"
        "pseudo@0	@pseudo imm_1 = 16985;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 797;"
        "pseudo@0	@pseudo imm_1 = 49670;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 47713;"
        "pseudo@0	@pseudo imm_1 = 16733;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 60865;"
        "pseudo@0	@pseudo imm_1 = 49291;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 61411;"
        "pseudo@0	@pseudo imm_1 = 16323;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 7611;"
        "pseudo@0	@pseudo imm_1 = 15604;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2214;"
        "pseudo@0	@pseudo imm_1 = 47555;"
        "V1@(pr0)	vr0 = add.f32 vr0, r44;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mul.f32 vr10, vr0;"
        "}"
        "{"
        "V1@(pr0)	vr10 = add.f32 vr0, vr10;"
        "}"
        "{"
        "V0@(pr0)	(urf) = rcp.f32 vr10;"
        "}"
        "{"
        "MTR@(pr0)	vr10 = pop urf;"
        "}"
        "{"
        "V0@(pr0)	vr0 = mov.u32 r46;"
        "V1@(pr0)	vmsk0 = gteq.f32 vr11, r49;"
        "}"
        "{"
        "V1@(pr0)	vr11 = sub.f32 vr0, vr10;"
        "}"
        "{"
        "V0@(pr0)	vr10 = sel vmsk0 vr10, vr11;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 4;"
        "S0@(pr0)	r3 = add.s32 r9, r32;"
        "S1@(pr0)	r3 = ld [smem:r3];"
        "}"
        "{"
        "S0@(pr0)	r3 = add.s32 r3, r9;"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "S1@(pr0)	r0 = ld [smem:r3];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 0;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr0 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 1024;"
        "pseudo@0	@pseudo imm_2 = 1;"
        "pseudo@0	@pseudo imm_4 = 0;"
        "pseudo@0	@pseudo vs_imm0 = 1;"
        "S0@(pr0)	r1 = add.s32 r0, r32;"
        "VL@(pr0)	vr11 = ld [vmem:1+2,4,0];"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 2048;"
        "pseudo@0	@pseudo imm_1 = 0;"
        "S0@(pr0)	r0 = add.s32 r0, r44;"
        "S1@(pr0)	[smem:r3] = st r0;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_0 = 23593;"
        "pseudo@0	@pseudo imm_1 = 15119;"
        "pseudo@0	@pseudo imm_2 = 49807;"
        "pseudo@0	@pseudo imm_3 = 16383;"
        "V0@(pr0)	vmsk0 = gteq.f32 vr11, r44;"
        "V1@(pr0)	vmsk1 = lseq.f32 vr11, r45;"
        "}"
        "{"
        "V1@(pr0)	vr1 = sel vmsk0 vr10, vr0;"
        "}"
        "{"
        "V1@(pr0)	vr1 = sel vmsk1 vr10, vr1;"
        "}"
        "{"
        "V0@(pr0)	vmsk0 = eq.f32 vr11, r46;"
        "V1@(pr0)	vmsk1 = eq.f32 vr11, r51;"
        "}"
        "{"
        "V1@(pr0)	vr10 = mov.u32 vr1;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_1 = 32640;"
        "V1@(pr0)	vr10 = sel vmsk0 vr10, r37;"
        "}"
        "{"
        "pseudo@0	@pseudo imm_1 = 65408;"
        "V1@(pr0)	%[res0] = sel vmsk1 vr10, r37;"
        "}"
        : [res0] "=x" (result0)
        : [input0] "x" (a)
        :"vr2", "vr1", "vr0", "vr11", "vr31", "vr10", "r0", "r9", "r1", "r3", "r6", "r2", "vmsk0", "vmsk1"
        );
    return result0;
}

#endif // _ERFCINVF_H_
