#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5573cbee65f0 .scope module, "registers_testbench" "registers_testbench" 2 29;
 .timescale -9 -11;
P_0x5573cbee6c20 .param/l "reg_load" 0 2 31, C4<0>;
P_0x5573cbee6c60 .param/l "reg_towrite" 0 2 32, C4<1>;
v0x5573cbf16590_0 .var "clock", 0 0;
v0x5573cbf16630_0 .var "inData", 7 0;
v0x5573cbf16720_0 .var "ld", 0 0;
v0x5573cbf16820_0 .var "reg_enable", 0 0;
v0x5573cbf168f0_0 .var "reg_state", 0 0;
v0x5573cbf169e0_0 .var "regaddr", 2 0;
v0x5573cbf16a80_0 .var "write", 0 0;
S_0x5573cbee67c0 .scope module, "Registers" "registers" 2 35, 2 2 0, S_0x5573cbee65f0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "ld"
    .port_info 1 /INPUT 1 "reg_enable"
    .port_info 2 /INPUT 3 "regaddr"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "inData"
v0x5573cbeadb50_0 .net "DBus", 7 0, L_0x5573cbf16b50;  1 drivers
v0x5573cbf159e0_0 .net "inData", 7 0, v0x5573cbf16630_0;  1 drivers
v0x5573cbf15ac0_0 .net "ld", 0 0, v0x5573cbf16720_0;  1 drivers
v0x5573cbf15b90_0 .net "reg_enable", 0 0, v0x5573cbf16820_0;  1 drivers
v0x5573cbf15c50_0 .net "regaddr", 2 0, v0x5573cbf169e0_0;  1 drivers
v0x5573cbf15d80 .array "registers", 7 0, 7 0;
v0x5573cbf15f90_0 .var "valueBuffer", 7 0;
v0x5573cbf16070_0 .net "write", 0 0, v0x5573cbf16a80_0;  1 drivers
E_0x5573cbeefe30/0 .event edge, v0x5573cbf15b90_0, v0x5573cbf16070_0, v0x5573cbeadb50_0, v0x5573cbf15c50_0;
v0x5573cbf15d80_0 .array/port v0x5573cbf15d80, 0;
v0x5573cbf15d80_1 .array/port v0x5573cbf15d80, 1;
v0x5573cbf15d80_2 .array/port v0x5573cbf15d80, 2;
v0x5573cbf15d80_3 .array/port v0x5573cbf15d80, 3;
E_0x5573cbeefe30/1 .event edge, v0x5573cbf15d80_0, v0x5573cbf15d80_1, v0x5573cbf15d80_2, v0x5573cbf15d80_3;
v0x5573cbf15d80_4 .array/port v0x5573cbf15d80, 4;
v0x5573cbf15d80_5 .array/port v0x5573cbf15d80, 5;
v0x5573cbf15d80_6 .array/port v0x5573cbf15d80, 6;
v0x5573cbf15d80_7 .array/port v0x5573cbf15d80, 7;
E_0x5573cbeefe30/2 .event edge, v0x5573cbf15d80_4, v0x5573cbf15d80_5, v0x5573cbf15d80_6, v0x5573cbf15d80_7;
E_0x5573cbeefe30 .event/or E_0x5573cbeefe30/0, E_0x5573cbeefe30/1, E_0x5573cbeefe30/2;
L_0x5573cbf16b50 .functor MUXZ 8, v0x5573cbf15f90_0, v0x5573cbf16630_0, v0x5573cbf16720_0, C4<>;
S_0x5573cbf161d0 .scope task, "show_reg_info" "show_reg_info" 2 36, 2 36 0, S_0x5573cbee65f0;
 .timescale -9 -11;
TD_registers_testbench.show_reg_info ;
    %vpi_call 2 37 "$display", $time, " inData :%h  , valueBuffer:%h , Dbus:%h , registers[0]:%h ", v0x5573cbf159e0_0, v0x5573cbf15f90_0, v0x5573cbeadb50_0, &A<v0x5573cbf15d80, 0> {0 0 0};
    %end;
S_0x5573cbf163c0 .scope task, "show_registers" "show_registers" 2 41, 2 41 0, S_0x5573cbee65f0;
 .timescale -9 -11;
TD_registers_testbench.show_registers ;
    %vpi_call 2 42 "$display", "                      R[0]:%h, R[1]:%h, R[2]:%h, R[3]:%h", &A<v0x5573cbf15d80, 0>, &A<v0x5573cbf15d80, 1>, &A<v0x5573cbf15d80, 2>, &A<v0x5573cbf15d80, 3> {0 0 0};
    %end;
    .scope S_0x5573cbee67c0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5573cbf15d80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5573cbf15d80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5573cbf15d80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5573cbf15d80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5573cbf15d80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5573cbf15d80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5573cbf15d80, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5573cbf15d80, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x5573cbee67c0;
T_3 ;
    %wait E_0x5573cbeefe30;
    %load/vec4 v0x5573cbf15b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5573cbf16070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5573cbeadb50_0;
    %load/vec4 v0x5573cbf15c50_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5573cbf15d80, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5573cbf15c50_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5573cbf15d80, 4;
    %assign/vec4 v0x5573cbf15f90_0, 0;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5573cbee65f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573cbf168f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x5573cbee65f0;
T_5 ;
    %vpi_call 2 47 "$dumpfile", "registers_testbench.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5573cbee65f0 {0 0 0};
    %vpi_call 2 49 "$display", "\012-----test registers--------" {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5573cbee65f0;
T_6 ;
    %delay 1000, 0;
    %fork TD_registers_testbench.show_reg_info, S_0x5573cbf161d0;
    %join;
    %fork TD_registers_testbench.show_registers, S_0x5573cbf163c0;
    %join;
    %load/vec4 v0x5573cbf168f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5573cbf169e0_0, 0;
    %pushi/vec4 49, 0, 8;
    %assign/vec4 v0x5573cbf16630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5573cbf16820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5573cbf168f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573cbf16720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5573cbf16a80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5573cbf168f0_0, 0;
T_6.0 ;
    %delay 1000, 0;
    %fork TD_registers_testbench.show_reg_info, S_0x5573cbf161d0;
    %join;
    %fork TD_registers_testbench.show_registers, S_0x5573cbf163c0;
    %join;
    %load/vec4 v0x5573cbf168f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5573cbf169e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573cbf16720_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5573cbf16820_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573cbf16a80_0, 0, 1;
T_6.2 ;
    %delay 1000, 0;
    %fork TD_registers_testbench.show_reg_info, S_0x5573cbf161d0;
    %join;
    %fork TD_registers_testbench.show_registers, S_0x5573cbf163c0;
    %join;
    %end;
    .thread T_6;
    .scope S_0x5573cbee65f0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5573cbf16590_0, 0, 1;
    %delay 10000, 0;
    %end;
    .thread T_7;
    .scope S_0x5573cbee65f0;
T_8 ;
    %delay 10000, 0;
    %load/vec4 v0x5573cbf16590_0;
    %nor/r;
    %store/vec4 v0x5573cbf16590_0, 0, 1;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "beforeStupidCPU.v";
