{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723806035888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723806035892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 16 14:00:35 2024 " "Processing started: Fri Aug 16 14:00:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723806035892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723806035892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723806035892 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1723806036134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/or8in1/or8in1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/or8in1/or8in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 or8in1 " "Found entity 1: or8in1" {  } { { "../or8in1/or8in1.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/or8in1/or8in1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723806041348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723806041348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/and_16/and_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/and_16/and_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_16 " "Found entity 1: and_16" {  } { { "../and_16/and_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/and_16/and_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723806041349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723806041349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/add_16/add_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/add_16/add_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_16 " "Found entity 1: add_16" {  } { { "../add_16/add_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/add_16/add_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723806041350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723806041350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/not_16/not_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/not_16/not_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_16 " "Found entity 1: not_16" {  } { { "../not_16/not_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/not_16/not_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723806041351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723806041351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/user/documents/n2t/quartus_verylog/mux2in1_16/mux2in1_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/user/documents/n2t/quartus_verylog/mux2in1_16/mux2in1_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2in1_16 " "Found entity 1: mux2in1_16" {  } { { "../mux2in1_16/mux2in1_16.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/mux2in1_16/mux2in1_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723806041352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723806041352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723806041353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723806041353 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_tb.v " "Can't analyze file -- file ALU_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1723806041356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "anyBitsTrue ALU.v(65) " "Verilog HDL Implicit Net warning at ALU.v(65): created implicit net for \"anyBitsTrue\"" {  } { { "ALU.v" "" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723806041357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723806041384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2in1_16 mux2in1_16:zxMux " "Elaborating entity \"mux2in1_16\" for hierarchy \"mux2in1_16:zxMux\"" {  } { { "ALU.v" "zxMux" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723806041396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_16 not_16:notzxMux " "Elaborating entity \"not_16\" for hierarchy \"not_16:notzxMux\"" {  } { { "ALU.v" "notzxMux" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723806041403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_16 add_16:assNxNy " "Elaborating entity \"add_16\" for hierarchy \"add_16:assNxNy\"" {  } { { "ALU.v" "assNxNy" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723806041411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_16 and_16:andNxNy " "Elaborating entity \"and_16\" for hierarchy \"and_16:andNxNy\"" {  } { { "ALU.v" "andNxNy" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723806041416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or8in1 or8in1:orHighBits " "Elaborating entity \"or8in1\" for hierarchy \"or8in1:orHighBits\"" {  } { { "ALU.v" "orHighBits" { Text "C:/Users/user/Documents/N2T/Quartus_Verylog/ALU/ALU.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723806041423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723806041610 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723806041610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1723806041610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723806041610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723806041640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 16 14:00:41 2024 " "Processing ended: Fri Aug 16 14:00:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723806041640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723806041640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723806041640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723806041640 ""}
