// Seed: 1371376311
module module_0;
  logic [7:0] id_1;
  assign id_1[1] = id_1;
  assign module_1.id_8 = 0;
  assign id_1 = id_1;
  wire id_3;
  assign module_2.type_0 = 0;
endmodule
module module_0 (
    id_1,
    id_2,
    module_1,
    id_3,
    id_4,
    id_5
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_7;
  module_0 modCall_1 ();
  supply1 id_8 = 1;
endmodule
module module_2 (
    output tri0 id_0,
    input tri1 id_1,
    input wor id_2,
    output tri0 id_3,
    output uwire id_4
    , id_14,
    output supply1 id_5,
    input tri id_6,
    output wire id_7,
    output tri0 id_8,
    output wire id_9,
    input logic id_10,
    output wor id_11,
    output wire id_12
);
  always @(posedge id_1) begin : LABEL_0
    id_14 <= id_10;
    $display(id_6);
    id_12 = 1;
  end
  module_0 modCall_1 ();
endmodule
