
---------- Begin Simulation Statistics ----------
final_tick                               370194431144255488                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  33541                       # Simulator instruction rate (inst/s)
host_mem_usage                                4378888                       # Number of bytes of host memory used
host_op_rate                                    70197                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.66                       # Real time elapsed on the host
host_tick_rate                              851548784                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       21969                       # Number of instructions simulated
sim_ops                                         45982                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000558                       # Number of seconds simulated
sim_ticks                                   557814500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   112                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            19                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups          549                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect           35                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted          598                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits            1                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups          549                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses          548                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups             904                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS             155                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads               309                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes              233                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts           41                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches                 70                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events            15                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          112                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts          709                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts          309                       # Number of instructions committed
system.switch_cpus.commit.committedOps            631                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples      1112979                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.000567                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     0.050822                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      1112774     99.98%     99.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1           60      0.01%     99.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2           40      0.00%     99.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3           41      0.00%     99.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4           24      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5            8      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6            7      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7           10      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8           15      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1112979                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls           15                       # Number of function calls committed.
system.switch_cpus.commit.int_insts               631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                    96                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu          474     75.12%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     75.12% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead           96     15.21%     90.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite           61      9.67%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total          631                       # Class of committed instruction
system.switch_cpus.commit.refs                    157                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts                 309                       # Number of Instructions Simulated
system.switch_cpus.committedOps                   631                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                    3610.449838                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total              3610.449838                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       1111724                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts           2400                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles              708                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles               594                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles            152                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles            13                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses                 153                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     9                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                  76                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches                 904                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines               335                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles               1112211                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes            10                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts                   2863                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles             304                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.000810                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles          641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches          156                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.002566                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples      1113194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.006318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     0.215986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          1112091     99.90%     99.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1              126      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2               26      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3                7      0.00%     99.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4              160      0.01%     99.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5               14      0.00%     99.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6               16      0.00%     99.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                4      0.00%     99.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8              750      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1113194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    2435                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts           44                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches               87                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.000972                       # Inst execution rate
system.switch_cpus.iew.exec_refs                  238                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores                 76                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles             173                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts           195                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts          112                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            3                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts           96                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts         1341                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts           162                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts           72                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts          1084                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles            152                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles             1                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads            8                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads           99                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores           35                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect           38                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            6                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers               918                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                   931                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.679739                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers               624                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.000835                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                   1058                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads             2478                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes             767                       # number of integer regfile writes
system.switch_cpus.ipc                       0.000277                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.000277                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           16      1.38%      1.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu           882     76.30%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     77.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead          177     15.31%     92.99% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite           81      7.01%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total           1156                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses           1140                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      1115532                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses          931                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes         2050                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded               1229                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued              1156                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          112                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined          709                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued           26                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined          792                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      1113194                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.001038                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.056462                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1112716     99.96%     99.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1          172      0.02%     99.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2           81      0.01%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3           78      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4          147      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1113194                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.001036                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                 348                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    20                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads          195                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores           96                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads             431                       # number of misc regfile reads
system.switch_cpus.numCycles                  1115629                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles             179                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps           669                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents              8                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles              845                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups          3429                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts           1529                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands         1535                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles               468                       # Number of cycles rename is running
system.switch_cpus.rename.SquashCycles            152                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles            12                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps              866                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups         2183                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles      1111535                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts          112                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts               694                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts          112                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads                 3670                       # The number of ROB reads
system.switch_cpus.rob.rob_writes                2897                       # The number of ROB writes
system.switch_cpus.timesIdled                      16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           14                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests           33                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            19                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total           38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     38                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    1216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                19                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      19    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  19                       # Request fanout histogram
system.membus.reqLayer2.occupancy               23500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             101500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF 370194431144255488                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                20                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           11                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               1                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            18                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           47                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side            5                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                    52                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   1984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               20                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.223607                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     19     95.00%     95.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      5.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 20                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              27999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy              3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             27000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::total                     19                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           18                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data            1                       # number of overall misses
system.l2.overall_misses::total                    19                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      1339000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data        84000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          1423000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      1339000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data        84000                       # number of overall miss cycles
system.l2.overall_miss_latency::total         1423000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   20                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  20                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.500000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.950000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.950000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 74388.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data        84000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 74894.736842                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 74388.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data        84000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 74894.736842                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2466                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        19                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     129.789474                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                19                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               19                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      1159000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data        74000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      1233000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      1159000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data        74000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      1233000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.500000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.950000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.500000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.950000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 64388.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data        74000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64894.736842                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 64388.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data        74000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64894.736842                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           11                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               11                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           11                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           11                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_misses::.switch_cpus.inst           18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               18                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      1339000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      1339000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             18                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 74388.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74388.888889                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      1159000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      1159000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 64388.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64388.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total               1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data        84000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total        84000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total             2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data        84000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total        84000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data        74000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total        74000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data        74000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        74000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1174.970704                       # Cycle average of tags in use
system.l2.tags.total_refs                        1423                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1175                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.211064                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst              625                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data              531                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    17.972745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data     0.997958                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.305176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.259277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.008776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.000487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.573716                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1156                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.573730                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       531                       # Number of tag accesses
system.l2.tags.data_accesses                      531                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  19                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      2065203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data       114733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2179936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2065203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2065203                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2065203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data       114733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2179936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        18.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018752                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000032512                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 180                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          19                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                        19                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        96250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                      95000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  452500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5065.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                23815.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       12                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    19                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            7                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.714286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   128.000000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.062706                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127            3     42.86%     42.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            2     28.57%     71.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            1     14.29%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            1     14.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            7                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   1216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    1216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         2.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      2.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                       1514000                       # Total gap between requests
system.mem_ctrls.avgGap                      79684.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         1152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2065202.679385351250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 114733.482188075082                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           18                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       420000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     23333.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    63.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                11385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy               28560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         11511720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        204497280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          259709805                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.584536                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    531579500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      7775000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                28560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                15180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy              107100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         11386320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        204497280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          259673880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.520133                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    531854000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     18460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT      7500500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    370194430586441024                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      557814500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst  74038914664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst          317                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total      74038914981                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst  74038914664                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst          317                       # number of overall hits
system.cpu.icache.overall_hits::total     74038914981                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          640                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           18                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            658                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          640                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           18                       # number of overall misses
system.cpu.icache.overall_misses::total           658                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      1388497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1388497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      1388497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1388497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst  74038915304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst          335                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total  74038915639                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst  74038915304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst          335                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total  74038915639                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.053731                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.053731                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77138.722222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  2110.177812                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77138.722222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  2110.177812                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2738                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   152.111111                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          169                       # number of writebacks
system.cpu.icache.writebacks::total               169                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      1370497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1370497                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      1370497                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1370497                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.053731                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.053731                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76138.722222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76138.722222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76138.722222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76138.722222                       # average overall mshr miss latency
system.cpu.icache.replacements                    169                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst  74038914664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst          317                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total     74038914981                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          640                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           18                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           658                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      1388497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1388497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst  74038915304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst          335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total  74038915639                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.053731                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77138.722222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  2110.177812                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      1370497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1370497                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.053731                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76138.722222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76138.722222                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           482.000000                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1024471607                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               658                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1556947.731003                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   482.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.941406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.941406                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      296155663214                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     296155663214                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        10055                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data          201                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            10256                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        10055                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data          201                       # number of overall hits
system.cpu.dcache.overall_hits::total           10256                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          535                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            537                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          535                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::total           537                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data       100500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       100500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data       100500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       100500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data          203                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10793                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10590                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data          203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10793                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050519                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009852                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049754                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050519                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009852                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049754                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data        50250                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total   187.150838                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data        50250                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total   187.150838                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          197                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    98.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           37                       # number of writebacks
system.cpu.dcache.writebacks::total                37                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data        98500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total        98500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data        98500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total        98500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000185                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009852                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000185                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data        49250                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        49250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data        49250                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        49250                       # average overall mshr miss latency
system.cpu.dcache.replacements                     60                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4265                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data          140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            4405                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           143                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data       100500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       100500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data          142                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         4548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.014085                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data        50250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total   702.797203                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data            2                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data        98500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total        98500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.014085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000440                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data        49250                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        49250                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         5790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data           61                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           5851                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data         6184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data           61                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6245                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.063713                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.063090                       # miss rate for WriteReq accesses
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 370194431144255488                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           476.000000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10793                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               537                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.098696                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   476.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.929687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.929687                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          475                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.931641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             43709                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            43709                       # Number of data accesses

---------- End Simulation Statistics   ----------
