#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x13ce1eb30 .scope module, "tb_cpu" "tb_cpu" 2 7;
 .timescale -9 -11;
P_0x600001478480 .param/l "UPPER" 1 2 21, +C4<00000000000000010000000000000000>;
v0x60000336a520_0 .net "addr_ram", 7 0, v0x600003364c60_0;  1 drivers
v0x60000336a5b0_0 .var "clock", 0 0;
v0x60000336a640_0 .var "interrupt", 0 0;
v0x60000336a6d0_0 .var "io_din", 15 0;
v0x60000336a760_0 .net "io_dout", 15 0, v0x600003369b00_0;  1 drivers
v0x60000336a7f0_0 .var "io_inst", 15 0;
v0x60000336a880_0 .var/i "j", 31 0;
v0x60000336a910_0 .var/i "k", 31 0;
v0x60000336a9a0_0 .net "ram_d", 15 0, L_0x6000030615e0;  1 drivers
v0x60000336aa30_0 .var "ram_q", 15 0;
v0x60000336aac0_0 .net "ram_we", 0 0, v0x600003366910_0;  1 drivers
v0x60000336ab50_0 .var "reset", 0 0;
v0x60000336abe0 .array "test_data", 15 0;
v0x60000336abe0_0 .net v0x60000336abe0 0, 15 0, L_0x600003060be0; 1 drivers
v0x60000336abe0_1 .net v0x60000336abe0 1, 15 0, L_0x600003060c80; 1 drivers
v0x60000336abe0_2 .net v0x60000336abe0 2, 15 0, L_0x600003060d20; 1 drivers
v0x60000336abe0_3 .net v0x60000336abe0 3, 15 0, L_0x600003060e60; 1 drivers
v0x60000336abe0_4 .net v0x60000336abe0 4, 15 0, L_0x600003060f00; 1 drivers
v0x60000336abe0_5 .net v0x60000336abe0 5, 15 0, L_0x600003060dc0; 1 drivers
v0x60000336abe0_6 .net v0x60000336abe0 6, 15 0, L_0x600003060fa0; 1 drivers
v0x60000336abe0_7 .net v0x60000336abe0 7, 15 0, L_0x600003061040; 1 drivers
v0x60000336abe0_8 .net v0x60000336abe0 8, 15 0, L_0x6000030610e0; 1 drivers
v0x60000336abe0_9 .net v0x60000336abe0 9, 15 0, L_0x600003061180; 1 drivers
v0x60000336abe0_10 .net v0x60000336abe0 10, 15 0, L_0x600003061220; 1 drivers
v0x60000336abe0_11 .net v0x60000336abe0 11, 15 0, L_0x6000030612c0; 1 drivers
v0x60000336abe0_12 .net v0x60000336abe0 12, 15 0, L_0x600003061360; 1 drivers
v0x60000336abe0_13 .net v0x60000336abe0 13, 15 0, L_0x600003061400; 1 drivers
v0x60000336abe0_14 .net v0x60000336abe0 14, 15 0, L_0x6000030614a0; 1 drivers
v0x60000336abe0_15 .net v0x60000336abe0 15, 15 0, L_0x600003061540; 1 drivers
v0x60000336ac70 .array "test_inst", 15 0;
v0x60000336ac70_0 .net v0x60000336ac70 0, 15 0, L_0x600003060820; 1 drivers
v0x60000336ac70_1 .net v0x60000336ac70 1, 15 0, L_0x6000030603c0; 1 drivers
v0x60000336ac70_2 .net v0x60000336ac70 2, 15 0, L_0x600003060280; 1 drivers
v0x60000336ac70_3 .net v0x60000336ac70 3, 15 0, L_0x600003060500; 1 drivers
v0x60000336ac70_4 .net v0x60000336ac70 4, 15 0, L_0x6000030601e0; 1 drivers
v0x60000336ac70_5 .net v0x60000336ac70 5, 15 0, L_0x600003060140; 1 drivers
v0x60000336ac70_6 .net v0x60000336ac70 6, 15 0, L_0x600003060320; 1 drivers
v0x60000336ac70_7 .net v0x60000336ac70 7, 15 0, L_0x6000030605a0; 1 drivers
v0x60000336ac70_8 .net v0x60000336ac70 8, 15 0, L_0x600003060460; 1 drivers
v0x60000336ac70_9 .net v0x60000336ac70 9, 15 0, L_0x600003060640; 1 drivers
v0x60000336ac70_10 .net v0x60000336ac70 10, 15 0, L_0x6000030606e0; 1 drivers
v0x60000336ac70_11 .net v0x60000336ac70 11, 15 0, L_0x600003060000; 1 drivers
v0x60000336ac70_12 .net v0x60000336ac70 12, 15 0, L_0x600003060960; 1 drivers
v0x60000336ac70_13 .net v0x60000336ac70 13, 15 0, L_0x600003060a00; 1 drivers
v0x60000336ac70_14 .net v0x60000336ac70 14, 15 0, L_0x600003060aa0; 1 drivers
v0x60000336ac70_15 .net v0x60000336ac70 15, 15 0, L_0x600003060b40; 1 drivers
v0x60000336ad00_0 .net "testreg_data", 255 0, L_0x600003061cc0;  1 drivers
v0x60000336ad90_0 .net "testreg_inst", 255 0, L_0x600003061c20;  1 drivers
L_0x600003060820 .part L_0x600003061c20, 0, 16;
L_0x6000030603c0 .part L_0x600003061c20, 16, 16;
L_0x600003060280 .part L_0x600003061c20, 32, 16;
L_0x600003060500 .part L_0x600003061c20, 48, 16;
L_0x6000030601e0 .part L_0x600003061c20, 64, 16;
L_0x600003060140 .part L_0x600003061c20, 80, 16;
L_0x600003060320 .part L_0x600003061c20, 96, 16;
L_0x6000030605a0 .part L_0x600003061c20, 112, 16;
L_0x600003060460 .part L_0x600003061c20, 128, 16;
L_0x600003060640 .part L_0x600003061c20, 144, 16;
L_0x6000030606e0 .part L_0x600003061c20, 160, 16;
L_0x600003060000 .part L_0x600003061c20, 176, 16;
L_0x600003060960 .part L_0x600003061c20, 192, 16;
L_0x600003060a00 .part L_0x600003061c20, 208, 16;
L_0x600003060aa0 .part L_0x600003061c20, 224, 16;
L_0x600003060b40 .part L_0x600003061c20, 240, 16;
L_0x600003060be0 .part L_0x600003061cc0, 0, 16;
L_0x600003060c80 .part L_0x600003061cc0, 16, 16;
L_0x600003060d20 .part L_0x600003061cc0, 32, 16;
L_0x600003060e60 .part L_0x600003061cc0, 48, 16;
L_0x600003060f00 .part L_0x600003061cc0, 64, 16;
L_0x600003060dc0 .part L_0x600003061cc0, 80, 16;
L_0x600003060fa0 .part L_0x600003061cc0, 96, 16;
L_0x600003061040 .part L_0x600003061cc0, 112, 16;
L_0x6000030610e0 .part L_0x600003061cc0, 128, 16;
L_0x600003061180 .part L_0x600003061cc0, 144, 16;
L_0x600003061220 .part L_0x600003061cc0, 160, 16;
L_0x6000030612c0 .part L_0x600003061cc0, 176, 16;
L_0x600003061360 .part L_0x600003061cc0, 192, 16;
L_0x600003061400 .part L_0x600003061cc0, 208, 16;
L_0x6000030614a0 .part L_0x600003061cc0, 224, 16;
L_0x600003061540 .part L_0x600003061cc0, 240, 16;
S_0x13ce24550 .scope module, "cpu" "cpu" 2 51, 3 8 0, S_0x13ce1eb30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 256 "testreg_inst";
    .port_info 1 /OUTPUT 256 "testreg_data";
    .port_info 2 /INPUT 1 "clock";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "interrupt";
    .port_info 5 /INPUT 16 "io_inst";
    .port_info 6 /INPUT 16 "io_din";
    .port_info 7 /OUTPUT 16 "io_dout";
    .port_info 8 /OUTPUT 1 "ram_we";
    .port_info 9 /OUTPUT 8 "addr_ram";
    .port_info 10 /INPUT 16 "ram_q";
    .port_info 11 /OUTPUT 16 "ram_d";
v0x600003368cf0_0 .net *"_ivl_10", 15 0, L_0x6000030617c0;  1 drivers
v0x600003368d80_0 .net *"_ivl_16", 5 0, L_0x600003061a40;  1 drivers
v0x600003368e10_0 .net *"_ivl_18", 3 0, L_0x6000030619a0;  1 drivers
L_0x140088010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003368ea0_0 .net/2u *"_ivl_2", 1 0, L_0x140088010;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003368f30_0 .net *"_ivl_20", 1 0, L_0x1400880a0;  1 drivers
v0x600003368fc0_0 .net *"_ivl_4", 0 0, L_0x600003061680;  1 drivers
L_0x140088058 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x600003369050_0 .net/2u *"_ivl_6", 1 0, L_0x140088058;  1 drivers
v0x6000033690e0_0 .net *"_ivl_8", 0 0, L_0x600003061720;  1 drivers
v0x600003369170_0 .net "addr_ins", 3 0, L_0x600003061b80;  1 drivers
v0x600003369200_0 .net "addr_iwe", 3 0, v0x600003364fc0_0;  1 drivers
v0x600003369290_0 .net "addr_ram", 7 0, v0x600003364c60_0;  alias, 1 drivers
v0x600003369320_0 .net "addr_rd", 3 0, v0x600003365290_0;  1 drivers
v0x6000033693b0_0 .net "addr_rs0", 3 0, v0x6000033660a0_0;  1 drivers
v0x600003369440_0 .net "addr_rs1", 3 0, v0x600003366130_0;  1 drivers
v0x6000033694d0_0 .net "alu_dout", 15 0, v0x600003364b40_0;  1 drivers
v0x600003369560_0 .net "alu_op", 3 0, v0x6000033661c0_0;  1 drivers
v0x6000033695f0_0 .net "clock", 0 0, v0x60000336a5b0_0;  1 drivers
v0x600003369680_0 .net "dinst", 15 0, v0x600003368990_0;  1 drivers
v0x600003369710_0 .net "en_cnt", 0 0, v0x6000033662e0_0;  1 drivers
v0x6000033697a0_0 .net "en_mv", 0 0, v0x600003366370_0;  1 drivers
v0x600003369830_0 .net "en_offset", 0 0, v0x600003366400_0;  1 drivers
v0x6000033698c0_0 .net "ins_we", 0 0, v0x600003366490_0;  1 drivers
v0x600003369950_0 .net "instructions", 15 0, L_0x600003061900;  1 drivers
v0x6000033699e0_0 .net "interrupt", 0 0, v0x60000336a640_0;  1 drivers
v0x600003369a70_0 .net "io_din", 15 0, v0x60000336a6d0_0;  1 drivers
v0x600003369b00_0 .var "io_dout", 15 0;
v0x600003369b90_0 .net "io_inst", 15 0, v0x60000336a7f0_0;  1 drivers
o0x140051d80 .functor BUFZ 1, C4<z>; HiZ drive
v0x600003369c20_0 .net "mux_io_rs0_ram", 0 0, o0x140051d80;  0 drivers
v0x600003369cb0_0 .net "mux_ram_rs0_io", 0 0, v0x6000033666d0_0;  1 drivers
v0x600003369d40_0 .net "mux_rd_ram_alu_io", 1 0, v0x600003366760_0;  1 drivers
v0x600003369dd0_0 .net "pc_cnt", 5 0, v0x600003366d00_0;  1 drivers
v0x600003369e60_0 .net "pc_offset", 3 0, v0x600003366880_0;  1 drivers
v0x600003369ef0_0 .net "ram_d", 15 0, L_0x6000030615e0;  alias, 1 drivers
v0x600003369f80_0 .net "ram_q", 15 0, v0x60000336aa30_0;  1 drivers
v0x60000336a010_0 .net "ram_we", 0 0, v0x600003366910_0;  alias, 1 drivers
v0x60000336a0a0_0 .net "rd", 15 0, L_0x600003061860;  1 drivers
v0x60000336a130_0 .net "rd_we", 0 0, v0x6000033669a0_0;  1 drivers
v0x60000336a1c0_0 .net "reset", 0 0, v0x60000336ab50_0;  1 drivers
v0x60000336a250_0 .net "rs0", 15 0, v0x600003367c30_0;  1 drivers
v0x60000336a2e0_0 .net "rs1", 15 0, v0x600003367cc0_0;  1 drivers
v0x60000336a370_0 .net "sel_inst", 3 0, L_0x600003061ae0;  1 drivers
v0x60000336a400_0 .net "testreg_data", 255 0, L_0x600003061cc0;  alias, 1 drivers
v0x60000336a490_0 .net "testreg_inst", 255 0, L_0x600003061c20;  alias, 1 drivers
L_0x6000030615e0 .functor MUXZ 16, v0x600003367c30_0, v0x60000336a6d0_0, v0x6000033666d0_0, C4<>;
L_0x600003061680 .cmp/eq 2, v0x600003366760_0, L_0x140088010;
L_0x600003061720 .cmp/eq 2, v0x600003366760_0, L_0x140088058;
L_0x6000030617c0 .functor MUXZ 16, v0x60000336a6d0_0, v0x600003364b40_0, L_0x600003061720, C4<>;
L_0x600003061860 .functor MUXZ 16, L_0x6000030617c0, v0x60000336aa30_0, L_0x600003061680, C4<>;
L_0x600003061900 .functor MUXZ 16, v0x600003368990_0, v0x60000336a7f0_0, v0x60000336a640_0, C4<>;
L_0x6000030619a0 .part v0x600003366d00_0, 2, 4;
L_0x600003061a40 .concat [ 4 2 0 0], L_0x6000030619a0, L_0x1400880a0;
L_0x600003061ae0 .part L_0x600003061a40, 0, 4;
L_0x600003061b80 .functor MUXZ 4, L_0x600003061ae0, v0x600003364fc0_0, v0x600003366490_0, C4<>;
S_0x13ce0a760 .scope module, "alu" "alu" 3 128, 4 3 0, S_0x13ce24550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /INPUT 16 "din0";
    .port_info 4 /INPUT 16 "din1";
    .port_info 5 /OUTPUT 16 "dout";
v0x6000033657a0_0 .net "alu_op", 3 0, v0x6000033661c0_0;  alias, 1 drivers
v0x600003364630_0 .net "clock", 0 0, v0x60000336a5b0_0;  alias, 1 drivers
v0x600003365950_0 .net "din0", 15 0, v0x600003367c30_0;  alias, 1 drivers
v0x600003365830_0 .net "din1", 15 0, v0x600003367cc0_0;  alias, 1 drivers
v0x600003365710_0 .net "dout", 15 0, v0x600003364b40_0;  alias, 1 drivers
v0x600003364900_0 .net "reset", 0 0, v0x60000336ab50_0;  alias, 1 drivers
v0x600003364b40_0 .var "temp", 15 0;
E_0x600000f7def0 .event posedge, v0x600003364900_0, v0x600003364630_0;
S_0x13ce055b0 .scope module, "controller" "controller" 3 102, 5 3 0, S_0x13ce24550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "interrupt";
    .port_info 3 /INPUT 16 "instructions";
    .port_info 4 /OUTPUT 4 "alu_op";
    .port_info 5 /OUTPUT 4 "pc_offset";
    .port_info 6 /OUTPUT 4 "addr_ins";
    .port_info 7 /OUTPUT 8 "addr_RAM";
    .port_info 8 /OUTPUT 4 "addr_rs0";
    .port_info 9 /OUTPUT 4 "addr_rs1";
    .port_info 10 /OUTPUT 4 "addr_rd";
    .port_info 11 /OUTPUT 1 "en_offset";
    .port_info 12 /OUTPUT 1 "en_cnt";
    .port_info 13 /OUTPUT 1 "ram_we";
    .port_info 14 /OUTPUT 1 "rd_we";
    .port_info 15 /OUTPUT 1 "en_mv";
    .port_info 16 /OUTPUT 1 "ins_we";
    .port_info 17 /OUTPUT 1 "mux_ram_rs0_io";
    .port_info 18 /OUTPUT 1 "mux_io_rs0_ram";
    .port_info 19 /OUTPUT 2 "mux_rd_ram_alu_io";
v0x600003364c60_0 .var "addr_RAM", 7 0;
v0x600003364fc0_0 .var "addr_ins", 3 0;
v0x600003365290_0 .var "addr_rd", 3 0;
v0x6000033660a0_0 .var "addr_rs0", 3 0;
v0x600003366130_0 .var "addr_rs1", 3 0;
v0x6000033661c0_0 .var "alu_op", 3 0;
v0x600003366250_0 .net "clock", 0 0, v0x60000336a5b0_0;  alias, 1 drivers
v0x6000033662e0_0 .var "en_cnt", 0 0;
v0x600003366370_0 .var "en_mv", 0 0;
v0x600003366400_0 .var "en_offset", 0 0;
v0x600003366490_0 .var "ins_we", 0 0;
v0x600003366520_0 .net "instructions", 15 0, L_0x600003061900;  alias, 1 drivers
v0x6000033665b0_0 .net "interrupt", 0 0, v0x60000336a640_0;  alias, 1 drivers
v0x600003366640_0 .var "mux_io_rs0_ram", 0 0;
v0x6000033666d0_0 .var "mux_ram_rs0_io", 0 0;
v0x600003366760_0 .var "mux_rd_ram_alu_io", 1 0;
v0x6000033667f0_0 .net "op_code", 3 0, L_0x600003061d60;  1 drivers
v0x600003366880_0 .var "pc_offset", 3 0;
v0x600003366910_0 .var "ram_we", 0 0;
v0x6000033669a0_0 .var "rd_we", 0 0;
v0x600003366a30_0 .net "reset", 0 0, v0x60000336ab50_0;  alias, 1 drivers
L_0x600003061d60 .part L_0x600003061900, 12, 4;
S_0x13ce05720 .scope module, "pc" "pc" 3 90, 6 3 0, S_0x13ce24550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_offset";
    .port_info 3 /INPUT 1 "en_cnt";
    .port_info 4 /INPUT 4 "pc_offset";
    .port_info 5 /OUTPUT 6 "pc_cnt";
v0x600003366b50_0 .net "clock", 0 0, v0x60000336a5b0_0;  alias, 1 drivers
v0x600003366be0_0 .net "en_cnt", 0 0, v0x6000033662e0_0;  alias, 1 drivers
v0x600003366c70_0 .net "en_offset", 0 0, v0x600003366400_0;  alias, 1 drivers
v0x600003366d00_0 .var "pc_cnt", 5 0;
v0x600003366d90_0 .net "pc_offset", 3 0, v0x600003366880_0;  alias, 1 drivers
v0x600003366e20_0 .net "reset", 0 0, v0x60000336ab50_0;  alias, 1 drivers
S_0x13ce05ee0 .scope module, "regfile_data" "reg_data" 3 73, 7 3 0, S_0x13ce24550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 256 "testreg";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 4 "addr_rs0";
    .port_info 5 /INPUT 4 "addr_rs1";
    .port_info 6 /INPUT 4 "addr_rd";
    .port_info 7 /INPUT 16 "rd";
    .port_info 8 /OUTPUT 16 "rs0";
    .port_info 9 /OUTPUT 16 "rs1";
P_0x600003465200 .param/l "BIT" 0 7 5, +C4<00000000000000000000000000010000>;
P_0x600003465240 .param/l "SZA" 1 7 18, +C4<00000000000000000000000000010000>;
P_0x600003465280 .param/l "SZB" 0 7 6, +C4<00000000000000000000000000000100>;
v0x6000033677b0_0 .net "addr_rd", 3 0, v0x600003365290_0;  alias, 1 drivers
v0x600003367840_0 .net "addr_rs0", 3 0, v0x6000033660a0_0;  alias, 1 drivers
v0x6000033678d0_0 .net "addr_rs1", 3 0, v0x600003366130_0;  alias, 1 drivers
v0x600003367960_0 .net "clock", 0 0, v0x60000336a5b0_0;  alias, 1 drivers
v0x6000033679f0_0 .net "rd", 15 0, L_0x600003061860;  alias, 1 drivers
v0x600003367a80 .array "regf", 15 0, 15 0;
v0x600003367b10_0 .net "reset", 0 0, v0x60000336ab50_0;  alias, 1 drivers
v0x600003367ba0_0 .var/i "ri", 31 0;
v0x600003367c30_0 .var "rs0", 15 0;
v0x600003367cc0_0 .var "rs1", 15 0;
v0x600003367d50_0 .net "testreg", 255 0, L_0x600003061cc0;  alias, 1 drivers
v0x600003367de0_0 .net "we", 0 0, v0x6000033669a0_0;  alias, 1 drivers
v0x600003367a80_0 .array/port v0x600003367a80, 0;
v0x600003367a80_1 .array/port v0x600003367a80, 1;
v0x600003367a80_2 .array/port v0x600003367a80, 2;
v0x600003367a80_3 .array/port v0x600003367a80, 3;
LS_0x600003061cc0_0_0 .concat8 [ 16 16 16 16], v0x600003367a80_0, v0x600003367a80_1, v0x600003367a80_2, v0x600003367a80_3;
v0x600003367a80_4 .array/port v0x600003367a80, 4;
v0x600003367a80_5 .array/port v0x600003367a80, 5;
v0x600003367a80_6 .array/port v0x600003367a80, 6;
v0x600003367a80_7 .array/port v0x600003367a80, 7;
LS_0x600003061cc0_0_4 .concat8 [ 16 16 16 16], v0x600003367a80_4, v0x600003367a80_5, v0x600003367a80_6, v0x600003367a80_7;
v0x600003367a80_8 .array/port v0x600003367a80, 8;
v0x600003367a80_9 .array/port v0x600003367a80, 9;
v0x600003367a80_10 .array/port v0x600003367a80, 10;
v0x600003367a80_11 .array/port v0x600003367a80, 11;
LS_0x600003061cc0_0_8 .concat8 [ 16 16 16 16], v0x600003367a80_8, v0x600003367a80_9, v0x600003367a80_10, v0x600003367a80_11;
v0x600003367a80_12 .array/port v0x600003367a80, 12;
v0x600003367a80_13 .array/port v0x600003367a80, 13;
v0x600003367a80_14 .array/port v0x600003367a80, 14;
v0x600003367a80_15 .array/port v0x600003367a80, 15;
LS_0x600003061cc0_0_12 .concat8 [ 16 16 16 16], v0x600003367a80_12, v0x600003367a80_13, v0x600003367a80_14, v0x600003367a80_15;
L_0x600003061cc0 .concat8 [ 64 64 64 64], LS_0x600003061cc0_0_0, LS_0x600003061cc0_0_4, LS_0x600003061cc0_0_8, LS_0x600003061cc0_0_12;
S_0x13ce06050 .scope generate, "genblk1[0]" "genblk1[0]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x6000014786c0 .param/l "ti" 0 7 60, +C4<00>;
v0x600003366eb0_0 .net *"_ivl_2", 15 0, v0x600003367a80_0;  1 drivers
S_0x13ce0a020 .scope generate, "genblk1[1]" "genblk1[1]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478740 .param/l "ti" 0 7 60, +C4<01>;
v0x600003366f40_0 .net *"_ivl_2", 15 0, v0x600003367a80_1;  1 drivers
S_0x13ce0a190 .scope generate, "genblk1[2]" "genblk1[2]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x6000014787c0 .param/l "ti" 0 7 60, +C4<010>;
v0x600003366fd0_0 .net *"_ivl_2", 15 0, v0x600003367a80_2;  1 drivers
S_0x13ce06c60 .scope generate, "genblk1[3]" "genblk1[3]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478840 .param/l "ti" 0 7 60, +C4<011>;
v0x600003367060_0 .net *"_ivl_2", 15 0, v0x600003367a80_3;  1 drivers
S_0x13ce06dd0 .scope generate, "genblk1[4]" "genblk1[4]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478900 .param/l "ti" 0 7 60, +C4<0100>;
v0x6000033670f0_0 .net *"_ivl_2", 15 0, v0x600003367a80_4;  1 drivers
S_0x13ce063c0 .scope generate, "genblk1[5]" "genblk1[5]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478980 .param/l "ti" 0 7 60, +C4<0101>;
v0x600003367180_0 .net *"_ivl_2", 15 0, v0x600003367a80_5;  1 drivers
S_0x13ce06530 .scope generate, "genblk1[6]" "genblk1[6]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478a00 .param/l "ti" 0 7 60, +C4<0110>;
v0x600003367210_0 .net *"_ivl_2", 15 0, v0x600003367a80_6;  1 drivers
S_0x13ce1c0b0 .scope generate, "genblk1[7]" "genblk1[7]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478a80 .param/l "ti" 0 7 60, +C4<0111>;
v0x6000033672a0_0 .net *"_ivl_2", 15 0, v0x600003367a80_7;  1 drivers
S_0x13ce1c220 .scope generate, "genblk1[8]" "genblk1[8]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x6000014788c0 .param/l "ti" 0 7 60, +C4<01000>;
v0x600003367330_0 .net *"_ivl_2", 15 0, v0x600003367a80_8;  1 drivers
S_0x13ce1c390 .scope generate, "genblk1[9]" "genblk1[9]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478b40 .param/l "ti" 0 7 60, +C4<01001>;
v0x6000033673c0_0 .net *"_ivl_2", 15 0, v0x600003367a80_9;  1 drivers
S_0x13ce1c500 .scope generate, "genblk1[10]" "genblk1[10]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478bc0 .param/l "ti" 0 7 60, +C4<01010>;
v0x600003367450_0 .net *"_ivl_2", 15 0, v0x600003367a80_10;  1 drivers
S_0x13ce1c670 .scope generate, "genblk1[11]" "genblk1[11]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478c40 .param/l "ti" 0 7 60, +C4<01011>;
v0x6000033674e0_0 .net *"_ivl_2", 15 0, v0x600003367a80_11;  1 drivers
S_0x13ce1c7e0 .scope generate, "genblk1[12]" "genblk1[12]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478cc0 .param/l "ti" 0 7 60, +C4<01100>;
v0x600003367570_0 .net *"_ivl_2", 15 0, v0x600003367a80_12;  1 drivers
S_0x13ce1c950 .scope generate, "genblk1[13]" "genblk1[13]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478d40 .param/l "ti" 0 7 60, +C4<01101>;
v0x600003367600_0 .net *"_ivl_2", 15 0, v0x600003367a80_13;  1 drivers
S_0x13ce1cac0 .scope generate, "genblk1[14]" "genblk1[14]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478dc0 .param/l "ti" 0 7 60, +C4<01110>;
v0x600003367690_0 .net *"_ivl_2", 15 0, v0x600003367a80_14;  1 drivers
S_0x13ce1cc30 .scope generate, "genblk1[15]" "genblk1[15]" 7 60, 7 60 0, S_0x13ce05ee0;
 .timescale 0 0;
P_0x600001478e40 .param/l "ti" 0 7 60, +C4<01111>;
v0x600003367720_0 .net *"_ivl_2", 15 0, v0x600003367a80_15;  1 drivers
S_0x13ce1cda0 .scope module, "regfile_instructions" "reg_inst" 3 60, 8 3 0, S_0x13ce24550;
 .timescale 0 0;
    .port_info 0 /OUTPUT 256 "testreg";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 4 "addr";
    .port_info 5 /INPUT 16 "din";
    .port_info 6 /OUTPUT 16 "dout";
P_0x6000034652c0 .param/l "BIT" 0 8 5, +C4<00000000000000000000000000010000>;
P_0x600003465300 .param/l "SZA" 1 8 18, +C4<00000000000000000000000000010000>;
P_0x600003465340 .param/l "SZB" 0 8 6, +C4<00000000000000000000000000000100>;
v0x6000033687e0_0 .net "addr", 3 0, L_0x600003061b80;  alias, 1 drivers
v0x600003368870_0 .net "clock", 0 0, v0x60000336a5b0_0;  alias, 1 drivers
v0x600003368900_0 .net "din", 15 0, v0x60000336a6d0_0;  alias, 1 drivers
v0x600003368990_0 .var "dout", 15 0;
v0x600003368a20 .array "regf", 15 0, 15 0;
v0x600003368ab0_0 .net "reset", 0 0, v0x60000336ab50_0;  alias, 1 drivers
v0x600003368b40_0 .var/i "ri", 31 0;
v0x600003368bd0_0 .net "testreg", 255 0, L_0x600003061c20;  alias, 1 drivers
v0x600003368c60_0 .net "we", 0 0, v0x600003366490_0;  alias, 1 drivers
v0x600003368a20_0 .array/port v0x600003368a20, 0;
v0x600003368a20_1 .array/port v0x600003368a20, 1;
v0x600003368a20_2 .array/port v0x600003368a20, 2;
v0x600003368a20_3 .array/port v0x600003368a20, 3;
LS_0x600003061c20_0_0 .concat8 [ 16 16 16 16], v0x600003368a20_0, v0x600003368a20_1, v0x600003368a20_2, v0x600003368a20_3;
v0x600003368a20_4 .array/port v0x600003368a20, 4;
v0x600003368a20_5 .array/port v0x600003368a20, 5;
v0x600003368a20_6 .array/port v0x600003368a20, 6;
v0x600003368a20_7 .array/port v0x600003368a20, 7;
LS_0x600003061c20_0_4 .concat8 [ 16 16 16 16], v0x600003368a20_4, v0x600003368a20_5, v0x600003368a20_6, v0x600003368a20_7;
v0x600003368a20_8 .array/port v0x600003368a20, 8;
v0x600003368a20_9 .array/port v0x600003368a20, 9;
v0x600003368a20_10 .array/port v0x600003368a20, 10;
v0x600003368a20_11 .array/port v0x600003368a20, 11;
LS_0x600003061c20_0_8 .concat8 [ 16 16 16 16], v0x600003368a20_8, v0x600003368a20_9, v0x600003368a20_10, v0x600003368a20_11;
v0x600003368a20_12 .array/port v0x600003368a20, 12;
v0x600003368a20_13 .array/port v0x600003368a20, 13;
v0x600003368a20_14 .array/port v0x600003368a20, 14;
v0x600003368a20_15 .array/port v0x600003368a20, 15;
LS_0x600003061c20_0_12 .concat8 [ 16 16 16 16], v0x600003368a20_12, v0x600003368a20_13, v0x600003368a20_14, v0x600003368a20_15;
L_0x600003061c20 .concat8 [ 64 64 64 64], LS_0x600003061c20_0_0, LS_0x600003061c20_0_4, LS_0x600003061c20_0_8, LS_0x600003061c20_0_12;
S_0x13ce1cf10 .scope generate, "genblk1[0]" "genblk1[0]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479000 .param/l "ti" 0 8 43, +C4<00>;
v0x600003367e70_0 .net *"_ivl_2", 15 0, v0x600003368a20_0;  1 drivers
S_0x13ce1d080 .scope generate, "genblk1[1]" "genblk1[1]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479080 .param/l "ti" 0 8 43, +C4<01>;
v0x600003367f00_0 .net *"_ivl_2", 15 0, v0x600003368a20_1;  1 drivers
S_0x13ce1d1f0 .scope generate, "genblk1[2]" "genblk1[2]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479100 .param/l "ti" 0 8 43, +C4<010>;
v0x600003368000_0 .net *"_ivl_2", 15 0, v0x600003368a20_2;  1 drivers
S_0x13ce1d360 .scope generate, "genblk1[3]" "genblk1[3]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479180 .param/l "ti" 0 8 43, +C4<011>;
v0x600003368090_0 .net *"_ivl_2", 15 0, v0x600003368a20_3;  1 drivers
S_0x13ce1d4d0 .scope generate, "genblk1[4]" "genblk1[4]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479240 .param/l "ti" 0 8 43, +C4<0100>;
v0x600003368120_0 .net *"_ivl_2", 15 0, v0x600003368a20_4;  1 drivers
S_0x13ce1d640 .scope generate, "genblk1[5]" "genblk1[5]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x6000014792c0 .param/l "ti" 0 8 43, +C4<0101>;
v0x6000033681b0_0 .net *"_ivl_2", 15 0, v0x600003368a20_5;  1 drivers
S_0x13ce1d7b0 .scope generate, "genblk1[6]" "genblk1[6]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479340 .param/l "ti" 0 8 43, +C4<0110>;
v0x600003368240_0 .net *"_ivl_2", 15 0, v0x600003368a20_6;  1 drivers
S_0x13ce1d920 .scope generate, "genblk1[7]" "genblk1[7]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x6000014793c0 .param/l "ti" 0 8 43, +C4<0111>;
v0x6000033682d0_0 .net *"_ivl_2", 15 0, v0x600003368a20_7;  1 drivers
S_0x13ce1da90 .scope generate, "genblk1[8]" "genblk1[8]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479200 .param/l "ti" 0 8 43, +C4<01000>;
v0x600003368360_0 .net *"_ivl_2", 15 0, v0x600003368a20_8;  1 drivers
S_0x13ce1dc00 .scope generate, "genblk1[9]" "genblk1[9]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479480 .param/l "ti" 0 8 43, +C4<01001>;
v0x6000033683f0_0 .net *"_ivl_2", 15 0, v0x600003368a20_9;  1 drivers
S_0x13ce1dd70 .scope generate, "genblk1[10]" "genblk1[10]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479500 .param/l "ti" 0 8 43, +C4<01010>;
v0x600003368480_0 .net *"_ivl_2", 15 0, v0x600003368a20_10;  1 drivers
S_0x13ce1dee0 .scope generate, "genblk1[11]" "genblk1[11]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479580 .param/l "ti" 0 8 43, +C4<01011>;
v0x600003368510_0 .net *"_ivl_2", 15 0, v0x600003368a20_11;  1 drivers
S_0x13ce1e050 .scope generate, "genblk1[12]" "genblk1[12]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479600 .param/l "ti" 0 8 43, +C4<01100>;
v0x6000033685a0_0 .net *"_ivl_2", 15 0, v0x600003368a20_12;  1 drivers
S_0x13ce1e1c0 .scope generate, "genblk1[13]" "genblk1[13]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479680 .param/l "ti" 0 8 43, +C4<01101>;
v0x600003368630_0 .net *"_ivl_2", 15 0, v0x600003368a20_13;  1 drivers
S_0x13ce1f080 .scope generate, "genblk1[14]" "genblk1[14]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479700 .param/l "ti" 0 8 43, +C4<01110>;
v0x6000033686c0_0 .net *"_ivl_2", 15 0, v0x600003368a20_14;  1 drivers
S_0x13ce1f1f0 .scope generate, "genblk1[15]" "genblk1[15]" 8 43, 8 43 0, S_0x13ce1cda0;
 .timescale 0 0;
P_0x600001479780 .param/l "ti" 0 8 43, +C4<01111>;
v0x600003368750_0 .net *"_ivl_2", 15 0, v0x600003368a20_15;  1 drivers
S_0x13ce24b90 .scope generate, "genblk1[0]" "genblk1[0]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x600001479a40 .param/l "lj" 0 2 43, +C4<00>;
S_0x13ce24d00 .scope generate, "genblk1[1]" "genblk1[1]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x600001479ac0 .param/l "lj" 0 2 43, +C4<01>;
S_0x13ce24e70 .scope generate, "genblk1[2]" "genblk1[2]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x600001479b40 .param/l "lj" 0 2 43, +C4<010>;
S_0x13ce24fe0 .scope generate, "genblk1[3]" "genblk1[3]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x600001479c00 .param/l "lj" 0 2 43, +C4<011>;
S_0x13ce25150 .scope generate, "genblk1[4]" "genblk1[4]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x600001479c80 .param/l "lj" 0 2 43, +C4<0100>;
S_0x13ce252c0 .scope generate, "genblk1[5]" "genblk1[5]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x600001479d00 .param/l "lj" 0 2 43, +C4<0101>;
S_0x13ce25430 .scope generate, "genblk1[6]" "genblk1[6]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x600001479d80 .param/l "lj" 0 2 43, +C4<0110>;
S_0x13ce255a0 .scope generate, "genblk1[7]" "genblk1[7]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x600001479bc0 .param/l "lj" 0 2 43, +C4<0111>;
S_0x13ce25710 .scope generate, "genblk1[8]" "genblk1[8]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x600001479e40 .param/l "lj" 0 2 43, +C4<01000>;
S_0x13ce25880 .scope generate, "genblk1[9]" "genblk1[9]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x600001479ec0 .param/l "lj" 0 2 43, +C4<01001>;
S_0x13ce259f0 .scope generate, "genblk1[10]" "genblk1[10]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x600001479f40 .param/l "lj" 0 2 43, +C4<01010>;
S_0x13ce25b60 .scope generate, "genblk1[11]" "genblk1[11]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x600001479fc0 .param/l "lj" 0 2 43, +C4<01011>;
S_0x13ce25cd0 .scope generate, "genblk1[12]" "genblk1[12]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a040 .param/l "lj" 0 2 43, +C4<01100>;
S_0x13ce25e40 .scope generate, "genblk1[13]" "genblk1[13]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a0c0 .param/l "lj" 0 2 43, +C4<01101>;
S_0x13ce25fb0 .scope generate, "genblk1[14]" "genblk1[14]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a140 .param/l "lj" 0 2 43, +C4<01110>;
S_0x13ce26120 .scope generate, "genblk1[15]" "genblk1[15]" 2 43, 2 43 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a1c0 .param/l "lj" 0 2 43, +C4<01111>;
S_0x13ce26290 .scope generate, "genblk2[0]" "genblk2[0]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a240 .param/l "lk" 0 2 44, +C4<00>;
S_0x13ce26400 .scope generate, "genblk2[1]" "genblk2[1]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a2c0 .param/l "lk" 0 2 44, +C4<01>;
S_0x13ce26570 .scope generate, "genblk2[2]" "genblk2[2]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a340 .param/l "lk" 0 2 44, +C4<010>;
S_0x13ce266e0 .scope generate, "genblk2[3]" "genblk2[3]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a3c0 .param/l "lk" 0 2 44, +C4<011>;
S_0x13ce26850 .scope generate, "genblk2[4]" "genblk2[4]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a440 .param/l "lk" 0 2 44, +C4<0100>;
S_0x13ce269c0 .scope generate, "genblk2[5]" "genblk2[5]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a4c0 .param/l "lk" 0 2 44, +C4<0101>;
S_0x13ce26b30 .scope generate, "genblk2[6]" "genblk2[6]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a540 .param/l "lk" 0 2 44, +C4<0110>;
S_0x13ce26ca0 .scope generate, "genblk2[7]" "genblk2[7]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a5c0 .param/l "lk" 0 2 44, +C4<0111>;
S_0x13ce26e10 .scope generate, "genblk2[8]" "genblk2[8]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a640 .param/l "lk" 0 2 44, +C4<01000>;
S_0x13ce26f80 .scope generate, "genblk2[9]" "genblk2[9]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a6c0 .param/l "lk" 0 2 44, +C4<01001>;
S_0x13ce270f0 .scope generate, "genblk2[10]" "genblk2[10]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a740 .param/l "lk" 0 2 44, +C4<01010>;
S_0x13ce27260 .scope generate, "genblk2[11]" "genblk2[11]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a7c0 .param/l "lk" 0 2 44, +C4<01011>;
S_0x13ce273d0 .scope generate, "genblk2[12]" "genblk2[12]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a840 .param/l "lk" 0 2 44, +C4<01100>;
S_0x13ce27540 .scope generate, "genblk2[13]" "genblk2[13]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a8c0 .param/l "lk" 0 2 44, +C4<01101>;
S_0x13ce276b0 .scope generate, "genblk2[14]" "genblk2[14]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a940 .param/l "lk" 0 2 44, +C4<01110>;
S_0x13ce27820 .scope generate, "genblk2[15]" "genblk2[15]" 2 44, 2 44 0, S_0x13ce1eb30;
 .timescale -9 -11;
P_0x60000147a9c0 .param/l "lk" 0 2 44, +C4<01111>;
    .scope S_0x13ce1cda0;
T_0 ;
    %wait E_0x600000f7def0;
    %load/vec4 v0x600003368ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003368b40_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x600003368b40_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600003368b40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003368a20, 0, 4;
    %load/vec4 v0x600003368b40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003368b40_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003368990_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x600003368c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x600003368900_0;
    %load/vec4 v0x6000033687e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003368a20, 0, 4;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x6000033687e0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x600003368a20, 4;
    %assign/vec4 v0x600003368990_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13ce05ee0;
T_1 ;
    %wait E_0x600000f7def0;
    %load/vec4 v0x600003367b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003367ba0_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x600003367ba0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600003367ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003367a80, 0, 4;
    %load/vec4 v0x600003367ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003367ba0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x600003367de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x6000033679f0_0;
    %load/vec4 v0x6000033677b0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003367a80, 0, 4;
    %jmp T_1.5;
T_1.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003367a80, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003367a80, 0, 4;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13ce05ee0;
T_2 ;
    %wait E_0x600000f7def0;
    %load/vec4 v0x600003367b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003367c30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003367cc0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600003367840_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x600003367a80, 4;
    %assign/vec4 v0x600003367c30_0, 0;
    %load/vec4 v0x600003367840_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x600003367a80, 4;
    %assign/vec4 v0x600003367cc0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13ce05720;
T_3 ;
    %wait E_0x600000f7def0;
    %load/vec4 v0x600003366e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x600003366d00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600003366c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x600003366d00_0;
    %load/vec4 v0x600003366d90_0;
    %pad/u 6;
    %muli 4, 0, 6;
    %add;
    %assign/vec4 v0x600003366d00_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x600003366be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x600003366d00_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x600003366d00_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x600003366d00_0;
    %assign/vec4 v0x600003366d00_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13ce055b0;
T_4 ;
    %wait E_0x600000f7def0;
    %load/vec4 v0x600003366a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003364fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033666d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366640_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033661c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000033665b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033666d0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033661c0_0, 0;
    %load/vec4 v0x6000033667f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_4.8, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003364fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366640_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003364fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366640_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %load/vec4 v0x600003366520_0;
    %parti/s 8, 4, 4;
    %assign/vec4 v0x600003364c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003364fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366640_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003365290_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003364fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003366490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366640_0, 0;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x6000033660a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003364fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366640_0, 0;
    %jmp T_4.10;
T_4.8 ;
    %load/vec4 v0x600003366520_0;
    %parti/s 8, 4, 4;
    %assign/vec4 v0x600003364c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003364fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003366640_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003364fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033666d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366490_0, 0;
    %load/vec4 v0x6000033667f0_0;
    %assign/vec4 v0x6000033661c0_0, 0;
    %load/vec4 v0x6000033667f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/x;
    %jmp/1 T_4.11, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/x;
    %jmp/1 T_4.12, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/x;
    %jmp/1 T_4.13, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/x;
    %jmp/1 T_4.14, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_4.15, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_4.16, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_4.17, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_4.18, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_4.19, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_4.20, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_4.21, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/x;
    %jmp/1 T_4.22, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/x;
    %jmp/1 T_4.23, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/x;
    %jmp/1 T_4.24, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/x;
    %jmp/1 T_4.25, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/x;
    %jmp/1 T_4.26, 4;
    %load/vec4 v0x600003366400_0;
    %assign/vec4 v0x600003366400_0, 0;
    %jmp T_4.28;
T_4.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.12 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x600003364c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.13 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 8, 4, 4;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x6000033660a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.14 ;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366130_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.15 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.16 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.17 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.20 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.21 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.22 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.23 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.24 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.25 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.26 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003366880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003364c60_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x6000033660a0_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x600003366130_0, 0;
    %load/vec4 v0x600003366520_0;
    %parti/s 4, 8, 5;
    %assign/vec4 v0x600003365290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033662e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000033669a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003366370_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x600003366760_0, 0;
    %jmp T_4.28;
T_4.28 ;
    %pop/vec4 1;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13ce0a760;
T_5 ;
    %wait E_0x600000f7def0;
    %load/vec4 v0x600003364900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000033657a0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/x;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/x;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/x;
    %jmp/1 T_5.7, 4;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/x;
    %jmp/1 T_5.8, 4;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/x;
    %jmp/1 T_5.9, 4;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/x;
    %jmp/1 T_5.10, 4;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/x;
    %jmp/1 T_5.11, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/x;
    %jmp/1 T_5.12, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/x;
    %jmp/1 T_5.13, 4;
    %load/vec4 v0x600003364b40_0;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.15;
T_5.2 ;
    %load/vec4 v0x600003365950_0;
    %inv;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.15;
T_5.3 ;
    %load/vec4 v0x600003365950_0;
    %load/vec4 v0x600003365830_0;
    %and;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.15;
T_5.4 ;
    %load/vec4 v0x600003365950_0;
    %load/vec4 v0x600003365830_0;
    %or;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.15;
T_5.5 ;
    %load/vec4 v0x600003365950_0;
    %load/vec4 v0x600003365830_0;
    %xor;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.15;
T_5.6 ;
    %load/vec4 v0x600003365950_0;
    %load/vec4 v0x600003365830_0;
    %xnor;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.15;
T_5.7 ;
    %load/vec4 v0x600003365950_0;
    %load/vec4 v0x600003365830_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600003364b40_0, 4, 5;
    %load/vec4 v0x600003365950_0;
    %load/vec4 v0x600003365830_0;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600003364b40_0, 4, 5;
    %load/vec4 v0x600003365830_0;
    %load/vec4 v0x600003365950_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x600003364b40_0, 4, 5;
    %jmp T_5.15;
T_5.8 ;
    %load/vec4 v0x600003365950_0;
    %ix/getv 4, v0x600003365830_0;
    %shiftr 4;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.15;
T_5.9 ;
    %load/vec4 v0x600003365950_0;
    %ix/getv 4, v0x600003365830_0;
    %shiftl 4;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.15;
T_5.10 ;
    %load/vec4 v0x600003365950_0;
    %load/vec4 v0x600003365830_0;
    %add;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.15;
T_5.11 ;
    %load/vec4 v0x600003365950_0;
    %load/vec4 v0x600003365830_0;
    %sub;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.15;
T_5.12 ;
    %load/vec4 v0x600003365950_0;
    %load/vec4 v0x600003365830_0;
    %mul;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.15;
T_5.13 ;
    %load/vec4 v0x600003365950_0;
    %load/vec4 v0x600003365830_0;
    %div;
    %assign/vec4 v0x600003364b40_0, 0;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13ce24550;
T_6 ;
    %wait E_0x600000f7def0;
    %load/vec4 v0x60000336a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003369b00_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600003369c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x600003369f80_0;
    %assign/vec4 v0x600003369b00_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x60000336a250_0;
    %assign/vec4 v0x600003369b00_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13ce1eb30;
T_7 ;
    %vpi_call 2 12 "$dumpfile", "testbench/cpu.vcd" {0 0 0};
    %vpi_call 2 13 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000336a880_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x60000336a880_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.1, 5;
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x60000336ac70, v0x60000336a880_0 > {0 0 0};
    %load/vec4 v0x60000336a880_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000336a880_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000336a910_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x60000336a910_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.3, 5;
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0x60000336abe0, v0x60000336a910_0 > {0 0 0};
    %load/vec4 v0x60000336a910_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000336a910_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .thread T_7;
    .scope S_0x13ce1eb30;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336a5b0_0, 0;
    %end;
    .thread T_8;
    .scope S_0x13ce1eb30;
T_9 ;
    %delay 500, 0;
    %load/vec4 v0x60000336a5b0_0;
    %inv;
    %assign/vec4 v0x60000336a5b0_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13ce1eb30;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000336ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336a640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000336a7f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000336a6d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000336aa30_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336ab50_0, 0;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x60000336a640_0, 0;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0x60000336a7f0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 4106, 0, 16;
    %assign/vec4 v0x60000336a6d0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 8448, 0, 16;
    %assign/vec4 v0x60000336a7f0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 4363, 0, 16;
    %assign/vec4 v0x60000336a6d0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 8704, 0, 16;
    %assign/vec4 v0x60000336a7f0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 16896, 0, 16;
    %assign/vec4 v0x60000336a6d0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 8960, 0, 16;
    %assign/vec4 v0x60000336a7f0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 37665, 0, 16;
    %assign/vec4 v0x60000336a6d0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 9216, 0, 16;
    %assign/vec4 v0x60000336a7f0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 42019, 0, 16;
    %assign/vec4 v0x60000336a6d0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 9472, 0, 16;
    %assign/vec4 v0x60000336a7f0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 54594, 0, 16;
    %assign/vec4 v0x60000336a6d0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 9728, 0, 16;
    %assign/vec4 v0x60000336a7f0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 16704, 0, 16;
    %assign/vec4 v0x60000336a6d0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 9984, 0, 16;
    %assign/vec4 v0x60000336a7f0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 51968, 0, 16;
    %assign/vec4 v0x60000336a6d0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x60000336a7f0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000336a640_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000336a7f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000336a6d0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0x60000336aa30_0, 0;
    %delay 8000, 0;
    %pushi/vec4 5, 0, 16;
    %assign/vec4 v0x60000336aa30_0, 0;
    %delay 4000, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000336aa30_0, 0;
    %delay 30000, 0;
    %vpi_call 2 180 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "./tb_cpu.v";
    "././cpu.v";
    "././alu.v";
    "././controller.v";
    "././pc.v";
    "././reg_data.v";
    "././reg_inst.v";
