// Seed: 2286920247
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  initial
    repeat (1) begin : LABEL_0
      id_1 = 1;
    end
  assign id_1 = 1 % 1;
  wire id_5;
  supply0 id_6 = 1;
endmodule
module module_1 (
    input wor id_0,
    output tri1 id_1,
    output tri id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wand id_7,
    output wand id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
endmodule
