Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/alexm/Desktop/pipeMult/testPipe_isim_beh.exe -prj /home/alexm/Desktop/pipeMult/testPipe_beh.prj work.testPipe work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/alexm/Desktop/pipeMult/pipeFin.v" into library work
Analyzing Verilog file "/home/alexm/Desktop/pipeMult/pipeDecomp.v" into library work
Analyzing Verilog file "/home/alexm/Desktop/pipeMult/pipeCalc.v" into library work
Analyzing Verilog file "/home/alexm/Desktop/pipeMult/testPipe.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94680 KB
Fuse CPU Usage: 960 ms
Compiling module pipeDecomp
Compiling module pipeCalc
Compiling module pipeFin
Compiling module testPipe
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /home/alexm/Desktop/pipeMult/testPipe_isim_beh.exe
Fuse Memory Usage: 1179204 KB
Fuse CPU Usage: 980 ms
GCC CPU Usage: 390 ms
