// Seed: 1735829956
module module_0 ();
  assign id_1 = (id_1);
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    input  tri0  id_2,
    input  wor   id_3,
    input  tri0  id_4
);
  assign id_1 = id_0;
  if (id_4 - 1)
    if (1) assign id_1 = 1;
    else begin : LABEL_0
      assign id_1 = id_4;
    end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand id_0,
    input wire id_1,
    input tri0 id_2,
    output wand id_3,
    input logic id_4,
    input tri0 id_5,
    output uwire id_6,
    output logic id_7,
    input wor id_8,
    input tri0 id_9,
    output supply1 id_10,
    input tri1 id_11
);
  always
  fork : SymbolIdentifier
    id_7 <= 1;
  join
  module_0 modCall_1 ();
  assign id_7 = id_4;
endmodule
